
Nucleo-Serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000730c  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000025b0  08007510  08007510  00008510  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ac0  08009ac0  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009ac0  08009ac0  0000aac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ac8  08009ac8  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ac8  08009ac8  0000aac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009acc  08009acc  0000aacc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009ad0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e4  200001d4  08009ca4  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b8  08009ca4  0000b4b8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d7cd  00000000  00000000  0000b202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002278  00000000  00000000  000189cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a00  00000000  00000000  0001ac48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000790  00000000  00000000  0001b648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028679  00000000  00000000  0001bdd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d48d  00000000  00000000  00044451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f63b6  00000000  00000000  000518de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00147c94  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003888  00000000  00000000  00147cd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0014b560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	080074f4 	.word	0x080074f4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	080074f4 	.word	0x080074f4

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <sendFXCANMessage>:
#include "TalonFX.h"
#include "util.h"
#include <math.h>

void sendFXCANMessage(TalonFX *talonFX, int identifier, char *message, uint8_t length)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	60f8      	str	r0, [r7, #12]
 80005e8:	60b9      	str	r1, [r7, #8]
 80005ea:	607a      	str	r2, [r7, #4]
 80005ec:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonFX->hcan, talonFX->identifier | identifier, message, length);
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	6818      	ldr	r0, [r3, #0]
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	685a      	ldr	r2, [r3, #4]
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	ea42 0103 	orr.w	r1, r2, r3
 80005fc:	78fb      	ldrb	r3, [r7, #3]
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	f000 fe00 	bl	8001204 <sendCANMessage>
}
 8000604:	bf00      	nop
 8000606:	3710      	adds	r7, #16
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	0000      	movs	r0, r0
	...

08000610 <setFX>:

void setFX(TalonFX *talonFX, double speed) {
 8000610:	b580      	push	{r7, lr}
 8000612:	b088      	sub	sp, #32
 8000614:	af00      	add	r7, sp, #0
 8000616:	60f8      	str	r0, [r7, #12]
 8000618:	ed87 0b00 	vstr	d0, [r7]
	short valueInt = (short) (speed * 1024);
 800061c:	ed97 7b00 	vldr	d7, [r7]
 8000620:	ed9f 6b19 	vldr	d6, [pc, #100]	@ 8000688 <setFX+0x78>
 8000624:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000628:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800062c:	ee17 3a90 	vmov	r3, s15
 8000630:	83fb      	strh	r3, [r7, #30]
	if (valueInt < 0) {
 8000632:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000636:	2b00      	cmp	r3, #0
 8000638:	da04      	bge.n	8000644 <setFX+0x34>
		valueInt = 0xfff - (-1 * valueInt);
 800063a:	8bfb      	ldrh	r3, [r7, #30]
 800063c:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000640:	b29b      	uxth	r3, r3
 8000642:	83fb      	strh	r3, [r7, #30]
	}

	sendFXCANMessage(talonFX, 0x204b540, (char[]){0, 1, 0, 0, 0, 0, valueInt & 255, (valueInt >> 8) & 255}, 8);
 8000644:	2300      	movs	r3, #0
 8000646:	753b      	strb	r3, [r7, #20]
 8000648:	2301      	movs	r3, #1
 800064a:	757b      	strb	r3, [r7, #21]
 800064c:	2300      	movs	r3, #0
 800064e:	75bb      	strb	r3, [r7, #22]
 8000650:	2300      	movs	r3, #0
 8000652:	75fb      	strb	r3, [r7, #23]
 8000654:	2300      	movs	r3, #0
 8000656:	763b      	strb	r3, [r7, #24]
 8000658:	2300      	movs	r3, #0
 800065a:	767b      	strb	r3, [r7, #25]
 800065c:	8bfb      	ldrh	r3, [r7, #30]
 800065e:	b2db      	uxtb	r3, r3
 8000660:	76bb      	strb	r3, [r7, #26]
 8000662:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000666:	121b      	asrs	r3, r3, #8
 8000668:	b21b      	sxth	r3, r3
 800066a:	b2db      	uxtb	r3, r3
 800066c:	76fb      	strb	r3, [r7, #27]
 800066e:	f107 0214 	add.w	r2, r7, #20
 8000672:	2308      	movs	r3, #8
 8000674:	4906      	ldr	r1, [pc, #24]	@ (8000690 <setFX+0x80>)
 8000676:	68f8      	ldr	r0, [r7, #12]
 8000678:	f7ff ffb2 	bl	80005e0 <sendFXCANMessage>
}
 800067c:	bf00      	nop
 800067e:	3720      	adds	r7, #32
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	f3af 8000 	nop.w
 8000688:	00000000 	.word	0x00000000
 800068c:	40900000 	.word	0x40900000
 8000690:	0204b540 	.word	0x0204b540

08000694 <setNeutralModeFX>:

void setNeutralModeFX(TalonFX *talonFX, NeutralModeValue neutralModeValue) {
 8000694:	b580      	push	{r7, lr}
 8000696:	b084      	sub	sp, #16
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
 800069c:	460b      	mov	r3, r1
 800069e:	70fb      	strb	r3, [r7, #3]
	char mode[] = {(neutralModeValue == COAST ? 0 : 4), 0, 0, 0, 0, 0, 0, 0};
 80006a0:	f107 0308 	add.w	r3, r7, #8
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	78fb      	ldrb	r3, [r7, #3]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d101      	bne.n	80006b4 <setNeutralModeFX+0x20>
 80006b0:	2300      	movs	r3, #0
 80006b2:	e000      	b.n	80006b6 <setNeutralModeFX+0x22>
 80006b4:	2304      	movs	r3, #4
 80006b6:	723b      	strb	r3, [r7, #8]

	sendFXCANMessage(talonFX, 0x204b4c0, mode, 8);
 80006b8:	f107 0208 	add.w	r2, r7, #8
 80006bc:	2308      	movs	r3, #8
 80006be:	4904      	ldr	r1, [pc, #16]	@ (80006d0 <setNeutralModeFX+0x3c>)
 80006c0:	6878      	ldr	r0, [r7, #4]
 80006c2:	f7ff ff8d 	bl	80005e0 <sendFXCANMessage>
}
 80006c6:	bf00      	nop
 80006c8:	3710      	adds	r7, #16
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	0204b4c0 	.word	0x0204b4c0
 80006d4:	00000000 	.word	0x00000000

080006d8 <applySupplyCurrentLimitFX>:

void applySupplyCurrentLimitFX(TalonFX *talonFX, int current) {
 80006d8:	b580      	push	{r7, lr}
 80006da:	b088      	sub	sp, #32
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
 80006e0:	6039      	str	r1, [r7, #0]
	int value = 0x3F00;
 80006e2:	f44f 537c 	mov.w	r3, #16128	@ 0x3f00
 80006e6:	61fb      	str	r3, [r7, #28]
	for(int amp = 0; amp < current; amp++) {
 80006e8:	2300      	movs	r3, #0
 80006ea:	61bb      	str	r3, [r7, #24]
 80006ec:	e03a      	b.n	8000764 <applySupplyCurrentLimitFX+0x8c>
		int n = amp <= 1 ? 1 : (int) (1 + log2(amp));
 80006ee:	69bb      	ldr	r3, [r7, #24]
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	dd17      	ble.n	8000724 <applySupplyCurrentLimitFX+0x4c>
 80006f4:	69bb      	ldr	r3, [r7, #24]
 80006f6:	ee07 3a90 	vmov	s15, r3
 80006fa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80006fe:	eeb0 0b47 	vmov.f64	d0, d7
 8000702:	f003 ff1d 	bl	8004540 <log>
 8000706:	eeb0 6b40 	vmov.f64	d6, d0
 800070a:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 80007b8 <applySupplyCurrentLimitFX+0xe0>
 800070e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000712:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8000716:	ee37 7b06 	vadd.f64	d7, d7, d6
 800071a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800071e:	ee17 3a90 	vmov	r3, s15
 8000722:	e000      	b.n	8000726 <applySupplyCurrentLimitFX+0x4e>
 8000724:	2301      	movs	r3, #1
 8000726:	617b      	str	r3, [r7, #20]
			value += pow(2, 7 - n + 1);
 8000728:	697b      	ldr	r3, [r7, #20]
 800072a:	f1c3 0308 	rsb	r3, r3, #8
 800072e:	ee07 3a90 	vmov	s15, r3
 8000732:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000736:	eeb0 1b47 	vmov.f64	d1, d7
 800073a:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 800073e:	f004 f827 	bl	8004790 <pow>
 8000742:	eeb0 6b40 	vmov.f64	d6, d0
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	ee07 3a90 	vmov	s15, r3
 800074c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000750:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000754:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000758:	ee17 3a90 	vmov	r3, s15
 800075c:	61fb      	str	r3, [r7, #28]
	for(int amp = 0; amp < current; amp++) {
 800075e:	69bb      	ldr	r3, [r7, #24]
 8000760:	3301      	adds	r3, #1
 8000762:	61bb      	str	r3, [r7, #24]
 8000764:	69ba      	ldr	r2, [r7, #24]
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	429a      	cmp	r2, r3
 800076a:	dbc0      	blt.n	80006ee <applySupplyCurrentLimitFX+0x16>
	}

	if (current == 1)
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	2b01      	cmp	r3, #1
 8000770:	d102      	bne.n	8000778 <applySupplyCurrentLimitFX+0xa0>
		    value =  0x3f08;
 8000772:	f643 7308 	movw	r3, #16136	@ 0x3f08
 8000776:	61fb      	str	r3, [r7, #28]

	char x[] = {0x21, 0x72, 0x08, 0, 0, value & 255, (value >> 8) & 255, 0xaa};
 8000778:	2321      	movs	r3, #33	@ 0x21
 800077a:	733b      	strb	r3, [r7, #12]
 800077c:	2372      	movs	r3, #114	@ 0x72
 800077e:	737b      	strb	r3, [r7, #13]
 8000780:	2308      	movs	r3, #8
 8000782:	73bb      	strb	r3, [r7, #14]
 8000784:	2300      	movs	r3, #0
 8000786:	73fb      	strb	r3, [r7, #15]
 8000788:	2300      	movs	r3, #0
 800078a:	743b      	strb	r3, [r7, #16]
 800078c:	69fb      	ldr	r3, [r7, #28]
 800078e:	b2db      	uxtb	r3, r3
 8000790:	747b      	strb	r3, [r7, #17]
 8000792:	69fb      	ldr	r3, [r7, #28]
 8000794:	121b      	asrs	r3, r3, #8
 8000796:	b2db      	uxtb	r3, r3
 8000798:	74bb      	strb	r3, [r7, #18]
 800079a:	23aa      	movs	r3, #170	@ 0xaa
 800079c:	74fb      	strb	r3, [r7, #19]
	sendFXCANMessage(talonFX, 0x2047c19, x, 8);
 800079e:	f107 020c 	add.w	r2, r7, #12
 80007a2:	2308      	movs	r3, #8
 80007a4:	4906      	ldr	r1, [pc, #24]	@ (80007c0 <applySupplyCurrentLimitFX+0xe8>)
 80007a6:	6878      	ldr	r0, [r7, #4]
 80007a8:	f7ff ff1a 	bl	80005e0 <sendFXCANMessage>
}
 80007ac:	bf00      	nop
 80007ae:	3720      	adds	r7, #32
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	f3af 8000 	nop.w
 80007b8:	fefa39ef 	.word	0xfefa39ef
 80007bc:	3fe62e42 	.word	0x3fe62e42
 80007c0:	02047c19 	.word	0x02047c19

080007c4 <TalonFXInit>:

TalonFX TalonFXInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 80007c4:	b5b0      	push	{r4, r5, r7, lr}
 80007c6:	b08a      	sub	sp, #40	@ 0x28
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60f8      	str	r0, [r7, #12]
 80007cc:	60b9      	str	r1, [r7, #8]
 80007ce:	607a      	str	r2, [r7, #4]
	TalonFX talonFX = {
 80007d0:	68bb      	ldr	r3, [r7, #8]
 80007d2:	617b      	str	r3, [r7, #20]
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	61bb      	str	r3, [r7, #24]
 80007d8:	4b0c      	ldr	r3, [pc, #48]	@ (800080c <TalonFXInit+0x48>)
 80007da:	61fb      	str	r3, [r7, #28]
 80007dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000810 <TalonFXInit+0x4c>)
 80007de:	623b      	str	r3, [r7, #32]
 80007e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000814 <TalonFXInit+0x50>)
 80007e2:	627b      	str	r3, [r7, #36]	@ 0x24
			.setNeutralMode = setNeutralModeFX,
			.applySupplyCurrentLimit = applySupplyCurrentLimitFX,
			.identifier = identifier
	};

    sendFXCANMessage(&talonFX, 0x2040080, "\x00\x00\x00\x00\x00\x00\x00\x00", 8);
 80007e4:	f107 0014 	add.w	r0, r7, #20
 80007e8:	2308      	movs	r3, #8
 80007ea:	4a0b      	ldr	r2, [pc, #44]	@ (8000818 <TalonFXInit+0x54>)
 80007ec:	490b      	ldr	r1, [pc, #44]	@ (800081c <TalonFXInit+0x58>)
 80007ee:	f7ff fef7 	bl	80005e0 <sendFXCANMessage>

	return talonFX;
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	461d      	mov	r5, r3
 80007f6:	f107 0414 	add.w	r4, r7, #20
 80007fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80007fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007fe:	6823      	ldr	r3, [r4, #0]
 8000800:	602b      	str	r3, [r5, #0]
}
 8000802:	68f8      	ldr	r0, [r7, #12]
 8000804:	3728      	adds	r7, #40	@ 0x28
 8000806:	46bd      	mov	sp, r7
 8000808:	bdb0      	pop	{r4, r5, r7, pc}
 800080a:	bf00      	nop
 800080c:	08000611 	.word	0x08000611
 8000810:	08000695 	.word	0x08000695
 8000814:	080006d9 	.word	0x080006d9
 8000818:	08007510 	.word	0x08007510
 800081c:	02040080 	.word	0x02040080

08000820 <sendSRXCANMessage>:
#include "TalonSRX.h"
#include "util.h"

void sendSRXCANMessage(TalonSRX *talonSRX, int identifier, char *message, uint8_t length)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b084      	sub	sp, #16
 8000824:	af00      	add	r7, sp, #0
 8000826:	60f8      	str	r0, [r7, #12]
 8000828:	60b9      	str	r1, [r7, #8]
 800082a:	607a      	str	r2, [r7, #4]
 800082c:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonSRX->hcan, talonSRX->identifier | identifier, message, length);
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	6818      	ldr	r0, [r3, #0]
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	685a      	ldr	r2, [r3, #4]
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	ea42 0103 	orr.w	r1, r2, r3
 800083c:	78fb      	ldrb	r3, [r7, #3]
 800083e:	687a      	ldr	r2, [r7, #4]
 8000840:	f000 fce0 	bl	8001204 <sendCANMessage>
}
 8000844:	bf00      	nop
 8000846:	3710      	adds	r7, #16
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}

0800084c <setInvertedSRX>:

void setInvertedSRX(TalonSRX *talonSRX, bool invert)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
 8000854:	460b      	mov	r3, r1
 8000856:	70fb      	strb	r3, [r7, #3]
	if (!invert)
 8000858:	78fb      	ldrb	r3, [r7, #3]
 800085a:	f083 0301 	eor.w	r3, r3, #1
 800085e:	b2db      	uxtb	r3, r3
 8000860:	2b00      	cmp	r3, #0
 8000862:	d106      	bne.n	8000872 <setInvertedSRX+0x26>
		return;

  sendSRXCANMessage(talonSRX, 0x2040080, "\x00\x00\x00\x00\x00\x00\x00\x08", 8);
 8000864:	2308      	movs	r3, #8
 8000866:	4a05      	ldr	r2, [pc, #20]	@ (800087c <setInvertedSRX+0x30>)
 8000868:	4905      	ldr	r1, [pc, #20]	@ (8000880 <setInvertedSRX+0x34>)
 800086a:	6878      	ldr	r0, [r7, #4]
 800086c:	f7ff ffd8 	bl	8000820 <sendSRXCANMessage>
 8000870:	e000      	b.n	8000874 <setInvertedSRX+0x28>
		return;
 8000872:	bf00      	nop
}
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	0800751c 	.word	0x0800751c
 8000880:	02040080 	.word	0x02040080
 8000884:	00000000 	.word	0x00000000

08000888 <setSRX>:

void setSRX(TalonSRX *talonSRX, double value)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b088      	sub	sp, #32
 800088c:	af00      	add	r7, sp, #0
 800088e:	60f8      	str	r0, [r7, #12]
 8000890:	ed87 0b00 	vstr	d0, [r7]
	int valueInt = (int) (value * 1023);
 8000894:	ed97 7b00 	vldr	d7, [r7]
 8000898:	ed9f 6b15 	vldr	d6, [pc, #84]	@ 80008f0 <setSRX+0x68>
 800089c:	ee27 7b06 	vmul.f64	d7, d7, d6
 80008a0:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80008a4:	ee17 3a90 	vmov	r3, s15
 80008a8:	61fb      	str	r3, [r7, #28]

	sendSRXCANMessage(talonSRX, 0x2040200, (char[]){(valueInt >> 16) & 255, (valueInt >> 8) & 255, valueInt & 255, 0, 0, 0, 0x0b, 0}, 8);
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	141b      	asrs	r3, r3, #16
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	753b      	strb	r3, [r7, #20]
 80008b2:	69fb      	ldr	r3, [r7, #28]
 80008b4:	121b      	asrs	r3, r3, #8
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	757b      	strb	r3, [r7, #21]
 80008ba:	69fb      	ldr	r3, [r7, #28]
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	75bb      	strb	r3, [r7, #22]
 80008c0:	2300      	movs	r3, #0
 80008c2:	75fb      	strb	r3, [r7, #23]
 80008c4:	2300      	movs	r3, #0
 80008c6:	763b      	strb	r3, [r7, #24]
 80008c8:	2300      	movs	r3, #0
 80008ca:	767b      	strb	r3, [r7, #25]
 80008cc:	230b      	movs	r3, #11
 80008ce:	76bb      	strb	r3, [r7, #26]
 80008d0:	2300      	movs	r3, #0
 80008d2:	76fb      	strb	r3, [r7, #27]
 80008d4:	f107 0214 	add.w	r2, r7, #20
 80008d8:	2308      	movs	r3, #8
 80008da:	4907      	ldr	r1, [pc, #28]	@ (80008f8 <setSRX+0x70>)
 80008dc:	68f8      	ldr	r0, [r7, #12]
 80008de:	f7ff ff9f 	bl	8000820 <sendSRXCANMessage>
}
 80008e2:	bf00      	nop
 80008e4:	3720      	adds	r7, #32
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	f3af 8000 	nop.w
 80008f0:	00000000 	.word	0x00000000
 80008f4:	408ff800 	.word	0x408ff800
 80008f8:	02040200 	.word	0x02040200

080008fc <TalonSRXInit>:

TalonSRX TalonSRXInit(CAN_HandleTypeDef *hcan, int32_t identifier)
{
 80008fc:	b590      	push	{r4, r7, lr}
 80008fe:	b089      	sub	sp, #36	@ 0x24
 8000900:	af00      	add	r7, sp, #0
 8000902:	60f8      	str	r0, [r7, #12]
 8000904:	60b9      	str	r1, [r7, #8]
 8000906:	607a      	str	r2, [r7, #4]
	TalonSRX talonSRX = {
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	613b      	str	r3, [r7, #16]
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	617b      	str	r3, [r7, #20]
 8000910:	4b0a      	ldr	r3, [pc, #40]	@ (800093c <TalonSRXInit+0x40>)
 8000912:	61bb      	str	r3, [r7, #24]
 8000914:	4b0a      	ldr	r3, [pc, #40]	@ (8000940 <TalonSRXInit+0x44>)
 8000916:	61fb      	str	r3, [r7, #28]
			.setInverted = setInvertedSRX,
			.set = setSRX,
			.identifier = identifier
	};

    sendSRXCANMessage(&talonSRX, 0x2040080, "\x00\x00\x00\x00\x00\x00\x00\x00", 8);
 8000918:	f107 0010 	add.w	r0, r7, #16
 800091c:	2308      	movs	r3, #8
 800091e:	4a09      	ldr	r2, [pc, #36]	@ (8000944 <TalonSRXInit+0x48>)
 8000920:	4909      	ldr	r1, [pc, #36]	@ (8000948 <TalonSRXInit+0x4c>)
 8000922:	f7ff ff7d 	bl	8000820 <sendSRXCANMessage>

	return talonSRX;
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	461c      	mov	r4, r3
 800092a:	f107 0310 	add.w	r3, r7, #16
 800092e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000930:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8000934:	68f8      	ldr	r0, [r7, #12]
 8000936:	3724      	adds	r7, #36	@ 0x24
 8000938:	46bd      	mov	sp, r7
 800093a:	bd90      	pop	{r4, r7, pc}
 800093c:	0800084d 	.word	0x0800084d
 8000940:	08000889 	.word	0x08000889
 8000944:	08007528 	.word	0x08007528
 8000948:	02040080 	.word	0x02040080

0800094c <writeDebug>:
		checksum += buffer[i];
	return checksum;
}

void writeDebug(const char *buffer, uint8_t length)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	460b      	mov	r3, r1
 8000956:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3, (uint8_t *) buffer, length, HAL_MAX_DELAY);
 8000958:	78fb      	ldrb	r3, [r7, #3]
 800095a:	b29a      	uxth	r2, r3
 800095c:	f04f 33ff 	mov.w	r3, #4294967295
 8000960:	6879      	ldr	r1, [r7, #4]
 8000962:	4803      	ldr	r0, [pc, #12]	@ (8000970 <writeDebug+0x24>)
 8000964:	f003 f8e2 	bl	8003b2c <HAL_UART_Transmit>
}
 8000968:	bf00      	nop
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	200002dc 	.word	0x200002dc

08000974 <writeDebugString>:

void writeDebugString(const char *buffer)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
	writeDebug(buffer, strlen(buffer));
 800097c:	6878      	ldr	r0, [r7, #4]
 800097e:	f7ff fcaf 	bl	80002e0 <strlen>
 8000982:	4603      	mov	r3, r0
 8000984:	b2db      	uxtb	r3, r3
 8000986:	4619      	mov	r1, r3
 8000988:	6878      	ldr	r0, [r7, #4]
 800098a:	f7ff ffdf 	bl	800094c <writeDebug>
}
 800098e:	bf00      	nop
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
	...

08000998 <sendGlobalEnableFrame>:

	free(encoded);
}

void sendGlobalEnableFrame()
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b088      	sub	sp, #32
 800099c:	af00      	add	r7, sp, #0
	  uint32_t mb;
	  CAN_TxHeaderTypeDef hdr;

	  hdr.ExtId = 0x401bf;
 800099e:	4b0d      	ldr	r3, [pc, #52]	@ (80009d4 <sendGlobalEnableFrame+0x3c>)
 80009a0:	60bb      	str	r3, [r7, #8]
	  hdr.IDE = CAN_ID_EXT;
 80009a2:	2304      	movs	r3, #4
 80009a4:	60fb      	str	r3, [r7, #12]
	  hdr.RTR = CAN_RTR_DATA;
 80009a6:	2300      	movs	r3, #0
 80009a8:	613b      	str	r3, [r7, #16]
	  hdr.DLC = 2;
 80009aa:	2302      	movs	r3, #2
 80009ac:	617b      	str	r3, [r7, #20]
	  hdr.TransmitGlobalTime = DISABLE;
 80009ae:	2300      	movs	r3, #0
 80009b0:	763b      	strb	r3, [r7, #24]

	  if (HAL_CAN_AddTxMessage(&hcan1, &hdr, (unsigned char *) "\x01\x00", &mb) != HAL_OK)
 80009b2:	f107 031c 	add.w	r3, r7, #28
 80009b6:	1d39      	adds	r1, r7, #4
 80009b8:	4a07      	ldr	r2, [pc, #28]	@ (80009d8 <sendGlobalEnableFrame+0x40>)
 80009ba:	4808      	ldr	r0, [pc, #32]	@ (80009dc <sendGlobalEnableFrame+0x44>)
 80009bc:	f001 f816 	bl	80019ec <HAL_CAN_AddTxMessage>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <sendGlobalEnableFrame+0x32>
		Error_Handler();
 80009c6:	f000 f9e0 	bl	8000d8a <Error_Handler>
}
 80009ca:	bf00      	nop
 80009cc:	3720      	adds	r7, #32
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	000401bf 	.word	0x000401bf
 80009d8:	080075dc 	.word	0x080075dc
 80009dc:	200001f0 	.word	0x200001f0

080009e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b08a      	sub	sp, #40	@ 0x28
 80009e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80009e6:	f000 f9a4 	bl	8000d32 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ea:	f000 fc58 	bl	800129e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ee:	f000 f83d 	bl	8000a6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009f2:	f000 f965 	bl	8000cc0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80009f6:	f000 f933 	bl	8000c60 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 80009fa:	f000 f901 	bl	8000c00 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 80009fe:	f000 f891 	bl	8000b24 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  MX_CAN1_Init();
 8000a02:	f000 f88f 	bl	8000b24 <MX_CAN1_Init>

  writeDebugString("???\r\n");
 8000a06:	4816      	ldr	r0, [pc, #88]	@ (8000a60 <main+0x80>)
 8000a08:	f7ff ffb4 	bl	8000974 <writeDebugString>
  TalonSRX talonSRX = TalonSRXInit(&hcan1, 1);
 8000a0c:	f107 0318 	add.w	r3, r7, #24
 8000a10:	2201      	movs	r2, #1
 8000a12:	4914      	ldr	r1, [pc, #80]	@ (8000a64 <main+0x84>)
 8000a14:	4618      	mov	r0, r3
 8000a16:	f7ff ff71 	bl	80008fc <TalonSRXInit>
  TalonFX talonFX = TalonFXInit(&hcan1, 39);
 8000a1a:	1d3b      	adds	r3, r7, #4
 8000a1c:	2227      	movs	r2, #39	@ 0x27
 8000a1e:	4911      	ldr	r1, [pc, #68]	@ (8000a64 <main+0x84>)
 8000a20:	4618      	mov	r0, r3
 8000a22:	f7ff fecf 	bl	80007c4 <TalonFXInit>
  sendGlobalEnableFrame();
 8000a26:	f7ff ffb7 	bl	8000998 <sendGlobalEnableFrame>
//  talonSRX.setInverted(&talonSRX, true);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  writeDebugString("ily\r\n");
 8000a2a:	480f      	ldr	r0, [pc, #60]	@ (8000a68 <main+0x88>)
 8000a2c:	f7ff ffa2 	bl	8000974 <writeDebugString>
//  for (int j = 0; j < 100; j++)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  sendGlobalEnableFrame();
 8000a30:	f7ff ffb2 	bl	8000998 <sendGlobalEnableFrame>

	  talonSRX.set(&talonSRX, -1);
 8000a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a36:	f107 0218 	add.w	r2, r7, #24
 8000a3a:	eebf 0b00 	vmov.f64	d0, #240	@ 0xbf800000 -1.0
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4798      	blx	r3
	  talonFX.set(&talonFX, 0.2);
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	1d3a      	adds	r2, r7, #4
 8000a46:	ed9f 0b04 	vldr	d0, [pc, #16]	@ 8000a58 <main+0x78>
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4798      	blx	r3

	  HAL_Delay(10);
 8000a4e:	200a      	movs	r0, #10
 8000a50:	f000 fc82 	bl	8001358 <HAL_Delay>
	  sendGlobalEnableFrame();
 8000a54:	bf00      	nop
 8000a56:	e7eb      	b.n	8000a30 <main+0x50>
 8000a58:	9999999a 	.word	0x9999999a
 8000a5c:	3fc99999 	.word	0x3fc99999
 8000a60:	080075e0 	.word	0x080075e0
 8000a64:	200001f0 	.word	0x200001f0
 8000a68:	080075e8 	.word	0x080075e8

08000a6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b094      	sub	sp, #80	@ 0x50
 8000a70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a72:	f107 031c 	add.w	r3, r7, #28
 8000a76:	2234      	movs	r2, #52	@ 0x34
 8000a78:	2100      	movs	r1, #0
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f004 ff3d 	bl	80058fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a80:	f107 0308 	add.w	r3, r7, #8
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
 8000a8e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a90:	4b22      	ldr	r3, [pc, #136]	@ (8000b1c <SystemClock_Config+0xb0>)
 8000a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a94:	4a21      	ldr	r2, [pc, #132]	@ (8000b1c <SystemClock_Config+0xb0>)
 8000a96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a9c:	4b1f      	ldr	r3, [pc, #124]	@ (8000b1c <SystemClock_Config+0xb0>)
 8000a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aa4:	607b      	str	r3, [r7, #4]
 8000aa6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b20 <SystemClock_Config+0xb4>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ab0:	4a1b      	ldr	r2, [pc, #108]	@ (8000b20 <SystemClock_Config+0xb4>)
 8000ab2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ab6:	6013      	str	r3, [r2, #0]
 8000ab8:	4b19      	ldr	r3, [pc, #100]	@ (8000b20 <SystemClock_Config+0xb4>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ac0:	603b      	str	r3, [r7, #0]
 8000ac2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000acc:	2310      	movs	r3, #16
 8000ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ad4:	f107 031c 	add.w	r3, r7, #28
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f001 ff1d 	bl	8002918 <HAL_RCC_OscConfig>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d001      	beq.n	8000ae8 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000ae4:	f000 f951 	bl	8000d8a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ae8:	230f      	movs	r3, #15
 8000aea:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000aec:	2300      	movs	r3, #0
 8000aee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000af0:	2300      	movs	r3, #0
 8000af2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000af4:	2300      	movs	r3, #0
 8000af6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000af8:	2300      	movs	r3, #0
 8000afa:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000afc:	f107 0308 	add.w	r3, r7, #8
 8000b00:	2100      	movs	r1, #0
 8000b02:	4618      	mov	r0, r3
 8000b04:	f002 f9b6 	bl	8002e74 <HAL_RCC_ClockConfig>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000b0e:	f000 f93c 	bl	8000d8a <Error_Handler>
  }
}
 8000b12:	bf00      	nop
 8000b14:	3750      	adds	r7, #80	@ 0x50
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40023800 	.word	0x40023800
 8000b20:	40007000 	.word	0x40007000

08000b24 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b08a      	sub	sp, #40	@ 0x28
 8000b28:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000b2a:	4b32      	ldr	r3, [pc, #200]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000b2c:	4a32      	ldr	r2, [pc, #200]	@ (8000bf8 <MX_CAN1_Init+0xd4>)
 8000b2e:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 8000b30:	4b30      	ldr	r3, [pc, #192]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000b32:	2202      	movs	r2, #2
 8000b34:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000b36:	4b2f      	ldr	r3, [pc, #188]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000b3c:	4b2d      	ldr	r3, [pc, #180]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 8000b42:	4b2c      	ldr	r3, [pc, #176]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000b44:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000b48:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000b4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000b4c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000b50:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000b52:	4b28      	ldr	r3, [pc, #160]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000b58:	4b26      	ldr	r3, [pc, #152]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000b5e:	4b25      	ldr	r3, [pc, #148]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000b64:	4b23      	ldr	r3, [pc, #140]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000b6a:	4b22      	ldr	r3, [pc, #136]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000b70:	4b20      	ldr	r3, [pc, #128]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000b76:	481f      	ldr	r0, [pc, #124]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000b78:	f000 fc12 	bl	80013a0 <HAL_CAN_Init>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8000b82:	f000 f902 	bl	8000d8a <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef sf;
  sf.FilterMaskIdHigh = 0x0000;
 8000b86:	2300      	movs	r3, #0
 8000b88:	60bb      	str	r3, [r7, #8]
  sf.FilterMaskIdLow = 0x0000;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
  sf.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	613b      	str	r3, [r7, #16]
  sf.FilterBank = 0;
 8000b92:	2300      	movs	r3, #0
 8000b94:	617b      	str	r3, [r7, #20]
  sf.FilterMode = CAN_FILTERMODE_IDMASK;
 8000b96:	2300      	movs	r3, #0
 8000b98:	61bb      	str	r3, [r7, #24]
  sf.FilterScale = CAN_FILTERSCALE_32BIT;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	61fb      	str	r3, [r7, #28]
  sf.FilterActivation = CAN_FILTER_ENABLE;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	623b      	str	r3, [r7, #32]
  if (HAL_CAN_ConfigFilter(&hcan1, &sf) != HAL_OK)
 8000ba2:	463b      	mov	r3, r7
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	4813      	ldr	r0, [pc, #76]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000ba8:	f000 fdf0 	bl	800178c <HAL_CAN_ConfigFilter>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_CAN1_Init+0x92>
	Error_Handler();
 8000bb2:	f000 f8ea 	bl	8000d8a <Error_Handler>

  if (HAL_CAN_RegisterCallback(&hcan1, HAL_CAN_RX_FIFO0_MSG_PENDING_CB_ID, can_irq))
 8000bb6:	4a11      	ldr	r2, [pc, #68]	@ (8000bfc <MX_CAN1_Init+0xd8>)
 8000bb8:	2106      	movs	r1, #6
 8000bba:	480e      	ldr	r0, [pc, #56]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000bbc:	f000 fd36 	bl	800162c <HAL_CAN_RegisterCallback>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <MX_CAN1_Init+0xa6>
	Error_Handler();
 8000bc6:	f000 f8e0 	bl	8000d8a <Error_Handler>

  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8000bca:	480a      	ldr	r0, [pc, #40]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000bcc:	f000 feca 	bl	8001964 <HAL_CAN_Start>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MX_CAN1_Init+0xb6>
	Error_Handler();
 8000bd6:	f000 f8d8 	bl	8000d8a <Error_Handler>

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000bda:	2102      	movs	r1, #2
 8000bdc:	4805      	ldr	r0, [pc, #20]	@ (8000bf4 <MX_CAN1_Init+0xd0>)
 8000bde:	f001 f8f7 	bl	8001dd0 <HAL_CAN_ActivateNotification>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_CAN1_Init+0xc8>
	Error_Handler();
 8000be8:	f000 f8cf 	bl	8000d8a <Error_Handler>
  /* USER CODE END CAN1_Init 2 */

}
 8000bec:	bf00      	nop
 8000bee:	3728      	adds	r7, #40	@ 0x28
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	200001f0 	.word	0x200001f0
 8000bf8:	40006400 	.word	0x40006400
 8000bfc:	08000d09 	.word	0x08000d09

08000c00 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c04:	4b14      	ldr	r3, [pc, #80]	@ (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c06:	4a15      	ldr	r2, [pc, #84]	@ (8000c5c <MX_USART2_UART_Init+0x5c>)
 8000c08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c0a:	4b13      	ldr	r3, [pc, #76]	@ (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c12:	4b11      	ldr	r3, [pc, #68]	@ (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c18:	4b0f      	ldr	r3, [pc, #60]	@ (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c24:	4b0c      	ldr	r3, [pc, #48]	@ (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c26:	220c      	movs	r2, #12
 8000c28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c30:	4b09      	ldr	r3, [pc, #36]	@ (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c36:	4b08      	ldr	r3, [pc, #32]	@ (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c3c:	4b06      	ldr	r3, [pc, #24]	@ (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c42:	4805      	ldr	r0, [pc, #20]	@ (8000c58 <MX_USART2_UART_Init+0x58>)
 8000c44:	f002 ff24 	bl	8003a90 <HAL_UART_Init>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000c4e:	f000 f89c 	bl	8000d8a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	20000254 	.word	0x20000254
 8000c5c:	40004400 	.word	0x40004400

08000c60 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c64:	4b14      	ldr	r3, [pc, #80]	@ (8000cb8 <MX_USART3_UART_Init+0x58>)
 8000c66:	4a15      	ldr	r2, [pc, #84]	@ (8000cbc <MX_USART3_UART_Init+0x5c>)
 8000c68:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c6a:	4b13      	ldr	r3, [pc, #76]	@ (8000cb8 <MX_USART3_UART_Init+0x58>)
 8000c6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c70:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c72:	4b11      	ldr	r3, [pc, #68]	@ (8000cb8 <MX_USART3_UART_Init+0x58>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c78:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb8 <MX_USART3_UART_Init+0x58>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb8 <MX_USART3_UART_Init+0x58>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c84:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb8 <MX_USART3_UART_Init+0x58>)
 8000c86:	220c      	movs	r2, #12
 8000c88:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb8 <MX_USART3_UART_Init+0x58>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c90:	4b09      	ldr	r3, [pc, #36]	@ (8000cb8 <MX_USART3_UART_Init+0x58>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c96:	4b08      	ldr	r3, [pc, #32]	@ (8000cb8 <MX_USART3_UART_Init+0x58>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c9c:	4b06      	ldr	r3, [pc, #24]	@ (8000cb8 <MX_USART3_UART_Init+0x58>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ca2:	4805      	ldr	r0, [pc, #20]	@ (8000cb8 <MX_USART3_UART_Init+0x58>)
 8000ca4:	f002 fef4 	bl	8003a90 <HAL_UART_Init>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000cae:	f000 f86c 	bl	8000d8a <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	200002dc 	.word	0x200002dc
 8000cbc:	40004800 	.word	0x40004800

08000cc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d04 <MX_GPIO_Init+0x44>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cca:	4a0e      	ldr	r2, [pc, #56]	@ (8000d04 <MX_GPIO_Init+0x44>)
 8000ccc:	f043 0301 	orr.w	r3, r3, #1
 8000cd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8000d04 <MX_GPIO_Init+0x44>)
 8000cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd6:	f003 0301 	and.w	r3, r3, #1
 8000cda:	607b      	str	r3, [r7, #4]
 8000cdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cde:	4b09      	ldr	r3, [pc, #36]	@ (8000d04 <MX_GPIO_Init+0x44>)
 8000ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce2:	4a08      	ldr	r2, [pc, #32]	@ (8000d04 <MX_GPIO_Init+0x44>)
 8000ce4:	f043 0308 	orr.w	r3, r3, #8
 8000ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cea:	4b06      	ldr	r3, [pc, #24]	@ (8000d04 <MX_GPIO_Init+0x44>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cee:	f003 0308 	and.w	r3, r3, #8
 8000cf2:	603b      	str	r3, [r7, #0]
 8000cf4:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cf6:	bf00      	nop
 8000cf8:	370c      	adds	r7, #12
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	40023800 	.word	0x40023800

08000d08 <can_irq>:

/* USER CODE BEGIN 4 */
void can_irq(CAN_HandleTypeDef *pcan) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b08c      	sub	sp, #48	@ 0x30
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  CAN_RxHeaderTypeDef msg;
  uint8_t data[8];
  HAL_CAN_GetRxMessage(pcan, CAN_RX_FIFO0, &msg, data);
 8000d10:	f107 030c 	add.w	r3, r7, #12
 8000d14:	f107 0214 	add.w	r2, r7, #20
 8000d18:	2100      	movs	r1, #0
 8000d1a:	6878      	ldr	r0, [r7, #4]
 8000d1c:	f000 ff36 	bl	8001b8c <HAL_CAN_GetRxMessage>
  writeDebugString(data);
 8000d20:	f107 030c 	add.w	r3, r7, #12
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff fe25 	bl	8000974 <writeDebugString>
}
 8000d2a:	bf00      	nop
 8000d2c:	3730      	adds	r7, #48	@ 0x30
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}

08000d32 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000d32:	b580      	push	{r7, lr}
 8000d34:	b084      	sub	sp, #16
 8000d36:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000d38:	463b      	mov	r3, r7
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	601a      	str	r2, [r3, #0]
 8000d3e:	605a      	str	r2, [r3, #4]
 8000d40:	609a      	str	r2, [r3, #8]
 8000d42:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000d44:	f001 fbc4 	bl	80024d0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000d48:	2301      	movs	r3, #1
 8000d4a:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000d50:	2300      	movs	r3, #0
 8000d52:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000d54:	231f      	movs	r3, #31
 8000d56:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000d58:	2387      	movs	r3, #135	@ 0x87
 8000d5a:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000d60:	2300      	movs	r3, #0
 8000d62:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000d64:	2301      	movs	r3, #1
 8000d66:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000d70:	2300      	movs	r3, #0
 8000d72:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d74:	463b      	mov	r3, r7
 8000d76:	4618      	mov	r0, r3
 8000d78:	f001 fbe2 	bl	8002540 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000d7c:	2004      	movs	r0, #4
 8000d7e:	f001 fbbf 	bl	8002500 <HAL_MPU_Enable>

}
 8000d82:	bf00      	nop
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d8e:	b672      	cpsid	i
}
 8000d90:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d92:	bf00      	nop
 8000d94:	e7fd      	b.n	8000d92 <Error_Handler+0x8>
	...

08000d98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ddc <HAL_MspInit+0x44>)
 8000da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000da2:	4a0e      	ldr	r2, [pc, #56]	@ (8000ddc <HAL_MspInit+0x44>)
 8000da4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000da8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000daa:	4b0c      	ldr	r3, [pc, #48]	@ (8000ddc <HAL_MspInit+0x44>)
 8000dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000db2:	607b      	str	r3, [r7, #4]
 8000db4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000db6:	4b09      	ldr	r3, [pc, #36]	@ (8000ddc <HAL_MspInit+0x44>)
 8000db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dba:	4a08      	ldr	r2, [pc, #32]	@ (8000ddc <HAL_MspInit+0x44>)
 8000dbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dc2:	4b06      	ldr	r3, [pc, #24]	@ (8000ddc <HAL_MspInit+0x44>)
 8000dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dca:	603b      	str	r3, [r7, #0]
 8000dcc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	370c      	adds	r7, #12
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	40023800 	.word	0x40023800

08000de0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b08a      	sub	sp, #40	@ 0x28
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de8:	f107 0314 	add.w	r3, r7, #20
 8000dec:	2200      	movs	r2, #0
 8000dee:	601a      	str	r2, [r3, #0]
 8000df0:	605a      	str	r2, [r3, #4]
 8000df2:	609a      	str	r2, [r3, #8]
 8000df4:	60da      	str	r2, [r3, #12]
 8000df6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a23      	ldr	r2, [pc, #140]	@ (8000e8c <HAL_CAN_MspInit+0xac>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d13f      	bne.n	8000e82 <HAL_CAN_MspInit+0xa2>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000e02:	4b23      	ldr	r3, [pc, #140]	@ (8000e90 <HAL_CAN_MspInit+0xb0>)
 8000e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e06:	4a22      	ldr	r2, [pc, #136]	@ (8000e90 <HAL_CAN_MspInit+0xb0>)
 8000e08:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e0e:	4b20      	ldr	r3, [pc, #128]	@ (8000e90 <HAL_CAN_MspInit+0xb0>)
 8000e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e16:	613b      	str	r3, [r7, #16]
 8000e18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000e90 <HAL_CAN_MspInit+0xb0>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	4a1c      	ldr	r2, [pc, #112]	@ (8000e90 <HAL_CAN_MspInit+0xb0>)
 8000e20:	f043 0308 	orr.w	r3, r3, #8
 8000e24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e26:	4b1a      	ldr	r3, [pc, #104]	@ (8000e90 <HAL_CAN_MspInit+0xb0>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2a:	f003 0308 	and.w	r3, r3, #8
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e32:	2301      	movs	r3, #1
 8000e34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e36:	2302      	movs	r3, #2
 8000e38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000e42:	2309      	movs	r3, #9
 8000e44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e46:	f107 0314 	add.w	r3, r7, #20
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4811      	ldr	r0, [pc, #68]	@ (8000e94 <HAL_CAN_MspInit+0xb4>)
 8000e4e:	f001 fbb7 	bl	80025c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000e52:	2302      	movs	r3, #2
 8000e54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e56:	2302      	movs	r3, #2
 8000e58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e5e:	2303      	movs	r3, #3
 8000e60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000e62:	2309      	movs	r3, #9
 8000e64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e66:	f107 0314 	add.w	r3, r7, #20
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4809      	ldr	r0, [pc, #36]	@ (8000e94 <HAL_CAN_MspInit+0xb4>)
 8000e6e:	f001 fba7 	bl	80025c0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000e72:	2200      	movs	r2, #0
 8000e74:	2100      	movs	r1, #0
 8000e76:	2014      	movs	r0, #20
 8000e78:	f001 faf3 	bl	8002462 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000e7c:	2014      	movs	r0, #20
 8000e7e:	f001 fb0c 	bl	800249a <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000e82:	bf00      	nop
 8000e84:	3728      	adds	r7, #40	@ 0x28
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	40006400 	.word	0x40006400
 8000e90:	40023800 	.word	0x40023800
 8000e94:	40020c00 	.word	0x40020c00

08000e98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b0b0      	sub	sp, #192	@ 0xc0
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]
 8000ea8:	605a      	str	r2, [r3, #4]
 8000eaa:	609a      	str	r2, [r3, #8]
 8000eac:	60da      	str	r2, [r3, #12]
 8000eae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000eb0:	f107 031c 	add.w	r3, r7, #28
 8000eb4:	2290      	movs	r2, #144	@ 0x90
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f004 fd1e 	bl	80058fa <memset>
  if(huart->Instance==USART2)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a42      	ldr	r2, [pc, #264]	@ (8000fcc <HAL_UART_MspInit+0x134>)
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	d13b      	bne.n	8000f40 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ec8:	2380      	movs	r3, #128	@ 0x80
 8000eca:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ed0:	f107 031c 	add.w	r3, r7, #28
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f002 f9b3 	bl	8003240 <HAL_RCCEx_PeriphCLKConfig>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ee0:	f7ff ff53 	bl	8000d8a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ee4:	4b3a      	ldr	r3, [pc, #232]	@ (8000fd0 <HAL_UART_MspInit+0x138>)
 8000ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee8:	4a39      	ldr	r2, [pc, #228]	@ (8000fd0 <HAL_UART_MspInit+0x138>)
 8000eea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000eee:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ef0:	4b37      	ldr	r3, [pc, #220]	@ (8000fd0 <HAL_UART_MspInit+0x138>)
 8000ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ef8:	61bb      	str	r3, [r7, #24]
 8000efa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efc:	4b34      	ldr	r3, [pc, #208]	@ (8000fd0 <HAL_UART_MspInit+0x138>)
 8000efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f00:	4a33      	ldr	r2, [pc, #204]	@ (8000fd0 <HAL_UART_MspInit+0x138>)
 8000f02:	f043 0301 	orr.w	r3, r3, #1
 8000f06:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f08:	4b31      	ldr	r3, [pc, #196]	@ (8000fd0 <HAL_UART_MspInit+0x138>)
 8000f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0c:	f003 0301 	and.w	r3, r3, #1
 8000f10:	617b      	str	r3, [r7, #20]
 8000f12:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f14:	230c      	movs	r3, #12
 8000f16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f26:	2303      	movs	r3, #3
 8000f28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f2c:	2307      	movs	r3, #7
 8000f2e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f32:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000f36:	4619      	mov	r1, r3
 8000f38:	4826      	ldr	r0, [pc, #152]	@ (8000fd4 <HAL_UART_MspInit+0x13c>)
 8000f3a:	f001 fb41 	bl	80025c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000f3e:	e041      	b.n	8000fc4 <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART3)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a24      	ldr	r2, [pc, #144]	@ (8000fd8 <HAL_UART_MspInit+0x140>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d13c      	bne.n	8000fc4 <HAL_UART_MspInit+0x12c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000f4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f4e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000f50:	2300      	movs	r3, #0
 8000f52:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f54:	f107 031c 	add.w	r3, r7, #28
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f002 f971 	bl	8003240 <HAL_RCCEx_PeriphCLKConfig>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8000f64:	f7ff ff11 	bl	8000d8a <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f68:	4b19      	ldr	r3, [pc, #100]	@ (8000fd0 <HAL_UART_MspInit+0x138>)
 8000f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6c:	4a18      	ldr	r2, [pc, #96]	@ (8000fd0 <HAL_UART_MspInit+0x138>)
 8000f6e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f72:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f74:	4b16      	ldr	r3, [pc, #88]	@ (8000fd0 <HAL_UART_MspInit+0x138>)
 8000f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f78:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f7c:	613b      	str	r3, [r7, #16]
 8000f7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f80:	4b13      	ldr	r3, [pc, #76]	@ (8000fd0 <HAL_UART_MspInit+0x138>)
 8000f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f84:	4a12      	ldr	r2, [pc, #72]	@ (8000fd0 <HAL_UART_MspInit+0x138>)
 8000f86:	f043 0308 	orr.w	r3, r3, #8
 8000f8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8c:	4b10      	ldr	r3, [pc, #64]	@ (8000fd0 <HAL_UART_MspInit+0x138>)
 8000f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f90:	f003 0308 	and.w	r3, r3, #8
 8000f94:	60fb      	str	r3, [r7, #12]
 8000f96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f98:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fac:	2303      	movs	r3, #3
 8000fae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000fb2:	2307      	movs	r3, #7
 8000fb4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fb8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4807      	ldr	r0, [pc, #28]	@ (8000fdc <HAL_UART_MspInit+0x144>)
 8000fc0:	f001 fafe 	bl	80025c0 <HAL_GPIO_Init>
}
 8000fc4:	bf00      	nop
 8000fc6:	37c0      	adds	r7, #192	@ 0xc0
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40004400 	.word	0x40004400
 8000fd0:	40023800 	.word	0x40023800
 8000fd4:	40020000 	.word	0x40020000
 8000fd8:	40004800 	.word	0x40004800
 8000fdc:	40020c00 	.word	0x40020c00

08000fe0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <NMI_Handler+0x4>

08000fe8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fec:	bf00      	nop
 8000fee:	e7fd      	b.n	8000fec <HardFault_Handler+0x4>

08000ff0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ff4:	bf00      	nop
 8000ff6:	e7fd      	b.n	8000ff4 <MemManage_Handler+0x4>

08000ff8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ffc:	bf00      	nop
 8000ffe:	e7fd      	b.n	8000ffc <BusFault_Handler+0x4>

08001000 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001004:	bf00      	nop
 8001006:	e7fd      	b.n	8001004 <UsageFault_Handler+0x4>

08001008 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800100c:	bf00      	nop
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001016:	b480      	push	{r7}
 8001018:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800101a:	bf00      	nop
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr

08001024 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001028:	bf00      	nop
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr

08001032 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001036:	f000 f96f 	bl	8001318 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001044:	4802      	ldr	r0, [pc, #8]	@ (8001050 <CAN1_RX0_IRQHandler+0x10>)
 8001046:	f000 fee9 	bl	8001e1c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	200001f0 	.word	0x200001f0

08001054 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  return 1;
 8001058:	2301      	movs	r3, #1
}
 800105a:	4618      	mov	r0, r3
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr

08001064 <_kill>:

int _kill(int pid, int sig)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800106e:	f004 fca7 	bl	80059c0 <__errno>
 8001072:	4603      	mov	r3, r0
 8001074:	2216      	movs	r2, #22
 8001076:	601a      	str	r2, [r3, #0]
  return -1;
 8001078:	f04f 33ff 	mov.w	r3, #4294967295
}
 800107c:	4618      	mov	r0, r3
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}

08001084 <_exit>:

void _exit (int status)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800108c:	f04f 31ff 	mov.w	r1, #4294967295
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f7ff ffe7 	bl	8001064 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001096:	bf00      	nop
 8001098:	e7fd      	b.n	8001096 <_exit+0x12>

0800109a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b086      	sub	sp, #24
 800109e:	af00      	add	r7, sp, #0
 80010a0:	60f8      	str	r0, [r7, #12]
 80010a2:	60b9      	str	r1, [r7, #8]
 80010a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010a6:	2300      	movs	r3, #0
 80010a8:	617b      	str	r3, [r7, #20]
 80010aa:	e00a      	b.n	80010c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010ac:	f3af 8000 	nop.w
 80010b0:	4601      	mov	r1, r0
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	1c5a      	adds	r2, r3, #1
 80010b6:	60ba      	str	r2, [r7, #8]
 80010b8:	b2ca      	uxtb	r2, r1
 80010ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	3301      	adds	r3, #1
 80010c0:	617b      	str	r3, [r7, #20]
 80010c2:	697a      	ldr	r2, [r7, #20]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	dbf0      	blt.n	80010ac <_read+0x12>
  }

  return len;
 80010ca:	687b      	ldr	r3, [r7, #4]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3718      	adds	r7, #24
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af00      	add	r7, sp, #0
 80010da:	60f8      	str	r0, [r7, #12]
 80010dc:	60b9      	str	r1, [r7, #8]
 80010de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010e0:	2300      	movs	r3, #0
 80010e2:	617b      	str	r3, [r7, #20]
 80010e4:	e009      	b.n	80010fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	1c5a      	adds	r2, r3, #1
 80010ea:	60ba      	str	r2, [r7, #8]
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	4618      	mov	r0, r3
 80010f0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	3301      	adds	r3, #1
 80010f8:	617b      	str	r3, [r7, #20]
 80010fa:	697a      	ldr	r2, [r7, #20]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	429a      	cmp	r2, r3
 8001100:	dbf1      	blt.n	80010e6 <_write+0x12>
  }
  return len;
 8001102:	687b      	ldr	r3, [r7, #4]
}
 8001104:	4618      	mov	r0, r3
 8001106:	3718      	adds	r7, #24
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}

0800110c <_close>:

int _close(int file)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001114:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001118:	4618      	mov	r0, r3
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001134:	605a      	str	r2, [r3, #4]
  return 0;
 8001136:	2300      	movs	r3, #0
}
 8001138:	4618      	mov	r0, r3
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <_isatty>:

int _isatty(int file)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800114c:	2301      	movs	r3, #1
}
 800114e:	4618      	mov	r0, r3
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr

0800115a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800115a:	b480      	push	{r7}
 800115c:	b085      	sub	sp, #20
 800115e:	af00      	add	r7, sp, #0
 8001160:	60f8      	str	r0, [r7, #12]
 8001162:	60b9      	str	r1, [r7, #8]
 8001164:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001166:	2300      	movs	r3, #0
}
 8001168:	4618      	mov	r0, r3
 800116a:	3714      	adds	r7, #20
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800117c:	4a14      	ldr	r2, [pc, #80]	@ (80011d0 <_sbrk+0x5c>)
 800117e:	4b15      	ldr	r3, [pc, #84]	@ (80011d4 <_sbrk+0x60>)
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001188:	4b13      	ldr	r3, [pc, #76]	@ (80011d8 <_sbrk+0x64>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d102      	bne.n	8001196 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001190:	4b11      	ldr	r3, [pc, #68]	@ (80011d8 <_sbrk+0x64>)
 8001192:	4a12      	ldr	r2, [pc, #72]	@ (80011dc <_sbrk+0x68>)
 8001194:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001196:	4b10      	ldr	r3, [pc, #64]	@ (80011d8 <_sbrk+0x64>)
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4413      	add	r3, r2
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d207      	bcs.n	80011b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011a4:	f004 fc0c 	bl	80059c0 <__errno>
 80011a8:	4603      	mov	r3, r0
 80011aa:	220c      	movs	r2, #12
 80011ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011ae:	f04f 33ff 	mov.w	r3, #4294967295
 80011b2:	e009      	b.n	80011c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011b4:	4b08      	ldr	r3, [pc, #32]	@ (80011d8 <_sbrk+0x64>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011ba:	4b07      	ldr	r3, [pc, #28]	@ (80011d8 <_sbrk+0x64>)
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4413      	add	r3, r2
 80011c2:	4a05      	ldr	r2, [pc, #20]	@ (80011d8 <_sbrk+0x64>)
 80011c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011c6:	68fb      	ldr	r3, [r7, #12]
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3718      	adds	r7, #24
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20080000 	.word	0x20080000
 80011d4:	00000400 	.word	0x00000400
 80011d8:	20000364 	.word	0x20000364
 80011dc:	200004b8 	.word	0x200004b8

080011e0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011e4:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <SystemInit+0x20>)
 80011e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011ea:	4a05      	ldr	r2, [pc, #20]	@ (8001200 <SystemInit+0x20>)
 80011ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011f4:	bf00      	nop
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	e000ed00 	.word	0xe000ed00

08001204 <sendCANMessage>:
 *      Author: diana
 */
#include "util.h"

void sendCANMessage(CAN_HandleTypeDef *hcan, int identifier, char *message, uint8_t length)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b08c      	sub	sp, #48	@ 0x30
 8001208:	af00      	add	r7, sp, #0
 800120a:	60f8      	str	r0, [r7, #12]
 800120c:	60b9      	str	r1, [r7, #8]
 800120e:	607a      	str	r2, [r7, #4]
 8001210:	70fb      	strb	r3, [r7, #3]
	  uint32_t mb;
	  CAN_TxHeaderTypeDef hdr;

	  hdr.ExtId = identifier;
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	61bb      	str	r3, [r7, #24]
	  hdr.IDE = CAN_ID_EXT;
 8001216:	2304      	movs	r3, #4
 8001218:	61fb      	str	r3, [r7, #28]
	  hdr.RTR = CAN_RTR_DATA;
 800121a:	2300      	movs	r3, #0
 800121c:	623b      	str	r3, [r7, #32]
	  hdr.DLC = length;
 800121e:	78fb      	ldrb	r3, [r7, #3]
 8001220:	627b      	str	r3, [r7, #36]	@ 0x24
	  hdr.TransmitGlobalTime = DISABLE;
 8001222:	2300      	movs	r3, #0
 8001224:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

	  if (HAL_CAN_AddTxMessage(hcan, &hdr, (unsigned char *) message, &mb) != HAL_OK)
 8001228:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800122c:	f107 0114 	add.w	r1, r7, #20
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	68f8      	ldr	r0, [r7, #12]
 8001234:	f000 fbda 	bl	80019ec <HAL_CAN_AddTxMessage>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <sendCANMessage+0x3e>
		Error_Handler();
 800123e:	f7ff fda4 	bl	8000d8a <Error_Handler>
}
 8001242:	bf00      	nop
 8001244:	3730      	adds	r7, #48	@ 0x30
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
	...

0800124c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800124c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001284 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001250:	f7ff ffc6 	bl	80011e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001254:	480c      	ldr	r0, [pc, #48]	@ (8001288 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001256:	490d      	ldr	r1, [pc, #52]	@ (800128c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001258:	4a0d      	ldr	r2, [pc, #52]	@ (8001290 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800125a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800125c:	e002      	b.n	8001264 <LoopCopyDataInit>

0800125e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800125e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001260:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001262:	3304      	adds	r3, #4

08001264 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001264:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001266:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001268:	d3f9      	bcc.n	800125e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800126a:	4a0a      	ldr	r2, [pc, #40]	@ (8001294 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800126c:	4c0a      	ldr	r4, [pc, #40]	@ (8001298 <LoopFillZerobss+0x22>)
  movs r3, #0
 800126e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001270:	e001      	b.n	8001276 <LoopFillZerobss>

08001272 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001272:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001274:	3204      	adds	r2, #4

08001276 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001276:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001278:	d3fb      	bcc.n	8001272 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800127a:	f004 fba7 	bl	80059cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800127e:	f7ff fbaf 	bl	80009e0 <main>
  bx  lr    
 8001282:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001284:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001288:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800128c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001290:	08009ad0 	.word	0x08009ad0
  ldr r2, =_sbss
 8001294:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001298:	200004b8 	.word	0x200004b8

0800129c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800129c:	e7fe      	b.n	800129c <ADC_IRQHandler>

0800129e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800129e:	b580      	push	{r7, lr}
 80012a0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012a2:	2003      	movs	r0, #3
 80012a4:	f001 f8d2 	bl	800244c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012a8:	200f      	movs	r0, #15
 80012aa:	f000 f805 	bl	80012b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012ae:	f7ff fd73 	bl	8000d98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012b2:	2300      	movs	r3, #0
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	bd80      	pop	{r7, pc}

080012b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012c0:	4b12      	ldr	r3, [pc, #72]	@ (800130c <HAL_InitTick+0x54>)
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	4b12      	ldr	r3, [pc, #72]	@ (8001310 <HAL_InitTick+0x58>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	4619      	mov	r1, r3
 80012ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80012d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80012d6:	4618      	mov	r0, r3
 80012d8:	f001 f8ed 	bl	80024b6 <HAL_SYSTICK_Config>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e00e      	b.n	8001304 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2b0f      	cmp	r3, #15
 80012ea:	d80a      	bhi.n	8001302 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012ec:	2200      	movs	r2, #0
 80012ee:	6879      	ldr	r1, [r7, #4]
 80012f0:	f04f 30ff 	mov.w	r0, #4294967295
 80012f4:	f001 f8b5 	bl	8002462 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012f8:	4a06      	ldr	r2, [pc, #24]	@ (8001314 <HAL_InitTick+0x5c>)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012fe:	2300      	movs	r3, #0
 8001300:	e000      	b.n	8001304 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001302:	2301      	movs	r3, #1
}
 8001304:	4618      	mov	r0, r3
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20000000 	.word	0x20000000
 8001310:	20000008 	.word	0x20000008
 8001314:	20000004 	.word	0x20000004

08001318 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800131c:	4b06      	ldr	r3, [pc, #24]	@ (8001338 <HAL_IncTick+0x20>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	461a      	mov	r2, r3
 8001322:	4b06      	ldr	r3, [pc, #24]	@ (800133c <HAL_IncTick+0x24>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4413      	add	r3, r2
 8001328:	4a04      	ldr	r2, [pc, #16]	@ (800133c <HAL_IncTick+0x24>)
 800132a:	6013      	str	r3, [r2, #0]
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	20000008 	.word	0x20000008
 800133c:	20000368 	.word	0x20000368

08001340 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  return uwTick;
 8001344:	4b03      	ldr	r3, [pc, #12]	@ (8001354 <HAL_GetTick+0x14>)
 8001346:	681b      	ldr	r3, [r3, #0]
}
 8001348:	4618      	mov	r0, r3
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	20000368 	.word	0x20000368

08001358 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001360:	f7ff ffee 	bl	8001340 <HAL_GetTick>
 8001364:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001370:	d005      	beq.n	800137e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001372:	4b0a      	ldr	r3, [pc, #40]	@ (800139c <HAL_Delay+0x44>)
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	461a      	mov	r2, r3
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	4413      	add	r3, r2
 800137c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800137e:	bf00      	nop
 8001380:	f7ff ffde 	bl	8001340 <HAL_GetTick>
 8001384:	4602      	mov	r2, r0
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	68fa      	ldr	r2, [r7, #12]
 800138c:	429a      	cmp	r2, r3
 800138e:	d8f7      	bhi.n	8001380 <HAL_Delay+0x28>
  {
  }
}
 8001390:	bf00      	nop
 8001392:	bf00      	nop
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000008 	.word	0x20000008

080013a0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d101      	bne.n	80013b2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e11c      	b.n	80015ec <HAL_CAN_Init+0x24c>
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
  if (hcan->State == HAL_CAN_STATE_RESET)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d131      	bne.n	8001422 <HAL_CAN_Init+0x82>
  {
    /* Reset callbacks to legacy functions */
    hcan->RxFifo0MsgPendingCallback  =  HAL_CAN_RxFifo0MsgPendingCallback;  /* Legacy weak RxFifo0MsgPendingCallback  */
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a8c      	ldr	r2, [pc, #560]	@ (80015f4 <HAL_CAN_Init+0x254>)
 80013c2:	641a      	str	r2, [r3, #64]	@ 0x40
    hcan->RxFifo0FullCallback        =  HAL_CAN_RxFifo0FullCallback;        /* Legacy weak RxFifo0FullCallback        */
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	4a8c      	ldr	r2, [pc, #560]	@ (80015f8 <HAL_CAN_Init+0x258>)
 80013c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hcan->RxFifo1MsgPendingCallback  =  HAL_CAN_RxFifo1MsgPendingCallback;  /* Legacy weak RxFifo1MsgPendingCallback  */
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4a8b      	ldr	r2, [pc, #556]	@ (80015fc <HAL_CAN_Init+0x25c>)
 80013ce:	649a      	str	r2, [r3, #72]	@ 0x48
    hcan->RxFifo1FullCallback        =  HAL_CAN_RxFifo1FullCallback;        /* Legacy weak RxFifo1FullCallback        */
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	4a8b      	ldr	r2, [pc, #556]	@ (8001600 <HAL_CAN_Init+0x260>)
 80013d4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hcan->TxMailbox0CompleteCallback =  HAL_CAN_TxMailbox0CompleteCallback; /* Legacy weak TxMailbox0CompleteCallback */
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4a8a      	ldr	r2, [pc, #552]	@ (8001604 <HAL_CAN_Init+0x264>)
 80013da:	629a      	str	r2, [r3, #40]	@ 0x28
    hcan->TxMailbox1CompleteCallback =  HAL_CAN_TxMailbox1CompleteCallback; /* Legacy weak TxMailbox1CompleteCallback */
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	4a8a      	ldr	r2, [pc, #552]	@ (8001608 <HAL_CAN_Init+0x268>)
 80013e0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hcan->TxMailbox2CompleteCallback =  HAL_CAN_TxMailbox2CompleteCallback; /* Legacy weak TxMailbox2CompleteCallback */
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a89      	ldr	r2, [pc, #548]	@ (800160c <HAL_CAN_Init+0x26c>)
 80013e6:	631a      	str	r2, [r3, #48]	@ 0x30
    hcan->TxMailbox0AbortCallback    =  HAL_CAN_TxMailbox0AbortCallback;    /* Legacy weak TxMailbox0AbortCallback    */
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	4a89      	ldr	r2, [pc, #548]	@ (8001610 <HAL_CAN_Init+0x270>)
 80013ec:	635a      	str	r2, [r3, #52]	@ 0x34
    hcan->TxMailbox1AbortCallback    =  HAL_CAN_TxMailbox1AbortCallback;    /* Legacy weak TxMailbox1AbortCallback    */
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4a88      	ldr	r2, [pc, #544]	@ (8001614 <HAL_CAN_Init+0x274>)
 80013f2:	639a      	str	r2, [r3, #56]	@ 0x38
    hcan->TxMailbox2AbortCallback    =  HAL_CAN_TxMailbox2AbortCallback;    /* Legacy weak TxMailbox2AbortCallback    */
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4a88      	ldr	r2, [pc, #544]	@ (8001618 <HAL_CAN_Init+0x278>)
 80013f8:	63da      	str	r2, [r3, #60]	@ 0x3c
    hcan->SleepCallback              =  HAL_CAN_SleepCallback;              /* Legacy weak SleepCallback              */
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4a87      	ldr	r2, [pc, #540]	@ (800161c <HAL_CAN_Init+0x27c>)
 80013fe:	651a      	str	r2, [r3, #80]	@ 0x50
    hcan->WakeUpFromRxMsgCallback    =  HAL_CAN_WakeUpFromRxMsgCallback;    /* Legacy weak WakeUpFromRxMsgCallback    */
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4a87      	ldr	r2, [pc, #540]	@ (8001620 <HAL_CAN_Init+0x280>)
 8001404:	655a      	str	r2, [r3, #84]	@ 0x54
    hcan->ErrorCallback              =  HAL_CAN_ErrorCallback;              /* Legacy weak ErrorCallback              */
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4a86      	ldr	r2, [pc, #536]	@ (8001624 <HAL_CAN_Init+0x284>)
 800140a:	659a      	str	r2, [r3, #88]	@ 0x58

    if (hcan->MspInitCallback == NULL)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001410:	2b00      	cmp	r3, #0
 8001412:	d102      	bne.n	800141a <HAL_CAN_Init+0x7a>
    {
      hcan->MspInitCallback = HAL_CAN_MspInit; /* Legacy weak MspInit */
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4a84      	ldr	r2, [pc, #528]	@ (8001628 <HAL_CAN_Init+0x288>)
 8001418:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	4798      	blx	r3
    HAL_CAN_MspInit(hcan);
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f042 0201 	orr.w	r2, r2, #1
 8001430:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001432:	f7ff ff85 	bl	8001340 <HAL_GetTick>
 8001436:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001438:	e012      	b.n	8001460 <HAL_CAN_Init+0xc0>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800143a:	f7ff ff81 	bl	8001340 <HAL_GetTick>
 800143e:	4602      	mov	r2, r0
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	2b0a      	cmp	r3, #10
 8001446:	d90b      	bls.n	8001460 <HAL_CAN_Init+0xc0>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800144c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2205      	movs	r2, #5
 8001458:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800145c:	2301      	movs	r3, #1
 800145e:	e0c5      	b.n	80015ec <HAL_CAN_Init+0x24c>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	2b00      	cmp	r3, #0
 800146c:	d0e5      	beq.n	800143a <HAL_CAN_Init+0x9a>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f022 0202 	bic.w	r2, r2, #2
 800147c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800147e:	f7ff ff5f 	bl	8001340 <HAL_GetTick>
 8001482:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001484:	e012      	b.n	80014ac <HAL_CAN_Init+0x10c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001486:	f7ff ff5b 	bl	8001340 <HAL_GetTick>
 800148a:	4602      	mov	r2, r0
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	2b0a      	cmp	r3, #10
 8001492:	d90b      	bls.n	80014ac <HAL_CAN_Init+0x10c>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001498:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2205      	movs	r2, #5
 80014a4:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e09f      	b.n	80015ec <HAL_CAN_Init+0x24c>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d1e5      	bne.n	8001486 <HAL_CAN_Init+0xe6>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	7e1b      	ldrb	r3, [r3, #24]
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d108      	bne.n	80014d4 <HAL_CAN_Init+0x134>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	e007      	b.n	80014e4 <HAL_CAN_Init+0x144>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80014e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	7e5b      	ldrb	r3, [r3, #25]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d108      	bne.n	80014fe <HAL_CAN_Init+0x15e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	e007      	b.n	800150e <HAL_CAN_Init+0x16e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800150c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	7e9b      	ldrb	r3, [r3, #26]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d108      	bne.n	8001528 <HAL_CAN_Init+0x188>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f042 0220 	orr.w	r2, r2, #32
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	e007      	b.n	8001538 <HAL_CAN_Init+0x198>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f022 0220 	bic.w	r2, r2, #32
 8001536:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	7edb      	ldrb	r3, [r3, #27]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d108      	bne.n	8001552 <HAL_CAN_Init+0x1b2>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f022 0210 	bic.w	r2, r2, #16
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	e007      	b.n	8001562 <HAL_CAN_Init+0x1c2>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f042 0210 	orr.w	r2, r2, #16
 8001560:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	7f1b      	ldrb	r3, [r3, #28]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d108      	bne.n	800157c <HAL_CAN_Init+0x1dc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f042 0208 	orr.w	r2, r2, #8
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	e007      	b.n	800158c <HAL_CAN_Init+0x1ec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f022 0208 	bic.w	r2, r2, #8
 800158a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	7f5b      	ldrb	r3, [r3, #29]
 8001590:	2b01      	cmp	r3, #1
 8001592:	d108      	bne.n	80015a6 <HAL_CAN_Init+0x206>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f042 0204 	orr.w	r2, r2, #4
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	e007      	b.n	80015b6 <HAL_CAN_Init+0x216>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f022 0204 	bic.w	r2, r2, #4
 80015b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	689a      	ldr	r2, [r3, #8]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	431a      	orrs	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	691b      	ldr	r3, [r3, #16]
 80015c4:	431a      	orrs	r2, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	695b      	ldr	r3, [r3, #20]
 80015ca:	ea42 0103 	orr.w	r1, r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	1e5a      	subs	r2, r3, #1
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	430a      	orrs	r2, r1
 80015da:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2200      	movs	r2, #0
 80015e0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2201      	movs	r2, #1
 80015e6:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80015ea:	2300      	movs	r3, #0
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3710      	adds	r7, #16
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	0800221f 	.word	0x0800221f
 80015f8:	08002233 	.word	0x08002233
 80015fc:	08002247 	.word	0x08002247
 8001600:	0800225b 	.word	0x0800225b
 8001604:	080021a7 	.word	0x080021a7
 8001608:	080021bb 	.word	0x080021bb
 800160c:	080021cf 	.word	0x080021cf
 8001610:	080021e3 	.word	0x080021e3
 8001614:	080021f7 	.word	0x080021f7
 8001618:	0800220b 	.word	0x0800220b
 800161c:	0800226f 	.word	0x0800226f
 8001620:	08002283 	.word	0x08002283
 8001624:	08002297 	.word	0x08002297
 8001628:	08000de1 	.word	0x08000de1

0800162c <HAL_CAN_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_RegisterCallback(CAN_HandleTypeDef *hcan, HAL_CAN_CallbackIDTypeDef CallbackID,
                                           void (* pCallback)(CAN_HandleTypeDef *_hcan))
{
 800162c:	b480      	push	{r7}
 800162e:	b087      	sub	sp, #28
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	460b      	mov	r3, r1
 8001636:	607a      	str	r2, [r7, #4]
 8001638:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800163a:	2300      	movs	r3, #0
 800163c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d107      	bne.n	8001654 <HAL_CAN_RegisterCallback+0x28>
  {
    /* Update the error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001648:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e094      	b.n	800177e <HAL_CAN_RegisterCallback+0x152>
  }

  if (hcan->State == HAL_CAN_STATE_READY)
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	f893 3020 	ldrb.w	r3, [r3, #32]
 800165a:	b2db      	uxtb	r3, r3
 800165c:	2b01      	cmp	r3, #1
 800165e:	d168      	bne.n	8001732 <HAL_CAN_RegisterCallback+0x106>
  {
    switch (CallbackID)
 8001660:	7afb      	ldrb	r3, [r7, #11]
 8001662:	2b0e      	cmp	r3, #14
 8001664:	d85c      	bhi.n	8001720 <HAL_CAN_RegisterCallback+0xf4>
 8001666:	a201      	add	r2, pc, #4	@ (adr r2, 800166c <HAL_CAN_RegisterCallback+0x40>)
 8001668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800166c:	080016a9 	.word	0x080016a9
 8001670:	080016b1 	.word	0x080016b1
 8001674:	080016b9 	.word	0x080016b9
 8001678:	080016c1 	.word	0x080016c1
 800167c:	080016c9 	.word	0x080016c9
 8001680:	080016d1 	.word	0x080016d1
 8001684:	080016d9 	.word	0x080016d9
 8001688:	080016e1 	.word	0x080016e1
 800168c:	080016e9 	.word	0x080016e9
 8001690:	080016f1 	.word	0x080016f1
 8001694:	080016f9 	.word	0x080016f9
 8001698:	08001701 	.word	0x08001701
 800169c:	08001709 	.word	0x08001709
 80016a0:	08001711 	.word	0x08001711
 80016a4:	08001719 	.word	0x08001719
    {
      case HAL_CAN_TX_MAILBOX0_COMPLETE_CB_ID :
        hcan->TxMailbox0CompleteCallback = pCallback;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	629a      	str	r2, [r3, #40]	@ 0x28
        break;
 80016ae:	e065      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX1_COMPLETE_CB_ID :
        hcan->TxMailbox1CompleteCallback = pCallback;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 80016b6:	e061      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX2_COMPLETE_CB_ID :
        hcan->TxMailbox2CompleteCallback = pCallback;
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	631a      	str	r2, [r3, #48]	@ 0x30
        break;
 80016be:	e05d      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX0_ABORT_CB_ID :
        hcan->TxMailbox0AbortCallback = pCallback;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 80016c6:	e059      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX1_ABORT_CB_ID :
        hcan->TxMailbox1AbortCallback = pCallback;
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 80016ce:	e055      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_TX_MAILBOX2_ABORT_CB_ID :
        hcan->TxMailbox2AbortCallback = pCallback;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	63da      	str	r2, [r3, #60]	@ 0x3c
        break;
 80016d6:	e051      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO0_MSG_PENDING_CB_ID :
        hcan->RxFifo0MsgPendingCallback = pCallback;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	641a      	str	r2, [r3, #64]	@ 0x40
        break;
 80016de:	e04d      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO0_FULL_CB_ID :
        hcan->RxFifo0FullCallback = pCallback;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	645a      	str	r2, [r3, #68]	@ 0x44
        break;
 80016e6:	e049      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO1_MSG_PENDING_CB_ID :
        hcan->RxFifo1MsgPendingCallback = pCallback;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 80016ee:	e045      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_RX_FIFO1_FULL_CB_ID :
        hcan->RxFifo1FullCallback = pCallback;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 80016f6:	e041      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_SLEEP_CB_ID :
        hcan->SleepCallback = pCallback;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 80016fe:	e03d      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_WAKEUP_FROM_RX_MSG_CB_ID :
        hcan->WakeUpFromRxMsgCallback = pCallback;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8001706:	e039      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_ERROR_CB_ID :
        hcan->ErrorCallback = pCallback;
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800170e:	e035      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_MSPINIT_CB_ID :
        hcan->MspInitCallback = pCallback;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8001716:	e031      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_MSPDEINIT_CB_ID :
        hcan->MspDeInitCallback = pCallback;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800171e:	e02d      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      default :
        /* Update the error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001724:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Return error status */
        status =  HAL_ERROR;
 800172c:	2301      	movs	r3, #1
 800172e:	75fb      	strb	r3, [r7, #23]
        break;
 8001730:	e024      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>
    }
  }
  else if (hcan->State == HAL_CAN_STATE_RESET)
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001738:	b2db      	uxtb	r3, r3
 800173a:	2b00      	cmp	r3, #0
 800173c:	d116      	bne.n	800176c <HAL_CAN_RegisterCallback+0x140>
  {
    switch (CallbackID)
 800173e:	7afb      	ldrb	r3, [r7, #11]
 8001740:	2b0d      	cmp	r3, #13
 8001742:	d002      	beq.n	800174a <HAL_CAN_RegisterCallback+0x11e>
 8001744:	2b0e      	cmp	r3, #14
 8001746:	d004      	beq.n	8001752 <HAL_CAN_RegisterCallback+0x126>
 8001748:	e007      	b.n	800175a <HAL_CAN_RegisterCallback+0x12e>
    {
      case HAL_CAN_MSPINIT_CB_ID :
        hcan->MspInitCallback = pCallback;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8001750:	e014      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      case HAL_CAN_MSPDEINIT_CB_ID :
        hcan->MspDeInitCallback = pCallback;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8001758:	e010      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>

      default :
        /* Update the error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800175e:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Return error status */
        status =  HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	75fb      	strb	r3, [r7, #23]
        break;
 800176a:	e007      	b.n	800177c <HAL_CAN_RegisterCallback+0x150>
    }
  }
  else
  {
    /* Update the error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001770:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status =  HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800177c:	7dfb      	ldrb	r3, [r7, #23]
}
 800177e:	4618      	mov	r0, r3
 8001780:	371c      	adds	r7, #28
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop

0800178c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800178c:	b480      	push	{r7}
 800178e:	b087      	sub	sp, #28
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017a2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80017a4:	7cfb      	ldrb	r3, [r7, #19]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d003      	beq.n	80017b2 <HAL_CAN_ConfigFilter+0x26>
 80017aa:	7cfb      	ldrb	r3, [r7, #19]
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	f040 80c7 	bne.w	8001940 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a69      	ldr	r2, [pc, #420]	@ (800195c <HAL_CAN_ConfigFilter+0x1d0>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d001      	beq.n	80017c0 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 80017bc:	4b68      	ldr	r3, [pc, #416]	@ (8001960 <HAL_CAN_ConfigFilter+0x1d4>)
 80017be:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80017c6:	f043 0201 	orr.w	r2, r3, #1
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	4a63      	ldr	r2, [pc, #396]	@ (8001960 <HAL_CAN_ConfigFilter+0x1d4>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d111      	bne.n	80017fc <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80017de:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f2:	021b      	lsls	r3, r3, #8
 80017f4:	431a      	orrs	r2, r3
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	695b      	ldr	r3, [r3, #20]
 8001800:	f003 031f 	and.w	r3, r3, #31
 8001804:	2201      	movs	r2, #1
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	43db      	mvns	r3, r3
 8001816:	401a      	ands	r2, r3
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d123      	bne.n	800186e <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	43db      	mvns	r3, r3
 8001830:	401a      	ands	r2, r3
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001848:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	3248      	adds	r2, #72	@ 0x48
 800184e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001862:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001864:	6979      	ldr	r1, [r7, #20]
 8001866:	3348      	adds	r3, #72	@ 0x48
 8001868:	00db      	lsls	r3, r3, #3
 800186a:	440b      	add	r3, r1
 800186c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	2b01      	cmp	r3, #1
 8001874:	d122      	bne.n	80018bc <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	431a      	orrs	r2, r3
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001892:	683a      	ldr	r2, [r7, #0]
 8001894:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001896:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	3248      	adds	r2, #72	@ 0x48
 800189c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	68db      	ldr	r3, [r3, #12]
 80018aa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80018b0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80018b2:	6979      	ldr	r1, [r7, #20]
 80018b4:	3348      	adds	r3, #72	@ 0x48
 80018b6:	00db      	lsls	r3, r3, #3
 80018b8:	440b      	add	r3, r1
 80018ba:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d109      	bne.n	80018d8 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	43db      	mvns	r3, r3
 80018ce:	401a      	ands	r2, r3
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80018d6:	e007      	b.n	80018e8 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	431a      	orrs	r2, r3
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	691b      	ldr	r3, [r3, #16]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d109      	bne.n	8001904 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	43db      	mvns	r3, r3
 80018fa:	401a      	ands	r2, r3
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001902:	e007      	b.n	8001914 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	431a      	orrs	r2, r3
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	6a1b      	ldr	r3, [r3, #32]
 8001918:	2b01      	cmp	r3, #1
 800191a:	d107      	bne.n	800192c <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	431a      	orrs	r2, r3
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001932:	f023 0201 	bic.w	r2, r3, #1
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800193c:	2300      	movs	r3, #0
 800193e:	e006      	b.n	800194e <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001944:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
  }
}
 800194e:	4618      	mov	r0, r3
 8001950:	371c      	adds	r7, #28
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	40003400 	.word	0x40003400
 8001960:	40006400 	.word	0x40006400

08001964 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001972:	b2db      	uxtb	r3, r3
 8001974:	2b01      	cmp	r3, #1
 8001976:	d12e      	bne.n	80019d6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2202      	movs	r2, #2
 800197c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f022 0201 	bic.w	r2, r2, #1
 800198e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001990:	f7ff fcd6 	bl	8001340 <HAL_GetTick>
 8001994:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001996:	e012      	b.n	80019be <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001998:	f7ff fcd2 	bl	8001340 <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	2b0a      	cmp	r3, #10
 80019a4:	d90b      	bls.n	80019be <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019aa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2205      	movs	r2, #5
 80019b6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e012      	b.n	80019e4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f003 0301 	and.w	r3, r3, #1
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d1e5      	bne.n	8001998 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2200      	movs	r2, #0
 80019d0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80019d2:	2300      	movs	r3, #0
 80019d4:	e006      	b.n	80019e4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019da:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
  }
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3710      	adds	r7, #16
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b089      	sub	sp, #36	@ 0x24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
 80019f8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a00:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001a0a:	7ffb      	ldrb	r3, [r7, #31]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d003      	beq.n	8001a18 <HAL_CAN_AddTxMessage+0x2c>
 8001a10:	7ffb      	ldrb	r3, [r7, #31]
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	f040 80ad 	bne.w	8001b72 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001a18:	69bb      	ldr	r3, [r7, #24]
 8001a1a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d10a      	bne.n	8001a38 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001a22:	69bb      	ldr	r3, [r7, #24]
 8001a24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d105      	bne.n	8001a38 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001a2c:	69bb      	ldr	r3, [r7, #24]
 8001a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f000 8095 	beq.w	8001b62 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001a38:	69bb      	ldr	r3, [r7, #24]
 8001a3a:	0e1b      	lsrs	r3, r3, #24
 8001a3c:	f003 0303 	and.w	r3, r3, #3
 8001a40:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001a42:	2201      	movs	r2, #1
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	409a      	lsls	r2, r3
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d10d      	bne.n	8001a70 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a5e:	68f9      	ldr	r1, [r7, #12]
 8001a60:	6809      	ldr	r1, [r1, #0]
 8001a62:	431a      	orrs	r2, r3
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	3318      	adds	r3, #24
 8001a68:	011b      	lsls	r3, r3, #4
 8001a6a:	440b      	add	r3, r1
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	e00f      	b.n	8001a90 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a7a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a80:	68f9      	ldr	r1, [r7, #12]
 8001a82:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001a84:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	3318      	adds	r3, #24
 8001a8a:	011b      	lsls	r3, r3, #4
 8001a8c:	440b      	add	r3, r1
 8001a8e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	6819      	ldr	r1, [r3, #0]
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	691a      	ldr	r2, [r3, #16]
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	3318      	adds	r3, #24
 8001a9c:	011b      	lsls	r3, r3, #4
 8001a9e:	440b      	add	r3, r1
 8001aa0:	3304      	adds	r3, #4
 8001aa2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	7d1b      	ldrb	r3, [r3, #20]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d111      	bne.n	8001ad0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	3318      	adds	r3, #24
 8001ab4:	011b      	lsls	r3, r3, #4
 8001ab6:	4413      	add	r3, r2
 8001ab8:	3304      	adds	r3, #4
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	68fa      	ldr	r2, [r7, #12]
 8001abe:	6811      	ldr	r1, [r2, #0]
 8001ac0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	3318      	adds	r3, #24
 8001ac8:	011b      	lsls	r3, r3, #4
 8001aca:	440b      	add	r3, r1
 8001acc:	3304      	adds	r3, #4
 8001ace:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	3307      	adds	r3, #7
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	061a      	lsls	r2, r3, #24
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	3306      	adds	r3, #6
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	041b      	lsls	r3, r3, #16
 8001ae0:	431a      	orrs	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	3305      	adds	r3, #5
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	021b      	lsls	r3, r3, #8
 8001aea:	4313      	orrs	r3, r2
 8001aec:	687a      	ldr	r2, [r7, #4]
 8001aee:	3204      	adds	r2, #4
 8001af0:	7812      	ldrb	r2, [r2, #0]
 8001af2:	4610      	mov	r0, r2
 8001af4:	68fa      	ldr	r2, [r7, #12]
 8001af6:	6811      	ldr	r1, [r2, #0]
 8001af8:	ea43 0200 	orr.w	r2, r3, r0
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	011b      	lsls	r3, r3, #4
 8001b00:	440b      	add	r3, r1
 8001b02:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001b06:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	3303      	adds	r3, #3
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	061a      	lsls	r2, r3, #24
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3302      	adds	r3, #2
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	041b      	lsls	r3, r3, #16
 8001b18:	431a      	orrs	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	021b      	lsls	r3, r3, #8
 8001b22:	4313      	orrs	r3, r2
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	7812      	ldrb	r2, [r2, #0]
 8001b28:	4610      	mov	r0, r2
 8001b2a:	68fa      	ldr	r2, [r7, #12]
 8001b2c:	6811      	ldr	r1, [r2, #0]
 8001b2e:	ea43 0200 	orr.w	r2, r3, r0
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	011b      	lsls	r3, r3, #4
 8001b36:	440b      	add	r3, r1
 8001b38:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001b3c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	3318      	adds	r3, #24
 8001b46:	011b      	lsls	r3, r3, #4
 8001b48:	4413      	add	r3, r2
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	68fa      	ldr	r2, [r7, #12]
 8001b4e:	6811      	ldr	r1, [r2, #0]
 8001b50:	f043 0201 	orr.w	r2, r3, #1
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	3318      	adds	r3, #24
 8001b58:	011b      	lsls	r3, r3, #4
 8001b5a:	440b      	add	r3, r1
 8001b5c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	e00e      	b.n	8001b80 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b66:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e006      	b.n	8001b80 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b76:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
  }
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3724      	adds	r7, #36	@ 0x24
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b087      	sub	sp, #28
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
 8001b98:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ba0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001ba2:	7dfb      	ldrb	r3, [r7, #23]
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d003      	beq.n	8001bb0 <HAL_CAN_GetRxMessage+0x24>
 8001ba8:	7dfb      	ldrb	r3, [r7, #23]
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	f040 8103 	bne.w	8001db6 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d10e      	bne.n	8001bd4 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	f003 0303 	and.w	r3, r3, #3
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d116      	bne.n	8001bf2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bc8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e0f7      	b.n	8001dc4 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	691b      	ldr	r3, [r3, #16]
 8001bda:	f003 0303 	and.w	r3, r3, #3
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d107      	bne.n	8001bf2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001be6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e0e8      	b.n	8001dc4 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	331b      	adds	r3, #27
 8001bfa:	011b      	lsls	r3, r3, #4
 8001bfc:	4413      	add	r3, r2
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0204 	and.w	r2, r3, #4
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d10c      	bne.n	8001c2a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	331b      	adds	r3, #27
 8001c18:	011b      	lsls	r3, r3, #4
 8001c1a:	4413      	add	r3, r2
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	0d5b      	lsrs	r3, r3, #21
 8001c20:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	e00b      	b.n	8001c42 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	68bb      	ldr	r3, [r7, #8]
 8001c30:	331b      	adds	r3, #27
 8001c32:	011b      	lsls	r3, r3, #4
 8001c34:	4413      	add	r3, r2
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	08db      	lsrs	r3, r3, #3
 8001c3a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	331b      	adds	r3, #27
 8001c4a:	011b      	lsls	r3, r3, #4
 8001c4c:	4413      	add	r3, r2
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0202 	and.w	r2, r3, #2
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	331b      	adds	r3, #27
 8001c60:	011b      	lsls	r3, r3, #4
 8001c62:	4413      	add	r3, r2
 8001c64:	3304      	adds	r3, #4
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0308 	and.w	r3, r3, #8
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d003      	beq.n	8001c78 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2208      	movs	r2, #8
 8001c74:	611a      	str	r2, [r3, #16]
 8001c76:	e00b      	b.n	8001c90 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	331b      	adds	r3, #27
 8001c80:	011b      	lsls	r3, r3, #4
 8001c82:	4413      	add	r3, r2
 8001c84:	3304      	adds	r3, #4
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f003 020f 	and.w	r2, r3, #15
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	331b      	adds	r3, #27
 8001c98:	011b      	lsls	r3, r3, #4
 8001c9a:	4413      	add	r3, r2
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	0a1b      	lsrs	r3, r3, #8
 8001ca2:	b2da      	uxtb	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	331b      	adds	r3, #27
 8001cb0:	011b      	lsls	r3, r3, #4
 8001cb2:	4413      	add	r3, r2
 8001cb4:	3304      	adds	r3, #4
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	0c1b      	lsrs	r3, r3, #16
 8001cba:	b29a      	uxth	r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	011b      	lsls	r3, r3, #4
 8001cc8:	4413      	add	r3, r2
 8001cca:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	b2da      	uxtb	r2, r3
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	011b      	lsls	r3, r3, #4
 8001cde:	4413      	add	r3, r2
 8001ce0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	0a1a      	lsrs	r2, r3, #8
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	3301      	adds	r3, #1
 8001cec:	b2d2      	uxtb	r2, r2
 8001cee:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	011b      	lsls	r3, r3, #4
 8001cf8:	4413      	add	r3, r2
 8001cfa:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	0c1a      	lsrs	r2, r3, #16
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	3302      	adds	r3, #2
 8001d06:	b2d2      	uxtb	r2, r2
 8001d08:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	011b      	lsls	r3, r3, #4
 8001d12:	4413      	add	r3, r2
 8001d14:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	0e1a      	lsrs	r2, r3, #24
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	3303      	adds	r3, #3
 8001d20:	b2d2      	uxtb	r2, r2
 8001d22:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	011b      	lsls	r3, r3, #4
 8001d2c:	4413      	add	r3, r2
 8001d2e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	3304      	adds	r3, #4
 8001d38:	b2d2      	uxtb	r2, r2
 8001d3a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	011b      	lsls	r3, r3, #4
 8001d44:	4413      	add	r3, r2
 8001d46:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	0a1a      	lsrs	r2, r3, #8
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	3305      	adds	r3, #5
 8001d52:	b2d2      	uxtb	r2, r2
 8001d54:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	011b      	lsls	r3, r3, #4
 8001d5e:	4413      	add	r3, r2
 8001d60:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	0c1a      	lsrs	r2, r3, #16
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	3306      	adds	r3, #6
 8001d6c:	b2d2      	uxtb	r2, r2
 8001d6e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	011b      	lsls	r3, r3, #4
 8001d78:	4413      	add	r3, r2
 8001d7a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	0e1a      	lsrs	r2, r3, #24
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	3307      	adds	r3, #7
 8001d86:	b2d2      	uxtb	r2, r2
 8001d88:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d108      	bne.n	8001da2 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	68da      	ldr	r2, [r3, #12]
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f042 0220 	orr.w	r2, r2, #32
 8001d9e:	60da      	str	r2, [r3, #12]
 8001da0:	e007      	b.n	8001db2 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	691a      	ldr	r2, [r3, #16]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f042 0220 	orr.w	r2, r2, #32
 8001db0:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001db2:	2300      	movs	r3, #0
 8001db4:	e006      	b.n	8001dc4 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dba:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
  }
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	371c      	adds	r7, #28
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001de0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001de2:	7bfb      	ldrb	r3, [r7, #15]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d002      	beq.n	8001dee <HAL_CAN_ActivateNotification+0x1e>
 8001de8:	7bfb      	ldrb	r3, [r7, #15]
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d109      	bne.n	8001e02 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	6959      	ldr	r1, [r3, #20]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	683a      	ldr	r2, [r7, #0]
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	e006      	b.n	8001e10 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e06:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
  }
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3714      	adds	r7, #20
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08a      	sub	sp, #40	@ 0x28
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001e24:	2300      	movs	r3, #0
 8001e26:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	699b      	ldr	r3, [r3, #24]
 8001e56:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001e58:	6a3b      	ldr	r3, [r7, #32]
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f000 8083 	beq.w	8001f6a <HAL_CAN_IRQHandler+0x14e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001e64:	69bb      	ldr	r3, [r7, #24]
 8001e66:	f003 0301 	and.w	r3, r3, #1
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d025      	beq.n	8001eba <HAL_CAN_IRQHandler+0x9e>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	2201      	movs	r2, #1
 8001e74:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	f003 0302 	and.w	r3, r3, #2
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d004      	beq.n	8001e8a <HAL_CAN_IRQHandler+0x6e>
      {
        /* Transmission Mailbox 0 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	4798      	blx	r3
 8001e88:	e017      	b.n	8001eba <HAL_CAN_IRQHandler+0x9e>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	f003 0304 	and.w	r3, r3, #4
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d004      	beq.n	8001e9e <HAL_CAN_IRQHandler+0x82>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e96:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e9c:	e00d      	b.n	8001eba <HAL_CAN_IRQHandler+0x9e>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001e9e:	69bb      	ldr	r3, [r7, #24]
 8001ea0:	f003 0308 	and.w	r3, r3, #8
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d004      	beq.n	8001eb2 <HAL_CAN_IRQHandler+0x96>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eaa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001eae:	627b      	str	r3, [r7, #36]	@ 0x24
 8001eb0:	e003      	b.n	8001eba <HAL_CAN_IRQHandler+0x9e>
        else
        {
          /* Transmission Mailbox 0 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d026      	beq.n	8001f12 <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ecc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001ece:	69bb      	ldr	r3, [r7, #24]
 8001ed0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d004      	beq.n	8001ee2 <HAL_CAN_IRQHandler+0xc6>
      {
        /* Transmission Mailbox 1 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	4798      	blx	r3
 8001ee0:	e017      	b.n	8001f12 <HAL_CAN_IRQHandler+0xf6>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d004      	beq.n	8001ef6 <HAL_CAN_IRQHandler+0xda>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ef2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ef4:	e00d      	b.n	8001f12 <HAL_CAN_IRQHandler+0xf6>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d004      	beq.n	8001f0a <HAL_CAN_IRQHandler+0xee>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f06:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f08:	e003      	b.n	8001f12 <HAL_CAN_IRQHandler+0xf6>
        else
        {
          /* Transmission Mailbox 1 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d026      	beq.n	8001f6a <HAL_CAN_IRQHandler+0x14e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001f24:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d004      	beq.n	8001f3a <HAL_CAN_IRQHandler+0x11e>
      {
        /* Transmission Mailbox 2 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	4798      	blx	r3
 8001f38:	e017      	b.n	8001f6a <HAL_CAN_IRQHandler+0x14e>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d004      	beq.n	8001f4e <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f4c:	e00d      	b.n	8001f6a <HAL_CAN_IRQHandler+0x14e>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d004      	beq.n	8001f62 <HAL_CAN_IRQHandler+0x146>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f60:	e003      	b.n	8001f6a <HAL_CAN_IRQHandler+0x14e>
        else
        {
          /* Transmission Mailbox 2 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	4798      	blx	r3
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001f6a:	6a3b      	ldr	r3, [r7, #32]
 8001f6c:	f003 0308 	and.w	r3, r3, #8
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d00c      	beq.n	8001f8e <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	f003 0310 	and.w	r3, r3, #16
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d007      	beq.n	8001f8e <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f80:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f84:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2210      	movs	r2, #16
 8001f8c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001f8e:	6a3b      	ldr	r3, [r7, #32]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d00c      	beq.n	8001fb2 <HAL_CAN_IRQHandler+0x196>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	f003 0308 	and.w	r3, r3, #8
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d007      	beq.n	8001fb2 <HAL_CAN_IRQHandler+0x196>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2208      	movs	r2, #8
 8001fa8:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001fb2:	6a3b      	ldr	r3, [r7, #32]
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d00a      	beq.n	8001fd2 <HAL_CAN_IRQHandler+0x1b6>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	f003 0303 	and.w	r3, r3, #3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d003      	beq.n	8001fd2 <HAL_CAN_IRQHandler+0x1b6>
    {
      /* Receive FIFO 0 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001fd2:	6a3b      	ldr	r3, [r7, #32]
 8001fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d00c      	beq.n	8001ff6 <HAL_CAN_IRQHandler+0x1da>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	f003 0310 	and.w	r3, r3, #16
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d007      	beq.n	8001ff6 <HAL_CAN_IRQHandler+0x1da>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fec:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2210      	movs	r2, #16
 8001ff4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001ff6:	6a3b      	ldr	r3, [r7, #32]
 8001ff8:	f003 0320 	and.w	r3, r3, #32
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d00c      	beq.n	800201a <HAL_CAN_IRQHandler+0x1fe>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	f003 0308 	and.w	r3, r3, #8
 8002006:	2b00      	cmp	r3, #0
 8002008:	d007      	beq.n	800201a <HAL_CAN_IRQHandler+0x1fe>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2208      	movs	r2, #8
 8002010:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800201a:	6a3b      	ldr	r3, [r7, #32]
 800201c:	f003 0310 	and.w	r3, r3, #16
 8002020:	2b00      	cmp	r3, #0
 8002022:	d00a      	beq.n	800203a <HAL_CAN_IRQHandler+0x21e>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	f003 0303 	and.w	r3, r3, #3
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <HAL_CAN_IRQHandler+0x21e>
    {
      /* Receive FIFO 1 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800203a:	6a3b      	ldr	r3, [r7, #32]
 800203c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002040:	2b00      	cmp	r3, #0
 8002042:	d00c      	beq.n	800205e <HAL_CAN_IRQHandler+0x242>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002044:	69fb      	ldr	r3, [r7, #28]
 8002046:	f003 0310 	and.w	r3, r3, #16
 800204a:	2b00      	cmp	r3, #0
 800204c:	d007      	beq.n	800205e <HAL_CAN_IRQHandler+0x242>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2210      	movs	r2, #16
 8002054:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800205e:	6a3b      	ldr	r3, [r7, #32]
 8002060:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d00c      	beq.n	8002082 <HAL_CAN_IRQHandler+0x266>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	f003 0308 	and.w	r3, r3, #8
 800206e:	2b00      	cmp	r3, #0
 8002070:	d007      	beq.n	8002082 <HAL_CAN_IRQHandler+0x266>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2208      	movs	r2, #8
 8002078:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002082:	6a3b      	ldr	r3, [r7, #32]
 8002084:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002088:	2b00      	cmp	r3, #0
 800208a:	d07b      	beq.n	8002184 <HAL_CAN_IRQHandler+0x368>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	f003 0304 	and.w	r3, r3, #4
 8002092:	2b00      	cmp	r3, #0
 8002094:	d072      	beq.n	800217c <HAL_CAN_IRQHandler+0x360>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002096:	6a3b      	ldr	r3, [r7, #32]
 8002098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800209c:	2b00      	cmp	r3, #0
 800209e:	d008      	beq.n	80020b2 <HAL_CAN_IRQHandler+0x296>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d003      	beq.n	80020b2 <HAL_CAN_IRQHandler+0x296>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80020aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ac:	f043 0301 	orr.w	r3, r3, #1
 80020b0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80020b2:	6a3b      	ldr	r3, [r7, #32]
 80020b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d008      	beq.n	80020ce <HAL_CAN_IRQHandler+0x2b2>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <HAL_CAN_IRQHandler+0x2b2>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80020c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c8:	f043 0302 	orr.w	r3, r3, #2
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80020ce:	6a3b      	ldr	r3, [r7, #32]
 80020d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d008      	beq.n	80020ea <HAL_CAN_IRQHandler+0x2ce>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d003      	beq.n	80020ea <HAL_CAN_IRQHandler+0x2ce>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80020e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e4:	f043 0304 	orr.w	r3, r3, #4
 80020e8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80020ea:	6a3b      	ldr	r3, [r7, #32]
 80020ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d043      	beq.n	800217c <HAL_CAN_IRQHandler+0x360>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d03e      	beq.n	800217c <HAL_CAN_IRQHandler+0x360>
      {
        switch (esrflags & CAN_ESR_LEC)
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002104:	2b60      	cmp	r3, #96	@ 0x60
 8002106:	d02b      	beq.n	8002160 <HAL_CAN_IRQHandler+0x344>
 8002108:	2b60      	cmp	r3, #96	@ 0x60
 800210a:	d82e      	bhi.n	800216a <HAL_CAN_IRQHandler+0x34e>
 800210c:	2b50      	cmp	r3, #80	@ 0x50
 800210e:	d022      	beq.n	8002156 <HAL_CAN_IRQHandler+0x33a>
 8002110:	2b50      	cmp	r3, #80	@ 0x50
 8002112:	d82a      	bhi.n	800216a <HAL_CAN_IRQHandler+0x34e>
 8002114:	2b40      	cmp	r3, #64	@ 0x40
 8002116:	d019      	beq.n	800214c <HAL_CAN_IRQHandler+0x330>
 8002118:	2b40      	cmp	r3, #64	@ 0x40
 800211a:	d826      	bhi.n	800216a <HAL_CAN_IRQHandler+0x34e>
 800211c:	2b30      	cmp	r3, #48	@ 0x30
 800211e:	d010      	beq.n	8002142 <HAL_CAN_IRQHandler+0x326>
 8002120:	2b30      	cmp	r3, #48	@ 0x30
 8002122:	d822      	bhi.n	800216a <HAL_CAN_IRQHandler+0x34e>
 8002124:	2b10      	cmp	r3, #16
 8002126:	d002      	beq.n	800212e <HAL_CAN_IRQHandler+0x312>
 8002128:	2b20      	cmp	r3, #32
 800212a:	d005      	beq.n	8002138 <HAL_CAN_IRQHandler+0x31c>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800212c:	e01d      	b.n	800216a <HAL_CAN_IRQHandler+0x34e>
            errorcode |= HAL_CAN_ERROR_STF;
 800212e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002130:	f043 0308 	orr.w	r3, r3, #8
 8002134:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002136:	e019      	b.n	800216c <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800213a:	f043 0310 	orr.w	r3, r3, #16
 800213e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002140:	e014      	b.n	800216c <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002144:	f043 0320 	orr.w	r3, r3, #32
 8002148:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800214a:	e00f      	b.n	800216c <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BR;
 800214c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002152:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002154:	e00a      	b.n	800216c <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BD;
 8002156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002158:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800215c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800215e:	e005      	b.n	800216c <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002162:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002166:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002168:	e000      	b.n	800216c <HAL_CAN_IRQHandler+0x350>
            break;
 800216a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	699a      	ldr	r2, [r3, #24]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800217a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2204      	movs	r2, #4
 8002182:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002186:	2b00      	cmp	r3, #0
 8002188:	d009      	beq.n	800219e <HAL_CAN_IRQHandler+0x382>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800218e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002190:	431a      	orrs	r2, r3
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call Error callback function */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	4798      	blx	r3
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800219e:	bf00      	nop
 80021a0:	3728      	adds	r7, #40	@ 0x28
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80021a6:	b480      	push	{r7}
 80021a8:	b083      	sub	sp, #12
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80021ae:	bf00      	nop
 80021b0:	370c      	adds	r7, #12
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr

080021ba <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80021ba:	b480      	push	{r7}
 80021bc:	b083      	sub	sp, #12
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80021c2:	bf00      	nop
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80021ce:	b480      	push	{r7}
 80021d0:	b083      	sub	sp, #12
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80021d6:	bf00      	nop
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr

080021e2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80021e2:	b480      	push	{r7}
 80021e4:	b083      	sub	sp, #12
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80021ea:	bf00      	nop
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80021f6:	b480      	push	{r7}
 80021f8:	b083      	sub	sp, #12
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80021fe:	bf00      	nop
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800220a:	b480      	push	{r7}
 800220c:	b083      	sub	sp, #12
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002212:	bf00      	nop
 8002214:	370c      	adds	r7, #12
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr

0800221e <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800221e:	b480      	push	{r7}
 8002220:	b083      	sub	sp, #12
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002226:	bf00      	nop
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr

08002232 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002232:	b480      	push	{r7}
 8002234:	b083      	sub	sp, #12
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800223a:	bf00      	nop
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002246:	b480      	push	{r7}
 8002248:	b083      	sub	sp, #12
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800224e:	bf00      	nop
 8002250:	370c      	adds	r7, #12
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr

0800225a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800225a:	b480      	push	{r7}
 800225c:	b083      	sub	sp, #12
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002262:	bf00      	nop
 8002264:	370c      	adds	r7, #12
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800226e:	b480      	push	{r7}
 8002270:	b083      	sub	sp, #12
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr

08002282 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002282:	b480      	push	{r7}
 8002284:	b083      	sub	sp, #12
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002296:	b480      	push	{r7}
 8002298:	b083      	sub	sp, #12
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800229e:	bf00      	nop
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
	...

080022ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f003 0307 	and.w	r3, r3, #7
 80022ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022bc:	4b0b      	ldr	r3, [pc, #44]	@ (80022ec <__NVIC_SetPriorityGrouping+0x40>)
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022c2:	68ba      	ldr	r2, [r7, #8]
 80022c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022c8:	4013      	ands	r3, r2
 80022ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80022d4:	4b06      	ldr	r3, [pc, #24]	@ (80022f0 <__NVIC_SetPriorityGrouping+0x44>)
 80022d6:	4313      	orrs	r3, r2
 80022d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022da:	4a04      	ldr	r2, [pc, #16]	@ (80022ec <__NVIC_SetPriorityGrouping+0x40>)
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	60d3      	str	r3, [r2, #12]
}
 80022e0:	bf00      	nop
 80022e2:	3714      	adds	r7, #20
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr
 80022ec:	e000ed00 	.word	0xe000ed00
 80022f0:	05fa0000 	.word	0x05fa0000

080022f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022f8:	4b04      	ldr	r3, [pc, #16]	@ (800230c <__NVIC_GetPriorityGrouping+0x18>)
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	0a1b      	lsrs	r3, r3, #8
 80022fe:	f003 0307 	and.w	r3, r3, #7
}
 8002302:	4618      	mov	r0, r3
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	e000ed00 	.word	0xe000ed00

08002310 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	4603      	mov	r3, r0
 8002318:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800231a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231e:	2b00      	cmp	r3, #0
 8002320:	db0b      	blt.n	800233a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002322:	79fb      	ldrb	r3, [r7, #7]
 8002324:	f003 021f 	and.w	r2, r3, #31
 8002328:	4907      	ldr	r1, [pc, #28]	@ (8002348 <__NVIC_EnableIRQ+0x38>)
 800232a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232e:	095b      	lsrs	r3, r3, #5
 8002330:	2001      	movs	r0, #1
 8002332:	fa00 f202 	lsl.w	r2, r0, r2
 8002336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800233a:	bf00      	nop
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	e000e100 	.word	0xe000e100

0800234c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	6039      	str	r1, [r7, #0]
 8002356:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235c:	2b00      	cmp	r3, #0
 800235e:	db0a      	blt.n	8002376 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	b2da      	uxtb	r2, r3
 8002364:	490c      	ldr	r1, [pc, #48]	@ (8002398 <__NVIC_SetPriority+0x4c>)
 8002366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236a:	0112      	lsls	r2, r2, #4
 800236c:	b2d2      	uxtb	r2, r2
 800236e:	440b      	add	r3, r1
 8002370:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002374:	e00a      	b.n	800238c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	b2da      	uxtb	r2, r3
 800237a:	4908      	ldr	r1, [pc, #32]	@ (800239c <__NVIC_SetPriority+0x50>)
 800237c:	79fb      	ldrb	r3, [r7, #7]
 800237e:	f003 030f 	and.w	r3, r3, #15
 8002382:	3b04      	subs	r3, #4
 8002384:	0112      	lsls	r2, r2, #4
 8002386:	b2d2      	uxtb	r2, r2
 8002388:	440b      	add	r3, r1
 800238a:	761a      	strb	r2, [r3, #24]
}
 800238c:	bf00      	nop
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	e000e100 	.word	0xe000e100
 800239c:	e000ed00 	.word	0xe000ed00

080023a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b089      	sub	sp, #36	@ 0x24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	60b9      	str	r1, [r7, #8]
 80023aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f003 0307 	and.w	r3, r3, #7
 80023b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	f1c3 0307 	rsb	r3, r3, #7
 80023ba:	2b04      	cmp	r3, #4
 80023bc:	bf28      	it	cs
 80023be:	2304      	movcs	r3, #4
 80023c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	3304      	adds	r3, #4
 80023c6:	2b06      	cmp	r3, #6
 80023c8:	d902      	bls.n	80023d0 <NVIC_EncodePriority+0x30>
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	3b03      	subs	r3, #3
 80023ce:	e000      	b.n	80023d2 <NVIC_EncodePriority+0x32>
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d4:	f04f 32ff 	mov.w	r2, #4294967295
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	fa02 f303 	lsl.w	r3, r2, r3
 80023de:	43da      	mvns	r2, r3
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	401a      	ands	r2, r3
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023e8:	f04f 31ff 	mov.w	r1, #4294967295
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	fa01 f303 	lsl.w	r3, r1, r3
 80023f2:	43d9      	mvns	r1, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023f8:	4313      	orrs	r3, r2
         );
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3724      	adds	r7, #36	@ 0x24
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
	...

08002408 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	3b01      	subs	r3, #1
 8002414:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002418:	d301      	bcc.n	800241e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800241a:	2301      	movs	r3, #1
 800241c:	e00f      	b.n	800243e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800241e:	4a0a      	ldr	r2, [pc, #40]	@ (8002448 <SysTick_Config+0x40>)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	3b01      	subs	r3, #1
 8002424:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002426:	210f      	movs	r1, #15
 8002428:	f04f 30ff 	mov.w	r0, #4294967295
 800242c:	f7ff ff8e 	bl	800234c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002430:	4b05      	ldr	r3, [pc, #20]	@ (8002448 <SysTick_Config+0x40>)
 8002432:	2200      	movs	r2, #0
 8002434:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002436:	4b04      	ldr	r3, [pc, #16]	@ (8002448 <SysTick_Config+0x40>)
 8002438:	2207      	movs	r2, #7
 800243a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	e000e010 	.word	0xe000e010

0800244c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f7ff ff29 	bl	80022ac <__NVIC_SetPriorityGrouping>
}
 800245a:	bf00      	nop
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002462:	b580      	push	{r7, lr}
 8002464:	b086      	sub	sp, #24
 8002466:	af00      	add	r7, sp, #0
 8002468:	4603      	mov	r3, r0
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	607a      	str	r2, [r7, #4]
 800246e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002470:	2300      	movs	r3, #0
 8002472:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002474:	f7ff ff3e 	bl	80022f4 <__NVIC_GetPriorityGrouping>
 8002478:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	68b9      	ldr	r1, [r7, #8]
 800247e:	6978      	ldr	r0, [r7, #20]
 8002480:	f7ff ff8e 	bl	80023a0 <NVIC_EncodePriority>
 8002484:	4602      	mov	r2, r0
 8002486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800248a:	4611      	mov	r1, r2
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff ff5d 	bl	800234c <__NVIC_SetPriority>
}
 8002492:	bf00      	nop
 8002494:	3718      	adds	r7, #24
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b082      	sub	sp, #8
 800249e:	af00      	add	r7, sp, #0
 80024a0:	4603      	mov	r3, r0
 80024a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7ff ff31 	bl	8002310 <__NVIC_EnableIRQ>
}
 80024ae:	bf00      	nop
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024b6:	b580      	push	{r7, lr}
 80024b8:	b082      	sub	sp, #8
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f7ff ffa2 	bl	8002408 <SysTick_Config>
 80024c4:	4603      	mov	r3, r0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3708      	adds	r7, #8
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
	...

080024d0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80024d4:	f3bf 8f5f 	dmb	sy
}
 80024d8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80024da:	4b07      	ldr	r3, [pc, #28]	@ (80024f8 <HAL_MPU_Disable+0x28>)
 80024dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024de:	4a06      	ldr	r2, [pc, #24]	@ (80024f8 <HAL_MPU_Disable+0x28>)
 80024e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024e4:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80024e6:	4b05      	ldr	r3, [pc, #20]	@ (80024fc <HAL_MPU_Disable+0x2c>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	605a      	str	r2, [r3, #4]
}
 80024ec:	bf00      	nop
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	e000ed00 	.word	0xe000ed00
 80024fc:	e000ed90 	.word	0xe000ed90

08002500 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002508:	4a0b      	ldr	r2, [pc, #44]	@ (8002538 <HAL_MPU_Enable+0x38>)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f043 0301 	orr.w	r3, r3, #1
 8002510:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002512:	4b0a      	ldr	r3, [pc, #40]	@ (800253c <HAL_MPU_Enable+0x3c>)
 8002514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002516:	4a09      	ldr	r2, [pc, #36]	@ (800253c <HAL_MPU_Enable+0x3c>)
 8002518:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800251c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800251e:	f3bf 8f4f 	dsb	sy
}
 8002522:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002524:	f3bf 8f6f 	isb	sy
}
 8002528:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	e000ed90 	.word	0xe000ed90
 800253c:	e000ed00 	.word	0xe000ed00

08002540 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	785a      	ldrb	r2, [r3, #1]
 800254c:	4b1b      	ldr	r3, [pc, #108]	@ (80025bc <HAL_MPU_ConfigRegion+0x7c>)
 800254e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002550:	4b1a      	ldr	r3, [pc, #104]	@ (80025bc <HAL_MPU_ConfigRegion+0x7c>)
 8002552:	691b      	ldr	r3, [r3, #16]
 8002554:	4a19      	ldr	r2, [pc, #100]	@ (80025bc <HAL_MPU_ConfigRegion+0x7c>)
 8002556:	f023 0301 	bic.w	r3, r3, #1
 800255a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800255c:	4a17      	ldr	r2, [pc, #92]	@ (80025bc <HAL_MPU_ConfigRegion+0x7c>)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	7b1b      	ldrb	r3, [r3, #12]
 8002568:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	7adb      	ldrb	r3, [r3, #11]
 800256e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002570:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	7a9b      	ldrb	r3, [r3, #10]
 8002576:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002578:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	7b5b      	ldrb	r3, [r3, #13]
 800257e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002580:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	7b9b      	ldrb	r3, [r3, #14]
 8002586:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002588:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	7bdb      	ldrb	r3, [r3, #15]
 800258e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002590:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	7a5b      	ldrb	r3, [r3, #9]
 8002596:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002598:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	7a1b      	ldrb	r3, [r3, #8]
 800259e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80025a0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	7812      	ldrb	r2, [r2, #0]
 80025a6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80025a8:	4a04      	ldr	r2, [pc, #16]	@ (80025bc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80025aa:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80025ac:	6113      	str	r3, [r2, #16]
}
 80025ae:	bf00      	nop
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	e000ed90 	.word	0xe000ed90

080025c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b089      	sub	sp, #36	@ 0x24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80025ca:	2300      	movs	r3, #0
 80025cc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80025ce:	2300      	movs	r3, #0
 80025d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80025d2:	2300      	movs	r3, #0
 80025d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80025d6:	2300      	movs	r3, #0
 80025d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80025da:	2300      	movs	r3, #0
 80025dc:	61fb      	str	r3, [r7, #28]
 80025de:	e175      	b.n	80028cc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80025e0:	2201      	movs	r2, #1
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	697a      	ldr	r2, [r7, #20]
 80025f0:	4013      	ands	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	f040 8164 	bne.w	80028c6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f003 0303 	and.w	r3, r3, #3
 8002606:	2b01      	cmp	r3, #1
 8002608:	d005      	beq.n	8002616 <HAL_GPIO_Init+0x56>
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f003 0303 	and.w	r3, r3, #3
 8002612:	2b02      	cmp	r3, #2
 8002614:	d130      	bne.n	8002678 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	2203      	movs	r2, #3
 8002622:	fa02 f303 	lsl.w	r3, r2, r3
 8002626:	43db      	mvns	r3, r3
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	4013      	ands	r3, r2
 800262c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	68da      	ldr	r2, [r3, #12]
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	fa02 f303 	lsl.w	r3, r2, r3
 800263a:	69ba      	ldr	r2, [r7, #24]
 800263c:	4313      	orrs	r3, r2
 800263e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	69ba      	ldr	r2, [r7, #24]
 8002644:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800264c:	2201      	movs	r2, #1
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	43db      	mvns	r3, r3
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	4013      	ands	r3, r2
 800265a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	091b      	lsrs	r3, r3, #4
 8002662:	f003 0201 	and.w	r2, r3, #1
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4313      	orrs	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	69ba      	ldr	r2, [r7, #24]
 8002676:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f003 0303 	and.w	r3, r3, #3
 8002680:	2b03      	cmp	r3, #3
 8002682:	d017      	beq.n	80026b4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	2203      	movs	r2, #3
 8002690:	fa02 f303 	lsl.w	r3, r2, r3
 8002694:	43db      	mvns	r3, r3
 8002696:	69ba      	ldr	r2, [r7, #24]
 8002698:	4013      	ands	r3, r2
 800269a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f003 0303 	and.w	r3, r3, #3
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d123      	bne.n	8002708 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	08da      	lsrs	r2, r3, #3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	3208      	adds	r2, #8
 80026c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	f003 0307 	and.w	r3, r3, #7
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	220f      	movs	r2, #15
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	43db      	mvns	r3, r3
 80026de:	69ba      	ldr	r2, [r7, #24]
 80026e0:	4013      	ands	r3, r2
 80026e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	691a      	ldr	r2, [r3, #16]
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	f003 0307 	and.w	r3, r3, #7
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	08da      	lsrs	r2, r3, #3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	3208      	adds	r2, #8
 8002702:	69b9      	ldr	r1, [r7, #24]
 8002704:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	2203      	movs	r2, #3
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	43db      	mvns	r3, r3
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	4013      	ands	r3, r2
 800271e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f003 0203 	and.w	r2, r3, #3
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	4313      	orrs	r3, r2
 8002734:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002744:	2b00      	cmp	r3, #0
 8002746:	f000 80be 	beq.w	80028c6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800274a:	4b66      	ldr	r3, [pc, #408]	@ (80028e4 <HAL_GPIO_Init+0x324>)
 800274c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800274e:	4a65      	ldr	r2, [pc, #404]	@ (80028e4 <HAL_GPIO_Init+0x324>)
 8002750:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002754:	6453      	str	r3, [r2, #68]	@ 0x44
 8002756:	4b63      	ldr	r3, [pc, #396]	@ (80028e4 <HAL_GPIO_Init+0x324>)
 8002758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800275a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002762:	4a61      	ldr	r2, [pc, #388]	@ (80028e8 <HAL_GPIO_Init+0x328>)
 8002764:	69fb      	ldr	r3, [r7, #28]
 8002766:	089b      	lsrs	r3, r3, #2
 8002768:	3302      	adds	r3, #2
 800276a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800276e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	f003 0303 	and.w	r3, r3, #3
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	220f      	movs	r2, #15
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	43db      	mvns	r3, r3
 8002780:	69ba      	ldr	r2, [r7, #24]
 8002782:	4013      	ands	r3, r2
 8002784:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a58      	ldr	r2, [pc, #352]	@ (80028ec <HAL_GPIO_Init+0x32c>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d037      	beq.n	80027fe <HAL_GPIO_Init+0x23e>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a57      	ldr	r2, [pc, #348]	@ (80028f0 <HAL_GPIO_Init+0x330>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d031      	beq.n	80027fa <HAL_GPIO_Init+0x23a>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a56      	ldr	r2, [pc, #344]	@ (80028f4 <HAL_GPIO_Init+0x334>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d02b      	beq.n	80027f6 <HAL_GPIO_Init+0x236>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a55      	ldr	r2, [pc, #340]	@ (80028f8 <HAL_GPIO_Init+0x338>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d025      	beq.n	80027f2 <HAL_GPIO_Init+0x232>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a54      	ldr	r2, [pc, #336]	@ (80028fc <HAL_GPIO_Init+0x33c>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d01f      	beq.n	80027ee <HAL_GPIO_Init+0x22e>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a53      	ldr	r2, [pc, #332]	@ (8002900 <HAL_GPIO_Init+0x340>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d019      	beq.n	80027ea <HAL_GPIO_Init+0x22a>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a52      	ldr	r2, [pc, #328]	@ (8002904 <HAL_GPIO_Init+0x344>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d013      	beq.n	80027e6 <HAL_GPIO_Init+0x226>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a51      	ldr	r2, [pc, #324]	@ (8002908 <HAL_GPIO_Init+0x348>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d00d      	beq.n	80027e2 <HAL_GPIO_Init+0x222>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a50      	ldr	r2, [pc, #320]	@ (800290c <HAL_GPIO_Init+0x34c>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d007      	beq.n	80027de <HAL_GPIO_Init+0x21e>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a4f      	ldr	r2, [pc, #316]	@ (8002910 <HAL_GPIO_Init+0x350>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d101      	bne.n	80027da <HAL_GPIO_Init+0x21a>
 80027d6:	2309      	movs	r3, #9
 80027d8:	e012      	b.n	8002800 <HAL_GPIO_Init+0x240>
 80027da:	230a      	movs	r3, #10
 80027dc:	e010      	b.n	8002800 <HAL_GPIO_Init+0x240>
 80027de:	2308      	movs	r3, #8
 80027e0:	e00e      	b.n	8002800 <HAL_GPIO_Init+0x240>
 80027e2:	2307      	movs	r3, #7
 80027e4:	e00c      	b.n	8002800 <HAL_GPIO_Init+0x240>
 80027e6:	2306      	movs	r3, #6
 80027e8:	e00a      	b.n	8002800 <HAL_GPIO_Init+0x240>
 80027ea:	2305      	movs	r3, #5
 80027ec:	e008      	b.n	8002800 <HAL_GPIO_Init+0x240>
 80027ee:	2304      	movs	r3, #4
 80027f0:	e006      	b.n	8002800 <HAL_GPIO_Init+0x240>
 80027f2:	2303      	movs	r3, #3
 80027f4:	e004      	b.n	8002800 <HAL_GPIO_Init+0x240>
 80027f6:	2302      	movs	r3, #2
 80027f8:	e002      	b.n	8002800 <HAL_GPIO_Init+0x240>
 80027fa:	2301      	movs	r3, #1
 80027fc:	e000      	b.n	8002800 <HAL_GPIO_Init+0x240>
 80027fe:	2300      	movs	r3, #0
 8002800:	69fa      	ldr	r2, [r7, #28]
 8002802:	f002 0203 	and.w	r2, r2, #3
 8002806:	0092      	lsls	r2, r2, #2
 8002808:	4093      	lsls	r3, r2
 800280a:	69ba      	ldr	r2, [r7, #24]
 800280c:	4313      	orrs	r3, r2
 800280e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002810:	4935      	ldr	r1, [pc, #212]	@ (80028e8 <HAL_GPIO_Init+0x328>)
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	089b      	lsrs	r3, r3, #2
 8002816:	3302      	adds	r3, #2
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800281e:	4b3d      	ldr	r3, [pc, #244]	@ (8002914 <HAL_GPIO_Init+0x354>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	43db      	mvns	r3, r3
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	4013      	ands	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d003      	beq.n	8002842 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	4313      	orrs	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002842:	4a34      	ldr	r2, [pc, #208]	@ (8002914 <HAL_GPIO_Init+0x354>)
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002848:	4b32      	ldr	r3, [pc, #200]	@ (8002914 <HAL_GPIO_Init+0x354>)
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	43db      	mvns	r3, r3
 8002852:	69ba      	ldr	r2, [r7, #24]
 8002854:	4013      	ands	r3, r2
 8002856:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d003      	beq.n	800286c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	4313      	orrs	r3, r2
 800286a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800286c:	4a29      	ldr	r2, [pc, #164]	@ (8002914 <HAL_GPIO_Init+0x354>)
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002872:	4b28      	ldr	r3, [pc, #160]	@ (8002914 <HAL_GPIO_Init+0x354>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	43db      	mvns	r3, r3
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	4013      	ands	r3, r2
 8002880:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d003      	beq.n	8002896 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800288e:	69ba      	ldr	r2, [r7, #24]
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	4313      	orrs	r3, r2
 8002894:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002896:	4a1f      	ldr	r2, [pc, #124]	@ (8002914 <HAL_GPIO_Init+0x354>)
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800289c:	4b1d      	ldr	r3, [pc, #116]	@ (8002914 <HAL_GPIO_Init+0x354>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	43db      	mvns	r3, r3
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	4013      	ands	r3, r2
 80028aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d003      	beq.n	80028c0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	4313      	orrs	r3, r2
 80028be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028c0:	4a14      	ldr	r2, [pc, #80]	@ (8002914 <HAL_GPIO_Init+0x354>)
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	3301      	adds	r3, #1
 80028ca:	61fb      	str	r3, [r7, #28]
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	2b0f      	cmp	r3, #15
 80028d0:	f67f ae86 	bls.w	80025e0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80028d4:	bf00      	nop
 80028d6:	bf00      	nop
 80028d8:	3724      	adds	r7, #36	@ 0x24
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	40023800 	.word	0x40023800
 80028e8:	40013800 	.word	0x40013800
 80028ec:	40020000 	.word	0x40020000
 80028f0:	40020400 	.word	0x40020400
 80028f4:	40020800 	.word	0x40020800
 80028f8:	40020c00 	.word	0x40020c00
 80028fc:	40021000 	.word	0x40021000
 8002900:	40021400 	.word	0x40021400
 8002904:	40021800 	.word	0x40021800
 8002908:	40021c00 	.word	0x40021c00
 800290c:	40022000 	.word	0x40022000
 8002910:	40022400 	.word	0x40022400
 8002914:	40013c00 	.word	0x40013c00

08002918 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002920:	2300      	movs	r3, #0
 8002922:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e29b      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0301 	and.w	r3, r3, #1
 8002936:	2b00      	cmp	r3, #0
 8002938:	f000 8087 	beq.w	8002a4a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800293c:	4b96      	ldr	r3, [pc, #600]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f003 030c 	and.w	r3, r3, #12
 8002944:	2b04      	cmp	r3, #4
 8002946:	d00c      	beq.n	8002962 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002948:	4b93      	ldr	r3, [pc, #588]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f003 030c 	and.w	r3, r3, #12
 8002950:	2b08      	cmp	r3, #8
 8002952:	d112      	bne.n	800297a <HAL_RCC_OscConfig+0x62>
 8002954:	4b90      	ldr	r3, [pc, #576]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800295c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002960:	d10b      	bne.n	800297a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002962:	4b8d      	ldr	r3, [pc, #564]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d06c      	beq.n	8002a48 <HAL_RCC_OscConfig+0x130>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d168      	bne.n	8002a48 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e275      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002982:	d106      	bne.n	8002992 <HAL_RCC_OscConfig+0x7a>
 8002984:	4b84      	ldr	r3, [pc, #528]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a83      	ldr	r2, [pc, #524]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 800298a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800298e:	6013      	str	r3, [r2, #0]
 8002990:	e02e      	b.n	80029f0 <HAL_RCC_OscConfig+0xd8>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d10c      	bne.n	80029b4 <HAL_RCC_OscConfig+0x9c>
 800299a:	4b7f      	ldr	r3, [pc, #508]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a7e      	ldr	r2, [pc, #504]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 80029a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029a4:	6013      	str	r3, [r2, #0]
 80029a6:	4b7c      	ldr	r3, [pc, #496]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a7b      	ldr	r2, [pc, #492]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 80029ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029b0:	6013      	str	r3, [r2, #0]
 80029b2:	e01d      	b.n	80029f0 <HAL_RCC_OscConfig+0xd8>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029bc:	d10c      	bne.n	80029d8 <HAL_RCC_OscConfig+0xc0>
 80029be:	4b76      	ldr	r3, [pc, #472]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a75      	ldr	r2, [pc, #468]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 80029c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029c8:	6013      	str	r3, [r2, #0]
 80029ca:	4b73      	ldr	r3, [pc, #460]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a72      	ldr	r2, [pc, #456]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 80029d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029d4:	6013      	str	r3, [r2, #0]
 80029d6:	e00b      	b.n	80029f0 <HAL_RCC_OscConfig+0xd8>
 80029d8:	4b6f      	ldr	r3, [pc, #444]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a6e      	ldr	r2, [pc, #440]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 80029de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029e2:	6013      	str	r3, [r2, #0]
 80029e4:	4b6c      	ldr	r3, [pc, #432]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a6b      	ldr	r2, [pc, #428]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 80029ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d013      	beq.n	8002a20 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f8:	f7fe fca2 	bl	8001340 <HAL_GetTick>
 80029fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029fe:	e008      	b.n	8002a12 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a00:	f7fe fc9e 	bl	8001340 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b64      	cmp	r3, #100	@ 0x64
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e229      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a12:	4b61      	ldr	r3, [pc, #388]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d0f0      	beq.n	8002a00 <HAL_RCC_OscConfig+0xe8>
 8002a1e:	e014      	b.n	8002a4a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a20:	f7fe fc8e 	bl	8001340 <HAL_GetTick>
 8002a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a26:	e008      	b.n	8002a3a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a28:	f7fe fc8a 	bl	8001340 <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b64      	cmp	r3, #100	@ 0x64
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e215      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a3a:	4b57      	ldr	r3, [pc, #348]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1f0      	bne.n	8002a28 <HAL_RCC_OscConfig+0x110>
 8002a46:	e000      	b.n	8002a4a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d069      	beq.n	8002b2a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a56:	4b50      	ldr	r3, [pc, #320]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f003 030c 	and.w	r3, r3, #12
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d00b      	beq.n	8002a7a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a62:	4b4d      	ldr	r3, [pc, #308]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f003 030c 	and.w	r3, r3, #12
 8002a6a:	2b08      	cmp	r3, #8
 8002a6c:	d11c      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x190>
 8002a6e:	4b4a      	ldr	r3, [pc, #296]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d116      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a7a:	4b47      	ldr	r3, [pc, #284]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d005      	beq.n	8002a92 <HAL_RCC_OscConfig+0x17a>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d001      	beq.n	8002a92 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e1e9      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a92:	4b41      	ldr	r3, [pc, #260]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	00db      	lsls	r3, r3, #3
 8002aa0:	493d      	ldr	r1, [pc, #244]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aa6:	e040      	b.n	8002b2a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d023      	beq.n	8002af8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ab0:	4b39      	ldr	r3, [pc, #228]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a38      	ldr	r2, [pc, #224]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002ab6:	f043 0301 	orr.w	r3, r3, #1
 8002aba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002abc:	f7fe fc40 	bl	8001340 <HAL_GetTick>
 8002ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ac2:	e008      	b.n	8002ad6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ac4:	f7fe fc3c 	bl	8001340 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d901      	bls.n	8002ad6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e1c7      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ad6:	4b30      	ldr	r3, [pc, #192]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d0f0      	beq.n	8002ac4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae2:	4b2d      	ldr	r3, [pc, #180]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	691b      	ldr	r3, [r3, #16]
 8002aee:	00db      	lsls	r3, r3, #3
 8002af0:	4929      	ldr	r1, [pc, #164]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002af2:	4313      	orrs	r3, r2
 8002af4:	600b      	str	r3, [r1, #0]
 8002af6:	e018      	b.n	8002b2a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002af8:	4b27      	ldr	r3, [pc, #156]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a26      	ldr	r2, [pc, #152]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002afe:	f023 0301 	bic.w	r3, r3, #1
 8002b02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b04:	f7fe fc1c 	bl	8001340 <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b0c:	f7fe fc18 	bl	8001340 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e1a3      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b1e:	4b1e      	ldr	r3, [pc, #120]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1f0      	bne.n	8002b0c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0308 	and.w	r3, r3, #8
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d038      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	695b      	ldr	r3, [r3, #20]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d019      	beq.n	8002b72 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b3e:	4b16      	ldr	r3, [pc, #88]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002b40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b42:	4a15      	ldr	r2, [pc, #84]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002b44:	f043 0301 	orr.w	r3, r3, #1
 8002b48:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b4a:	f7fe fbf9 	bl	8001340 <HAL_GetTick>
 8002b4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b50:	e008      	b.n	8002b64 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b52:	f7fe fbf5 	bl	8001340 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e180      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b64:	4b0c      	ldr	r3, [pc, #48]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002b66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d0f0      	beq.n	8002b52 <HAL_RCC_OscConfig+0x23a>
 8002b70:	e01a      	b.n	8002ba8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b72:	4b09      	ldr	r3, [pc, #36]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002b74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b76:	4a08      	ldr	r2, [pc, #32]	@ (8002b98 <HAL_RCC_OscConfig+0x280>)
 8002b78:	f023 0301 	bic.w	r3, r3, #1
 8002b7c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b7e:	f7fe fbdf 	bl	8001340 <HAL_GetTick>
 8002b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b84:	e00a      	b.n	8002b9c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b86:	f7fe fbdb 	bl	8001340 <HAL_GetTick>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d903      	bls.n	8002b9c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002b94:	2303      	movs	r3, #3
 8002b96:	e166      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>
 8002b98:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b9c:	4b92      	ldr	r3, [pc, #584]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002b9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1ee      	bne.n	8002b86 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0304 	and.w	r3, r3, #4
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	f000 80a4 	beq.w	8002cfe <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bb6:	4b8c      	ldr	r3, [pc, #560]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d10d      	bne.n	8002bde <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bc2:	4b89      	ldr	r3, [pc, #548]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc6:	4a88      	ldr	r2, [pc, #544]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002bc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bce:	4b86      	ldr	r3, [pc, #536]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bd6:	60bb      	str	r3, [r7, #8]
 8002bd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bde:	4b83      	ldr	r3, [pc, #524]	@ (8002dec <HAL_RCC_OscConfig+0x4d4>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d118      	bne.n	8002c1c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002bea:	4b80      	ldr	r3, [pc, #512]	@ (8002dec <HAL_RCC_OscConfig+0x4d4>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a7f      	ldr	r2, [pc, #508]	@ (8002dec <HAL_RCC_OscConfig+0x4d4>)
 8002bf0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bf4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bf6:	f7fe fba3 	bl	8001340 <HAL_GetTick>
 8002bfa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bfc:	e008      	b.n	8002c10 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bfe:	f7fe fb9f 	bl	8001340 <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b64      	cmp	r3, #100	@ 0x64
 8002c0a:	d901      	bls.n	8002c10 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e12a      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c10:	4b76      	ldr	r3, [pc, #472]	@ (8002dec <HAL_RCC_OscConfig+0x4d4>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d0f0      	beq.n	8002bfe <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d106      	bne.n	8002c32 <HAL_RCC_OscConfig+0x31a>
 8002c24:	4b70      	ldr	r3, [pc, #448]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002c26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c28:	4a6f      	ldr	r2, [pc, #444]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002c2a:	f043 0301 	orr.w	r3, r3, #1
 8002c2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c30:	e02d      	b.n	8002c8e <HAL_RCC_OscConfig+0x376>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d10c      	bne.n	8002c54 <HAL_RCC_OscConfig+0x33c>
 8002c3a:	4b6b      	ldr	r3, [pc, #428]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c3e:	4a6a      	ldr	r2, [pc, #424]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002c40:	f023 0301 	bic.w	r3, r3, #1
 8002c44:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c46:	4b68      	ldr	r3, [pc, #416]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002c48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c4a:	4a67      	ldr	r2, [pc, #412]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002c4c:	f023 0304 	bic.w	r3, r3, #4
 8002c50:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c52:	e01c      	b.n	8002c8e <HAL_RCC_OscConfig+0x376>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	2b05      	cmp	r3, #5
 8002c5a:	d10c      	bne.n	8002c76 <HAL_RCC_OscConfig+0x35e>
 8002c5c:	4b62      	ldr	r3, [pc, #392]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002c5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c60:	4a61      	ldr	r2, [pc, #388]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002c62:	f043 0304 	orr.w	r3, r3, #4
 8002c66:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c68:	4b5f      	ldr	r3, [pc, #380]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002c6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c6c:	4a5e      	ldr	r2, [pc, #376]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002c6e:	f043 0301 	orr.w	r3, r3, #1
 8002c72:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c74:	e00b      	b.n	8002c8e <HAL_RCC_OscConfig+0x376>
 8002c76:	4b5c      	ldr	r3, [pc, #368]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c7a:	4a5b      	ldr	r2, [pc, #364]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002c7c:	f023 0301 	bic.w	r3, r3, #1
 8002c80:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c82:	4b59      	ldr	r3, [pc, #356]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002c84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c86:	4a58      	ldr	r2, [pc, #352]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002c88:	f023 0304 	bic.w	r3, r3, #4
 8002c8c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d015      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c96:	f7fe fb53 	bl	8001340 <HAL_GetTick>
 8002c9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c9c:	e00a      	b.n	8002cb4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c9e:	f7fe fb4f 	bl	8001340 <HAL_GetTick>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d901      	bls.n	8002cb4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	e0d8      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cb4:	4b4c      	ldr	r3, [pc, #304]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002cb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cb8:	f003 0302 	and.w	r3, r3, #2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d0ee      	beq.n	8002c9e <HAL_RCC_OscConfig+0x386>
 8002cc0:	e014      	b.n	8002cec <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cc2:	f7fe fb3d 	bl	8001340 <HAL_GetTick>
 8002cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cc8:	e00a      	b.n	8002ce0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cca:	f7fe fb39 	bl	8001340 <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d901      	bls.n	8002ce0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e0c2      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ce0:	4b41      	ldr	r3, [pc, #260]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002ce2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce4:	f003 0302 	and.w	r3, r3, #2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d1ee      	bne.n	8002cca <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002cec:	7dfb      	ldrb	r3, [r7, #23]
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d105      	bne.n	8002cfe <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cf2:	4b3d      	ldr	r3, [pc, #244]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf6:	4a3c      	ldr	r2, [pc, #240]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002cf8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cfc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	f000 80ae 	beq.w	8002e64 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d08:	4b37      	ldr	r3, [pc, #220]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	f003 030c 	and.w	r3, r3, #12
 8002d10:	2b08      	cmp	r3, #8
 8002d12:	d06d      	beq.n	8002df0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d14b      	bne.n	8002db4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d1c:	4b32      	ldr	r3, [pc, #200]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a31      	ldr	r2, [pc, #196]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002d22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d28:	f7fe fb0a 	bl	8001340 <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d2e:	e008      	b.n	8002d42 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d30:	f7fe fb06 	bl	8001340 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e091      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d42:	4b29      	ldr	r3, [pc, #164]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1f0      	bne.n	8002d30 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	69da      	ldr	r2, [r3, #28]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a1b      	ldr	r3, [r3, #32]
 8002d56:	431a      	orrs	r2, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d5c:	019b      	lsls	r3, r3, #6
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d64:	085b      	lsrs	r3, r3, #1
 8002d66:	3b01      	subs	r3, #1
 8002d68:	041b      	lsls	r3, r3, #16
 8002d6a:	431a      	orrs	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d70:	061b      	lsls	r3, r3, #24
 8002d72:	431a      	orrs	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d78:	071b      	lsls	r3, r3, #28
 8002d7a:	491b      	ldr	r1, [pc, #108]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d80:	4b19      	ldr	r3, [pc, #100]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a18      	ldr	r2, [pc, #96]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002d86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d8c:	f7fe fad8 	bl	8001340 <HAL_GetTick>
 8002d90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d92:	e008      	b.n	8002da6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d94:	f7fe fad4 	bl	8001340 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e05f      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002da6:	4b10      	ldr	r3, [pc, #64]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d0f0      	beq.n	8002d94 <HAL_RCC_OscConfig+0x47c>
 8002db2:	e057      	b.n	8002e64 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002db4:	4b0c      	ldr	r3, [pc, #48]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a0b      	ldr	r2, [pc, #44]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002dba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc0:	f7fe fabe 	bl	8001340 <HAL_GetTick>
 8002dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dc6:	e008      	b.n	8002dda <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dc8:	f7fe faba 	bl	8001340 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d901      	bls.n	8002dda <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e045      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dda:	4b03      	ldr	r3, [pc, #12]	@ (8002de8 <HAL_RCC_OscConfig+0x4d0>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1f0      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x4b0>
 8002de6:	e03d      	b.n	8002e64 <HAL_RCC_OscConfig+0x54c>
 8002de8:	40023800 	.word	0x40023800
 8002dec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002df0:	4b1f      	ldr	r3, [pc, #124]	@ (8002e70 <HAL_RCC_OscConfig+0x558>)
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d030      	beq.n	8002e60 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d129      	bne.n	8002e60 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d122      	bne.n	8002e60 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e1a:	68fa      	ldr	r2, [r7, #12]
 8002e1c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e20:	4013      	ands	r3, r2
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e26:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d119      	bne.n	8002e60 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e36:	085b      	lsrs	r3, r3, #1
 8002e38:	3b01      	subs	r3, #1
 8002e3a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d10f      	bne.n	8002e60 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e4a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d107      	bne.n	8002e60 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d001      	beq.n	8002e64 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e000      	b.n	8002e66 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3718      	adds	r7, #24
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	40023800 	.word	0x40023800

08002e74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d101      	bne.n	8002e8c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e0d0      	b.n	800302e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e8c:	4b6a      	ldr	r3, [pc, #424]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 030f 	and.w	r3, r3, #15
 8002e94:	683a      	ldr	r2, [r7, #0]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d910      	bls.n	8002ebc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e9a:	4b67      	ldr	r3, [pc, #412]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f023 020f 	bic.w	r2, r3, #15
 8002ea2:	4965      	ldr	r1, [pc, #404]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eaa:	4b63      	ldr	r3, [pc, #396]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 030f 	and.w	r3, r3, #15
 8002eb2:	683a      	ldr	r2, [r7, #0]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d001      	beq.n	8002ebc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e0b8      	b.n	800302e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0302 	and.w	r3, r3, #2
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d020      	beq.n	8002f0a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 0304 	and.w	r3, r3, #4
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d005      	beq.n	8002ee0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ed4:	4b59      	ldr	r3, [pc, #356]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	4a58      	ldr	r2, [pc, #352]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002eda:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002ede:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0308 	and.w	r3, r3, #8
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d005      	beq.n	8002ef8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002eec:	4b53      	ldr	r3, [pc, #332]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	4a52      	ldr	r2, [pc, #328]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002ef2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002ef6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ef8:	4b50      	ldr	r3, [pc, #320]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	494d      	ldr	r1, [pc, #308]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002f06:	4313      	orrs	r3, r2
 8002f08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0301 	and.w	r3, r3, #1
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d040      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d107      	bne.n	8002f2e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f1e:	4b47      	ldr	r3, [pc, #284]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d115      	bne.n	8002f56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e07f      	b.n	800302e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d107      	bne.n	8002f46 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f36:	4b41      	ldr	r3, [pc, #260]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d109      	bne.n	8002f56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e073      	b.n	800302e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f46:	4b3d      	ldr	r3, [pc, #244]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d101      	bne.n	8002f56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e06b      	b.n	800302e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f56:	4b39      	ldr	r3, [pc, #228]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	f023 0203 	bic.w	r2, r3, #3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	4936      	ldr	r1, [pc, #216]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f68:	f7fe f9ea 	bl	8001340 <HAL_GetTick>
 8002f6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f6e:	e00a      	b.n	8002f86 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f70:	f7fe f9e6 	bl	8001340 <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e053      	b.n	800302e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f86:	4b2d      	ldr	r3, [pc, #180]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f003 020c 	and.w	r2, r3, #12
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d1eb      	bne.n	8002f70 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f98:	4b27      	ldr	r3, [pc, #156]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 030f 	and.w	r3, r3, #15
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d210      	bcs.n	8002fc8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fa6:	4b24      	ldr	r3, [pc, #144]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f023 020f 	bic.w	r2, r3, #15
 8002fae:	4922      	ldr	r1, [pc, #136]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fb6:	4b20      	ldr	r3, [pc, #128]	@ (8003038 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 030f 	and.w	r3, r3, #15
 8002fbe:	683a      	ldr	r2, [r7, #0]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d001      	beq.n	8002fc8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e032      	b.n	800302e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0304 	and.w	r3, r3, #4
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d008      	beq.n	8002fe6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fd4:	4b19      	ldr	r3, [pc, #100]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	4916      	ldr	r1, [pc, #88]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0308 	and.w	r3, r3, #8
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d009      	beq.n	8003006 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ff2:	4b12      	ldr	r3, [pc, #72]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	00db      	lsls	r3, r3, #3
 8003000:	490e      	ldr	r1, [pc, #56]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 8003002:	4313      	orrs	r3, r2
 8003004:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003006:	f000 f821 	bl	800304c <HAL_RCC_GetSysClockFreq>
 800300a:	4602      	mov	r2, r0
 800300c:	4b0b      	ldr	r3, [pc, #44]	@ (800303c <HAL_RCC_ClockConfig+0x1c8>)
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	091b      	lsrs	r3, r3, #4
 8003012:	f003 030f 	and.w	r3, r3, #15
 8003016:	490a      	ldr	r1, [pc, #40]	@ (8003040 <HAL_RCC_ClockConfig+0x1cc>)
 8003018:	5ccb      	ldrb	r3, [r1, r3]
 800301a:	fa22 f303 	lsr.w	r3, r2, r3
 800301e:	4a09      	ldr	r2, [pc, #36]	@ (8003044 <HAL_RCC_ClockConfig+0x1d0>)
 8003020:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003022:	4b09      	ldr	r3, [pc, #36]	@ (8003048 <HAL_RCC_ClockConfig+0x1d4>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4618      	mov	r0, r3
 8003028:	f7fe f946 	bl	80012b8 <HAL_InitTick>

  return HAL_OK;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	40023c00 	.word	0x40023c00
 800303c:	40023800 	.word	0x40023800
 8003040:	080075f0 	.word	0x080075f0
 8003044:	20000000 	.word	0x20000000
 8003048:	20000004 	.word	0x20000004

0800304c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800304c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003050:	b090      	sub	sp, #64	@ 0x40
 8003052:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003054:	2300      	movs	r3, #0
 8003056:	637b      	str	r3, [r7, #52]	@ 0x34
 8003058:	2300      	movs	r3, #0
 800305a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800305c:	2300      	movs	r3, #0
 800305e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8003060:	2300      	movs	r3, #0
 8003062:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003064:	4b59      	ldr	r3, [pc, #356]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x180>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f003 030c 	and.w	r3, r3, #12
 800306c:	2b08      	cmp	r3, #8
 800306e:	d00d      	beq.n	800308c <HAL_RCC_GetSysClockFreq+0x40>
 8003070:	2b08      	cmp	r3, #8
 8003072:	f200 80a1 	bhi.w	80031b8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003076:	2b00      	cmp	r3, #0
 8003078:	d002      	beq.n	8003080 <HAL_RCC_GetSysClockFreq+0x34>
 800307a:	2b04      	cmp	r3, #4
 800307c:	d003      	beq.n	8003086 <HAL_RCC_GetSysClockFreq+0x3a>
 800307e:	e09b      	b.n	80031b8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003080:	4b53      	ldr	r3, [pc, #332]	@ (80031d0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003082:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003084:	e09b      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003086:	4b53      	ldr	r3, [pc, #332]	@ (80031d4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003088:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800308a:	e098      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800308c:	4b4f      	ldr	r3, [pc, #316]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x180>)
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003094:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003096:	4b4d      	ldr	r3, [pc, #308]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x180>)
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d028      	beq.n	80030f4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030a2:	4b4a      	ldr	r3, [pc, #296]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x180>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	099b      	lsrs	r3, r3, #6
 80030a8:	2200      	movs	r2, #0
 80030aa:	623b      	str	r3, [r7, #32]
 80030ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80030ae:	6a3b      	ldr	r3, [r7, #32]
 80030b0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80030b4:	2100      	movs	r1, #0
 80030b6:	4b47      	ldr	r3, [pc, #284]	@ (80031d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80030b8:	fb03 f201 	mul.w	r2, r3, r1
 80030bc:	2300      	movs	r3, #0
 80030be:	fb00 f303 	mul.w	r3, r0, r3
 80030c2:	4413      	add	r3, r2
 80030c4:	4a43      	ldr	r2, [pc, #268]	@ (80031d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80030c6:	fba0 1202 	umull	r1, r2, r0, r2
 80030ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80030cc:	460a      	mov	r2, r1
 80030ce:	62ba      	str	r2, [r7, #40]	@ 0x28
 80030d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030d2:	4413      	add	r3, r2
 80030d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030d8:	2200      	movs	r2, #0
 80030da:	61bb      	str	r3, [r7, #24]
 80030dc:	61fa      	str	r2, [r7, #28]
 80030de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030e2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80030e6:	f7fd f903 	bl	80002f0 <__aeabi_uldivmod>
 80030ea:	4602      	mov	r2, r0
 80030ec:	460b      	mov	r3, r1
 80030ee:	4613      	mov	r3, r2
 80030f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030f2:	e053      	b.n	800319c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030f4:	4b35      	ldr	r3, [pc, #212]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x180>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	099b      	lsrs	r3, r3, #6
 80030fa:	2200      	movs	r2, #0
 80030fc:	613b      	str	r3, [r7, #16]
 80030fe:	617a      	str	r2, [r7, #20]
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003106:	f04f 0b00 	mov.w	fp, #0
 800310a:	4652      	mov	r2, sl
 800310c:	465b      	mov	r3, fp
 800310e:	f04f 0000 	mov.w	r0, #0
 8003112:	f04f 0100 	mov.w	r1, #0
 8003116:	0159      	lsls	r1, r3, #5
 8003118:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800311c:	0150      	lsls	r0, r2, #5
 800311e:	4602      	mov	r2, r0
 8003120:	460b      	mov	r3, r1
 8003122:	ebb2 080a 	subs.w	r8, r2, sl
 8003126:	eb63 090b 	sbc.w	r9, r3, fp
 800312a:	f04f 0200 	mov.w	r2, #0
 800312e:	f04f 0300 	mov.w	r3, #0
 8003132:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003136:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800313a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800313e:	ebb2 0408 	subs.w	r4, r2, r8
 8003142:	eb63 0509 	sbc.w	r5, r3, r9
 8003146:	f04f 0200 	mov.w	r2, #0
 800314a:	f04f 0300 	mov.w	r3, #0
 800314e:	00eb      	lsls	r3, r5, #3
 8003150:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003154:	00e2      	lsls	r2, r4, #3
 8003156:	4614      	mov	r4, r2
 8003158:	461d      	mov	r5, r3
 800315a:	eb14 030a 	adds.w	r3, r4, sl
 800315e:	603b      	str	r3, [r7, #0]
 8003160:	eb45 030b 	adc.w	r3, r5, fp
 8003164:	607b      	str	r3, [r7, #4]
 8003166:	f04f 0200 	mov.w	r2, #0
 800316a:	f04f 0300 	mov.w	r3, #0
 800316e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003172:	4629      	mov	r1, r5
 8003174:	028b      	lsls	r3, r1, #10
 8003176:	4621      	mov	r1, r4
 8003178:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800317c:	4621      	mov	r1, r4
 800317e:	028a      	lsls	r2, r1, #10
 8003180:	4610      	mov	r0, r2
 8003182:	4619      	mov	r1, r3
 8003184:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003186:	2200      	movs	r2, #0
 8003188:	60bb      	str	r3, [r7, #8]
 800318a:	60fa      	str	r2, [r7, #12]
 800318c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003190:	f7fd f8ae 	bl	80002f0 <__aeabi_uldivmod>
 8003194:	4602      	mov	r2, r0
 8003196:	460b      	mov	r3, r1
 8003198:	4613      	mov	r3, r2
 800319a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800319c:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x180>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	0c1b      	lsrs	r3, r3, #16
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	3301      	adds	r3, #1
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80031ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80031ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031b6:	e002      	b.n	80031be <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031b8:	4b05      	ldr	r3, [pc, #20]	@ (80031d0 <HAL_RCC_GetSysClockFreq+0x184>)
 80031ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80031bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3740      	adds	r7, #64	@ 0x40
 80031c4:	46bd      	mov	sp, r7
 80031c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031ca:	bf00      	nop
 80031cc:	40023800 	.word	0x40023800
 80031d0:	00f42400 	.word	0x00f42400
 80031d4:	017d7840 	.word	0x017d7840

080031d8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031dc:	4b03      	ldr	r3, [pc, #12]	@ (80031ec <HAL_RCC_GetHCLKFreq+0x14>)
 80031de:	681b      	ldr	r3, [r3, #0]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	20000000 	.word	0x20000000

080031f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031f4:	f7ff fff0 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 80031f8:	4602      	mov	r2, r0
 80031fa:	4b05      	ldr	r3, [pc, #20]	@ (8003210 <HAL_RCC_GetPCLK1Freq+0x20>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	0a9b      	lsrs	r3, r3, #10
 8003200:	f003 0307 	and.w	r3, r3, #7
 8003204:	4903      	ldr	r1, [pc, #12]	@ (8003214 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003206:	5ccb      	ldrb	r3, [r1, r3]
 8003208:	fa22 f303 	lsr.w	r3, r2, r3
}
 800320c:	4618      	mov	r0, r3
 800320e:	bd80      	pop	{r7, pc}
 8003210:	40023800 	.word	0x40023800
 8003214:	08007600 	.word	0x08007600

08003218 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800321c:	f7ff ffdc 	bl	80031d8 <HAL_RCC_GetHCLKFreq>
 8003220:	4602      	mov	r2, r0
 8003222:	4b05      	ldr	r3, [pc, #20]	@ (8003238 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	0b5b      	lsrs	r3, r3, #13
 8003228:	f003 0307 	and.w	r3, r3, #7
 800322c:	4903      	ldr	r1, [pc, #12]	@ (800323c <HAL_RCC_GetPCLK2Freq+0x24>)
 800322e:	5ccb      	ldrb	r3, [r1, r3]
 8003230:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003234:	4618      	mov	r0, r3
 8003236:	bd80      	pop	{r7, pc}
 8003238:	40023800 	.word	0x40023800
 800323c:	08007600 	.word	0x08007600

08003240 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b088      	sub	sp, #32
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003248:	2300      	movs	r3, #0
 800324a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800324c:	2300      	movs	r3, #0
 800324e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003250:	2300      	movs	r3, #0
 8003252:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003254:	2300      	movs	r3, #0
 8003256:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003258:	2300      	movs	r3, #0
 800325a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b00      	cmp	r3, #0
 8003266:	d012      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003268:	4b69      	ldr	r3, [pc, #420]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	4a68      	ldr	r2, [pc, #416]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800326e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003272:	6093      	str	r3, [r2, #8]
 8003274:	4b66      	ldr	r3, [pc, #408]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003276:	689a      	ldr	r2, [r3, #8]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800327c:	4964      	ldr	r1, [pc, #400]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800327e:	4313      	orrs	r3, r2
 8003280:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800328a:	2301      	movs	r3, #1
 800328c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d017      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800329a:	4b5d      	ldr	r3, [pc, #372]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800329c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032a0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a8:	4959      	ldr	r1, [pc, #356]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032b8:	d101      	bne.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80032ba:	2301      	movs	r3, #1
 80032bc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d101      	bne.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80032c6:	2301      	movs	r3, #1
 80032c8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d017      	beq.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032d6:	4b4e      	ldr	r3, [pc, #312]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032dc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e4:	494a      	ldr	r1, [pc, #296]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032e6:	4313      	orrs	r3, r2
 80032e8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032f4:	d101      	bne.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80032f6:	2301      	movs	r3, #1
 80032f8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d101      	bne.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003302:	2301      	movs	r3, #1
 8003304:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003312:	2301      	movs	r3, #1
 8003314:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0320 	and.w	r3, r3, #32
 800331e:	2b00      	cmp	r3, #0
 8003320:	f000 808b 	beq.w	800343a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003324:	4b3a      	ldr	r3, [pc, #232]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003328:	4a39      	ldr	r2, [pc, #228]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800332a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800332e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003330:	4b37      	ldr	r3, [pc, #220]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003334:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003338:	60bb      	str	r3, [r7, #8]
 800333a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800333c:	4b35      	ldr	r3, [pc, #212]	@ (8003414 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a34      	ldr	r2, [pc, #208]	@ (8003414 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003342:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003346:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003348:	f7fd fffa 	bl	8001340 <HAL_GetTick>
 800334c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800334e:	e008      	b.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003350:	f7fd fff6 	bl	8001340 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b64      	cmp	r3, #100	@ 0x64
 800335c:	d901      	bls.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e38f      	b.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003362:	4b2c      	ldr	r3, [pc, #176]	@ (8003414 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800336a:	2b00      	cmp	r3, #0
 800336c:	d0f0      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800336e:	4b28      	ldr	r3, [pc, #160]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003372:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003376:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d035      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003382:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003386:	693a      	ldr	r2, [r7, #16]
 8003388:	429a      	cmp	r2, r3
 800338a:	d02e      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800338c:	4b20      	ldr	r3, [pc, #128]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800338e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003390:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003394:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003396:	4b1e      	ldr	r3, [pc, #120]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003398:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800339a:	4a1d      	ldr	r2, [pc, #116]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800339c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033a0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033a2:	4b1b      	ldr	r3, [pc, #108]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033a6:	4a1a      	ldr	r2, [pc, #104]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033ac:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80033ae:	4a18      	ldr	r2, [pc, #96]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80033b4:	4b16      	ldr	r3, [pc, #88]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033b8:	f003 0301 	and.w	r3, r3, #1
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d114      	bne.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c0:	f7fd ffbe 	bl	8001340 <HAL_GetTick>
 80033c4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033c6:	e00a      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033c8:	f7fd ffba 	bl	8001340 <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d901      	bls.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e351      	b.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033de:	4b0c      	ldr	r3, [pc, #48]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d0ee      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033f6:	d111      	bne.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80033f8:	4b05      	ldr	r3, [pc, #20]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003404:	4b04      	ldr	r3, [pc, #16]	@ (8003418 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003406:	400b      	ands	r3, r1
 8003408:	4901      	ldr	r1, [pc, #4]	@ (8003410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800340a:	4313      	orrs	r3, r2
 800340c:	608b      	str	r3, [r1, #8]
 800340e:	e00b      	b.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003410:	40023800 	.word	0x40023800
 8003414:	40007000 	.word	0x40007000
 8003418:	0ffffcff 	.word	0x0ffffcff
 800341c:	4bac      	ldr	r3, [pc, #688]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	4aab      	ldr	r2, [pc, #684]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003422:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003426:	6093      	str	r3, [r2, #8]
 8003428:	4ba9      	ldr	r3, [pc, #676]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800342a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003430:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003434:	49a6      	ldr	r1, [pc, #664]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003436:	4313      	orrs	r3, r2
 8003438:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0310 	and.w	r3, r3, #16
 8003442:	2b00      	cmp	r3, #0
 8003444:	d010      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003446:	4ba2      	ldr	r3, [pc, #648]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003448:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800344c:	4aa0      	ldr	r2, [pc, #640]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800344e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003452:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003456:	4b9e      	ldr	r3, [pc, #632]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003458:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003460:	499b      	ldr	r1, [pc, #620]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003462:	4313      	orrs	r3, r2
 8003464:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00a      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003474:	4b96      	ldr	r3, [pc, #600]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800347a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003482:	4993      	ldr	r1, [pc, #588]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003484:	4313      	orrs	r3, r2
 8003486:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00a      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003496:	4b8e      	ldr	r3, [pc, #568]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800349c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034a4:	498a      	ldr	r1, [pc, #552]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d00a      	beq.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80034b8:	4b85      	ldr	r3, [pc, #532]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034c6:	4982      	ldr	r1, [pc, #520]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00a      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80034da:	4b7d      	ldr	r3, [pc, #500]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034e8:	4979      	ldr	r1, [pc, #484]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034ea:	4313      	orrs	r3, r2
 80034ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00a      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034fc:	4b74      	ldr	r3, [pc, #464]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003502:	f023 0203 	bic.w	r2, r3, #3
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800350a:	4971      	ldr	r1, [pc, #452]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800350c:	4313      	orrs	r3, r2
 800350e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00a      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800351e:	4b6c      	ldr	r3, [pc, #432]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003520:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003524:	f023 020c 	bic.w	r2, r3, #12
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800352c:	4968      	ldr	r1, [pc, #416]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800352e:	4313      	orrs	r3, r2
 8003530:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00a      	beq.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003540:	4b63      	ldr	r3, [pc, #396]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003542:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003546:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800354e:	4960      	ldr	r1, [pc, #384]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003550:	4313      	orrs	r3, r2
 8003552:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00a      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003562:	4b5b      	ldr	r3, [pc, #364]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003568:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003570:	4957      	ldr	r1, [pc, #348]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003572:	4313      	orrs	r3, r2
 8003574:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003580:	2b00      	cmp	r3, #0
 8003582:	d00a      	beq.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003584:	4b52      	ldr	r3, [pc, #328]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800358a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003592:	494f      	ldr	r1, [pc, #316]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003594:	4313      	orrs	r3, r2
 8003596:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d00a      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80035a6:	4b4a      	ldr	r3, [pc, #296]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ac:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b4:	4946      	ldr	r1, [pc, #280]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035b6:	4313      	orrs	r3, r2
 80035b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d00a      	beq.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80035c8:	4b41      	ldr	r3, [pc, #260]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ce:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035d6:	493e      	ldr	r1, [pc, #248]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035d8:	4313      	orrs	r3, r2
 80035da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d00a      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80035ea:	4b39      	ldr	r3, [pc, #228]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035f0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035f8:	4935      	ldr	r1, [pc, #212]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035fa:	4313      	orrs	r3, r2
 80035fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003608:	2b00      	cmp	r3, #0
 800360a:	d00a      	beq.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800360c:	4b30      	ldr	r3, [pc, #192]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800360e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003612:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800361a:	492d      	ldr	r1, [pc, #180]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800361c:	4313      	orrs	r3, r2
 800361e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d011      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800362e:	4b28      	ldr	r3, [pc, #160]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003630:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003634:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800363c:	4924      	ldr	r1, [pc, #144]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800363e:	4313      	orrs	r3, r2
 8003640:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003648:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800364c:	d101      	bne.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800364e:	2301      	movs	r3, #1
 8003650:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0308 	and.w	r3, r3, #8
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800365e:	2301      	movs	r3, #1
 8003660:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00a      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800366e:	4b18      	ldr	r3, [pc, #96]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003674:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800367c:	4914      	ldr	r1, [pc, #80]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800367e:	4313      	orrs	r3, r2
 8003680:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00b      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003690:	4b0f      	ldr	r3, [pc, #60]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003696:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036a0:	490b      	ldr	r1, [pc, #44]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00f      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80036b4:	4b06      	ldr	r3, [pc, #24]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ba:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036c4:	4902      	ldr	r1, [pc, #8]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80036cc:	e002      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80036ce:	bf00      	nop
 80036d0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d00b      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80036e0:	4b8a      	ldr	r3, [pc, #552]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036e6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036f0:	4986      	ldr	r1, [pc, #536]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036f2:	4313      	orrs	r3, r2
 80036f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00b      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003704:	4b81      	ldr	r3, [pc, #516]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003706:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800370a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003714:	497d      	ldr	r1, [pc, #500]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003716:	4313      	orrs	r3, r2
 8003718:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d006      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800372a:	2b00      	cmp	r3, #0
 800372c:	f000 80d6 	beq.w	80038dc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003730:	4b76      	ldr	r3, [pc, #472]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a75      	ldr	r2, [pc, #468]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003736:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800373a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800373c:	f7fd fe00 	bl	8001340 <HAL_GetTick>
 8003740:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003742:	e008      	b.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003744:	f7fd fdfc 	bl	8001340 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	2b64      	cmp	r3, #100	@ 0x64
 8003750:	d901      	bls.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e195      	b.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003756:	4b6d      	ldr	r3, [pc, #436]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d1f0      	bne.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	2b00      	cmp	r3, #0
 800376c:	d021      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003772:	2b00      	cmp	r3, #0
 8003774:	d11d      	bne.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003776:	4b65      	ldr	r3, [pc, #404]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003778:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800377c:	0c1b      	lsrs	r3, r3, #16
 800377e:	f003 0303 	and.w	r3, r3, #3
 8003782:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003784:	4b61      	ldr	r3, [pc, #388]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003786:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800378a:	0e1b      	lsrs	r3, r3, #24
 800378c:	f003 030f 	and.w	r3, r3, #15
 8003790:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	019a      	lsls	r2, r3, #6
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	041b      	lsls	r3, r3, #16
 800379c:	431a      	orrs	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	061b      	lsls	r3, r3, #24
 80037a2:	431a      	orrs	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	071b      	lsls	r3, r3, #28
 80037aa:	4958      	ldr	r1, [pc, #352]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d004      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037c6:	d00a      	beq.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d02e      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037dc:	d129      	bne.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80037de:	4b4b      	ldr	r3, [pc, #300]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037e4:	0c1b      	lsrs	r3, r3, #16
 80037e6:	f003 0303 	and.w	r3, r3, #3
 80037ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80037ec:	4b47      	ldr	r3, [pc, #284]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037f2:	0f1b      	lsrs	r3, r3, #28
 80037f4:	f003 0307 	and.w	r3, r3, #7
 80037f8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	019a      	lsls	r2, r3, #6
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	041b      	lsls	r3, r3, #16
 8003804:	431a      	orrs	r2, r3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	061b      	lsls	r3, r3, #24
 800380c:	431a      	orrs	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	071b      	lsls	r3, r3, #28
 8003812:	493e      	ldr	r1, [pc, #248]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003814:	4313      	orrs	r3, r2
 8003816:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800381a:	4b3c      	ldr	r3, [pc, #240]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800381c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003820:	f023 021f 	bic.w	r2, r3, #31
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003828:	3b01      	subs	r3, #1
 800382a:	4938      	ldr	r1, [pc, #224]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800382c:	4313      	orrs	r3, r2
 800382e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d01d      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800383e:	4b33      	ldr	r3, [pc, #204]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003840:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003844:	0e1b      	lsrs	r3, r3, #24
 8003846:	f003 030f 	and.w	r3, r3, #15
 800384a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800384c:	4b2f      	ldr	r3, [pc, #188]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800384e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003852:	0f1b      	lsrs	r3, r3, #28
 8003854:	f003 0307 	and.w	r3, r3, #7
 8003858:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	019a      	lsls	r2, r3, #6
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	041b      	lsls	r3, r3, #16
 8003866:	431a      	orrs	r2, r3
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	061b      	lsls	r3, r3, #24
 800386c:	431a      	orrs	r2, r3
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	071b      	lsls	r3, r3, #28
 8003872:	4926      	ldr	r1, [pc, #152]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003874:	4313      	orrs	r3, r2
 8003876:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d011      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	019a      	lsls	r2, r3, #6
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	691b      	ldr	r3, [r3, #16]
 8003890:	041b      	lsls	r3, r3, #16
 8003892:	431a      	orrs	r2, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	061b      	lsls	r3, r3, #24
 800389a:	431a      	orrs	r2, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	071b      	lsls	r3, r3, #28
 80038a2:	491a      	ldr	r1, [pc, #104]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038a4:	4313      	orrs	r3, r2
 80038a6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80038aa:	4b18      	ldr	r3, [pc, #96]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a17      	ldr	r2, [pc, #92]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038b0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80038b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038b6:	f7fd fd43 	bl	8001340 <HAL_GetTick>
 80038ba:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80038bc:	e008      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80038be:	f7fd fd3f 	bl	8001340 <HAL_GetTick>
 80038c2:	4602      	mov	r2, r0
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	2b64      	cmp	r3, #100	@ 0x64
 80038ca:	d901      	bls.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038cc:	2303      	movs	r3, #3
 80038ce:	e0d8      	b.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80038d0:	4b0e      	ldr	r3, [pc, #56]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d0f0      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	2b01      	cmp	r3, #1
 80038e0:	f040 80ce 	bne.w	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80038e4:	4b09      	ldr	r3, [pc, #36]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a08      	ldr	r2, [pc, #32]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038f0:	f7fd fd26 	bl	8001340 <HAL_GetTick>
 80038f4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80038f6:	e00b      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80038f8:	f7fd fd22 	bl	8001340 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b64      	cmp	r3, #100	@ 0x64
 8003904:	d904      	bls.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e0bb      	b.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800390a:	bf00      	nop
 800390c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003910:	4b5e      	ldr	r3, [pc, #376]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003918:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800391c:	d0ec      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800392e:	2b00      	cmp	r3, #0
 8003930:	d009      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800393a:	2b00      	cmp	r3, #0
 800393c:	d02e      	beq.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003942:	2b00      	cmp	r3, #0
 8003944:	d12a      	bne.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003946:	4b51      	ldr	r3, [pc, #324]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800394c:	0c1b      	lsrs	r3, r3, #16
 800394e:	f003 0303 	and.w	r3, r3, #3
 8003952:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003954:	4b4d      	ldr	r3, [pc, #308]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800395a:	0f1b      	lsrs	r3, r3, #28
 800395c:	f003 0307 	and.w	r3, r3, #7
 8003960:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	695b      	ldr	r3, [r3, #20]
 8003966:	019a      	lsls	r2, r3, #6
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	041b      	lsls	r3, r3, #16
 800396c:	431a      	orrs	r2, r3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	699b      	ldr	r3, [r3, #24]
 8003972:	061b      	lsls	r3, r3, #24
 8003974:	431a      	orrs	r2, r3
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	071b      	lsls	r3, r3, #28
 800397a:	4944      	ldr	r1, [pc, #272]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800397c:	4313      	orrs	r3, r2
 800397e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003982:	4b42      	ldr	r3, [pc, #264]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003984:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003988:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003990:	3b01      	subs	r3, #1
 8003992:	021b      	lsls	r3, r3, #8
 8003994:	493d      	ldr	r1, [pc, #244]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003996:	4313      	orrs	r3, r2
 8003998:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d022      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039b0:	d11d      	bne.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80039b2:	4b36      	ldr	r3, [pc, #216]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039b8:	0e1b      	lsrs	r3, r3, #24
 80039ba:	f003 030f 	and.w	r3, r3, #15
 80039be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80039c0:	4b32      	ldr	r3, [pc, #200]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039c6:	0f1b      	lsrs	r3, r3, #28
 80039c8:	f003 0307 	and.w	r3, r3, #7
 80039cc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	019a      	lsls	r2, r3, #6
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a1b      	ldr	r3, [r3, #32]
 80039d8:	041b      	lsls	r3, r3, #16
 80039da:	431a      	orrs	r2, r3
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	061b      	lsls	r3, r3, #24
 80039e0:	431a      	orrs	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	071b      	lsls	r3, r3, #28
 80039e6:	4929      	ldr	r1, [pc, #164]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0308 	and.w	r3, r3, #8
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d028      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80039fa:	4b24      	ldr	r3, [pc, #144]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a00:	0e1b      	lsrs	r3, r3, #24
 8003a02:	f003 030f 	and.w	r3, r3, #15
 8003a06:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003a08:	4b20      	ldr	r3, [pc, #128]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a0e:	0c1b      	lsrs	r3, r3, #16
 8003a10:	f003 0303 	and.w	r3, r3, #3
 8003a14:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	019a      	lsls	r2, r3, #6
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	041b      	lsls	r3, r3, #16
 8003a20:	431a      	orrs	r2, r3
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	061b      	lsls	r3, r3, #24
 8003a26:	431a      	orrs	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	69db      	ldr	r3, [r3, #28]
 8003a2c:	071b      	lsls	r3, r3, #28
 8003a2e:	4917      	ldr	r1, [pc, #92]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a30:	4313      	orrs	r3, r2
 8003a32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003a36:	4b15      	ldr	r3, [pc, #84]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a3c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a44:	4911      	ldr	r1, [pc, #68]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003a4c:	4b0f      	ldr	r3, [pc, #60]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a0e      	ldr	r2, [pc, #56]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a58:	f7fd fc72 	bl	8001340 <HAL_GetTick>
 8003a5c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a5e:	e008      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a60:	f7fd fc6e 	bl	8001340 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b64      	cmp	r3, #100	@ 0x64
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e007      	b.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a72:	4b06      	ldr	r3, [pc, #24]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a7e:	d1ef      	bne.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3720      	adds	r7, #32
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	40023800 	.word	0x40023800

08003a90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e040      	b.n	8003b24 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d106      	bne.n	8003ab8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f7fd f9f0 	bl	8000e98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2224      	movs	r2, #36	@ 0x24
 8003abc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f022 0201 	bic.w	r2, r2, #1
 8003acc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d002      	beq.n	8003adc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f000 fb16 	bl	8004108 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f000 f8af 	bl	8003c40 <UART_SetConfig>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d101      	bne.n	8003aec <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e01b      	b.n	8003b24 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	685a      	ldr	r2, [r3, #4]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003afa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	689a      	ldr	r2, [r3, #8]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b0a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f042 0201 	orr.w	r2, r2, #1
 8003b1a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f000 fb95 	bl	800424c <UART_CheckIdleState>
 8003b22:	4603      	mov	r3, r0
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3708      	adds	r7, #8
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b08a      	sub	sp, #40	@ 0x28
 8003b30:	af02      	add	r7, sp, #8
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	603b      	str	r3, [r7, #0]
 8003b38:	4613      	mov	r3, r2
 8003b3a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b40:	2b20      	cmp	r3, #32
 8003b42:	d177      	bne.n	8003c34 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d002      	beq.n	8003b50 <HAL_UART_Transmit+0x24>
 8003b4a:	88fb      	ldrh	r3, [r7, #6]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d101      	bne.n	8003b54 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e070      	b.n	8003c36 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2221      	movs	r2, #33	@ 0x21
 8003b60:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b62:	f7fd fbed 	bl	8001340 <HAL_GetTick>
 8003b66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	88fa      	ldrh	r2, [r7, #6]
 8003b6c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	88fa      	ldrh	r2, [r7, #6]
 8003b74:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b80:	d108      	bne.n	8003b94 <HAL_UART_Transmit+0x68>
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	691b      	ldr	r3, [r3, #16]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d104      	bne.n	8003b94 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	61bb      	str	r3, [r7, #24]
 8003b92:	e003      	b.n	8003b9c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003b9c:	e02f      	b.n	8003bfe <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	9300      	str	r3, [sp, #0]
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	2180      	movs	r1, #128	@ 0x80
 8003ba8:	68f8      	ldr	r0, [r7, #12]
 8003baa:	f000 fbf7 	bl	800439c <UART_WaitOnFlagUntilTimeout>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d004      	beq.n	8003bbe <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2220      	movs	r2, #32
 8003bb8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e03b      	b.n	8003c36 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d10b      	bne.n	8003bdc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	881b      	ldrh	r3, [r3, #0]
 8003bc8:	461a      	mov	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003bd2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	3302      	adds	r3, #2
 8003bd8:	61bb      	str	r3, [r7, #24]
 8003bda:	e007      	b.n	8003bec <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	781a      	ldrb	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	3301      	adds	r3, #1
 8003bea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	b29a      	uxth	r2, r3
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1c9      	bne.n	8003b9e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	9300      	str	r3, [sp, #0]
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	2200      	movs	r2, #0
 8003c12:	2140      	movs	r1, #64	@ 0x40
 8003c14:	68f8      	ldr	r0, [r7, #12]
 8003c16:	f000 fbc1 	bl	800439c <UART_WaitOnFlagUntilTimeout>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d004      	beq.n	8003c2a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2220      	movs	r2, #32
 8003c24:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e005      	b.n	8003c36 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2220      	movs	r2, #32
 8003c2e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003c30:	2300      	movs	r3, #0
 8003c32:	e000      	b.n	8003c36 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003c34:	2302      	movs	r3, #2
  }
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3720      	adds	r7, #32
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
	...

08003c40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b088      	sub	sp, #32
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	689a      	ldr	r2, [r3, #8]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	431a      	orrs	r2, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	431a      	orrs	r2, r3
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	4ba6      	ldr	r3, [pc, #664]	@ (8003f04 <UART_SetConfig+0x2c4>)
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6812      	ldr	r2, [r2, #0]
 8003c72:	6979      	ldr	r1, [r7, #20]
 8003c74:	430b      	orrs	r3, r1
 8003c76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	68da      	ldr	r2, [r3, #12]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	430a      	orrs	r2, r1
 8003c8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	699b      	ldr	r3, [r3, #24]
 8003c92:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a1b      	ldr	r3, [r3, #32]
 8003c98:	697a      	ldr	r2, [r7, #20]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	430a      	orrs	r2, r1
 8003cb0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a94      	ldr	r2, [pc, #592]	@ (8003f08 <UART_SetConfig+0x2c8>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d120      	bne.n	8003cfe <UART_SetConfig+0xbe>
 8003cbc:	4b93      	ldr	r3, [pc, #588]	@ (8003f0c <UART_SetConfig+0x2cc>)
 8003cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cc2:	f003 0303 	and.w	r3, r3, #3
 8003cc6:	2b03      	cmp	r3, #3
 8003cc8:	d816      	bhi.n	8003cf8 <UART_SetConfig+0xb8>
 8003cca:	a201      	add	r2, pc, #4	@ (adr r2, 8003cd0 <UART_SetConfig+0x90>)
 8003ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd0:	08003ce1 	.word	0x08003ce1
 8003cd4:	08003ced 	.word	0x08003ced
 8003cd8:	08003ce7 	.word	0x08003ce7
 8003cdc:	08003cf3 	.word	0x08003cf3
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	77fb      	strb	r3, [r7, #31]
 8003ce4:	e150      	b.n	8003f88 <UART_SetConfig+0x348>
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	77fb      	strb	r3, [r7, #31]
 8003cea:	e14d      	b.n	8003f88 <UART_SetConfig+0x348>
 8003cec:	2304      	movs	r3, #4
 8003cee:	77fb      	strb	r3, [r7, #31]
 8003cf0:	e14a      	b.n	8003f88 <UART_SetConfig+0x348>
 8003cf2:	2308      	movs	r3, #8
 8003cf4:	77fb      	strb	r3, [r7, #31]
 8003cf6:	e147      	b.n	8003f88 <UART_SetConfig+0x348>
 8003cf8:	2310      	movs	r3, #16
 8003cfa:	77fb      	strb	r3, [r7, #31]
 8003cfc:	e144      	b.n	8003f88 <UART_SetConfig+0x348>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a83      	ldr	r2, [pc, #524]	@ (8003f10 <UART_SetConfig+0x2d0>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d132      	bne.n	8003d6e <UART_SetConfig+0x12e>
 8003d08:	4b80      	ldr	r3, [pc, #512]	@ (8003f0c <UART_SetConfig+0x2cc>)
 8003d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d0e:	f003 030c 	and.w	r3, r3, #12
 8003d12:	2b0c      	cmp	r3, #12
 8003d14:	d828      	bhi.n	8003d68 <UART_SetConfig+0x128>
 8003d16:	a201      	add	r2, pc, #4	@ (adr r2, 8003d1c <UART_SetConfig+0xdc>)
 8003d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d1c:	08003d51 	.word	0x08003d51
 8003d20:	08003d69 	.word	0x08003d69
 8003d24:	08003d69 	.word	0x08003d69
 8003d28:	08003d69 	.word	0x08003d69
 8003d2c:	08003d5d 	.word	0x08003d5d
 8003d30:	08003d69 	.word	0x08003d69
 8003d34:	08003d69 	.word	0x08003d69
 8003d38:	08003d69 	.word	0x08003d69
 8003d3c:	08003d57 	.word	0x08003d57
 8003d40:	08003d69 	.word	0x08003d69
 8003d44:	08003d69 	.word	0x08003d69
 8003d48:	08003d69 	.word	0x08003d69
 8003d4c:	08003d63 	.word	0x08003d63
 8003d50:	2300      	movs	r3, #0
 8003d52:	77fb      	strb	r3, [r7, #31]
 8003d54:	e118      	b.n	8003f88 <UART_SetConfig+0x348>
 8003d56:	2302      	movs	r3, #2
 8003d58:	77fb      	strb	r3, [r7, #31]
 8003d5a:	e115      	b.n	8003f88 <UART_SetConfig+0x348>
 8003d5c:	2304      	movs	r3, #4
 8003d5e:	77fb      	strb	r3, [r7, #31]
 8003d60:	e112      	b.n	8003f88 <UART_SetConfig+0x348>
 8003d62:	2308      	movs	r3, #8
 8003d64:	77fb      	strb	r3, [r7, #31]
 8003d66:	e10f      	b.n	8003f88 <UART_SetConfig+0x348>
 8003d68:	2310      	movs	r3, #16
 8003d6a:	77fb      	strb	r3, [r7, #31]
 8003d6c:	e10c      	b.n	8003f88 <UART_SetConfig+0x348>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a68      	ldr	r2, [pc, #416]	@ (8003f14 <UART_SetConfig+0x2d4>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d120      	bne.n	8003dba <UART_SetConfig+0x17a>
 8003d78:	4b64      	ldr	r3, [pc, #400]	@ (8003f0c <UART_SetConfig+0x2cc>)
 8003d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d7e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003d82:	2b30      	cmp	r3, #48	@ 0x30
 8003d84:	d013      	beq.n	8003dae <UART_SetConfig+0x16e>
 8003d86:	2b30      	cmp	r3, #48	@ 0x30
 8003d88:	d814      	bhi.n	8003db4 <UART_SetConfig+0x174>
 8003d8a:	2b20      	cmp	r3, #32
 8003d8c:	d009      	beq.n	8003da2 <UART_SetConfig+0x162>
 8003d8e:	2b20      	cmp	r3, #32
 8003d90:	d810      	bhi.n	8003db4 <UART_SetConfig+0x174>
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d002      	beq.n	8003d9c <UART_SetConfig+0x15c>
 8003d96:	2b10      	cmp	r3, #16
 8003d98:	d006      	beq.n	8003da8 <UART_SetConfig+0x168>
 8003d9a:	e00b      	b.n	8003db4 <UART_SetConfig+0x174>
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	77fb      	strb	r3, [r7, #31]
 8003da0:	e0f2      	b.n	8003f88 <UART_SetConfig+0x348>
 8003da2:	2302      	movs	r3, #2
 8003da4:	77fb      	strb	r3, [r7, #31]
 8003da6:	e0ef      	b.n	8003f88 <UART_SetConfig+0x348>
 8003da8:	2304      	movs	r3, #4
 8003daa:	77fb      	strb	r3, [r7, #31]
 8003dac:	e0ec      	b.n	8003f88 <UART_SetConfig+0x348>
 8003dae:	2308      	movs	r3, #8
 8003db0:	77fb      	strb	r3, [r7, #31]
 8003db2:	e0e9      	b.n	8003f88 <UART_SetConfig+0x348>
 8003db4:	2310      	movs	r3, #16
 8003db6:	77fb      	strb	r3, [r7, #31]
 8003db8:	e0e6      	b.n	8003f88 <UART_SetConfig+0x348>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a56      	ldr	r2, [pc, #344]	@ (8003f18 <UART_SetConfig+0x2d8>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d120      	bne.n	8003e06 <UART_SetConfig+0x1c6>
 8003dc4:	4b51      	ldr	r3, [pc, #324]	@ (8003f0c <UART_SetConfig+0x2cc>)
 8003dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dca:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003dce:	2bc0      	cmp	r3, #192	@ 0xc0
 8003dd0:	d013      	beq.n	8003dfa <UART_SetConfig+0x1ba>
 8003dd2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003dd4:	d814      	bhi.n	8003e00 <UART_SetConfig+0x1c0>
 8003dd6:	2b80      	cmp	r3, #128	@ 0x80
 8003dd8:	d009      	beq.n	8003dee <UART_SetConfig+0x1ae>
 8003dda:	2b80      	cmp	r3, #128	@ 0x80
 8003ddc:	d810      	bhi.n	8003e00 <UART_SetConfig+0x1c0>
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d002      	beq.n	8003de8 <UART_SetConfig+0x1a8>
 8003de2:	2b40      	cmp	r3, #64	@ 0x40
 8003de4:	d006      	beq.n	8003df4 <UART_SetConfig+0x1b4>
 8003de6:	e00b      	b.n	8003e00 <UART_SetConfig+0x1c0>
 8003de8:	2300      	movs	r3, #0
 8003dea:	77fb      	strb	r3, [r7, #31]
 8003dec:	e0cc      	b.n	8003f88 <UART_SetConfig+0x348>
 8003dee:	2302      	movs	r3, #2
 8003df0:	77fb      	strb	r3, [r7, #31]
 8003df2:	e0c9      	b.n	8003f88 <UART_SetConfig+0x348>
 8003df4:	2304      	movs	r3, #4
 8003df6:	77fb      	strb	r3, [r7, #31]
 8003df8:	e0c6      	b.n	8003f88 <UART_SetConfig+0x348>
 8003dfa:	2308      	movs	r3, #8
 8003dfc:	77fb      	strb	r3, [r7, #31]
 8003dfe:	e0c3      	b.n	8003f88 <UART_SetConfig+0x348>
 8003e00:	2310      	movs	r3, #16
 8003e02:	77fb      	strb	r3, [r7, #31]
 8003e04:	e0c0      	b.n	8003f88 <UART_SetConfig+0x348>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a44      	ldr	r2, [pc, #272]	@ (8003f1c <UART_SetConfig+0x2dc>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d125      	bne.n	8003e5c <UART_SetConfig+0x21c>
 8003e10:	4b3e      	ldr	r3, [pc, #248]	@ (8003f0c <UART_SetConfig+0x2cc>)
 8003e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e1e:	d017      	beq.n	8003e50 <UART_SetConfig+0x210>
 8003e20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e24:	d817      	bhi.n	8003e56 <UART_SetConfig+0x216>
 8003e26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e2a:	d00b      	beq.n	8003e44 <UART_SetConfig+0x204>
 8003e2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e30:	d811      	bhi.n	8003e56 <UART_SetConfig+0x216>
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d003      	beq.n	8003e3e <UART_SetConfig+0x1fe>
 8003e36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e3a:	d006      	beq.n	8003e4a <UART_SetConfig+0x20a>
 8003e3c:	e00b      	b.n	8003e56 <UART_SetConfig+0x216>
 8003e3e:	2300      	movs	r3, #0
 8003e40:	77fb      	strb	r3, [r7, #31]
 8003e42:	e0a1      	b.n	8003f88 <UART_SetConfig+0x348>
 8003e44:	2302      	movs	r3, #2
 8003e46:	77fb      	strb	r3, [r7, #31]
 8003e48:	e09e      	b.n	8003f88 <UART_SetConfig+0x348>
 8003e4a:	2304      	movs	r3, #4
 8003e4c:	77fb      	strb	r3, [r7, #31]
 8003e4e:	e09b      	b.n	8003f88 <UART_SetConfig+0x348>
 8003e50:	2308      	movs	r3, #8
 8003e52:	77fb      	strb	r3, [r7, #31]
 8003e54:	e098      	b.n	8003f88 <UART_SetConfig+0x348>
 8003e56:	2310      	movs	r3, #16
 8003e58:	77fb      	strb	r3, [r7, #31]
 8003e5a:	e095      	b.n	8003f88 <UART_SetConfig+0x348>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a2f      	ldr	r2, [pc, #188]	@ (8003f20 <UART_SetConfig+0x2e0>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d125      	bne.n	8003eb2 <UART_SetConfig+0x272>
 8003e66:	4b29      	ldr	r3, [pc, #164]	@ (8003f0c <UART_SetConfig+0x2cc>)
 8003e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e6c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003e70:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e74:	d017      	beq.n	8003ea6 <UART_SetConfig+0x266>
 8003e76:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e7a:	d817      	bhi.n	8003eac <UART_SetConfig+0x26c>
 8003e7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e80:	d00b      	beq.n	8003e9a <UART_SetConfig+0x25a>
 8003e82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e86:	d811      	bhi.n	8003eac <UART_SetConfig+0x26c>
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d003      	beq.n	8003e94 <UART_SetConfig+0x254>
 8003e8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e90:	d006      	beq.n	8003ea0 <UART_SetConfig+0x260>
 8003e92:	e00b      	b.n	8003eac <UART_SetConfig+0x26c>
 8003e94:	2301      	movs	r3, #1
 8003e96:	77fb      	strb	r3, [r7, #31]
 8003e98:	e076      	b.n	8003f88 <UART_SetConfig+0x348>
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	77fb      	strb	r3, [r7, #31]
 8003e9e:	e073      	b.n	8003f88 <UART_SetConfig+0x348>
 8003ea0:	2304      	movs	r3, #4
 8003ea2:	77fb      	strb	r3, [r7, #31]
 8003ea4:	e070      	b.n	8003f88 <UART_SetConfig+0x348>
 8003ea6:	2308      	movs	r3, #8
 8003ea8:	77fb      	strb	r3, [r7, #31]
 8003eaa:	e06d      	b.n	8003f88 <UART_SetConfig+0x348>
 8003eac:	2310      	movs	r3, #16
 8003eae:	77fb      	strb	r3, [r7, #31]
 8003eb0:	e06a      	b.n	8003f88 <UART_SetConfig+0x348>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a1b      	ldr	r2, [pc, #108]	@ (8003f24 <UART_SetConfig+0x2e4>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d138      	bne.n	8003f2e <UART_SetConfig+0x2ee>
 8003ebc:	4b13      	ldr	r3, [pc, #76]	@ (8003f0c <UART_SetConfig+0x2cc>)
 8003ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ec2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003ec6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003eca:	d017      	beq.n	8003efc <UART_SetConfig+0x2bc>
 8003ecc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003ed0:	d82a      	bhi.n	8003f28 <UART_SetConfig+0x2e8>
 8003ed2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ed6:	d00b      	beq.n	8003ef0 <UART_SetConfig+0x2b0>
 8003ed8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003edc:	d824      	bhi.n	8003f28 <UART_SetConfig+0x2e8>
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d003      	beq.n	8003eea <UART_SetConfig+0x2aa>
 8003ee2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ee6:	d006      	beq.n	8003ef6 <UART_SetConfig+0x2b6>
 8003ee8:	e01e      	b.n	8003f28 <UART_SetConfig+0x2e8>
 8003eea:	2300      	movs	r3, #0
 8003eec:	77fb      	strb	r3, [r7, #31]
 8003eee:	e04b      	b.n	8003f88 <UART_SetConfig+0x348>
 8003ef0:	2302      	movs	r3, #2
 8003ef2:	77fb      	strb	r3, [r7, #31]
 8003ef4:	e048      	b.n	8003f88 <UART_SetConfig+0x348>
 8003ef6:	2304      	movs	r3, #4
 8003ef8:	77fb      	strb	r3, [r7, #31]
 8003efa:	e045      	b.n	8003f88 <UART_SetConfig+0x348>
 8003efc:	2308      	movs	r3, #8
 8003efe:	77fb      	strb	r3, [r7, #31]
 8003f00:	e042      	b.n	8003f88 <UART_SetConfig+0x348>
 8003f02:	bf00      	nop
 8003f04:	efff69f3 	.word	0xefff69f3
 8003f08:	40011000 	.word	0x40011000
 8003f0c:	40023800 	.word	0x40023800
 8003f10:	40004400 	.word	0x40004400
 8003f14:	40004800 	.word	0x40004800
 8003f18:	40004c00 	.word	0x40004c00
 8003f1c:	40005000 	.word	0x40005000
 8003f20:	40011400 	.word	0x40011400
 8003f24:	40007800 	.word	0x40007800
 8003f28:	2310      	movs	r3, #16
 8003f2a:	77fb      	strb	r3, [r7, #31]
 8003f2c:	e02c      	b.n	8003f88 <UART_SetConfig+0x348>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a72      	ldr	r2, [pc, #456]	@ (80040fc <UART_SetConfig+0x4bc>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d125      	bne.n	8003f84 <UART_SetConfig+0x344>
 8003f38:	4b71      	ldr	r3, [pc, #452]	@ (8004100 <UART_SetConfig+0x4c0>)
 8003f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f3e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003f42:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003f46:	d017      	beq.n	8003f78 <UART_SetConfig+0x338>
 8003f48:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003f4c:	d817      	bhi.n	8003f7e <UART_SetConfig+0x33e>
 8003f4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f52:	d00b      	beq.n	8003f6c <UART_SetConfig+0x32c>
 8003f54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f58:	d811      	bhi.n	8003f7e <UART_SetConfig+0x33e>
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d003      	beq.n	8003f66 <UART_SetConfig+0x326>
 8003f5e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f62:	d006      	beq.n	8003f72 <UART_SetConfig+0x332>
 8003f64:	e00b      	b.n	8003f7e <UART_SetConfig+0x33e>
 8003f66:	2300      	movs	r3, #0
 8003f68:	77fb      	strb	r3, [r7, #31]
 8003f6a:	e00d      	b.n	8003f88 <UART_SetConfig+0x348>
 8003f6c:	2302      	movs	r3, #2
 8003f6e:	77fb      	strb	r3, [r7, #31]
 8003f70:	e00a      	b.n	8003f88 <UART_SetConfig+0x348>
 8003f72:	2304      	movs	r3, #4
 8003f74:	77fb      	strb	r3, [r7, #31]
 8003f76:	e007      	b.n	8003f88 <UART_SetConfig+0x348>
 8003f78:	2308      	movs	r3, #8
 8003f7a:	77fb      	strb	r3, [r7, #31]
 8003f7c:	e004      	b.n	8003f88 <UART_SetConfig+0x348>
 8003f7e:	2310      	movs	r3, #16
 8003f80:	77fb      	strb	r3, [r7, #31]
 8003f82:	e001      	b.n	8003f88 <UART_SetConfig+0x348>
 8003f84:	2310      	movs	r3, #16
 8003f86:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	69db      	ldr	r3, [r3, #28]
 8003f8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f90:	d15b      	bne.n	800404a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003f92:	7ffb      	ldrb	r3, [r7, #31]
 8003f94:	2b08      	cmp	r3, #8
 8003f96:	d828      	bhi.n	8003fea <UART_SetConfig+0x3aa>
 8003f98:	a201      	add	r2, pc, #4	@ (adr r2, 8003fa0 <UART_SetConfig+0x360>)
 8003f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f9e:	bf00      	nop
 8003fa0:	08003fc5 	.word	0x08003fc5
 8003fa4:	08003fcd 	.word	0x08003fcd
 8003fa8:	08003fd5 	.word	0x08003fd5
 8003fac:	08003feb 	.word	0x08003feb
 8003fb0:	08003fdb 	.word	0x08003fdb
 8003fb4:	08003feb 	.word	0x08003feb
 8003fb8:	08003feb 	.word	0x08003feb
 8003fbc:	08003feb 	.word	0x08003feb
 8003fc0:	08003fe3 	.word	0x08003fe3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fc4:	f7ff f914 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8003fc8:	61b8      	str	r0, [r7, #24]
        break;
 8003fca:	e013      	b.n	8003ff4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fcc:	f7ff f924 	bl	8003218 <HAL_RCC_GetPCLK2Freq>
 8003fd0:	61b8      	str	r0, [r7, #24]
        break;
 8003fd2:	e00f      	b.n	8003ff4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fd4:	4b4b      	ldr	r3, [pc, #300]	@ (8004104 <UART_SetConfig+0x4c4>)
 8003fd6:	61bb      	str	r3, [r7, #24]
        break;
 8003fd8:	e00c      	b.n	8003ff4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fda:	f7ff f837 	bl	800304c <HAL_RCC_GetSysClockFreq>
 8003fde:	61b8      	str	r0, [r7, #24]
        break;
 8003fe0:	e008      	b.n	8003ff4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fe2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fe6:	61bb      	str	r3, [r7, #24]
        break;
 8003fe8:	e004      	b.n	8003ff4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003fea:	2300      	movs	r3, #0
 8003fec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	77bb      	strb	r3, [r7, #30]
        break;
 8003ff2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d074      	beq.n	80040e4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003ffa:	69bb      	ldr	r3, [r7, #24]
 8003ffc:	005a      	lsls	r2, r3, #1
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	085b      	lsrs	r3, r3, #1
 8004004:	441a      	add	r2, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	fbb2 f3f3 	udiv	r3, r2, r3
 800400e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	2b0f      	cmp	r3, #15
 8004014:	d916      	bls.n	8004044 <UART_SetConfig+0x404>
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800401c:	d212      	bcs.n	8004044 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	b29b      	uxth	r3, r3
 8004022:	f023 030f 	bic.w	r3, r3, #15
 8004026:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	085b      	lsrs	r3, r3, #1
 800402c:	b29b      	uxth	r3, r3
 800402e:	f003 0307 	and.w	r3, r3, #7
 8004032:	b29a      	uxth	r2, r3
 8004034:	89fb      	ldrh	r3, [r7, #14]
 8004036:	4313      	orrs	r3, r2
 8004038:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	89fa      	ldrh	r2, [r7, #14]
 8004040:	60da      	str	r2, [r3, #12]
 8004042:	e04f      	b.n	80040e4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	77bb      	strb	r3, [r7, #30]
 8004048:	e04c      	b.n	80040e4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800404a:	7ffb      	ldrb	r3, [r7, #31]
 800404c:	2b08      	cmp	r3, #8
 800404e:	d828      	bhi.n	80040a2 <UART_SetConfig+0x462>
 8004050:	a201      	add	r2, pc, #4	@ (adr r2, 8004058 <UART_SetConfig+0x418>)
 8004052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004056:	bf00      	nop
 8004058:	0800407d 	.word	0x0800407d
 800405c:	08004085 	.word	0x08004085
 8004060:	0800408d 	.word	0x0800408d
 8004064:	080040a3 	.word	0x080040a3
 8004068:	08004093 	.word	0x08004093
 800406c:	080040a3 	.word	0x080040a3
 8004070:	080040a3 	.word	0x080040a3
 8004074:	080040a3 	.word	0x080040a3
 8004078:	0800409b 	.word	0x0800409b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800407c:	f7ff f8b8 	bl	80031f0 <HAL_RCC_GetPCLK1Freq>
 8004080:	61b8      	str	r0, [r7, #24]
        break;
 8004082:	e013      	b.n	80040ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004084:	f7ff f8c8 	bl	8003218 <HAL_RCC_GetPCLK2Freq>
 8004088:	61b8      	str	r0, [r7, #24]
        break;
 800408a:	e00f      	b.n	80040ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800408c:	4b1d      	ldr	r3, [pc, #116]	@ (8004104 <UART_SetConfig+0x4c4>)
 800408e:	61bb      	str	r3, [r7, #24]
        break;
 8004090:	e00c      	b.n	80040ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004092:	f7fe ffdb 	bl	800304c <HAL_RCC_GetSysClockFreq>
 8004096:	61b8      	str	r0, [r7, #24]
        break;
 8004098:	e008      	b.n	80040ac <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800409a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800409e:	61bb      	str	r3, [r7, #24]
        break;
 80040a0:	e004      	b.n	80040ac <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80040a2:	2300      	movs	r3, #0
 80040a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	77bb      	strb	r3, [r7, #30]
        break;
 80040aa:	bf00      	nop
    }

    if (pclk != 0U)
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d018      	beq.n	80040e4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	085a      	lsrs	r2, r3, #1
 80040b8:	69bb      	ldr	r3, [r7, #24]
 80040ba:	441a      	add	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	2b0f      	cmp	r3, #15
 80040ca:	d909      	bls.n	80040e0 <UART_SetConfig+0x4a0>
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040d2:	d205      	bcs.n	80040e0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	b29a      	uxth	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	60da      	str	r2, [r3, #12]
 80040de:	e001      	b.n	80040e4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80040f0:	7fbb      	ldrb	r3, [r7, #30]
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3720      	adds	r7, #32
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	40007c00 	.word	0x40007c00
 8004100:	40023800 	.word	0x40023800
 8004104:	00f42400 	.word	0x00f42400

08004108 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004114:	f003 0308 	and.w	r3, r3, #8
 8004118:	2b00      	cmp	r3, #0
 800411a:	d00a      	beq.n	8004132 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	430a      	orrs	r2, r1
 8004130:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b00      	cmp	r3, #0
 800413c:	d00a      	beq.n	8004154 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	430a      	orrs	r2, r1
 8004152:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004158:	f003 0302 	and.w	r3, r3, #2
 800415c:	2b00      	cmp	r3, #0
 800415e:	d00a      	beq.n	8004176 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	430a      	orrs	r2, r1
 8004174:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800417a:	f003 0304 	and.w	r3, r3, #4
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00a      	beq.n	8004198 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	430a      	orrs	r2, r1
 8004196:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419c:	f003 0310 	and.w	r3, r3, #16
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d00a      	beq.n	80041ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	430a      	orrs	r2, r1
 80041b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041be:	f003 0320 	and.w	r3, r3, #32
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d00a      	beq.n	80041dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	430a      	orrs	r2, r1
 80041da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d01a      	beq.n	800421e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	430a      	orrs	r2, r1
 80041fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004202:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004206:	d10a      	bne.n	800421e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	430a      	orrs	r2, r1
 800421c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004226:	2b00      	cmp	r3, #0
 8004228:	d00a      	beq.n	8004240 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	430a      	orrs	r2, r1
 800423e:	605a      	str	r2, [r3, #4]
  }
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b098      	sub	sp, #96	@ 0x60
 8004250:	af02      	add	r7, sp, #8
 8004252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2200      	movs	r2, #0
 8004258:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800425c:	f7fd f870 	bl	8001340 <HAL_GetTick>
 8004260:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0308 	and.w	r3, r3, #8
 800426c:	2b08      	cmp	r3, #8
 800426e:	d12e      	bne.n	80042ce <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004270:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004274:	9300      	str	r3, [sp, #0]
 8004276:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004278:	2200      	movs	r2, #0
 800427a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 f88c 	bl	800439c <UART_WaitOnFlagUntilTimeout>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d021      	beq.n	80042ce <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004292:	e853 3f00 	ldrex	r3, [r3]
 8004296:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004298:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800429a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800429e:	653b      	str	r3, [r7, #80]	@ 0x50
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	461a      	mov	r2, r3
 80042a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80042aa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042b0:	e841 2300 	strex	r3, r2, [r1]
 80042b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d1e6      	bne.n	800428a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2220      	movs	r2, #32
 80042c0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e062      	b.n	8004394 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0304 	and.w	r3, r3, #4
 80042d8:	2b04      	cmp	r3, #4
 80042da:	d149      	bne.n	8004370 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80042e0:	9300      	str	r3, [sp, #0]
 80042e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042e4:	2200      	movs	r2, #0
 80042e6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 f856 	bl	800439c <UART_WaitOnFlagUntilTimeout>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d03c      	beq.n	8004370 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042fe:	e853 3f00 	ldrex	r3, [r3]
 8004302:	623b      	str	r3, [r7, #32]
   return(result);
 8004304:	6a3b      	ldr	r3, [r7, #32]
 8004306:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800430a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	461a      	mov	r2, r3
 8004312:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004314:	633b      	str	r3, [r7, #48]	@ 0x30
 8004316:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004318:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800431a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800431c:	e841 2300 	strex	r3, r2, [r1]
 8004320:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004324:	2b00      	cmp	r3, #0
 8004326:	d1e6      	bne.n	80042f6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	3308      	adds	r3, #8
 800432e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	e853 3f00 	ldrex	r3, [r3]
 8004336:	60fb      	str	r3, [r7, #12]
   return(result);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f023 0301 	bic.w	r3, r3, #1
 800433e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	3308      	adds	r3, #8
 8004346:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004348:	61fa      	str	r2, [r7, #28]
 800434a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800434c:	69b9      	ldr	r1, [r7, #24]
 800434e:	69fa      	ldr	r2, [r7, #28]
 8004350:	e841 2300 	strex	r3, r2, [r1]
 8004354:	617b      	str	r3, [r7, #20]
   return(result);
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d1e5      	bne.n	8004328 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2220      	movs	r2, #32
 8004360:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2200      	movs	r2, #0
 8004368:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e011      	b.n	8004394 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2220      	movs	r2, #32
 8004374:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2220      	movs	r2, #32
 800437a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004392:	2300      	movs	r3, #0
}
 8004394:	4618      	mov	r0, r3
 8004396:	3758      	adds	r7, #88	@ 0x58
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b084      	sub	sp, #16
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	603b      	str	r3, [r7, #0]
 80043a8:	4613      	mov	r3, r2
 80043aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043ac:	e04f      	b.n	800444e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ae:	69bb      	ldr	r3, [r7, #24]
 80043b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b4:	d04b      	beq.n	800444e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043b6:	f7fc ffc3 	bl	8001340 <HAL_GetTick>
 80043ba:	4602      	mov	r2, r0
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	1ad3      	subs	r3, r2, r3
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d302      	bcc.n	80043cc <UART_WaitOnFlagUntilTimeout+0x30>
 80043c6:	69bb      	ldr	r3, [r7, #24]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d101      	bne.n	80043d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80043cc:	2303      	movs	r3, #3
 80043ce:	e04e      	b.n	800446e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 0304 	and.w	r3, r3, #4
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d037      	beq.n	800444e <UART_WaitOnFlagUntilTimeout+0xb2>
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	2b80      	cmp	r3, #128	@ 0x80
 80043e2:	d034      	beq.n	800444e <UART_WaitOnFlagUntilTimeout+0xb2>
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	2b40      	cmp	r3, #64	@ 0x40
 80043e8:	d031      	beq.n	800444e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	69db      	ldr	r3, [r3, #28]
 80043f0:	f003 0308 	and.w	r3, r3, #8
 80043f4:	2b08      	cmp	r3, #8
 80043f6:	d110      	bne.n	800441a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2208      	movs	r2, #8
 80043fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004400:	68f8      	ldr	r0, [r7, #12]
 8004402:	f000 f838 	bl	8004476 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2208      	movs	r2, #8
 800440a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2200      	movs	r2, #0
 8004412:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e029      	b.n	800446e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	69db      	ldr	r3, [r3, #28]
 8004420:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004424:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004428:	d111      	bne.n	800444e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004432:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004434:	68f8      	ldr	r0, [r7, #12]
 8004436:	f000 f81e 	bl	8004476 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2220      	movs	r2, #32
 800443e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e00f      	b.n	800446e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	69da      	ldr	r2, [r3, #28]
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	4013      	ands	r3, r2
 8004458:	68ba      	ldr	r2, [r7, #8]
 800445a:	429a      	cmp	r2, r3
 800445c:	bf0c      	ite	eq
 800445e:	2301      	moveq	r3, #1
 8004460:	2300      	movne	r3, #0
 8004462:	b2db      	uxtb	r3, r3
 8004464:	461a      	mov	r2, r3
 8004466:	79fb      	ldrb	r3, [r7, #7]
 8004468:	429a      	cmp	r2, r3
 800446a:	d0a0      	beq.n	80043ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	3710      	adds	r7, #16
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}

08004476 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004476:	b480      	push	{r7}
 8004478:	b095      	sub	sp, #84	@ 0x54
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004486:	e853 3f00 	ldrex	r3, [r3]
 800448a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800448c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800448e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004492:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	461a      	mov	r2, r3
 800449a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800449c:	643b      	str	r3, [r7, #64]	@ 0x40
 800449e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044a4:	e841 2300 	strex	r3, r2, [r1]
 80044a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d1e6      	bne.n	800447e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	3308      	adds	r3, #8
 80044b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b8:	6a3b      	ldr	r3, [r7, #32]
 80044ba:	e853 3f00 	ldrex	r3, [r3]
 80044be:	61fb      	str	r3, [r7, #28]
   return(result);
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	f023 0301 	bic.w	r3, r3, #1
 80044c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	3308      	adds	r3, #8
 80044ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044d8:	e841 2300 	strex	r3, r2, [r1]
 80044dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80044de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d1e5      	bne.n	80044b0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d118      	bne.n	800451e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	e853 3f00 	ldrex	r3, [r3]
 80044f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	f023 0310 	bic.w	r3, r3, #16
 8004500:	647b      	str	r3, [r7, #68]	@ 0x44
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	461a      	mov	r2, r3
 8004508:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800450a:	61bb      	str	r3, [r7, #24]
 800450c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800450e:	6979      	ldr	r1, [r7, #20]
 8004510:	69ba      	ldr	r2, [r7, #24]
 8004512:	e841 2300 	strex	r3, r2, [r1]
 8004516:	613b      	str	r3, [r7, #16]
   return(result);
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1e6      	bne.n	80044ec <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2220      	movs	r2, #32
 8004522:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004532:	bf00      	nop
 8004534:	3754      	adds	r7, #84	@ 0x54
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr
	...

08004540 <log>:
 8004540:	b4f0      	push	{r4, r5, r6, r7}
 8004542:	ee10 0a90 	vmov	r0, s1
 8004546:	ee10 3a10 	vmov	r3, s0
 800454a:	f04f 34ff 	mov.w	r4, #4294967295
 800454e:	429c      	cmp	r4, r3
 8004550:	f100 4140 	add.w	r1, r0, #3221225472	@ 0xc0000000
 8004554:	4c70      	ldr	r4, [pc, #448]	@ (8004718 <log+0x1d8>)
 8004556:	f501 1190 	add.w	r1, r1, #1179648	@ 0x120000
 800455a:	418c      	sbcs	r4, r1
 800455c:	ed2d 8b02 	vpush	{d8}
 8004560:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8004564:	d35a      	bcc.n	800461c <log+0xdc>
 8004566:	4a6d      	ldr	r2, [pc, #436]	@ (800471c <log+0x1dc>)
 8004568:	4290      	cmp	r0, r2
 800456a:	bf08      	it	eq
 800456c:	2b00      	cmpeq	r3, #0
 800456e:	f000 80c4 	beq.w	80046fa <log+0x1ba>
 8004572:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8004576:	ee30 0b47 	vsub.f64	d0, d0, d7
 800457a:	4b69      	ldr	r3, [pc, #420]	@ (8004720 <log+0x1e0>)
 800457c:	ee20 2b00 	vmul.f64	d2, d0, d0
 8004580:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 8004584:	ee20 4b02 	vmul.f64	d4, d0, d2
 8004588:	ed93 7b10 	vldr	d7, [r3, #64]	@ 0x40
 800458c:	eea6 7b00 	vfma.f64	d7, d6, d0
 8004590:	ed93 6b14 	vldr	d6, [r3, #80]	@ 0x50
 8004594:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 8004598:	eea6 7b02 	vfma.f64	d7, d6, d2
 800459c:	ed93 6b16 	vldr	d6, [r3, #88]	@ 0x58
 80045a0:	eea5 6b00 	vfma.f64	d6, d5, d0
 80045a4:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 80045a8:	ed93 3b1e 	vldr	d3, [r3, #120]	@ 0x78
 80045ac:	eea5 6b02 	vfma.f64	d6, d5, d2
 80045b0:	ed93 5b1c 	vldr	d5, [r3, #112]	@ 0x70
 80045b4:	eea3 5b00 	vfma.f64	d5, d3, d0
 80045b8:	ed93 3b20 	vldr	d3, [r3, #128]	@ 0x80
 80045bc:	eea3 5b02 	vfma.f64	d5, d3, d2
 80045c0:	ed93 3b22 	vldr	d3, [r3, #136]	@ 0x88
 80045c4:	eea3 5b04 	vfma.f64	d5, d3, d4
 80045c8:	eea5 6b04 	vfma.f64	d6, d5, d4
 80045cc:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 80045d0:	eea6 7b04 	vfma.f64	d7, d6, d4
 80045d4:	eeb0 2b47 	vmov.f64	d2, d7
 80045d8:	ed9f 7b49 	vldr	d7, [pc, #292]	@ 8004700 <log+0x1c0>
 80045dc:	eeb0 6b40 	vmov.f64	d6, d0
 80045e0:	eeb0 3b40 	vmov.f64	d3, d0
 80045e4:	eea0 6b07 	vfma.f64	d6, d0, d7
 80045e8:	eea0 6b47 	vfms.f64	d6, d0, d7
 80045ec:	ee30 8b46 	vsub.f64	d8, d0, d6
 80045f0:	ee26 1b06 	vmul.f64	d1, d6, d6
 80045f4:	eea1 3b05 	vfma.f64	d3, d1, d5
 80045f8:	ee30 7b43 	vsub.f64	d7, d0, d3
 80045fc:	ee30 0b06 	vadd.f64	d0, d0, d6
 8004600:	eea1 7b05 	vfma.f64	d7, d1, d5
 8004604:	ee25 5b08 	vmul.f64	d5, d5, d8
 8004608:	eea5 7b00 	vfma.f64	d7, d5, d0
 800460c:	eea2 7b04 	vfma.f64	d7, d2, d4
 8004610:	ee33 0b07 	vadd.f64	d0, d3, d7
 8004614:	ecbd 8b02 	vpop	{d8}
 8004618:	bcf0      	pop	{r4, r5, r6, r7}
 800461a:	4770      	bx	lr
 800461c:	f1a2 0410 	sub.w	r4, r2, #16
 8004620:	f647 71df 	movw	r1, #32735	@ 0x7fdf
 8004624:	428c      	cmp	r4, r1
 8004626:	d923      	bls.n	8004670 <log+0x130>
 8004628:	18d9      	adds	r1, r3, r3
 800462a:	eb40 0400 	adc.w	r4, r0, r0
 800462e:	4321      	orrs	r1, r4
 8004630:	d105      	bne.n	800463e <log+0xfe>
 8004632:	ecbd 8b02 	vpop	{d8}
 8004636:	2001      	movs	r0, #1
 8004638:	bcf0      	pop	{r4, r5, r6, r7}
 800463a:	f000 bb29 	b.w	8004c90 <__math_divzero>
 800463e:	4939      	ldr	r1, [pc, #228]	@ (8004724 <log+0x1e4>)
 8004640:	4288      	cmp	r0, r1
 8004642:	bf08      	it	eq
 8004644:	2b00      	cmpeq	r3, #0
 8004646:	d0e5      	beq.n	8004614 <log+0xd4>
 8004648:	0413      	lsls	r3, r2, #16
 800464a:	d403      	bmi.n	8004654 <log+0x114>
 800464c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004650:	4393      	bics	r3, r2
 8004652:	d104      	bne.n	800465e <log+0x11e>
 8004654:	ecbd 8b02 	vpop	{d8}
 8004658:	bcf0      	pop	{r4, r5, r6, r7}
 800465a:	f000 bb31 	b.w	8004cc0 <__math_invalid>
 800465e:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8004708 <log+0x1c8>
 8004662:	ee20 7b07 	vmul.f64	d7, d0, d7
 8004666:	ec53 2b17 	vmov	r2, r3, d7
 800466a:	f1a3 7050 	sub.w	r0, r3, #54525952	@ 0x3400000
 800466e:	4613      	mov	r3, r2
 8004670:	f100 4240 	add.w	r2, r0, #3221225472	@ 0xc0000000
 8004674:	492a      	ldr	r1, [pc, #168]	@ (8004720 <log+0x1e0>)
 8004676:	eebf 5b00 	vmov.f64	d5, #240	@ 0xbf800000 -1.0
 800467a:	f502 12d0 	add.w	r2, r2, #1703936	@ 0x1a0000
 800467e:	f3c2 3446 	ubfx	r4, r2, #13, #7
 8004682:	0d15      	lsrs	r5, r2, #20
 8004684:	eb01 1c04 	add.w	ip, r1, r4, lsl #4
 8004688:	052d      	lsls	r5, r5, #20
 800468a:	ed9c 7b24 	vldr	d7, [ip, #144]	@ 0x90
 800468e:	1e1e      	subs	r6, r3, #0
 8004690:	1b47      	subs	r7, r0, r5
 8004692:	ec47 6b16 	vmov	d6, r6, r7
 8004696:	1512      	asrs	r2, r2, #20
 8004698:	eea7 5b06 	vfma.f64	d5, d7, d6
 800469c:	ee07 2a90 	vmov	s15, r2
 80046a0:	ee25 2b05 	vmul.f64	d2, d5, d5
 80046a4:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80046a8:	ed91 4b00 	vldr	d4, [r1]
 80046ac:	ee25 1b02 	vmul.f64	d1, d5, d2
 80046b0:	ed9c 7b26 	vldr	d7, [ip, #152]	@ 0x98
 80046b4:	eea4 7b06 	vfma.f64	d7, d4, d6
 80046b8:	ee35 4b07 	vadd.f64	d4, d5, d7
 80046bc:	ee37 0b44 	vsub.f64	d0, d7, d4
 80046c0:	ed91 7b02 	vldr	d7, [r1, #8]
 80046c4:	ee30 0b05 	vadd.f64	d0, d0, d5
 80046c8:	eea7 0b06 	vfma.f64	d0, d7, d6
 80046cc:	ed91 7b04 	vldr	d7, [r1, #16]
 80046d0:	ed91 6b08 	vldr	d6, [r1, #32]
 80046d4:	eea7 0b02 	vfma.f64	d0, d7, d2
 80046d8:	ed91 7b06 	vldr	d7, [r1, #24]
 80046dc:	ed91 3b0c 	vldr	d3, [r1, #48]	@ 0x30
 80046e0:	eea6 7b05 	vfma.f64	d7, d6, d5
 80046e4:	ed91 6b0a 	vldr	d6, [r1, #40]	@ 0x28
 80046e8:	eea3 6b05 	vfma.f64	d6, d3, d5
 80046ec:	eea6 7b02 	vfma.f64	d7, d6, d2
 80046f0:	eea1 0b07 	vfma.f64	d0, d1, d7
 80046f4:	ee30 0b04 	vadd.f64	d0, d0, d4
 80046f8:	e78c      	b.n	8004614 <log+0xd4>
 80046fa:	ed9f 0b05 	vldr	d0, [pc, #20]	@ 8004710 <log+0x1d0>
 80046fe:	e789      	b.n	8004614 <log+0xd4>
 8004700:	00000000 	.word	0x00000000
 8004704:	41a00000 	.word	0x41a00000
 8004708:	00000000 	.word	0x00000000
 800470c:	43300000 	.word	0x43300000
	...
 8004718:	000308ff 	.word	0x000308ff
 800471c:	3ff00000 	.word	0x3ff00000
 8004720:	08007608 	.word	0x08007608
 8004724:	7ff00000 	.word	0x7ff00000

08004728 <checkint>:
 8004728:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800472c:	f240 33fe 	movw	r3, #1022	@ 0x3fe
 8004730:	429a      	cmp	r2, r3
 8004732:	b570      	push	{r4, r5, r6, lr}
 8004734:	dd2a      	ble.n	800478c <checkint+0x64>
 8004736:	f240 4333 	movw	r3, #1075	@ 0x433
 800473a:	429a      	cmp	r2, r3
 800473c:	dc24      	bgt.n	8004788 <checkint+0x60>
 800473e:	1a9b      	subs	r3, r3, r2
 8004740:	f1a3 0620 	sub.w	r6, r3, #32
 8004744:	f04f 32ff 	mov.w	r2, #4294967295
 8004748:	fa02 f403 	lsl.w	r4, r2, r3
 800474c:	fa02 f606 	lsl.w	r6, r2, r6
 8004750:	f1c3 0520 	rsb	r5, r3, #32
 8004754:	fa22 f505 	lsr.w	r5, r2, r5
 8004758:	4334      	orrs	r4, r6
 800475a:	432c      	orrs	r4, r5
 800475c:	409a      	lsls	r2, r3
 800475e:	ea20 0202 	bic.w	r2, r0, r2
 8004762:	ea21 0404 	bic.w	r4, r1, r4
 8004766:	4322      	orrs	r2, r4
 8004768:	f1a3 0420 	sub.w	r4, r3, #32
 800476c:	f1c3 0220 	rsb	r2, r3, #32
 8004770:	d10c      	bne.n	800478c <checkint+0x64>
 8004772:	40d8      	lsrs	r0, r3
 8004774:	fa01 f302 	lsl.w	r3, r1, r2
 8004778:	4318      	orrs	r0, r3
 800477a:	40e1      	lsrs	r1, r4
 800477c:	4308      	orrs	r0, r1
 800477e:	f000 0001 	and.w	r0, r0, #1
 8004782:	f1d0 0002 	rsbs	r0, r0, #2
 8004786:	bd70      	pop	{r4, r5, r6, pc}
 8004788:	2002      	movs	r0, #2
 800478a:	e7fc      	b.n	8004786 <checkint+0x5e>
 800478c:	2000      	movs	r0, #0
 800478e:	e7fa      	b.n	8004786 <checkint+0x5e>

08004790 <pow>:
 8004790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004794:	ee10 4a90 	vmov	r4, s1
 8004798:	ed2d 8b0a 	vpush	{d8-d12}
 800479c:	ea4f 5814 	mov.w	r8, r4, lsr #20
 80047a0:	ee11 aa90 	vmov	sl, s3
 80047a4:	f108 32ff 	add.w	r2, r8, #4294967295
 80047a8:	f240 73fd 	movw	r3, #2045	@ 0x7fd
 80047ac:	429a      	cmp	r2, r3
 80047ae:	ee10 5a10 	vmov	r5, s0
 80047b2:	ee11 0a10 	vmov	r0, s2
 80047b6:	b087      	sub	sp, #28
 80047b8:	46c4      	mov	ip, r8
 80047ba:	ea4f 561a 	mov.w	r6, sl, lsr #20
 80047be:	d806      	bhi.n	80047ce <pow+0x3e>
 80047c0:	f3c6 030a 	ubfx	r3, r6, #0, #11
 80047c4:	f2a3 33be 	subw	r3, r3, #958	@ 0x3be
 80047c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80047ca:	f240 8157 	bls.w	8004a7c <pow+0x2ec>
 80047ce:	1802      	adds	r2, r0, r0
 80047d0:	eb4a 010a 	adc.w	r1, sl, sl
 80047d4:	f06f 0b01 	mvn.w	fp, #1
 80047d8:	1e57      	subs	r7, r2, #1
 80047da:	f141 33ff 	adc.w	r3, r1, #4294967295
 80047de:	f46f 1e00 	mvn.w	lr, #2097152	@ 0x200000
 80047e2:	45bb      	cmp	fp, r7
 80047e4:	eb7e 0303 	sbcs.w	r3, lr, r3
 80047e8:	d242      	bcs.n	8004870 <pow+0xe0>
 80047ea:	ea52 0301 	orrs.w	r3, r2, r1
 80047ee:	f04f 0300 	mov.w	r3, #0
 80047f2:	d10c      	bne.n	800480e <pow+0x7e>
 80047f4:	196d      	adds	r5, r5, r5
 80047f6:	f484 2400 	eor.w	r4, r4, #524288	@ 0x80000
 80047fa:	4164      	adcs	r4, r4
 80047fc:	42ab      	cmp	r3, r5
 80047fe:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8004802:	41a3      	sbcs	r3, r4
 8004804:	f0c0 808f 	bcc.w	8004926 <pow+0x196>
 8004808:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800480c:	e02b      	b.n	8004866 <pow+0xd6>
 800480e:	4ed4      	ldr	r6, [pc, #848]	@ (8004b60 <pow+0x3d0>)
 8004810:	42b4      	cmp	r4, r6
 8004812:	bf08      	it	eq
 8004814:	429d      	cmpeq	r5, r3
 8004816:	d109      	bne.n	800482c <pow+0x9c>
 8004818:	1800      	adds	r0, r0, r0
 800481a:	f48a 2a00 	eor.w	sl, sl, #524288	@ 0x80000
 800481e:	eb4a 0a0a 	adc.w	sl, sl, sl
 8004822:	4283      	cmp	r3, r0
 8004824:	4bcf      	ldr	r3, [pc, #828]	@ (8004b64 <pow+0x3d4>)
 8004826:	eb73 030a 	sbcs.w	r3, r3, sl
 800482a:	e7eb      	b.n	8004804 <pow+0x74>
 800482c:	196d      	adds	r5, r5, r5
 800482e:	48ce      	ldr	r0, [pc, #824]	@ (8004b68 <pow+0x3d8>)
 8004830:	4164      	adcs	r4, r4
 8004832:	42ab      	cmp	r3, r5
 8004834:	eb70 0604 	sbcs.w	r6, r0, r4
 8004838:	d375      	bcc.n	8004926 <pow+0x196>
 800483a:	4281      	cmp	r1, r0
 800483c:	bf08      	it	eq
 800483e:	429a      	cmpeq	r2, r3
 8004840:	d171      	bne.n	8004926 <pow+0x196>
 8004842:	4aca      	ldr	r2, [pc, #808]	@ (8004b6c <pow+0x3dc>)
 8004844:	4294      	cmp	r4, r2
 8004846:	bf08      	it	eq
 8004848:	429d      	cmpeq	r5, r3
 800484a:	d0dd      	beq.n	8004808 <pow+0x78>
 800484c:	4294      	cmp	r4, r2
 800484e:	ea6f 0a0a 	mvn.w	sl, sl
 8004852:	bf34      	ite	cc
 8004854:	2400      	movcc	r4, #0
 8004856:	2401      	movcs	r4, #1
 8004858:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 800485c:	4554      	cmp	r4, sl
 800485e:	f040 81dc 	bne.w	8004c1a <pow+0x48a>
 8004862:	ee21 0b01 	vmul.f64	d0, d1, d1
 8004866:	b007      	add	sp, #28
 8004868:	ecbd 8b0a 	vpop	{d8-d12}
 800486c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004870:	196f      	adds	r7, r5, r5
 8004872:	eb44 0904 	adc.w	r9, r4, r4
 8004876:	1e7a      	subs	r2, r7, #1
 8004878:	f169 0300 	sbc.w	r3, r9, #0
 800487c:	4593      	cmp	fp, r2
 800487e:	eb7e 0303 	sbcs.w	r3, lr, r3
 8004882:	d225      	bcs.n	80048d0 <pow+0x140>
 8004884:	ee20 0b00 	vmul.f64	d0, d0, d0
 8004888:	2c00      	cmp	r4, #0
 800488a:	da13      	bge.n	80048b4 <pow+0x124>
 800488c:	4651      	mov	r1, sl
 800488e:	f7ff ff4b 	bl	8004728 <checkint>
 8004892:	2801      	cmp	r0, #1
 8004894:	d10e      	bne.n	80048b4 <pow+0x124>
 8004896:	eeb1 0b40 	vneg.f64	d0, d0
 800489a:	ea57 0909 	orrs.w	r9, r7, r9
 800489e:	d10b      	bne.n	80048b8 <pow+0x128>
 80048a0:	f1ba 0f00 	cmp.w	sl, #0
 80048a4:	dadf      	bge.n	8004866 <pow+0xd6>
 80048a6:	b007      	add	sp, #28
 80048a8:	ecbd 8b0a 	vpop	{d8-d12}
 80048ac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048b0:	f000 b9ee 	b.w	8004c90 <__math_divzero>
 80048b4:	2000      	movs	r0, #0
 80048b6:	e7f0      	b.n	800489a <pow+0x10a>
 80048b8:	f1ba 0f00 	cmp.w	sl, #0
 80048bc:	dad3      	bge.n	8004866 <pow+0xd6>
 80048be:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80048c2:	ee86 7b00 	vdiv.f64	d7, d6, d0
 80048c6:	ed8d 7b00 	vstr	d7, [sp]
 80048ca:	ed9d 0b00 	vldr	d0, [sp]
 80048ce:	e7ca      	b.n	8004866 <pow+0xd6>
 80048d0:	2c00      	cmp	r4, #0
 80048d2:	da2b      	bge.n	800492c <pow+0x19c>
 80048d4:	4651      	mov	r1, sl
 80048d6:	f7ff ff27 	bl	8004728 <checkint>
 80048da:	b930      	cbnz	r0, 80048ea <pow+0x15a>
 80048dc:	b007      	add	sp, #28
 80048de:	ecbd 8b0a 	vpop	{d8-d12}
 80048e2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048e6:	f000 b9eb 	b.w	8004cc0 <__math_invalid>
 80048ea:	1e41      	subs	r1, r0, #1
 80048ec:	4248      	negs	r0, r1
 80048ee:	4148      	adcs	r0, r1
 80048f0:	0480      	lsls	r0, r0, #18
 80048f2:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80048f6:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 80048fa:	f3c6 020a 	ubfx	r2, r6, #0, #11
 80048fe:	f2a2 33be 	subw	r3, r2, #958	@ 0x3be
 8004902:	2b7f      	cmp	r3, #127	@ 0x7f
 8004904:	d92d      	bls.n	8004962 <pow+0x1d2>
 8004906:	4b96      	ldr	r3, [pc, #600]	@ (8004b60 <pow+0x3d0>)
 8004908:	2000      	movs	r0, #0
 800490a:	429c      	cmp	r4, r3
 800490c:	bf08      	it	eq
 800490e:	4285      	cmpeq	r5, r0
 8004910:	f43f af7a 	beq.w	8004808 <pow+0x78>
 8004914:	f240 31bd 	movw	r1, #957	@ 0x3bd
 8004918:	428a      	cmp	r2, r1
 800491a:	d80c      	bhi.n	8004936 <pow+0x1a6>
 800491c:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8004920:	42a8      	cmp	r0, r5
 8004922:	41a3      	sbcs	r3, r4
 8004924:	d204      	bcs.n	8004930 <pow+0x1a0>
 8004926:	ee31 0b00 	vadd.f64	d0, d1, d0
 800492a:	e79c      	b.n	8004866 <pow+0xd6>
 800492c:	2000      	movs	r0, #0
 800492e:	e7e4      	b.n	80048fa <pow+0x16a>
 8004930:	ee30 0b41 	vsub.f64	d0, d0, d1
 8004934:	e797      	b.n	8004866 <pow+0xd6>
 8004936:	2d01      	cmp	r5, #1
 8004938:	eb74 0303 	sbcs.w	r3, r4, r3
 800493c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8004940:	bf34      	ite	cc
 8004942:	2301      	movcc	r3, #1
 8004944:	2300      	movcs	r3, #0
 8004946:	4296      	cmp	r6, r2
 8004948:	bf8c      	ite	hi
 800494a:	2600      	movhi	r6, #0
 800494c:	2601      	movls	r6, #1
 800494e:	42b3      	cmp	r3, r6
 8004950:	f000 809c 	beq.w	8004a8c <pow+0x2fc>
 8004954:	b007      	add	sp, #28
 8004956:	ecbd 8b0a 	vpop	{d8-d12}
 800495a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800495e:	f000 b98f 	b.w	8004c80 <__math_oflow>
 8004962:	f1bc 0f00 	cmp.w	ip, #0
 8004966:	d10a      	bne.n	800497e <pow+0x1ee>
 8004968:	ed9f 7b79 	vldr	d7, [pc, #484]	@ 8004b50 <pow+0x3c0>
 800496c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8004970:	ec53 2b17 	vmov	r2, r3, d7
 8004974:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 8004978:	4615      	mov	r5, r2
 800497a:	f1a4 7450 	sub.w	r4, r4, #54525952	@ 0x3400000
 800497e:	4a7c      	ldr	r2, [pc, #496]	@ (8004b70 <pow+0x3e0>)
 8004980:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8004984:	4422      	add	r2, r4
 8004986:	1513      	asrs	r3, r2, #20
 8004988:	f3c2 3146 	ubfx	r1, r2, #13, #7
 800498c:	ee03 3a10 	vmov	s6, r3
 8004990:	0d12      	lsrs	r2, r2, #20
 8004992:	4b78      	ldr	r3, [pc, #480]	@ (8004b74 <pow+0x3e4>)
 8004994:	0512      	lsls	r2, r2, #20
 8004996:	eb03 1641 	add.w	r6, r3, r1, lsl #5
 800499a:	1aa7      	subs	r7, r4, r2
 800499c:	eb03 1241 	add.w	r2, r3, r1, lsl #5
 80049a0:	ed92 5b12 	vldr	d5, [r2, #72]	@ 0x48
 80049a4:	ed96 7b18 	vldr	d7, [r6, #96]	@ 0x60
 80049a8:	1e2e      	subs	r6, r5, #0
 80049aa:	ec47 6b14 	vmov	d4, r6, r7
 80049ae:	ed92 2b16 	vldr	d2, [r2, #88]	@ 0x58
 80049b2:	eea4 6b05 	vfma.f64	d6, d4, d5
 80049b6:	ed93 5b00 	vldr	d5, [r3]
 80049ba:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 80049be:	eea3 2b05 	vfma.f64	d2, d3, d5
 80049c2:	ed93 5b02 	vldr	d5, [r3, #8]
 80049c6:	ee36 4b02 	vadd.f64	d4, d6, d2
 80049ca:	ee32 2b44 	vsub.f64	d2, d2, d4
 80049ce:	eea3 7b05 	vfma.f64	d7, d3, d5
 80049d2:	ed93 5b04 	vldr	d5, [r3, #16]
 80049d6:	ee32 2b06 	vadd.f64	d2, d2, d6
 80049da:	ee37 7b02 	vadd.f64	d7, d7, d2
 80049de:	ee26 5b05 	vmul.f64	d5, d6, d5
 80049e2:	ee26 0b05 	vmul.f64	d0, d6, d5
 80049e6:	ee34 8b00 	vadd.f64	d8, d4, d0
 80049ea:	eeb0 9b40 	vmov.f64	d9, d0
 80049ee:	ee34 4b48 	vsub.f64	d4, d4, d8
 80049f2:	ee96 9b05 	vfnms.f64	d9, d6, d5
 80049f6:	ee34 ab00 	vadd.f64	d10, d4, d0
 80049fa:	ed93 5b06 	vldr	d5, [r3, #24]
 80049fe:	ee26 bb00 	vmul.f64	d11, d6, d0
 8004a02:	ee37 7b09 	vadd.f64	d7, d7, d9
 8004a06:	ed93 4b08 	vldr	d4, [r3, #32]
 8004a0a:	ee37 7b0a 	vadd.f64	d7, d7, d10
 8004a0e:	ed93 3b0c 	vldr	d3, [r3, #48]	@ 0x30
 8004a12:	eea6 5b04 	vfma.f64	d5, d6, d4
 8004a16:	ed93 4b0a 	vldr	d4, [r3, #40]	@ 0x28
 8004a1a:	ed93 cb10 	vldr	d12, [r3, #64]	@ 0x40
 8004a1e:	eea6 4b03 	vfma.f64	d4, d6, d3
 8004a22:	ed93 3b0e 	vldr	d3, [r3, #56]	@ 0x38
 8004a26:	eea6 3b0c 	vfma.f64	d3, d6, d12
 8004a2a:	eea0 4b03 	vfma.f64	d4, d0, d3
 8004a2e:	eea0 5b04 	vfma.f64	d5, d0, d4
 8004a32:	eeab 7b05 	vfma.f64	d7, d11, d5
 8004a36:	ee38 4b07 	vadd.f64	d4, d8, d7
 8004a3a:	ee21 6b04 	vmul.f64	d6, d1, d4
 8004a3e:	ee16 3a90 	vmov	r3, s13
 8004a42:	eeb0 5b46 	vmov.f64	d5, d6
 8004a46:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8004a4a:	f46f 7272 	mvn.w	r2, #968	@ 0x3c8
 8004a4e:	18b2      	adds	r2, r6, r2
 8004a50:	2a3e      	cmp	r2, #62	@ 0x3e
 8004a52:	ee91 5b04 	vfnms.f64	d5, d1, d4
 8004a56:	ee38 8b44 	vsub.f64	d8, d8, d4
 8004a5a:	ee38 8b07 	vadd.f64	d8, d8, d7
 8004a5e:	eea1 5b08 	vfma.f64	d5, d1, d8
 8004a62:	d91b      	bls.n	8004a9c <pow+0x30c>
 8004a64:	2a00      	cmp	r2, #0
 8004a66:	da0b      	bge.n	8004a80 <pow+0x2f0>
 8004a68:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8004a6c:	ee36 0b00 	vadd.f64	d0, d6, d0
 8004a70:	2800      	cmp	r0, #0
 8004a72:	f43f aef8 	beq.w	8004866 <pow+0xd6>
 8004a76:	eeb1 0b40 	vneg.f64	d0, d0
 8004a7a:	e6f4      	b.n	8004866 <pow+0xd6>
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	e77e      	b.n	800497e <pow+0x1ee>
 8004a80:	f5b6 6f81 	cmp.w	r6, #1032	@ 0x408
 8004a84:	d909      	bls.n	8004a9a <pow+0x30a>
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	f6bf af64 	bge.w	8004954 <pow+0x1c4>
 8004a8c:	b007      	add	sp, #28
 8004a8e:	ecbd 8b0a 	vpop	{d8-d12}
 8004a92:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a96:	f000 b8eb 	b.w	8004c70 <__math_uflow>
 8004a9a:	2600      	movs	r6, #0
 8004a9c:	4936      	ldr	r1, [pc, #216]	@ (8004b78 <pow+0x3e8>)
 8004a9e:	ed91 4b02 	vldr	d4, [r1, #8]
 8004aa2:	ed91 3b00 	vldr	d3, [r1]
 8004aa6:	eeb0 7b44 	vmov.f64	d7, d4
 8004aaa:	eea6 7b03 	vfma.f64	d7, d6, d3
 8004aae:	ee17 5a10 	vmov	r5, s14
 8004ab2:	ee37 7b44 	vsub.f64	d7, d7, d4
 8004ab6:	ed91 4b04 	vldr	d4, [r1, #16]
 8004aba:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
 8004abe:	eea7 6b04 	vfma.f64	d6, d7, d4
 8004ac2:	ed91 4b06 	vldr	d4, [r1, #24]
 8004ac6:	18dc      	adds	r4, r3, r3
 8004ac8:	f104 030f 	add.w	r3, r4, #15
 8004acc:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8004ad0:	eea7 6b04 	vfma.f64	d6, d7, d4
 8004ad4:	ed91 3b0a 	vldr	d3, [r1, #40]	@ 0x28
 8004ad8:	ee35 5b06 	vadd.f64	d5, d5, d6
 8004adc:	ee25 6b05 	vmul.f64	d6, d5, d5
 8004ae0:	ed94 7b1c 	vldr	d7, [r4, #112]	@ 0x70
 8004ae4:	ed91 4b08 	vldr	d4, [r1, #32]
 8004ae8:	ee35 7b07 	vadd.f64	d7, d5, d7
 8004aec:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8004af0:	eea5 4b03 	vfma.f64	d4, d5, d3
 8004af4:	ed91 3b0e 	vldr	d3, [r1, #56]	@ 0x38
 8004af8:	eea6 7b04 	vfma.f64	d7, d6, d4
 8004afc:	ee26 6b06 	vmul.f64	d6, d6, d6
 8004b00:	ed91 4b0c 	vldr	d4, [r1, #48]	@ 0x30
 8004b04:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 8004b08:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8004b0c:	eea5 4b03 	vfma.f64	d4, d5, d3
 8004b10:	1940      	adds	r0, r0, r5
 8004b12:	2700      	movs	r7, #0
 8004b14:	eb17 020c 	adds.w	r2, r7, ip
 8004b18:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 8004b1c:	eea6 7b04 	vfma.f64	d7, d6, d4
 8004b20:	2e00      	cmp	r6, #0
 8004b22:	d175      	bne.n	8004c10 <pow+0x480>
 8004b24:	42bd      	cmp	r5, r7
 8004b26:	db29      	blt.n	8004b7c <pow+0x3ec>
 8004b28:	f103 4140 	add.w	r1, r3, #3221225472	@ 0xc0000000
 8004b2c:	f501 0170 	add.w	r1, r1, #15728640	@ 0xf00000
 8004b30:	4610      	mov	r0, r2
 8004b32:	ec41 0b10 	vmov	d0, r0, r1
 8004b36:	eea7 0b00 	vfma.f64	d0, d7, d0
 8004b3a:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8004b58 <pow+0x3c8>
 8004b3e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8004b42:	b007      	add	sp, #28
 8004b44:	ecbd 8b0a 	vpop	{d8-d12}
 8004b48:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b4c:	f000 b8d0 	b.w	8004cf0 <__math_check_oflow>
 8004b50:	00000000 	.word	0x00000000
 8004b54:	43300000 	.word	0x43300000
 8004b58:	00000000 	.word	0x00000000
 8004b5c:	7f000000 	.word	0x7f000000
 8004b60:	3ff00000 	.word	0x3ff00000
 8004b64:	fff00000 	.word	0xfff00000
 8004b68:	ffe00000 	.word	0xffe00000
 8004b6c:	7fe00000 	.word	0x7fe00000
 8004b70:	c0196aab 	.word	0xc0196aab
 8004b74:	08007e98 	.word	0x08007e98
 8004b78:	08008ee0 	.word	0x08008ee0
 8004b7c:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8004b80:	f501 1100 	add.w	r1, r1, #2097152	@ 0x200000
 8004b84:	4610      	mov	r0, r2
 8004b86:	ec41 0b15 	vmov	d5, r0, r1
 8004b8a:	eeb7 3b00 	vmov.f64	d3, #112	@ 0x3f800000  1.0
 8004b8e:	ee27 6b05 	vmul.f64	d6, d7, d5
 8004b92:	ee35 7b06 	vadd.f64	d7, d5, d6
 8004b96:	eeb0 4bc7 	vabs.f64	d4, d7
 8004b9a:	eeb4 4bc3 	vcmpe.f64	d4, d3
 8004b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ba2:	ed9f 0b1f 	vldr	d0, [pc, #124]	@ 8004c20 <pow+0x490>
 8004ba6:	d52a      	bpl.n	8004bfe <pow+0x46e>
 8004ba8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004bac:	ee35 5b47 	vsub.f64	d5, d5, d7
 8004bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bb4:	ee35 5b06 	vadd.f64	d5, d5, d6
 8004bb8:	eebf 4b00 	vmov.f64	d4, #240	@ 0xbf800000 -1.0
 8004bbc:	bf58      	it	pl
 8004bbe:	eeb0 4b43 	vmovpl.f64	d4, d3
 8004bc2:	ee37 3b04 	vadd.f64	d3, d7, d4
 8004bc6:	ee34 6b43 	vsub.f64	d6, d4, d3
 8004bca:	ee36 6b07 	vadd.f64	d6, d6, d7
 8004bce:	ee36 6b05 	vadd.f64	d6, d6, d5
 8004bd2:	ee36 6b03 	vadd.f64	d6, d6, d3
 8004bd6:	ee36 7b44 	vsub.f64	d7, d6, d4
 8004bda:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004be2:	d104      	bne.n	8004bee <pow+0x45e>
 8004be4:	4632      	mov	r2, r6
 8004be6:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8004bea:	ec43 2b17 	vmov	d7, r2, r3
 8004bee:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004bf2:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004bf6:	ee26 6b00 	vmul.f64	d6, d6, d0
 8004bfa:	ed8d 6b04 	vstr	d6, [sp, #16]
 8004bfe:	ee27 0b00 	vmul.f64	d0, d7, d0
 8004c02:	b007      	add	sp, #28
 8004c04:	ecbd 8b0a 	vpop	{d8-d12}
 8004c08:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c0c:	f000 b867 	b.w	8004cde <__math_check_uflow>
 8004c10:	ec43 2b10 	vmov	d0, r2, r3
 8004c14:	eea7 0b00 	vfma.f64	d0, d7, d0
 8004c18:	e625      	b.n	8004866 <pow+0xd6>
 8004c1a:	ed9f 0b03 	vldr	d0, [pc, #12]	@ 8004c28 <pow+0x498>
 8004c1e:	e622      	b.n	8004866 <pow+0xd6>
 8004c20:	00000000 	.word	0x00000000
 8004c24:	00100000 	.word	0x00100000
	...

08004c30 <with_errno>:
 8004c30:	b510      	push	{r4, lr}
 8004c32:	ed2d 8b02 	vpush	{d8}
 8004c36:	eeb0 8b40 	vmov.f64	d8, d0
 8004c3a:	4604      	mov	r4, r0
 8004c3c:	f000 fec0 	bl	80059c0 <__errno>
 8004c40:	eeb0 0b48 	vmov.f64	d0, d8
 8004c44:	ecbd 8b02 	vpop	{d8}
 8004c48:	6004      	str	r4, [r0, #0]
 8004c4a:	bd10      	pop	{r4, pc}

08004c4c <xflow>:
 8004c4c:	b082      	sub	sp, #8
 8004c4e:	b158      	cbz	r0, 8004c68 <xflow+0x1c>
 8004c50:	eeb1 7b40 	vneg.f64	d7, d0
 8004c54:	ed8d 7b00 	vstr	d7, [sp]
 8004c58:	ed9d 7b00 	vldr	d7, [sp]
 8004c5c:	2022      	movs	r0, #34	@ 0x22
 8004c5e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8004c62:	b002      	add	sp, #8
 8004c64:	f7ff bfe4 	b.w	8004c30 <with_errno>
 8004c68:	eeb0 7b40 	vmov.f64	d7, d0
 8004c6c:	e7f2      	b.n	8004c54 <xflow+0x8>
	...

08004c70 <__math_uflow>:
 8004c70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8004c78 <__math_uflow+0x8>
 8004c74:	f7ff bfea 	b.w	8004c4c <xflow>
 8004c78:	00000000 	.word	0x00000000
 8004c7c:	10000000 	.word	0x10000000

08004c80 <__math_oflow>:
 8004c80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8004c88 <__math_oflow+0x8>
 8004c84:	f7ff bfe2 	b.w	8004c4c <xflow>
 8004c88:	00000000 	.word	0x00000000
 8004c8c:	70000000 	.word	0x70000000

08004c90 <__math_divzero>:
 8004c90:	b082      	sub	sp, #8
 8004c92:	2800      	cmp	r0, #0
 8004c94:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8004c98:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8004c9c:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8004ca0:	ed8d 7b00 	vstr	d7, [sp]
 8004ca4:	ed9d 0b00 	vldr	d0, [sp]
 8004ca8:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 8004cb8 <__math_divzero+0x28>
 8004cac:	2022      	movs	r0, #34	@ 0x22
 8004cae:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8004cb2:	b002      	add	sp, #8
 8004cb4:	f7ff bfbc 	b.w	8004c30 <with_errno>
	...

08004cc0 <__math_invalid>:
 8004cc0:	eeb0 7b40 	vmov.f64	d7, d0
 8004cc4:	eeb4 7b47 	vcmp.f64	d7, d7
 8004cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ccc:	ee30 6b40 	vsub.f64	d6, d0, d0
 8004cd0:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8004cd4:	d602      	bvs.n	8004cdc <__math_invalid+0x1c>
 8004cd6:	2021      	movs	r0, #33	@ 0x21
 8004cd8:	f7ff bfaa 	b.w	8004c30 <with_errno>
 8004cdc:	4770      	bx	lr

08004cde <__math_check_uflow>:
 8004cde:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8004ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ce6:	d102      	bne.n	8004cee <__math_check_uflow+0x10>
 8004ce8:	2022      	movs	r0, #34	@ 0x22
 8004cea:	f7ff bfa1 	b.w	8004c30 <with_errno>
 8004cee:	4770      	bx	lr

08004cf0 <__math_check_oflow>:
 8004cf0:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 8004d10 <__math_check_oflow+0x20>
 8004cf4:	eeb0 7bc0 	vabs.f64	d7, d0
 8004cf8:	eeb4 7b46 	vcmp.f64	d7, d6
 8004cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d00:	dd02      	ble.n	8004d08 <__math_check_oflow+0x18>
 8004d02:	2022      	movs	r0, #34	@ 0x22
 8004d04:	f7ff bf94 	b.w	8004c30 <with_errno>
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	f3af 8000 	nop.w
 8004d10:	ffffffff 	.word	0xffffffff
 8004d14:	7fefffff 	.word	0x7fefffff

08004d18 <malloc>:
 8004d18:	4b02      	ldr	r3, [pc, #8]	@ (8004d24 <malloc+0xc>)
 8004d1a:	4601      	mov	r1, r0
 8004d1c:	6818      	ldr	r0, [r3, #0]
 8004d1e:	f000 b825 	b.w	8004d6c <_malloc_r>
 8004d22:	bf00      	nop
 8004d24:	20000018 	.word	0x20000018

08004d28 <sbrk_aligned>:
 8004d28:	b570      	push	{r4, r5, r6, lr}
 8004d2a:	4e0f      	ldr	r6, [pc, #60]	@ (8004d68 <sbrk_aligned+0x40>)
 8004d2c:	460c      	mov	r4, r1
 8004d2e:	6831      	ldr	r1, [r6, #0]
 8004d30:	4605      	mov	r5, r0
 8004d32:	b911      	cbnz	r1, 8004d3a <sbrk_aligned+0x12>
 8004d34:	f000 fe22 	bl	800597c <_sbrk_r>
 8004d38:	6030      	str	r0, [r6, #0]
 8004d3a:	4621      	mov	r1, r4
 8004d3c:	4628      	mov	r0, r5
 8004d3e:	f000 fe1d 	bl	800597c <_sbrk_r>
 8004d42:	1c43      	adds	r3, r0, #1
 8004d44:	d103      	bne.n	8004d4e <sbrk_aligned+0x26>
 8004d46:	f04f 34ff 	mov.w	r4, #4294967295
 8004d4a:	4620      	mov	r0, r4
 8004d4c:	bd70      	pop	{r4, r5, r6, pc}
 8004d4e:	1cc4      	adds	r4, r0, #3
 8004d50:	f024 0403 	bic.w	r4, r4, #3
 8004d54:	42a0      	cmp	r0, r4
 8004d56:	d0f8      	beq.n	8004d4a <sbrk_aligned+0x22>
 8004d58:	1a21      	subs	r1, r4, r0
 8004d5a:	4628      	mov	r0, r5
 8004d5c:	f000 fe0e 	bl	800597c <_sbrk_r>
 8004d60:	3001      	adds	r0, #1
 8004d62:	d1f2      	bne.n	8004d4a <sbrk_aligned+0x22>
 8004d64:	e7ef      	b.n	8004d46 <sbrk_aligned+0x1e>
 8004d66:	bf00      	nop
 8004d68:	2000036c 	.word	0x2000036c

08004d6c <_malloc_r>:
 8004d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d70:	1ccd      	adds	r5, r1, #3
 8004d72:	f025 0503 	bic.w	r5, r5, #3
 8004d76:	3508      	adds	r5, #8
 8004d78:	2d0c      	cmp	r5, #12
 8004d7a:	bf38      	it	cc
 8004d7c:	250c      	movcc	r5, #12
 8004d7e:	2d00      	cmp	r5, #0
 8004d80:	4606      	mov	r6, r0
 8004d82:	db01      	blt.n	8004d88 <_malloc_r+0x1c>
 8004d84:	42a9      	cmp	r1, r5
 8004d86:	d904      	bls.n	8004d92 <_malloc_r+0x26>
 8004d88:	230c      	movs	r3, #12
 8004d8a:	6033      	str	r3, [r6, #0]
 8004d8c:	2000      	movs	r0, #0
 8004d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d92:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004e68 <_malloc_r+0xfc>
 8004d96:	f000 f869 	bl	8004e6c <__malloc_lock>
 8004d9a:	f8d8 3000 	ldr.w	r3, [r8]
 8004d9e:	461c      	mov	r4, r3
 8004da0:	bb44      	cbnz	r4, 8004df4 <_malloc_r+0x88>
 8004da2:	4629      	mov	r1, r5
 8004da4:	4630      	mov	r0, r6
 8004da6:	f7ff ffbf 	bl	8004d28 <sbrk_aligned>
 8004daa:	1c43      	adds	r3, r0, #1
 8004dac:	4604      	mov	r4, r0
 8004dae:	d158      	bne.n	8004e62 <_malloc_r+0xf6>
 8004db0:	f8d8 4000 	ldr.w	r4, [r8]
 8004db4:	4627      	mov	r7, r4
 8004db6:	2f00      	cmp	r7, #0
 8004db8:	d143      	bne.n	8004e42 <_malloc_r+0xd6>
 8004dba:	2c00      	cmp	r4, #0
 8004dbc:	d04b      	beq.n	8004e56 <_malloc_r+0xea>
 8004dbe:	6823      	ldr	r3, [r4, #0]
 8004dc0:	4639      	mov	r1, r7
 8004dc2:	4630      	mov	r0, r6
 8004dc4:	eb04 0903 	add.w	r9, r4, r3
 8004dc8:	f000 fdd8 	bl	800597c <_sbrk_r>
 8004dcc:	4581      	cmp	r9, r0
 8004dce:	d142      	bne.n	8004e56 <_malloc_r+0xea>
 8004dd0:	6821      	ldr	r1, [r4, #0]
 8004dd2:	1a6d      	subs	r5, r5, r1
 8004dd4:	4629      	mov	r1, r5
 8004dd6:	4630      	mov	r0, r6
 8004dd8:	f7ff ffa6 	bl	8004d28 <sbrk_aligned>
 8004ddc:	3001      	adds	r0, #1
 8004dde:	d03a      	beq.n	8004e56 <_malloc_r+0xea>
 8004de0:	6823      	ldr	r3, [r4, #0]
 8004de2:	442b      	add	r3, r5
 8004de4:	6023      	str	r3, [r4, #0]
 8004de6:	f8d8 3000 	ldr.w	r3, [r8]
 8004dea:	685a      	ldr	r2, [r3, #4]
 8004dec:	bb62      	cbnz	r2, 8004e48 <_malloc_r+0xdc>
 8004dee:	f8c8 7000 	str.w	r7, [r8]
 8004df2:	e00f      	b.n	8004e14 <_malloc_r+0xa8>
 8004df4:	6822      	ldr	r2, [r4, #0]
 8004df6:	1b52      	subs	r2, r2, r5
 8004df8:	d420      	bmi.n	8004e3c <_malloc_r+0xd0>
 8004dfa:	2a0b      	cmp	r2, #11
 8004dfc:	d917      	bls.n	8004e2e <_malloc_r+0xc2>
 8004dfe:	1961      	adds	r1, r4, r5
 8004e00:	42a3      	cmp	r3, r4
 8004e02:	6025      	str	r5, [r4, #0]
 8004e04:	bf18      	it	ne
 8004e06:	6059      	strne	r1, [r3, #4]
 8004e08:	6863      	ldr	r3, [r4, #4]
 8004e0a:	bf08      	it	eq
 8004e0c:	f8c8 1000 	streq.w	r1, [r8]
 8004e10:	5162      	str	r2, [r4, r5]
 8004e12:	604b      	str	r3, [r1, #4]
 8004e14:	4630      	mov	r0, r6
 8004e16:	f000 f82f 	bl	8004e78 <__malloc_unlock>
 8004e1a:	f104 000b 	add.w	r0, r4, #11
 8004e1e:	1d23      	adds	r3, r4, #4
 8004e20:	f020 0007 	bic.w	r0, r0, #7
 8004e24:	1ac2      	subs	r2, r0, r3
 8004e26:	bf1c      	itt	ne
 8004e28:	1a1b      	subne	r3, r3, r0
 8004e2a:	50a3      	strne	r3, [r4, r2]
 8004e2c:	e7af      	b.n	8004d8e <_malloc_r+0x22>
 8004e2e:	6862      	ldr	r2, [r4, #4]
 8004e30:	42a3      	cmp	r3, r4
 8004e32:	bf0c      	ite	eq
 8004e34:	f8c8 2000 	streq.w	r2, [r8]
 8004e38:	605a      	strne	r2, [r3, #4]
 8004e3a:	e7eb      	b.n	8004e14 <_malloc_r+0xa8>
 8004e3c:	4623      	mov	r3, r4
 8004e3e:	6864      	ldr	r4, [r4, #4]
 8004e40:	e7ae      	b.n	8004da0 <_malloc_r+0x34>
 8004e42:	463c      	mov	r4, r7
 8004e44:	687f      	ldr	r7, [r7, #4]
 8004e46:	e7b6      	b.n	8004db6 <_malloc_r+0x4a>
 8004e48:	461a      	mov	r2, r3
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	42a3      	cmp	r3, r4
 8004e4e:	d1fb      	bne.n	8004e48 <_malloc_r+0xdc>
 8004e50:	2300      	movs	r3, #0
 8004e52:	6053      	str	r3, [r2, #4]
 8004e54:	e7de      	b.n	8004e14 <_malloc_r+0xa8>
 8004e56:	230c      	movs	r3, #12
 8004e58:	6033      	str	r3, [r6, #0]
 8004e5a:	4630      	mov	r0, r6
 8004e5c:	f000 f80c 	bl	8004e78 <__malloc_unlock>
 8004e60:	e794      	b.n	8004d8c <_malloc_r+0x20>
 8004e62:	6005      	str	r5, [r0, #0]
 8004e64:	e7d6      	b.n	8004e14 <_malloc_r+0xa8>
 8004e66:	bf00      	nop
 8004e68:	20000370 	.word	0x20000370

08004e6c <__malloc_lock>:
 8004e6c:	4801      	ldr	r0, [pc, #4]	@ (8004e74 <__malloc_lock+0x8>)
 8004e6e:	f000 bdd2 	b.w	8005a16 <__retarget_lock_acquire_recursive>
 8004e72:	bf00      	nop
 8004e74:	200004b4 	.word	0x200004b4

08004e78 <__malloc_unlock>:
 8004e78:	4801      	ldr	r0, [pc, #4]	@ (8004e80 <__malloc_unlock+0x8>)
 8004e7a:	f000 bdcd 	b.w	8005a18 <__retarget_lock_release_recursive>
 8004e7e:	bf00      	nop
 8004e80:	200004b4 	.word	0x200004b4

08004e84 <__cvt>:
 8004e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e86:	ed2d 8b02 	vpush	{d8}
 8004e8a:	eeb0 8b40 	vmov.f64	d8, d0
 8004e8e:	b085      	sub	sp, #20
 8004e90:	4617      	mov	r7, r2
 8004e92:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8004e94:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e96:	ee18 2a90 	vmov	r2, s17
 8004e9a:	f025 0520 	bic.w	r5, r5, #32
 8004e9e:	2a00      	cmp	r2, #0
 8004ea0:	bfb6      	itet	lt
 8004ea2:	222d      	movlt	r2, #45	@ 0x2d
 8004ea4:	2200      	movge	r2, #0
 8004ea6:	eeb1 8b40 	vneglt.f64	d8, d0
 8004eaa:	2d46      	cmp	r5, #70	@ 0x46
 8004eac:	460c      	mov	r4, r1
 8004eae:	701a      	strb	r2, [r3, #0]
 8004eb0:	d004      	beq.n	8004ebc <__cvt+0x38>
 8004eb2:	2d45      	cmp	r5, #69	@ 0x45
 8004eb4:	d100      	bne.n	8004eb8 <__cvt+0x34>
 8004eb6:	3401      	adds	r4, #1
 8004eb8:	2102      	movs	r1, #2
 8004eba:	e000      	b.n	8004ebe <__cvt+0x3a>
 8004ebc:	2103      	movs	r1, #3
 8004ebe:	ab03      	add	r3, sp, #12
 8004ec0:	9301      	str	r3, [sp, #4]
 8004ec2:	ab02      	add	r3, sp, #8
 8004ec4:	9300      	str	r3, [sp, #0]
 8004ec6:	4622      	mov	r2, r4
 8004ec8:	4633      	mov	r3, r6
 8004eca:	eeb0 0b48 	vmov.f64	d0, d8
 8004ece:	f000 fe3b 	bl	8005b48 <_dtoa_r>
 8004ed2:	2d47      	cmp	r5, #71	@ 0x47
 8004ed4:	d114      	bne.n	8004f00 <__cvt+0x7c>
 8004ed6:	07fb      	lsls	r3, r7, #31
 8004ed8:	d50a      	bpl.n	8004ef0 <__cvt+0x6c>
 8004eda:	1902      	adds	r2, r0, r4
 8004edc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ee4:	bf08      	it	eq
 8004ee6:	9203      	streq	r2, [sp, #12]
 8004ee8:	2130      	movs	r1, #48	@ 0x30
 8004eea:	9b03      	ldr	r3, [sp, #12]
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d319      	bcc.n	8004f24 <__cvt+0xa0>
 8004ef0:	9b03      	ldr	r3, [sp, #12]
 8004ef2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004ef4:	1a1b      	subs	r3, r3, r0
 8004ef6:	6013      	str	r3, [r2, #0]
 8004ef8:	b005      	add	sp, #20
 8004efa:	ecbd 8b02 	vpop	{d8}
 8004efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f00:	2d46      	cmp	r5, #70	@ 0x46
 8004f02:	eb00 0204 	add.w	r2, r0, r4
 8004f06:	d1e9      	bne.n	8004edc <__cvt+0x58>
 8004f08:	7803      	ldrb	r3, [r0, #0]
 8004f0a:	2b30      	cmp	r3, #48	@ 0x30
 8004f0c:	d107      	bne.n	8004f1e <__cvt+0x9a>
 8004f0e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f16:	bf1c      	itt	ne
 8004f18:	f1c4 0401 	rsbne	r4, r4, #1
 8004f1c:	6034      	strne	r4, [r6, #0]
 8004f1e:	6833      	ldr	r3, [r6, #0]
 8004f20:	441a      	add	r2, r3
 8004f22:	e7db      	b.n	8004edc <__cvt+0x58>
 8004f24:	1c5c      	adds	r4, r3, #1
 8004f26:	9403      	str	r4, [sp, #12]
 8004f28:	7019      	strb	r1, [r3, #0]
 8004f2a:	e7de      	b.n	8004eea <__cvt+0x66>

08004f2c <__exponent>:
 8004f2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f2e:	2900      	cmp	r1, #0
 8004f30:	bfba      	itte	lt
 8004f32:	4249      	neglt	r1, r1
 8004f34:	232d      	movlt	r3, #45	@ 0x2d
 8004f36:	232b      	movge	r3, #43	@ 0x2b
 8004f38:	2909      	cmp	r1, #9
 8004f3a:	7002      	strb	r2, [r0, #0]
 8004f3c:	7043      	strb	r3, [r0, #1]
 8004f3e:	dd29      	ble.n	8004f94 <__exponent+0x68>
 8004f40:	f10d 0307 	add.w	r3, sp, #7
 8004f44:	461d      	mov	r5, r3
 8004f46:	270a      	movs	r7, #10
 8004f48:	461a      	mov	r2, r3
 8004f4a:	fbb1 f6f7 	udiv	r6, r1, r7
 8004f4e:	fb07 1416 	mls	r4, r7, r6, r1
 8004f52:	3430      	adds	r4, #48	@ 0x30
 8004f54:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004f58:	460c      	mov	r4, r1
 8004f5a:	2c63      	cmp	r4, #99	@ 0x63
 8004f5c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004f60:	4631      	mov	r1, r6
 8004f62:	dcf1      	bgt.n	8004f48 <__exponent+0x1c>
 8004f64:	3130      	adds	r1, #48	@ 0x30
 8004f66:	1e94      	subs	r4, r2, #2
 8004f68:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004f6c:	1c41      	adds	r1, r0, #1
 8004f6e:	4623      	mov	r3, r4
 8004f70:	42ab      	cmp	r3, r5
 8004f72:	d30a      	bcc.n	8004f8a <__exponent+0x5e>
 8004f74:	f10d 0309 	add.w	r3, sp, #9
 8004f78:	1a9b      	subs	r3, r3, r2
 8004f7a:	42ac      	cmp	r4, r5
 8004f7c:	bf88      	it	hi
 8004f7e:	2300      	movhi	r3, #0
 8004f80:	3302      	adds	r3, #2
 8004f82:	4403      	add	r3, r0
 8004f84:	1a18      	subs	r0, r3, r0
 8004f86:	b003      	add	sp, #12
 8004f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f8a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004f8e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004f92:	e7ed      	b.n	8004f70 <__exponent+0x44>
 8004f94:	2330      	movs	r3, #48	@ 0x30
 8004f96:	3130      	adds	r1, #48	@ 0x30
 8004f98:	7083      	strb	r3, [r0, #2]
 8004f9a:	70c1      	strb	r1, [r0, #3]
 8004f9c:	1d03      	adds	r3, r0, #4
 8004f9e:	e7f1      	b.n	8004f84 <__exponent+0x58>

08004fa0 <_printf_float>:
 8004fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fa4:	b08d      	sub	sp, #52	@ 0x34
 8004fa6:	460c      	mov	r4, r1
 8004fa8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004fac:	4616      	mov	r6, r2
 8004fae:	461f      	mov	r7, r3
 8004fb0:	4605      	mov	r5, r0
 8004fb2:	f000 fcab 	bl	800590c <_localeconv_r>
 8004fb6:	f8d0 b000 	ldr.w	fp, [r0]
 8004fba:	4658      	mov	r0, fp
 8004fbc:	f7fb f990 	bl	80002e0 <strlen>
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8004fc4:	f8d8 3000 	ldr.w	r3, [r8]
 8004fc8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004fcc:	6822      	ldr	r2, [r4, #0]
 8004fce:	9005      	str	r0, [sp, #20]
 8004fd0:	3307      	adds	r3, #7
 8004fd2:	f023 0307 	bic.w	r3, r3, #7
 8004fd6:	f103 0108 	add.w	r1, r3, #8
 8004fda:	f8c8 1000 	str.w	r1, [r8]
 8004fde:	ed93 0b00 	vldr	d0, [r3]
 8004fe2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8005240 <_printf_float+0x2a0>
 8004fe6:	eeb0 7bc0 	vabs.f64	d7, d0
 8004fea:	eeb4 7b46 	vcmp.f64	d7, d6
 8004fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ff2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8004ff6:	dd24      	ble.n	8005042 <_printf_float+0xa2>
 8004ff8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005000:	d502      	bpl.n	8005008 <_printf_float+0x68>
 8005002:	232d      	movs	r3, #45	@ 0x2d
 8005004:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005008:	498f      	ldr	r1, [pc, #572]	@ (8005248 <_printf_float+0x2a8>)
 800500a:	4b90      	ldr	r3, [pc, #576]	@ (800524c <_printf_float+0x2ac>)
 800500c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8005010:	bf94      	ite	ls
 8005012:	4688      	movls	r8, r1
 8005014:	4698      	movhi	r8, r3
 8005016:	f022 0204 	bic.w	r2, r2, #4
 800501a:	2303      	movs	r3, #3
 800501c:	6123      	str	r3, [r4, #16]
 800501e:	6022      	str	r2, [r4, #0]
 8005020:	f04f 0a00 	mov.w	sl, #0
 8005024:	9700      	str	r7, [sp, #0]
 8005026:	4633      	mov	r3, r6
 8005028:	aa0b      	add	r2, sp, #44	@ 0x2c
 800502a:	4621      	mov	r1, r4
 800502c:	4628      	mov	r0, r5
 800502e:	f000 f9d1 	bl	80053d4 <_printf_common>
 8005032:	3001      	adds	r0, #1
 8005034:	f040 8089 	bne.w	800514a <_printf_float+0x1aa>
 8005038:	f04f 30ff 	mov.w	r0, #4294967295
 800503c:	b00d      	add	sp, #52	@ 0x34
 800503e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005042:	eeb4 0b40 	vcmp.f64	d0, d0
 8005046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800504a:	d709      	bvc.n	8005060 <_printf_float+0xc0>
 800504c:	ee10 3a90 	vmov	r3, s1
 8005050:	2b00      	cmp	r3, #0
 8005052:	bfbc      	itt	lt
 8005054:	232d      	movlt	r3, #45	@ 0x2d
 8005056:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800505a:	497d      	ldr	r1, [pc, #500]	@ (8005250 <_printf_float+0x2b0>)
 800505c:	4b7d      	ldr	r3, [pc, #500]	@ (8005254 <_printf_float+0x2b4>)
 800505e:	e7d5      	b.n	800500c <_printf_float+0x6c>
 8005060:	6863      	ldr	r3, [r4, #4]
 8005062:	1c59      	adds	r1, r3, #1
 8005064:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8005068:	d139      	bne.n	80050de <_printf_float+0x13e>
 800506a:	2306      	movs	r3, #6
 800506c:	6063      	str	r3, [r4, #4]
 800506e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005072:	2300      	movs	r3, #0
 8005074:	6022      	str	r2, [r4, #0]
 8005076:	9303      	str	r3, [sp, #12]
 8005078:	ab0a      	add	r3, sp, #40	@ 0x28
 800507a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800507e:	ab09      	add	r3, sp, #36	@ 0x24
 8005080:	9300      	str	r3, [sp, #0]
 8005082:	6861      	ldr	r1, [r4, #4]
 8005084:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005088:	4628      	mov	r0, r5
 800508a:	f7ff fefb 	bl	8004e84 <__cvt>
 800508e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005092:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005094:	4680      	mov	r8, r0
 8005096:	d129      	bne.n	80050ec <_printf_float+0x14c>
 8005098:	1cc8      	adds	r0, r1, #3
 800509a:	db02      	blt.n	80050a2 <_printf_float+0x102>
 800509c:	6863      	ldr	r3, [r4, #4]
 800509e:	4299      	cmp	r1, r3
 80050a0:	dd41      	ble.n	8005126 <_printf_float+0x186>
 80050a2:	f1a9 0902 	sub.w	r9, r9, #2
 80050a6:	fa5f f989 	uxtb.w	r9, r9
 80050aa:	3901      	subs	r1, #1
 80050ac:	464a      	mov	r2, r9
 80050ae:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80050b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80050b4:	f7ff ff3a 	bl	8004f2c <__exponent>
 80050b8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80050ba:	1813      	adds	r3, r2, r0
 80050bc:	2a01      	cmp	r2, #1
 80050be:	4682      	mov	sl, r0
 80050c0:	6123      	str	r3, [r4, #16]
 80050c2:	dc02      	bgt.n	80050ca <_printf_float+0x12a>
 80050c4:	6822      	ldr	r2, [r4, #0]
 80050c6:	07d2      	lsls	r2, r2, #31
 80050c8:	d501      	bpl.n	80050ce <_printf_float+0x12e>
 80050ca:	3301      	adds	r3, #1
 80050cc:	6123      	str	r3, [r4, #16]
 80050ce:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d0a6      	beq.n	8005024 <_printf_float+0x84>
 80050d6:	232d      	movs	r3, #45	@ 0x2d
 80050d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050dc:	e7a2      	b.n	8005024 <_printf_float+0x84>
 80050de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80050e2:	d1c4      	bne.n	800506e <_printf_float+0xce>
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d1c2      	bne.n	800506e <_printf_float+0xce>
 80050e8:	2301      	movs	r3, #1
 80050ea:	e7bf      	b.n	800506c <_printf_float+0xcc>
 80050ec:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80050f0:	d9db      	bls.n	80050aa <_printf_float+0x10a>
 80050f2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80050f6:	d118      	bne.n	800512a <_printf_float+0x18a>
 80050f8:	2900      	cmp	r1, #0
 80050fa:	6863      	ldr	r3, [r4, #4]
 80050fc:	dd0b      	ble.n	8005116 <_printf_float+0x176>
 80050fe:	6121      	str	r1, [r4, #16]
 8005100:	b913      	cbnz	r3, 8005108 <_printf_float+0x168>
 8005102:	6822      	ldr	r2, [r4, #0]
 8005104:	07d0      	lsls	r0, r2, #31
 8005106:	d502      	bpl.n	800510e <_printf_float+0x16e>
 8005108:	3301      	adds	r3, #1
 800510a:	440b      	add	r3, r1
 800510c:	6123      	str	r3, [r4, #16]
 800510e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005110:	f04f 0a00 	mov.w	sl, #0
 8005114:	e7db      	b.n	80050ce <_printf_float+0x12e>
 8005116:	b913      	cbnz	r3, 800511e <_printf_float+0x17e>
 8005118:	6822      	ldr	r2, [r4, #0]
 800511a:	07d2      	lsls	r2, r2, #31
 800511c:	d501      	bpl.n	8005122 <_printf_float+0x182>
 800511e:	3302      	adds	r3, #2
 8005120:	e7f4      	b.n	800510c <_printf_float+0x16c>
 8005122:	2301      	movs	r3, #1
 8005124:	e7f2      	b.n	800510c <_printf_float+0x16c>
 8005126:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800512a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800512c:	4299      	cmp	r1, r3
 800512e:	db05      	blt.n	800513c <_printf_float+0x19c>
 8005130:	6823      	ldr	r3, [r4, #0]
 8005132:	6121      	str	r1, [r4, #16]
 8005134:	07d8      	lsls	r0, r3, #31
 8005136:	d5ea      	bpl.n	800510e <_printf_float+0x16e>
 8005138:	1c4b      	adds	r3, r1, #1
 800513a:	e7e7      	b.n	800510c <_printf_float+0x16c>
 800513c:	2900      	cmp	r1, #0
 800513e:	bfd4      	ite	le
 8005140:	f1c1 0202 	rsble	r2, r1, #2
 8005144:	2201      	movgt	r2, #1
 8005146:	4413      	add	r3, r2
 8005148:	e7e0      	b.n	800510c <_printf_float+0x16c>
 800514a:	6823      	ldr	r3, [r4, #0]
 800514c:	055a      	lsls	r2, r3, #21
 800514e:	d407      	bmi.n	8005160 <_printf_float+0x1c0>
 8005150:	6923      	ldr	r3, [r4, #16]
 8005152:	4642      	mov	r2, r8
 8005154:	4631      	mov	r1, r6
 8005156:	4628      	mov	r0, r5
 8005158:	47b8      	blx	r7
 800515a:	3001      	adds	r0, #1
 800515c:	d12a      	bne.n	80051b4 <_printf_float+0x214>
 800515e:	e76b      	b.n	8005038 <_printf_float+0x98>
 8005160:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8005164:	f240 80e0 	bls.w	8005328 <_printf_float+0x388>
 8005168:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800516c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005174:	d133      	bne.n	80051de <_printf_float+0x23e>
 8005176:	4a38      	ldr	r2, [pc, #224]	@ (8005258 <_printf_float+0x2b8>)
 8005178:	2301      	movs	r3, #1
 800517a:	4631      	mov	r1, r6
 800517c:	4628      	mov	r0, r5
 800517e:	47b8      	blx	r7
 8005180:	3001      	adds	r0, #1
 8005182:	f43f af59 	beq.w	8005038 <_printf_float+0x98>
 8005186:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800518a:	4543      	cmp	r3, r8
 800518c:	db02      	blt.n	8005194 <_printf_float+0x1f4>
 800518e:	6823      	ldr	r3, [r4, #0]
 8005190:	07d8      	lsls	r0, r3, #31
 8005192:	d50f      	bpl.n	80051b4 <_printf_float+0x214>
 8005194:	9b05      	ldr	r3, [sp, #20]
 8005196:	465a      	mov	r2, fp
 8005198:	4631      	mov	r1, r6
 800519a:	4628      	mov	r0, r5
 800519c:	47b8      	blx	r7
 800519e:	3001      	adds	r0, #1
 80051a0:	f43f af4a 	beq.w	8005038 <_printf_float+0x98>
 80051a4:	f04f 0900 	mov.w	r9, #0
 80051a8:	f108 38ff 	add.w	r8, r8, #4294967295
 80051ac:	f104 0a1a 	add.w	sl, r4, #26
 80051b0:	45c8      	cmp	r8, r9
 80051b2:	dc09      	bgt.n	80051c8 <_printf_float+0x228>
 80051b4:	6823      	ldr	r3, [r4, #0]
 80051b6:	079b      	lsls	r3, r3, #30
 80051b8:	f100 8107 	bmi.w	80053ca <_printf_float+0x42a>
 80051bc:	68e0      	ldr	r0, [r4, #12]
 80051be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80051c0:	4298      	cmp	r0, r3
 80051c2:	bfb8      	it	lt
 80051c4:	4618      	movlt	r0, r3
 80051c6:	e739      	b.n	800503c <_printf_float+0x9c>
 80051c8:	2301      	movs	r3, #1
 80051ca:	4652      	mov	r2, sl
 80051cc:	4631      	mov	r1, r6
 80051ce:	4628      	mov	r0, r5
 80051d0:	47b8      	blx	r7
 80051d2:	3001      	adds	r0, #1
 80051d4:	f43f af30 	beq.w	8005038 <_printf_float+0x98>
 80051d8:	f109 0901 	add.w	r9, r9, #1
 80051dc:	e7e8      	b.n	80051b0 <_printf_float+0x210>
 80051de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	dc3b      	bgt.n	800525c <_printf_float+0x2bc>
 80051e4:	4a1c      	ldr	r2, [pc, #112]	@ (8005258 <_printf_float+0x2b8>)
 80051e6:	2301      	movs	r3, #1
 80051e8:	4631      	mov	r1, r6
 80051ea:	4628      	mov	r0, r5
 80051ec:	47b8      	blx	r7
 80051ee:	3001      	adds	r0, #1
 80051f0:	f43f af22 	beq.w	8005038 <_printf_float+0x98>
 80051f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80051f8:	ea59 0303 	orrs.w	r3, r9, r3
 80051fc:	d102      	bne.n	8005204 <_printf_float+0x264>
 80051fe:	6823      	ldr	r3, [r4, #0]
 8005200:	07d9      	lsls	r1, r3, #31
 8005202:	d5d7      	bpl.n	80051b4 <_printf_float+0x214>
 8005204:	9b05      	ldr	r3, [sp, #20]
 8005206:	465a      	mov	r2, fp
 8005208:	4631      	mov	r1, r6
 800520a:	4628      	mov	r0, r5
 800520c:	47b8      	blx	r7
 800520e:	3001      	adds	r0, #1
 8005210:	f43f af12 	beq.w	8005038 <_printf_float+0x98>
 8005214:	f04f 0a00 	mov.w	sl, #0
 8005218:	f104 0b1a 	add.w	fp, r4, #26
 800521c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800521e:	425b      	negs	r3, r3
 8005220:	4553      	cmp	r3, sl
 8005222:	dc01      	bgt.n	8005228 <_printf_float+0x288>
 8005224:	464b      	mov	r3, r9
 8005226:	e794      	b.n	8005152 <_printf_float+0x1b2>
 8005228:	2301      	movs	r3, #1
 800522a:	465a      	mov	r2, fp
 800522c:	4631      	mov	r1, r6
 800522e:	4628      	mov	r0, r5
 8005230:	47b8      	blx	r7
 8005232:	3001      	adds	r0, #1
 8005234:	f43f af00 	beq.w	8005038 <_printf_float+0x98>
 8005238:	f10a 0a01 	add.w	sl, sl, #1
 800523c:	e7ee      	b.n	800521c <_printf_float+0x27c>
 800523e:	bf00      	nop
 8005240:	ffffffff 	.word	0xffffffff
 8005244:	7fefffff 	.word	0x7fefffff
 8005248:	08009750 	.word	0x08009750
 800524c:	08009754 	.word	0x08009754
 8005250:	08009758 	.word	0x08009758
 8005254:	0800975c 	.word	0x0800975c
 8005258:	08009760 	.word	0x08009760
 800525c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800525e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005262:	4553      	cmp	r3, sl
 8005264:	bfa8      	it	ge
 8005266:	4653      	movge	r3, sl
 8005268:	2b00      	cmp	r3, #0
 800526a:	4699      	mov	r9, r3
 800526c:	dc37      	bgt.n	80052de <_printf_float+0x33e>
 800526e:	2300      	movs	r3, #0
 8005270:	9307      	str	r3, [sp, #28]
 8005272:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005276:	f104 021a 	add.w	r2, r4, #26
 800527a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800527c:	9907      	ldr	r1, [sp, #28]
 800527e:	9306      	str	r3, [sp, #24]
 8005280:	eba3 0309 	sub.w	r3, r3, r9
 8005284:	428b      	cmp	r3, r1
 8005286:	dc31      	bgt.n	80052ec <_printf_float+0x34c>
 8005288:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800528a:	459a      	cmp	sl, r3
 800528c:	dc3b      	bgt.n	8005306 <_printf_float+0x366>
 800528e:	6823      	ldr	r3, [r4, #0]
 8005290:	07da      	lsls	r2, r3, #31
 8005292:	d438      	bmi.n	8005306 <_printf_float+0x366>
 8005294:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005296:	ebaa 0903 	sub.w	r9, sl, r3
 800529a:	9b06      	ldr	r3, [sp, #24]
 800529c:	ebaa 0303 	sub.w	r3, sl, r3
 80052a0:	4599      	cmp	r9, r3
 80052a2:	bfa8      	it	ge
 80052a4:	4699      	movge	r9, r3
 80052a6:	f1b9 0f00 	cmp.w	r9, #0
 80052aa:	dc34      	bgt.n	8005316 <_printf_float+0x376>
 80052ac:	f04f 0800 	mov.w	r8, #0
 80052b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80052b4:	f104 0b1a 	add.w	fp, r4, #26
 80052b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052ba:	ebaa 0303 	sub.w	r3, sl, r3
 80052be:	eba3 0309 	sub.w	r3, r3, r9
 80052c2:	4543      	cmp	r3, r8
 80052c4:	f77f af76 	ble.w	80051b4 <_printf_float+0x214>
 80052c8:	2301      	movs	r3, #1
 80052ca:	465a      	mov	r2, fp
 80052cc:	4631      	mov	r1, r6
 80052ce:	4628      	mov	r0, r5
 80052d0:	47b8      	blx	r7
 80052d2:	3001      	adds	r0, #1
 80052d4:	f43f aeb0 	beq.w	8005038 <_printf_float+0x98>
 80052d8:	f108 0801 	add.w	r8, r8, #1
 80052dc:	e7ec      	b.n	80052b8 <_printf_float+0x318>
 80052de:	4642      	mov	r2, r8
 80052e0:	4631      	mov	r1, r6
 80052e2:	4628      	mov	r0, r5
 80052e4:	47b8      	blx	r7
 80052e6:	3001      	adds	r0, #1
 80052e8:	d1c1      	bne.n	800526e <_printf_float+0x2ce>
 80052ea:	e6a5      	b.n	8005038 <_printf_float+0x98>
 80052ec:	2301      	movs	r3, #1
 80052ee:	4631      	mov	r1, r6
 80052f0:	4628      	mov	r0, r5
 80052f2:	9206      	str	r2, [sp, #24]
 80052f4:	47b8      	blx	r7
 80052f6:	3001      	adds	r0, #1
 80052f8:	f43f ae9e 	beq.w	8005038 <_printf_float+0x98>
 80052fc:	9b07      	ldr	r3, [sp, #28]
 80052fe:	9a06      	ldr	r2, [sp, #24]
 8005300:	3301      	adds	r3, #1
 8005302:	9307      	str	r3, [sp, #28]
 8005304:	e7b9      	b.n	800527a <_printf_float+0x2da>
 8005306:	9b05      	ldr	r3, [sp, #20]
 8005308:	465a      	mov	r2, fp
 800530a:	4631      	mov	r1, r6
 800530c:	4628      	mov	r0, r5
 800530e:	47b8      	blx	r7
 8005310:	3001      	adds	r0, #1
 8005312:	d1bf      	bne.n	8005294 <_printf_float+0x2f4>
 8005314:	e690      	b.n	8005038 <_printf_float+0x98>
 8005316:	9a06      	ldr	r2, [sp, #24]
 8005318:	464b      	mov	r3, r9
 800531a:	4442      	add	r2, r8
 800531c:	4631      	mov	r1, r6
 800531e:	4628      	mov	r0, r5
 8005320:	47b8      	blx	r7
 8005322:	3001      	adds	r0, #1
 8005324:	d1c2      	bne.n	80052ac <_printf_float+0x30c>
 8005326:	e687      	b.n	8005038 <_printf_float+0x98>
 8005328:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800532c:	f1b9 0f01 	cmp.w	r9, #1
 8005330:	dc01      	bgt.n	8005336 <_printf_float+0x396>
 8005332:	07db      	lsls	r3, r3, #31
 8005334:	d536      	bpl.n	80053a4 <_printf_float+0x404>
 8005336:	2301      	movs	r3, #1
 8005338:	4642      	mov	r2, r8
 800533a:	4631      	mov	r1, r6
 800533c:	4628      	mov	r0, r5
 800533e:	47b8      	blx	r7
 8005340:	3001      	adds	r0, #1
 8005342:	f43f ae79 	beq.w	8005038 <_printf_float+0x98>
 8005346:	9b05      	ldr	r3, [sp, #20]
 8005348:	465a      	mov	r2, fp
 800534a:	4631      	mov	r1, r6
 800534c:	4628      	mov	r0, r5
 800534e:	47b8      	blx	r7
 8005350:	3001      	adds	r0, #1
 8005352:	f43f ae71 	beq.w	8005038 <_printf_float+0x98>
 8005356:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800535a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800535e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005362:	f109 39ff 	add.w	r9, r9, #4294967295
 8005366:	d018      	beq.n	800539a <_printf_float+0x3fa>
 8005368:	464b      	mov	r3, r9
 800536a:	f108 0201 	add.w	r2, r8, #1
 800536e:	4631      	mov	r1, r6
 8005370:	4628      	mov	r0, r5
 8005372:	47b8      	blx	r7
 8005374:	3001      	adds	r0, #1
 8005376:	d10c      	bne.n	8005392 <_printf_float+0x3f2>
 8005378:	e65e      	b.n	8005038 <_printf_float+0x98>
 800537a:	2301      	movs	r3, #1
 800537c:	465a      	mov	r2, fp
 800537e:	4631      	mov	r1, r6
 8005380:	4628      	mov	r0, r5
 8005382:	47b8      	blx	r7
 8005384:	3001      	adds	r0, #1
 8005386:	f43f ae57 	beq.w	8005038 <_printf_float+0x98>
 800538a:	f108 0801 	add.w	r8, r8, #1
 800538e:	45c8      	cmp	r8, r9
 8005390:	dbf3      	blt.n	800537a <_printf_float+0x3da>
 8005392:	4653      	mov	r3, sl
 8005394:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005398:	e6dc      	b.n	8005154 <_printf_float+0x1b4>
 800539a:	f04f 0800 	mov.w	r8, #0
 800539e:	f104 0b1a 	add.w	fp, r4, #26
 80053a2:	e7f4      	b.n	800538e <_printf_float+0x3ee>
 80053a4:	2301      	movs	r3, #1
 80053a6:	4642      	mov	r2, r8
 80053a8:	e7e1      	b.n	800536e <_printf_float+0x3ce>
 80053aa:	2301      	movs	r3, #1
 80053ac:	464a      	mov	r2, r9
 80053ae:	4631      	mov	r1, r6
 80053b0:	4628      	mov	r0, r5
 80053b2:	47b8      	blx	r7
 80053b4:	3001      	adds	r0, #1
 80053b6:	f43f ae3f 	beq.w	8005038 <_printf_float+0x98>
 80053ba:	f108 0801 	add.w	r8, r8, #1
 80053be:	68e3      	ldr	r3, [r4, #12]
 80053c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80053c2:	1a5b      	subs	r3, r3, r1
 80053c4:	4543      	cmp	r3, r8
 80053c6:	dcf0      	bgt.n	80053aa <_printf_float+0x40a>
 80053c8:	e6f8      	b.n	80051bc <_printf_float+0x21c>
 80053ca:	f04f 0800 	mov.w	r8, #0
 80053ce:	f104 0919 	add.w	r9, r4, #25
 80053d2:	e7f4      	b.n	80053be <_printf_float+0x41e>

080053d4 <_printf_common>:
 80053d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053d8:	4616      	mov	r6, r2
 80053da:	4698      	mov	r8, r3
 80053dc:	688a      	ldr	r2, [r1, #8]
 80053de:	690b      	ldr	r3, [r1, #16]
 80053e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80053e4:	4293      	cmp	r3, r2
 80053e6:	bfb8      	it	lt
 80053e8:	4613      	movlt	r3, r2
 80053ea:	6033      	str	r3, [r6, #0]
 80053ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80053f0:	4607      	mov	r7, r0
 80053f2:	460c      	mov	r4, r1
 80053f4:	b10a      	cbz	r2, 80053fa <_printf_common+0x26>
 80053f6:	3301      	adds	r3, #1
 80053f8:	6033      	str	r3, [r6, #0]
 80053fa:	6823      	ldr	r3, [r4, #0]
 80053fc:	0699      	lsls	r1, r3, #26
 80053fe:	bf42      	ittt	mi
 8005400:	6833      	ldrmi	r3, [r6, #0]
 8005402:	3302      	addmi	r3, #2
 8005404:	6033      	strmi	r3, [r6, #0]
 8005406:	6825      	ldr	r5, [r4, #0]
 8005408:	f015 0506 	ands.w	r5, r5, #6
 800540c:	d106      	bne.n	800541c <_printf_common+0x48>
 800540e:	f104 0a19 	add.w	sl, r4, #25
 8005412:	68e3      	ldr	r3, [r4, #12]
 8005414:	6832      	ldr	r2, [r6, #0]
 8005416:	1a9b      	subs	r3, r3, r2
 8005418:	42ab      	cmp	r3, r5
 800541a:	dc26      	bgt.n	800546a <_printf_common+0x96>
 800541c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005420:	6822      	ldr	r2, [r4, #0]
 8005422:	3b00      	subs	r3, #0
 8005424:	bf18      	it	ne
 8005426:	2301      	movne	r3, #1
 8005428:	0692      	lsls	r2, r2, #26
 800542a:	d42b      	bmi.n	8005484 <_printf_common+0xb0>
 800542c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005430:	4641      	mov	r1, r8
 8005432:	4638      	mov	r0, r7
 8005434:	47c8      	blx	r9
 8005436:	3001      	adds	r0, #1
 8005438:	d01e      	beq.n	8005478 <_printf_common+0xa4>
 800543a:	6823      	ldr	r3, [r4, #0]
 800543c:	6922      	ldr	r2, [r4, #16]
 800543e:	f003 0306 	and.w	r3, r3, #6
 8005442:	2b04      	cmp	r3, #4
 8005444:	bf02      	ittt	eq
 8005446:	68e5      	ldreq	r5, [r4, #12]
 8005448:	6833      	ldreq	r3, [r6, #0]
 800544a:	1aed      	subeq	r5, r5, r3
 800544c:	68a3      	ldr	r3, [r4, #8]
 800544e:	bf0c      	ite	eq
 8005450:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005454:	2500      	movne	r5, #0
 8005456:	4293      	cmp	r3, r2
 8005458:	bfc4      	itt	gt
 800545a:	1a9b      	subgt	r3, r3, r2
 800545c:	18ed      	addgt	r5, r5, r3
 800545e:	2600      	movs	r6, #0
 8005460:	341a      	adds	r4, #26
 8005462:	42b5      	cmp	r5, r6
 8005464:	d11a      	bne.n	800549c <_printf_common+0xc8>
 8005466:	2000      	movs	r0, #0
 8005468:	e008      	b.n	800547c <_printf_common+0xa8>
 800546a:	2301      	movs	r3, #1
 800546c:	4652      	mov	r2, sl
 800546e:	4641      	mov	r1, r8
 8005470:	4638      	mov	r0, r7
 8005472:	47c8      	blx	r9
 8005474:	3001      	adds	r0, #1
 8005476:	d103      	bne.n	8005480 <_printf_common+0xac>
 8005478:	f04f 30ff 	mov.w	r0, #4294967295
 800547c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005480:	3501      	adds	r5, #1
 8005482:	e7c6      	b.n	8005412 <_printf_common+0x3e>
 8005484:	18e1      	adds	r1, r4, r3
 8005486:	1c5a      	adds	r2, r3, #1
 8005488:	2030      	movs	r0, #48	@ 0x30
 800548a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800548e:	4422      	add	r2, r4
 8005490:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005494:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005498:	3302      	adds	r3, #2
 800549a:	e7c7      	b.n	800542c <_printf_common+0x58>
 800549c:	2301      	movs	r3, #1
 800549e:	4622      	mov	r2, r4
 80054a0:	4641      	mov	r1, r8
 80054a2:	4638      	mov	r0, r7
 80054a4:	47c8      	blx	r9
 80054a6:	3001      	adds	r0, #1
 80054a8:	d0e6      	beq.n	8005478 <_printf_common+0xa4>
 80054aa:	3601      	adds	r6, #1
 80054ac:	e7d9      	b.n	8005462 <_printf_common+0x8e>
	...

080054b0 <_printf_i>:
 80054b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054b4:	7e0f      	ldrb	r7, [r1, #24]
 80054b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80054b8:	2f78      	cmp	r7, #120	@ 0x78
 80054ba:	4691      	mov	r9, r2
 80054bc:	4680      	mov	r8, r0
 80054be:	460c      	mov	r4, r1
 80054c0:	469a      	mov	sl, r3
 80054c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80054c6:	d807      	bhi.n	80054d8 <_printf_i+0x28>
 80054c8:	2f62      	cmp	r7, #98	@ 0x62
 80054ca:	d80a      	bhi.n	80054e2 <_printf_i+0x32>
 80054cc:	2f00      	cmp	r7, #0
 80054ce:	f000 80d2 	beq.w	8005676 <_printf_i+0x1c6>
 80054d2:	2f58      	cmp	r7, #88	@ 0x58
 80054d4:	f000 80b9 	beq.w	800564a <_printf_i+0x19a>
 80054d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80054e0:	e03a      	b.n	8005558 <_printf_i+0xa8>
 80054e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80054e6:	2b15      	cmp	r3, #21
 80054e8:	d8f6      	bhi.n	80054d8 <_printf_i+0x28>
 80054ea:	a101      	add	r1, pc, #4	@ (adr r1, 80054f0 <_printf_i+0x40>)
 80054ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054f0:	08005549 	.word	0x08005549
 80054f4:	0800555d 	.word	0x0800555d
 80054f8:	080054d9 	.word	0x080054d9
 80054fc:	080054d9 	.word	0x080054d9
 8005500:	080054d9 	.word	0x080054d9
 8005504:	080054d9 	.word	0x080054d9
 8005508:	0800555d 	.word	0x0800555d
 800550c:	080054d9 	.word	0x080054d9
 8005510:	080054d9 	.word	0x080054d9
 8005514:	080054d9 	.word	0x080054d9
 8005518:	080054d9 	.word	0x080054d9
 800551c:	0800565d 	.word	0x0800565d
 8005520:	08005587 	.word	0x08005587
 8005524:	08005617 	.word	0x08005617
 8005528:	080054d9 	.word	0x080054d9
 800552c:	080054d9 	.word	0x080054d9
 8005530:	0800567f 	.word	0x0800567f
 8005534:	080054d9 	.word	0x080054d9
 8005538:	08005587 	.word	0x08005587
 800553c:	080054d9 	.word	0x080054d9
 8005540:	080054d9 	.word	0x080054d9
 8005544:	0800561f 	.word	0x0800561f
 8005548:	6833      	ldr	r3, [r6, #0]
 800554a:	1d1a      	adds	r2, r3, #4
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	6032      	str	r2, [r6, #0]
 8005550:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005554:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005558:	2301      	movs	r3, #1
 800555a:	e09d      	b.n	8005698 <_printf_i+0x1e8>
 800555c:	6833      	ldr	r3, [r6, #0]
 800555e:	6820      	ldr	r0, [r4, #0]
 8005560:	1d19      	adds	r1, r3, #4
 8005562:	6031      	str	r1, [r6, #0]
 8005564:	0606      	lsls	r6, r0, #24
 8005566:	d501      	bpl.n	800556c <_printf_i+0xbc>
 8005568:	681d      	ldr	r5, [r3, #0]
 800556a:	e003      	b.n	8005574 <_printf_i+0xc4>
 800556c:	0645      	lsls	r5, r0, #25
 800556e:	d5fb      	bpl.n	8005568 <_printf_i+0xb8>
 8005570:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005574:	2d00      	cmp	r5, #0
 8005576:	da03      	bge.n	8005580 <_printf_i+0xd0>
 8005578:	232d      	movs	r3, #45	@ 0x2d
 800557a:	426d      	negs	r5, r5
 800557c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005580:	4859      	ldr	r0, [pc, #356]	@ (80056e8 <_printf_i+0x238>)
 8005582:	230a      	movs	r3, #10
 8005584:	e011      	b.n	80055aa <_printf_i+0xfa>
 8005586:	6821      	ldr	r1, [r4, #0]
 8005588:	6833      	ldr	r3, [r6, #0]
 800558a:	0608      	lsls	r0, r1, #24
 800558c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005590:	d402      	bmi.n	8005598 <_printf_i+0xe8>
 8005592:	0649      	lsls	r1, r1, #25
 8005594:	bf48      	it	mi
 8005596:	b2ad      	uxthmi	r5, r5
 8005598:	2f6f      	cmp	r7, #111	@ 0x6f
 800559a:	4853      	ldr	r0, [pc, #332]	@ (80056e8 <_printf_i+0x238>)
 800559c:	6033      	str	r3, [r6, #0]
 800559e:	bf14      	ite	ne
 80055a0:	230a      	movne	r3, #10
 80055a2:	2308      	moveq	r3, #8
 80055a4:	2100      	movs	r1, #0
 80055a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80055aa:	6866      	ldr	r6, [r4, #4]
 80055ac:	60a6      	str	r6, [r4, #8]
 80055ae:	2e00      	cmp	r6, #0
 80055b0:	bfa2      	ittt	ge
 80055b2:	6821      	ldrge	r1, [r4, #0]
 80055b4:	f021 0104 	bicge.w	r1, r1, #4
 80055b8:	6021      	strge	r1, [r4, #0]
 80055ba:	b90d      	cbnz	r5, 80055c0 <_printf_i+0x110>
 80055bc:	2e00      	cmp	r6, #0
 80055be:	d04b      	beq.n	8005658 <_printf_i+0x1a8>
 80055c0:	4616      	mov	r6, r2
 80055c2:	fbb5 f1f3 	udiv	r1, r5, r3
 80055c6:	fb03 5711 	mls	r7, r3, r1, r5
 80055ca:	5dc7      	ldrb	r7, [r0, r7]
 80055cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80055d0:	462f      	mov	r7, r5
 80055d2:	42bb      	cmp	r3, r7
 80055d4:	460d      	mov	r5, r1
 80055d6:	d9f4      	bls.n	80055c2 <_printf_i+0x112>
 80055d8:	2b08      	cmp	r3, #8
 80055da:	d10b      	bne.n	80055f4 <_printf_i+0x144>
 80055dc:	6823      	ldr	r3, [r4, #0]
 80055de:	07df      	lsls	r7, r3, #31
 80055e0:	d508      	bpl.n	80055f4 <_printf_i+0x144>
 80055e2:	6923      	ldr	r3, [r4, #16]
 80055e4:	6861      	ldr	r1, [r4, #4]
 80055e6:	4299      	cmp	r1, r3
 80055e8:	bfde      	ittt	le
 80055ea:	2330      	movle	r3, #48	@ 0x30
 80055ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 80055f0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80055f4:	1b92      	subs	r2, r2, r6
 80055f6:	6122      	str	r2, [r4, #16]
 80055f8:	f8cd a000 	str.w	sl, [sp]
 80055fc:	464b      	mov	r3, r9
 80055fe:	aa03      	add	r2, sp, #12
 8005600:	4621      	mov	r1, r4
 8005602:	4640      	mov	r0, r8
 8005604:	f7ff fee6 	bl	80053d4 <_printf_common>
 8005608:	3001      	adds	r0, #1
 800560a:	d14a      	bne.n	80056a2 <_printf_i+0x1f2>
 800560c:	f04f 30ff 	mov.w	r0, #4294967295
 8005610:	b004      	add	sp, #16
 8005612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005616:	6823      	ldr	r3, [r4, #0]
 8005618:	f043 0320 	orr.w	r3, r3, #32
 800561c:	6023      	str	r3, [r4, #0]
 800561e:	4833      	ldr	r0, [pc, #204]	@ (80056ec <_printf_i+0x23c>)
 8005620:	2778      	movs	r7, #120	@ 0x78
 8005622:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005626:	6823      	ldr	r3, [r4, #0]
 8005628:	6831      	ldr	r1, [r6, #0]
 800562a:	061f      	lsls	r7, r3, #24
 800562c:	f851 5b04 	ldr.w	r5, [r1], #4
 8005630:	d402      	bmi.n	8005638 <_printf_i+0x188>
 8005632:	065f      	lsls	r7, r3, #25
 8005634:	bf48      	it	mi
 8005636:	b2ad      	uxthmi	r5, r5
 8005638:	6031      	str	r1, [r6, #0]
 800563a:	07d9      	lsls	r1, r3, #31
 800563c:	bf44      	itt	mi
 800563e:	f043 0320 	orrmi.w	r3, r3, #32
 8005642:	6023      	strmi	r3, [r4, #0]
 8005644:	b11d      	cbz	r5, 800564e <_printf_i+0x19e>
 8005646:	2310      	movs	r3, #16
 8005648:	e7ac      	b.n	80055a4 <_printf_i+0xf4>
 800564a:	4827      	ldr	r0, [pc, #156]	@ (80056e8 <_printf_i+0x238>)
 800564c:	e7e9      	b.n	8005622 <_printf_i+0x172>
 800564e:	6823      	ldr	r3, [r4, #0]
 8005650:	f023 0320 	bic.w	r3, r3, #32
 8005654:	6023      	str	r3, [r4, #0]
 8005656:	e7f6      	b.n	8005646 <_printf_i+0x196>
 8005658:	4616      	mov	r6, r2
 800565a:	e7bd      	b.n	80055d8 <_printf_i+0x128>
 800565c:	6833      	ldr	r3, [r6, #0]
 800565e:	6825      	ldr	r5, [r4, #0]
 8005660:	6961      	ldr	r1, [r4, #20]
 8005662:	1d18      	adds	r0, r3, #4
 8005664:	6030      	str	r0, [r6, #0]
 8005666:	062e      	lsls	r6, r5, #24
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	d501      	bpl.n	8005670 <_printf_i+0x1c0>
 800566c:	6019      	str	r1, [r3, #0]
 800566e:	e002      	b.n	8005676 <_printf_i+0x1c6>
 8005670:	0668      	lsls	r0, r5, #25
 8005672:	d5fb      	bpl.n	800566c <_printf_i+0x1bc>
 8005674:	8019      	strh	r1, [r3, #0]
 8005676:	2300      	movs	r3, #0
 8005678:	6123      	str	r3, [r4, #16]
 800567a:	4616      	mov	r6, r2
 800567c:	e7bc      	b.n	80055f8 <_printf_i+0x148>
 800567e:	6833      	ldr	r3, [r6, #0]
 8005680:	1d1a      	adds	r2, r3, #4
 8005682:	6032      	str	r2, [r6, #0]
 8005684:	681e      	ldr	r6, [r3, #0]
 8005686:	6862      	ldr	r2, [r4, #4]
 8005688:	2100      	movs	r1, #0
 800568a:	4630      	mov	r0, r6
 800568c:	f7fa fdd8 	bl	8000240 <memchr>
 8005690:	b108      	cbz	r0, 8005696 <_printf_i+0x1e6>
 8005692:	1b80      	subs	r0, r0, r6
 8005694:	6060      	str	r0, [r4, #4]
 8005696:	6863      	ldr	r3, [r4, #4]
 8005698:	6123      	str	r3, [r4, #16]
 800569a:	2300      	movs	r3, #0
 800569c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056a0:	e7aa      	b.n	80055f8 <_printf_i+0x148>
 80056a2:	6923      	ldr	r3, [r4, #16]
 80056a4:	4632      	mov	r2, r6
 80056a6:	4649      	mov	r1, r9
 80056a8:	4640      	mov	r0, r8
 80056aa:	47d0      	blx	sl
 80056ac:	3001      	adds	r0, #1
 80056ae:	d0ad      	beq.n	800560c <_printf_i+0x15c>
 80056b0:	6823      	ldr	r3, [r4, #0]
 80056b2:	079b      	lsls	r3, r3, #30
 80056b4:	d413      	bmi.n	80056de <_printf_i+0x22e>
 80056b6:	68e0      	ldr	r0, [r4, #12]
 80056b8:	9b03      	ldr	r3, [sp, #12]
 80056ba:	4298      	cmp	r0, r3
 80056bc:	bfb8      	it	lt
 80056be:	4618      	movlt	r0, r3
 80056c0:	e7a6      	b.n	8005610 <_printf_i+0x160>
 80056c2:	2301      	movs	r3, #1
 80056c4:	4632      	mov	r2, r6
 80056c6:	4649      	mov	r1, r9
 80056c8:	4640      	mov	r0, r8
 80056ca:	47d0      	blx	sl
 80056cc:	3001      	adds	r0, #1
 80056ce:	d09d      	beq.n	800560c <_printf_i+0x15c>
 80056d0:	3501      	adds	r5, #1
 80056d2:	68e3      	ldr	r3, [r4, #12]
 80056d4:	9903      	ldr	r1, [sp, #12]
 80056d6:	1a5b      	subs	r3, r3, r1
 80056d8:	42ab      	cmp	r3, r5
 80056da:	dcf2      	bgt.n	80056c2 <_printf_i+0x212>
 80056dc:	e7eb      	b.n	80056b6 <_printf_i+0x206>
 80056de:	2500      	movs	r5, #0
 80056e0:	f104 0619 	add.w	r6, r4, #25
 80056e4:	e7f5      	b.n	80056d2 <_printf_i+0x222>
 80056e6:	bf00      	nop
 80056e8:	08009762 	.word	0x08009762
 80056ec:	08009773 	.word	0x08009773

080056f0 <std>:
 80056f0:	2300      	movs	r3, #0
 80056f2:	b510      	push	{r4, lr}
 80056f4:	4604      	mov	r4, r0
 80056f6:	e9c0 3300 	strd	r3, r3, [r0]
 80056fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80056fe:	6083      	str	r3, [r0, #8]
 8005700:	8181      	strh	r1, [r0, #12]
 8005702:	6643      	str	r3, [r0, #100]	@ 0x64
 8005704:	81c2      	strh	r2, [r0, #14]
 8005706:	6183      	str	r3, [r0, #24]
 8005708:	4619      	mov	r1, r3
 800570a:	2208      	movs	r2, #8
 800570c:	305c      	adds	r0, #92	@ 0x5c
 800570e:	f000 f8f4 	bl	80058fa <memset>
 8005712:	4b0d      	ldr	r3, [pc, #52]	@ (8005748 <std+0x58>)
 8005714:	6263      	str	r3, [r4, #36]	@ 0x24
 8005716:	4b0d      	ldr	r3, [pc, #52]	@ (800574c <std+0x5c>)
 8005718:	62a3      	str	r3, [r4, #40]	@ 0x28
 800571a:	4b0d      	ldr	r3, [pc, #52]	@ (8005750 <std+0x60>)
 800571c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800571e:	4b0d      	ldr	r3, [pc, #52]	@ (8005754 <std+0x64>)
 8005720:	6323      	str	r3, [r4, #48]	@ 0x30
 8005722:	4b0d      	ldr	r3, [pc, #52]	@ (8005758 <std+0x68>)
 8005724:	6224      	str	r4, [r4, #32]
 8005726:	429c      	cmp	r4, r3
 8005728:	d006      	beq.n	8005738 <std+0x48>
 800572a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800572e:	4294      	cmp	r4, r2
 8005730:	d002      	beq.n	8005738 <std+0x48>
 8005732:	33d0      	adds	r3, #208	@ 0xd0
 8005734:	429c      	cmp	r4, r3
 8005736:	d105      	bne.n	8005744 <std+0x54>
 8005738:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800573c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005740:	f000 b968 	b.w	8005a14 <__retarget_lock_init_recursive>
 8005744:	bd10      	pop	{r4, pc}
 8005746:	bf00      	nop
 8005748:	08005875 	.word	0x08005875
 800574c:	08005897 	.word	0x08005897
 8005750:	080058cf 	.word	0x080058cf
 8005754:	080058f3 	.word	0x080058f3
 8005758:	20000374 	.word	0x20000374

0800575c <stdio_exit_handler>:
 800575c:	4a02      	ldr	r2, [pc, #8]	@ (8005768 <stdio_exit_handler+0xc>)
 800575e:	4903      	ldr	r1, [pc, #12]	@ (800576c <stdio_exit_handler+0x10>)
 8005760:	4803      	ldr	r0, [pc, #12]	@ (8005770 <stdio_exit_handler+0x14>)
 8005762:	f000 b869 	b.w	8005838 <_fwalk_sglue>
 8005766:	bf00      	nop
 8005768:	2000000c 	.word	0x2000000c
 800576c:	08006e95 	.word	0x08006e95
 8005770:	2000001c 	.word	0x2000001c

08005774 <cleanup_stdio>:
 8005774:	6841      	ldr	r1, [r0, #4]
 8005776:	4b0c      	ldr	r3, [pc, #48]	@ (80057a8 <cleanup_stdio+0x34>)
 8005778:	4299      	cmp	r1, r3
 800577a:	b510      	push	{r4, lr}
 800577c:	4604      	mov	r4, r0
 800577e:	d001      	beq.n	8005784 <cleanup_stdio+0x10>
 8005780:	f001 fb88 	bl	8006e94 <_fflush_r>
 8005784:	68a1      	ldr	r1, [r4, #8]
 8005786:	4b09      	ldr	r3, [pc, #36]	@ (80057ac <cleanup_stdio+0x38>)
 8005788:	4299      	cmp	r1, r3
 800578a:	d002      	beq.n	8005792 <cleanup_stdio+0x1e>
 800578c:	4620      	mov	r0, r4
 800578e:	f001 fb81 	bl	8006e94 <_fflush_r>
 8005792:	68e1      	ldr	r1, [r4, #12]
 8005794:	4b06      	ldr	r3, [pc, #24]	@ (80057b0 <cleanup_stdio+0x3c>)
 8005796:	4299      	cmp	r1, r3
 8005798:	d004      	beq.n	80057a4 <cleanup_stdio+0x30>
 800579a:	4620      	mov	r0, r4
 800579c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057a0:	f001 bb78 	b.w	8006e94 <_fflush_r>
 80057a4:	bd10      	pop	{r4, pc}
 80057a6:	bf00      	nop
 80057a8:	20000374 	.word	0x20000374
 80057ac:	200003dc 	.word	0x200003dc
 80057b0:	20000444 	.word	0x20000444

080057b4 <global_stdio_init.part.0>:
 80057b4:	b510      	push	{r4, lr}
 80057b6:	4b0b      	ldr	r3, [pc, #44]	@ (80057e4 <global_stdio_init.part.0+0x30>)
 80057b8:	4c0b      	ldr	r4, [pc, #44]	@ (80057e8 <global_stdio_init.part.0+0x34>)
 80057ba:	4a0c      	ldr	r2, [pc, #48]	@ (80057ec <global_stdio_init.part.0+0x38>)
 80057bc:	601a      	str	r2, [r3, #0]
 80057be:	4620      	mov	r0, r4
 80057c0:	2200      	movs	r2, #0
 80057c2:	2104      	movs	r1, #4
 80057c4:	f7ff ff94 	bl	80056f0 <std>
 80057c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80057cc:	2201      	movs	r2, #1
 80057ce:	2109      	movs	r1, #9
 80057d0:	f7ff ff8e 	bl	80056f0 <std>
 80057d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80057d8:	2202      	movs	r2, #2
 80057da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057de:	2112      	movs	r1, #18
 80057e0:	f7ff bf86 	b.w	80056f0 <std>
 80057e4:	200004ac 	.word	0x200004ac
 80057e8:	20000374 	.word	0x20000374
 80057ec:	0800575d 	.word	0x0800575d

080057f0 <__sfp_lock_acquire>:
 80057f0:	4801      	ldr	r0, [pc, #4]	@ (80057f8 <__sfp_lock_acquire+0x8>)
 80057f2:	f000 b910 	b.w	8005a16 <__retarget_lock_acquire_recursive>
 80057f6:	bf00      	nop
 80057f8:	200004b5 	.word	0x200004b5

080057fc <__sfp_lock_release>:
 80057fc:	4801      	ldr	r0, [pc, #4]	@ (8005804 <__sfp_lock_release+0x8>)
 80057fe:	f000 b90b 	b.w	8005a18 <__retarget_lock_release_recursive>
 8005802:	bf00      	nop
 8005804:	200004b5 	.word	0x200004b5

08005808 <__sinit>:
 8005808:	b510      	push	{r4, lr}
 800580a:	4604      	mov	r4, r0
 800580c:	f7ff fff0 	bl	80057f0 <__sfp_lock_acquire>
 8005810:	6a23      	ldr	r3, [r4, #32]
 8005812:	b11b      	cbz	r3, 800581c <__sinit+0x14>
 8005814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005818:	f7ff bff0 	b.w	80057fc <__sfp_lock_release>
 800581c:	4b04      	ldr	r3, [pc, #16]	@ (8005830 <__sinit+0x28>)
 800581e:	6223      	str	r3, [r4, #32]
 8005820:	4b04      	ldr	r3, [pc, #16]	@ (8005834 <__sinit+0x2c>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d1f5      	bne.n	8005814 <__sinit+0xc>
 8005828:	f7ff ffc4 	bl	80057b4 <global_stdio_init.part.0>
 800582c:	e7f2      	b.n	8005814 <__sinit+0xc>
 800582e:	bf00      	nop
 8005830:	08005775 	.word	0x08005775
 8005834:	200004ac 	.word	0x200004ac

08005838 <_fwalk_sglue>:
 8005838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800583c:	4607      	mov	r7, r0
 800583e:	4688      	mov	r8, r1
 8005840:	4614      	mov	r4, r2
 8005842:	2600      	movs	r6, #0
 8005844:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005848:	f1b9 0901 	subs.w	r9, r9, #1
 800584c:	d505      	bpl.n	800585a <_fwalk_sglue+0x22>
 800584e:	6824      	ldr	r4, [r4, #0]
 8005850:	2c00      	cmp	r4, #0
 8005852:	d1f7      	bne.n	8005844 <_fwalk_sglue+0xc>
 8005854:	4630      	mov	r0, r6
 8005856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800585a:	89ab      	ldrh	r3, [r5, #12]
 800585c:	2b01      	cmp	r3, #1
 800585e:	d907      	bls.n	8005870 <_fwalk_sglue+0x38>
 8005860:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005864:	3301      	adds	r3, #1
 8005866:	d003      	beq.n	8005870 <_fwalk_sglue+0x38>
 8005868:	4629      	mov	r1, r5
 800586a:	4638      	mov	r0, r7
 800586c:	47c0      	blx	r8
 800586e:	4306      	orrs	r6, r0
 8005870:	3568      	adds	r5, #104	@ 0x68
 8005872:	e7e9      	b.n	8005848 <_fwalk_sglue+0x10>

08005874 <__sread>:
 8005874:	b510      	push	{r4, lr}
 8005876:	460c      	mov	r4, r1
 8005878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800587c:	f000 f86c 	bl	8005958 <_read_r>
 8005880:	2800      	cmp	r0, #0
 8005882:	bfab      	itete	ge
 8005884:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005886:	89a3      	ldrhlt	r3, [r4, #12]
 8005888:	181b      	addge	r3, r3, r0
 800588a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800588e:	bfac      	ite	ge
 8005890:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005892:	81a3      	strhlt	r3, [r4, #12]
 8005894:	bd10      	pop	{r4, pc}

08005896 <__swrite>:
 8005896:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800589a:	461f      	mov	r7, r3
 800589c:	898b      	ldrh	r3, [r1, #12]
 800589e:	05db      	lsls	r3, r3, #23
 80058a0:	4605      	mov	r5, r0
 80058a2:	460c      	mov	r4, r1
 80058a4:	4616      	mov	r6, r2
 80058a6:	d505      	bpl.n	80058b4 <__swrite+0x1e>
 80058a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058ac:	2302      	movs	r3, #2
 80058ae:	2200      	movs	r2, #0
 80058b0:	f000 f840 	bl	8005934 <_lseek_r>
 80058b4:	89a3      	ldrh	r3, [r4, #12]
 80058b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058be:	81a3      	strh	r3, [r4, #12]
 80058c0:	4632      	mov	r2, r6
 80058c2:	463b      	mov	r3, r7
 80058c4:	4628      	mov	r0, r5
 80058c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058ca:	f000 b867 	b.w	800599c <_write_r>

080058ce <__sseek>:
 80058ce:	b510      	push	{r4, lr}
 80058d0:	460c      	mov	r4, r1
 80058d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058d6:	f000 f82d 	bl	8005934 <_lseek_r>
 80058da:	1c43      	adds	r3, r0, #1
 80058dc:	89a3      	ldrh	r3, [r4, #12]
 80058de:	bf15      	itete	ne
 80058e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80058e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80058e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80058ea:	81a3      	strheq	r3, [r4, #12]
 80058ec:	bf18      	it	ne
 80058ee:	81a3      	strhne	r3, [r4, #12]
 80058f0:	bd10      	pop	{r4, pc}

080058f2 <__sclose>:
 80058f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058f6:	f000 b80d 	b.w	8005914 <_close_r>

080058fa <memset>:
 80058fa:	4402      	add	r2, r0
 80058fc:	4603      	mov	r3, r0
 80058fe:	4293      	cmp	r3, r2
 8005900:	d100      	bne.n	8005904 <memset+0xa>
 8005902:	4770      	bx	lr
 8005904:	f803 1b01 	strb.w	r1, [r3], #1
 8005908:	e7f9      	b.n	80058fe <memset+0x4>
	...

0800590c <_localeconv_r>:
 800590c:	4800      	ldr	r0, [pc, #0]	@ (8005910 <_localeconv_r+0x4>)
 800590e:	4770      	bx	lr
 8005910:	20000158 	.word	0x20000158

08005914 <_close_r>:
 8005914:	b538      	push	{r3, r4, r5, lr}
 8005916:	4d06      	ldr	r5, [pc, #24]	@ (8005930 <_close_r+0x1c>)
 8005918:	2300      	movs	r3, #0
 800591a:	4604      	mov	r4, r0
 800591c:	4608      	mov	r0, r1
 800591e:	602b      	str	r3, [r5, #0]
 8005920:	f7fb fbf4 	bl	800110c <_close>
 8005924:	1c43      	adds	r3, r0, #1
 8005926:	d102      	bne.n	800592e <_close_r+0x1a>
 8005928:	682b      	ldr	r3, [r5, #0]
 800592a:	b103      	cbz	r3, 800592e <_close_r+0x1a>
 800592c:	6023      	str	r3, [r4, #0]
 800592e:	bd38      	pop	{r3, r4, r5, pc}
 8005930:	200004b0 	.word	0x200004b0

08005934 <_lseek_r>:
 8005934:	b538      	push	{r3, r4, r5, lr}
 8005936:	4d07      	ldr	r5, [pc, #28]	@ (8005954 <_lseek_r+0x20>)
 8005938:	4604      	mov	r4, r0
 800593a:	4608      	mov	r0, r1
 800593c:	4611      	mov	r1, r2
 800593e:	2200      	movs	r2, #0
 8005940:	602a      	str	r2, [r5, #0]
 8005942:	461a      	mov	r2, r3
 8005944:	f7fb fc09 	bl	800115a <_lseek>
 8005948:	1c43      	adds	r3, r0, #1
 800594a:	d102      	bne.n	8005952 <_lseek_r+0x1e>
 800594c:	682b      	ldr	r3, [r5, #0]
 800594e:	b103      	cbz	r3, 8005952 <_lseek_r+0x1e>
 8005950:	6023      	str	r3, [r4, #0]
 8005952:	bd38      	pop	{r3, r4, r5, pc}
 8005954:	200004b0 	.word	0x200004b0

08005958 <_read_r>:
 8005958:	b538      	push	{r3, r4, r5, lr}
 800595a:	4d07      	ldr	r5, [pc, #28]	@ (8005978 <_read_r+0x20>)
 800595c:	4604      	mov	r4, r0
 800595e:	4608      	mov	r0, r1
 8005960:	4611      	mov	r1, r2
 8005962:	2200      	movs	r2, #0
 8005964:	602a      	str	r2, [r5, #0]
 8005966:	461a      	mov	r2, r3
 8005968:	f7fb fb97 	bl	800109a <_read>
 800596c:	1c43      	adds	r3, r0, #1
 800596e:	d102      	bne.n	8005976 <_read_r+0x1e>
 8005970:	682b      	ldr	r3, [r5, #0]
 8005972:	b103      	cbz	r3, 8005976 <_read_r+0x1e>
 8005974:	6023      	str	r3, [r4, #0]
 8005976:	bd38      	pop	{r3, r4, r5, pc}
 8005978:	200004b0 	.word	0x200004b0

0800597c <_sbrk_r>:
 800597c:	b538      	push	{r3, r4, r5, lr}
 800597e:	4d06      	ldr	r5, [pc, #24]	@ (8005998 <_sbrk_r+0x1c>)
 8005980:	2300      	movs	r3, #0
 8005982:	4604      	mov	r4, r0
 8005984:	4608      	mov	r0, r1
 8005986:	602b      	str	r3, [r5, #0]
 8005988:	f7fb fbf4 	bl	8001174 <_sbrk>
 800598c:	1c43      	adds	r3, r0, #1
 800598e:	d102      	bne.n	8005996 <_sbrk_r+0x1a>
 8005990:	682b      	ldr	r3, [r5, #0]
 8005992:	b103      	cbz	r3, 8005996 <_sbrk_r+0x1a>
 8005994:	6023      	str	r3, [r4, #0]
 8005996:	bd38      	pop	{r3, r4, r5, pc}
 8005998:	200004b0 	.word	0x200004b0

0800599c <_write_r>:
 800599c:	b538      	push	{r3, r4, r5, lr}
 800599e:	4d07      	ldr	r5, [pc, #28]	@ (80059bc <_write_r+0x20>)
 80059a0:	4604      	mov	r4, r0
 80059a2:	4608      	mov	r0, r1
 80059a4:	4611      	mov	r1, r2
 80059a6:	2200      	movs	r2, #0
 80059a8:	602a      	str	r2, [r5, #0]
 80059aa:	461a      	mov	r2, r3
 80059ac:	f7fb fb92 	bl	80010d4 <_write>
 80059b0:	1c43      	adds	r3, r0, #1
 80059b2:	d102      	bne.n	80059ba <_write_r+0x1e>
 80059b4:	682b      	ldr	r3, [r5, #0]
 80059b6:	b103      	cbz	r3, 80059ba <_write_r+0x1e>
 80059b8:	6023      	str	r3, [r4, #0]
 80059ba:	bd38      	pop	{r3, r4, r5, pc}
 80059bc:	200004b0 	.word	0x200004b0

080059c0 <__errno>:
 80059c0:	4b01      	ldr	r3, [pc, #4]	@ (80059c8 <__errno+0x8>)
 80059c2:	6818      	ldr	r0, [r3, #0]
 80059c4:	4770      	bx	lr
 80059c6:	bf00      	nop
 80059c8:	20000018 	.word	0x20000018

080059cc <__libc_init_array>:
 80059cc:	b570      	push	{r4, r5, r6, lr}
 80059ce:	4d0d      	ldr	r5, [pc, #52]	@ (8005a04 <__libc_init_array+0x38>)
 80059d0:	4c0d      	ldr	r4, [pc, #52]	@ (8005a08 <__libc_init_array+0x3c>)
 80059d2:	1b64      	subs	r4, r4, r5
 80059d4:	10a4      	asrs	r4, r4, #2
 80059d6:	2600      	movs	r6, #0
 80059d8:	42a6      	cmp	r6, r4
 80059da:	d109      	bne.n	80059f0 <__libc_init_array+0x24>
 80059dc:	4d0b      	ldr	r5, [pc, #44]	@ (8005a0c <__libc_init_array+0x40>)
 80059de:	4c0c      	ldr	r4, [pc, #48]	@ (8005a10 <__libc_init_array+0x44>)
 80059e0:	f001 fd88 	bl	80074f4 <_init>
 80059e4:	1b64      	subs	r4, r4, r5
 80059e6:	10a4      	asrs	r4, r4, #2
 80059e8:	2600      	movs	r6, #0
 80059ea:	42a6      	cmp	r6, r4
 80059ec:	d105      	bne.n	80059fa <__libc_init_array+0x2e>
 80059ee:	bd70      	pop	{r4, r5, r6, pc}
 80059f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80059f4:	4798      	blx	r3
 80059f6:	3601      	adds	r6, #1
 80059f8:	e7ee      	b.n	80059d8 <__libc_init_array+0xc>
 80059fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80059fe:	4798      	blx	r3
 8005a00:	3601      	adds	r6, #1
 8005a02:	e7f2      	b.n	80059ea <__libc_init_array+0x1e>
 8005a04:	08009ac8 	.word	0x08009ac8
 8005a08:	08009ac8 	.word	0x08009ac8
 8005a0c:	08009ac8 	.word	0x08009ac8
 8005a10:	08009acc 	.word	0x08009acc

08005a14 <__retarget_lock_init_recursive>:
 8005a14:	4770      	bx	lr

08005a16 <__retarget_lock_acquire_recursive>:
 8005a16:	4770      	bx	lr

08005a18 <__retarget_lock_release_recursive>:
 8005a18:	4770      	bx	lr

08005a1a <memcpy>:
 8005a1a:	440a      	add	r2, r1
 8005a1c:	4291      	cmp	r1, r2
 8005a1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a22:	d100      	bne.n	8005a26 <memcpy+0xc>
 8005a24:	4770      	bx	lr
 8005a26:	b510      	push	{r4, lr}
 8005a28:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a2c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a30:	4291      	cmp	r1, r2
 8005a32:	d1f9      	bne.n	8005a28 <memcpy+0xe>
 8005a34:	bd10      	pop	{r4, pc}

08005a36 <quorem>:
 8005a36:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a3a:	6903      	ldr	r3, [r0, #16]
 8005a3c:	690c      	ldr	r4, [r1, #16]
 8005a3e:	42a3      	cmp	r3, r4
 8005a40:	4607      	mov	r7, r0
 8005a42:	db7e      	blt.n	8005b42 <quorem+0x10c>
 8005a44:	3c01      	subs	r4, #1
 8005a46:	f101 0814 	add.w	r8, r1, #20
 8005a4a:	00a3      	lsls	r3, r4, #2
 8005a4c:	f100 0514 	add.w	r5, r0, #20
 8005a50:	9300      	str	r3, [sp, #0]
 8005a52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a56:	9301      	str	r3, [sp, #4]
 8005a58:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005a5c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a60:	3301      	adds	r3, #1
 8005a62:	429a      	cmp	r2, r3
 8005a64:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005a68:	fbb2 f6f3 	udiv	r6, r2, r3
 8005a6c:	d32e      	bcc.n	8005acc <quorem+0x96>
 8005a6e:	f04f 0a00 	mov.w	sl, #0
 8005a72:	46c4      	mov	ip, r8
 8005a74:	46ae      	mov	lr, r5
 8005a76:	46d3      	mov	fp, sl
 8005a78:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005a7c:	b298      	uxth	r0, r3
 8005a7e:	fb06 a000 	mla	r0, r6, r0, sl
 8005a82:	0c02      	lsrs	r2, r0, #16
 8005a84:	0c1b      	lsrs	r3, r3, #16
 8005a86:	fb06 2303 	mla	r3, r6, r3, r2
 8005a8a:	f8de 2000 	ldr.w	r2, [lr]
 8005a8e:	b280      	uxth	r0, r0
 8005a90:	b292      	uxth	r2, r2
 8005a92:	1a12      	subs	r2, r2, r0
 8005a94:	445a      	add	r2, fp
 8005a96:	f8de 0000 	ldr.w	r0, [lr]
 8005a9a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005aa4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005aa8:	b292      	uxth	r2, r2
 8005aaa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005aae:	45e1      	cmp	r9, ip
 8005ab0:	f84e 2b04 	str.w	r2, [lr], #4
 8005ab4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005ab8:	d2de      	bcs.n	8005a78 <quorem+0x42>
 8005aba:	9b00      	ldr	r3, [sp, #0]
 8005abc:	58eb      	ldr	r3, [r5, r3]
 8005abe:	b92b      	cbnz	r3, 8005acc <quorem+0x96>
 8005ac0:	9b01      	ldr	r3, [sp, #4]
 8005ac2:	3b04      	subs	r3, #4
 8005ac4:	429d      	cmp	r5, r3
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	d32f      	bcc.n	8005b2a <quorem+0xf4>
 8005aca:	613c      	str	r4, [r7, #16]
 8005acc:	4638      	mov	r0, r7
 8005ace:	f001 f855 	bl	8006b7c <__mcmp>
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	db25      	blt.n	8005b22 <quorem+0xec>
 8005ad6:	4629      	mov	r1, r5
 8005ad8:	2000      	movs	r0, #0
 8005ada:	f858 2b04 	ldr.w	r2, [r8], #4
 8005ade:	f8d1 c000 	ldr.w	ip, [r1]
 8005ae2:	fa1f fe82 	uxth.w	lr, r2
 8005ae6:	fa1f f38c 	uxth.w	r3, ip
 8005aea:	eba3 030e 	sub.w	r3, r3, lr
 8005aee:	4403      	add	r3, r0
 8005af0:	0c12      	lsrs	r2, r2, #16
 8005af2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005af6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005afa:	b29b      	uxth	r3, r3
 8005afc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b00:	45c1      	cmp	r9, r8
 8005b02:	f841 3b04 	str.w	r3, [r1], #4
 8005b06:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005b0a:	d2e6      	bcs.n	8005ada <quorem+0xa4>
 8005b0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b10:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b14:	b922      	cbnz	r2, 8005b20 <quorem+0xea>
 8005b16:	3b04      	subs	r3, #4
 8005b18:	429d      	cmp	r5, r3
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	d30b      	bcc.n	8005b36 <quorem+0x100>
 8005b1e:	613c      	str	r4, [r7, #16]
 8005b20:	3601      	adds	r6, #1
 8005b22:	4630      	mov	r0, r6
 8005b24:	b003      	add	sp, #12
 8005b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b2a:	6812      	ldr	r2, [r2, #0]
 8005b2c:	3b04      	subs	r3, #4
 8005b2e:	2a00      	cmp	r2, #0
 8005b30:	d1cb      	bne.n	8005aca <quorem+0x94>
 8005b32:	3c01      	subs	r4, #1
 8005b34:	e7c6      	b.n	8005ac4 <quorem+0x8e>
 8005b36:	6812      	ldr	r2, [r2, #0]
 8005b38:	3b04      	subs	r3, #4
 8005b3a:	2a00      	cmp	r2, #0
 8005b3c:	d1ef      	bne.n	8005b1e <quorem+0xe8>
 8005b3e:	3c01      	subs	r4, #1
 8005b40:	e7ea      	b.n	8005b18 <quorem+0xe2>
 8005b42:	2000      	movs	r0, #0
 8005b44:	e7ee      	b.n	8005b24 <quorem+0xee>
	...

08005b48 <_dtoa_r>:
 8005b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b4c:	ed2d 8b02 	vpush	{d8}
 8005b50:	69c7      	ldr	r7, [r0, #28]
 8005b52:	b091      	sub	sp, #68	@ 0x44
 8005b54:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005b58:	ec55 4b10 	vmov	r4, r5, d0
 8005b5c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8005b5e:	9107      	str	r1, [sp, #28]
 8005b60:	4681      	mov	r9, r0
 8005b62:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b64:	930d      	str	r3, [sp, #52]	@ 0x34
 8005b66:	b97f      	cbnz	r7, 8005b88 <_dtoa_r+0x40>
 8005b68:	2010      	movs	r0, #16
 8005b6a:	f7ff f8d5 	bl	8004d18 <malloc>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	f8c9 001c 	str.w	r0, [r9, #28]
 8005b74:	b920      	cbnz	r0, 8005b80 <_dtoa_r+0x38>
 8005b76:	4ba0      	ldr	r3, [pc, #640]	@ (8005df8 <_dtoa_r+0x2b0>)
 8005b78:	21ef      	movs	r1, #239	@ 0xef
 8005b7a:	48a0      	ldr	r0, [pc, #640]	@ (8005dfc <_dtoa_r+0x2b4>)
 8005b7c:	f001 f9b2 	bl	8006ee4 <__assert_func>
 8005b80:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005b84:	6007      	str	r7, [r0, #0]
 8005b86:	60c7      	str	r7, [r0, #12]
 8005b88:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005b8c:	6819      	ldr	r1, [r3, #0]
 8005b8e:	b159      	cbz	r1, 8005ba8 <_dtoa_r+0x60>
 8005b90:	685a      	ldr	r2, [r3, #4]
 8005b92:	604a      	str	r2, [r1, #4]
 8005b94:	2301      	movs	r3, #1
 8005b96:	4093      	lsls	r3, r2
 8005b98:	608b      	str	r3, [r1, #8]
 8005b9a:	4648      	mov	r0, r9
 8005b9c:	f000 fdb4 	bl	8006708 <_Bfree>
 8005ba0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	601a      	str	r2, [r3, #0]
 8005ba8:	1e2b      	subs	r3, r5, #0
 8005baa:	bfbb      	ittet	lt
 8005bac:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005bb0:	9303      	strlt	r3, [sp, #12]
 8005bb2:	2300      	movge	r3, #0
 8005bb4:	2201      	movlt	r2, #1
 8005bb6:	bfac      	ite	ge
 8005bb8:	6033      	strge	r3, [r6, #0]
 8005bba:	6032      	strlt	r2, [r6, #0]
 8005bbc:	4b90      	ldr	r3, [pc, #576]	@ (8005e00 <_dtoa_r+0x2b8>)
 8005bbe:	9e03      	ldr	r6, [sp, #12]
 8005bc0:	43b3      	bics	r3, r6
 8005bc2:	d110      	bne.n	8005be6 <_dtoa_r+0x9e>
 8005bc4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005bc6:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005bca:	6013      	str	r3, [r2, #0]
 8005bcc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8005bd0:	4323      	orrs	r3, r4
 8005bd2:	f000 84de 	beq.w	8006592 <_dtoa_r+0xa4a>
 8005bd6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005bd8:	4f8a      	ldr	r7, [pc, #552]	@ (8005e04 <_dtoa_r+0x2bc>)
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	f000 84e0 	beq.w	80065a0 <_dtoa_r+0xa58>
 8005be0:	1cfb      	adds	r3, r7, #3
 8005be2:	f000 bcdb 	b.w	800659c <_dtoa_r+0xa54>
 8005be6:	ed9d 8b02 	vldr	d8, [sp, #8]
 8005bea:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005bee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bf2:	d10a      	bne.n	8005c0a <_dtoa_r+0xc2>
 8005bf4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	6013      	str	r3, [r2, #0]
 8005bfa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005bfc:	b113      	cbz	r3, 8005c04 <_dtoa_r+0xbc>
 8005bfe:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8005c00:	4b81      	ldr	r3, [pc, #516]	@ (8005e08 <_dtoa_r+0x2c0>)
 8005c02:	6013      	str	r3, [r2, #0]
 8005c04:	4f81      	ldr	r7, [pc, #516]	@ (8005e0c <_dtoa_r+0x2c4>)
 8005c06:	f000 bccb 	b.w	80065a0 <_dtoa_r+0xa58>
 8005c0a:	aa0e      	add	r2, sp, #56	@ 0x38
 8005c0c:	a90f      	add	r1, sp, #60	@ 0x3c
 8005c0e:	4648      	mov	r0, r9
 8005c10:	eeb0 0b48 	vmov.f64	d0, d8
 8005c14:	f001 f862 	bl	8006cdc <__d2b>
 8005c18:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8005c1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c1e:	9001      	str	r0, [sp, #4]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d045      	beq.n	8005cb0 <_dtoa_r+0x168>
 8005c24:	eeb0 7b48 	vmov.f64	d7, d8
 8005c28:	ee18 1a90 	vmov	r1, s17
 8005c2c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005c30:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8005c34:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8005c38:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8005c3c:	2500      	movs	r5, #0
 8005c3e:	ee07 1a90 	vmov	s15, r1
 8005c42:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8005c46:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8005de0 <_dtoa_r+0x298>
 8005c4a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005c4e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8005de8 <_dtoa_r+0x2a0>
 8005c52:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005c56:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8005df0 <_dtoa_r+0x2a8>
 8005c5a:	ee07 3a90 	vmov	s15, r3
 8005c5e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8005c62:	eeb0 7b46 	vmov.f64	d7, d6
 8005c66:	eea4 7b05 	vfma.f64	d7, d4, d5
 8005c6a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8005c6e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c76:	ee16 8a90 	vmov	r8, s13
 8005c7a:	d508      	bpl.n	8005c8e <_dtoa_r+0x146>
 8005c7c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8005c80:	eeb4 6b47 	vcmp.f64	d6, d7
 8005c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c88:	bf18      	it	ne
 8005c8a:	f108 38ff 	addne.w	r8, r8, #4294967295
 8005c8e:	f1b8 0f16 	cmp.w	r8, #22
 8005c92:	d82b      	bhi.n	8005cec <_dtoa_r+0x1a4>
 8005c94:	495e      	ldr	r1, [pc, #376]	@ (8005e10 <_dtoa_r+0x2c8>)
 8005c96:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8005c9a:	ed91 7b00 	vldr	d7, [r1]
 8005c9e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8005ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ca6:	d501      	bpl.n	8005cac <_dtoa_r+0x164>
 8005ca8:	f108 38ff 	add.w	r8, r8, #4294967295
 8005cac:	2100      	movs	r1, #0
 8005cae:	e01e      	b.n	8005cee <_dtoa_r+0x1a6>
 8005cb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005cb2:	4413      	add	r3, r2
 8005cb4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8005cb8:	2920      	cmp	r1, #32
 8005cba:	bfc1      	itttt	gt
 8005cbc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8005cc0:	408e      	lslgt	r6, r1
 8005cc2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8005cc6:	fa24 f101 	lsrgt.w	r1, r4, r1
 8005cca:	bfd6      	itet	le
 8005ccc:	f1c1 0120 	rsble	r1, r1, #32
 8005cd0:	4331      	orrgt	r1, r6
 8005cd2:	fa04 f101 	lslle.w	r1, r4, r1
 8005cd6:	ee07 1a90 	vmov	s15, r1
 8005cda:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	ee17 1a90 	vmov	r1, s15
 8005ce4:	2501      	movs	r5, #1
 8005ce6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8005cea:	e7a8      	b.n	8005c3e <_dtoa_r+0xf6>
 8005cec:	2101      	movs	r1, #1
 8005cee:	1ad2      	subs	r2, r2, r3
 8005cf0:	1e53      	subs	r3, r2, #1
 8005cf2:	9306      	str	r3, [sp, #24]
 8005cf4:	bf45      	ittet	mi
 8005cf6:	f1c2 0301 	rsbmi	r3, r2, #1
 8005cfa:	9305      	strmi	r3, [sp, #20]
 8005cfc:	2300      	movpl	r3, #0
 8005cfe:	2300      	movmi	r3, #0
 8005d00:	bf4c      	ite	mi
 8005d02:	9306      	strmi	r3, [sp, #24]
 8005d04:	9305      	strpl	r3, [sp, #20]
 8005d06:	f1b8 0f00 	cmp.w	r8, #0
 8005d0a:	910c      	str	r1, [sp, #48]	@ 0x30
 8005d0c:	db18      	blt.n	8005d40 <_dtoa_r+0x1f8>
 8005d0e:	9b06      	ldr	r3, [sp, #24]
 8005d10:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005d14:	4443      	add	r3, r8
 8005d16:	9306      	str	r3, [sp, #24]
 8005d18:	2300      	movs	r3, #0
 8005d1a:	9a07      	ldr	r2, [sp, #28]
 8005d1c:	2a09      	cmp	r2, #9
 8005d1e:	d849      	bhi.n	8005db4 <_dtoa_r+0x26c>
 8005d20:	2a05      	cmp	r2, #5
 8005d22:	bfc4      	itt	gt
 8005d24:	3a04      	subgt	r2, #4
 8005d26:	9207      	strgt	r2, [sp, #28]
 8005d28:	9a07      	ldr	r2, [sp, #28]
 8005d2a:	f1a2 0202 	sub.w	r2, r2, #2
 8005d2e:	bfcc      	ite	gt
 8005d30:	2400      	movgt	r4, #0
 8005d32:	2401      	movle	r4, #1
 8005d34:	2a03      	cmp	r2, #3
 8005d36:	d848      	bhi.n	8005dca <_dtoa_r+0x282>
 8005d38:	e8df f002 	tbb	[pc, r2]
 8005d3c:	3a2c2e0b 	.word	0x3a2c2e0b
 8005d40:	9b05      	ldr	r3, [sp, #20]
 8005d42:	2200      	movs	r2, #0
 8005d44:	eba3 0308 	sub.w	r3, r3, r8
 8005d48:	9305      	str	r3, [sp, #20]
 8005d4a:	920a      	str	r2, [sp, #40]	@ 0x28
 8005d4c:	f1c8 0300 	rsb	r3, r8, #0
 8005d50:	e7e3      	b.n	8005d1a <_dtoa_r+0x1d2>
 8005d52:	2200      	movs	r2, #0
 8005d54:	9208      	str	r2, [sp, #32]
 8005d56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d58:	2a00      	cmp	r2, #0
 8005d5a:	dc39      	bgt.n	8005dd0 <_dtoa_r+0x288>
 8005d5c:	f04f 0b01 	mov.w	fp, #1
 8005d60:	46da      	mov	sl, fp
 8005d62:	465a      	mov	r2, fp
 8005d64:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8005d68:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8005d6c:	2100      	movs	r1, #0
 8005d6e:	2004      	movs	r0, #4
 8005d70:	f100 0614 	add.w	r6, r0, #20
 8005d74:	4296      	cmp	r6, r2
 8005d76:	d930      	bls.n	8005dda <_dtoa_r+0x292>
 8005d78:	6079      	str	r1, [r7, #4]
 8005d7a:	4648      	mov	r0, r9
 8005d7c:	9304      	str	r3, [sp, #16]
 8005d7e:	f000 fc83 	bl	8006688 <_Balloc>
 8005d82:	9b04      	ldr	r3, [sp, #16]
 8005d84:	4607      	mov	r7, r0
 8005d86:	2800      	cmp	r0, #0
 8005d88:	d146      	bne.n	8005e18 <_dtoa_r+0x2d0>
 8005d8a:	4b22      	ldr	r3, [pc, #136]	@ (8005e14 <_dtoa_r+0x2cc>)
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005d92:	e6f2      	b.n	8005b7a <_dtoa_r+0x32>
 8005d94:	2201      	movs	r2, #1
 8005d96:	e7dd      	b.n	8005d54 <_dtoa_r+0x20c>
 8005d98:	2200      	movs	r2, #0
 8005d9a:	9208      	str	r2, [sp, #32]
 8005d9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d9e:	eb08 0b02 	add.w	fp, r8, r2
 8005da2:	f10b 0a01 	add.w	sl, fp, #1
 8005da6:	4652      	mov	r2, sl
 8005da8:	2a01      	cmp	r2, #1
 8005daa:	bfb8      	it	lt
 8005dac:	2201      	movlt	r2, #1
 8005dae:	e7db      	b.n	8005d68 <_dtoa_r+0x220>
 8005db0:	2201      	movs	r2, #1
 8005db2:	e7f2      	b.n	8005d9a <_dtoa_r+0x252>
 8005db4:	2401      	movs	r4, #1
 8005db6:	2200      	movs	r2, #0
 8005db8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8005dbc:	f04f 3bff 	mov.w	fp, #4294967295
 8005dc0:	2100      	movs	r1, #0
 8005dc2:	46da      	mov	sl, fp
 8005dc4:	2212      	movs	r2, #18
 8005dc6:	9109      	str	r1, [sp, #36]	@ 0x24
 8005dc8:	e7ce      	b.n	8005d68 <_dtoa_r+0x220>
 8005dca:	2201      	movs	r2, #1
 8005dcc:	9208      	str	r2, [sp, #32]
 8005dce:	e7f5      	b.n	8005dbc <_dtoa_r+0x274>
 8005dd0:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8005dd4:	46da      	mov	sl, fp
 8005dd6:	465a      	mov	r2, fp
 8005dd8:	e7c6      	b.n	8005d68 <_dtoa_r+0x220>
 8005dda:	3101      	adds	r1, #1
 8005ddc:	0040      	lsls	r0, r0, #1
 8005dde:	e7c7      	b.n	8005d70 <_dtoa_r+0x228>
 8005de0:	636f4361 	.word	0x636f4361
 8005de4:	3fd287a7 	.word	0x3fd287a7
 8005de8:	8b60c8b3 	.word	0x8b60c8b3
 8005dec:	3fc68a28 	.word	0x3fc68a28
 8005df0:	509f79fb 	.word	0x509f79fb
 8005df4:	3fd34413 	.word	0x3fd34413
 8005df8:	08009791 	.word	0x08009791
 8005dfc:	080097a8 	.word	0x080097a8
 8005e00:	7ff00000 	.word	0x7ff00000
 8005e04:	0800978d 	.word	0x0800978d
 8005e08:	08009761 	.word	0x08009761
 8005e0c:	08009760 	.word	0x08009760
 8005e10:	080098a0 	.word	0x080098a0
 8005e14:	08009800 	.word	0x08009800
 8005e18:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8005e1c:	f1ba 0f0e 	cmp.w	sl, #14
 8005e20:	6010      	str	r0, [r2, #0]
 8005e22:	d86f      	bhi.n	8005f04 <_dtoa_r+0x3bc>
 8005e24:	2c00      	cmp	r4, #0
 8005e26:	d06d      	beq.n	8005f04 <_dtoa_r+0x3bc>
 8005e28:	f1b8 0f00 	cmp.w	r8, #0
 8005e2c:	f340 80c2 	ble.w	8005fb4 <_dtoa_r+0x46c>
 8005e30:	4aca      	ldr	r2, [pc, #808]	@ (800615c <_dtoa_r+0x614>)
 8005e32:	f008 010f 	and.w	r1, r8, #15
 8005e36:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005e3a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8005e3e:	ed92 7b00 	vldr	d7, [r2]
 8005e42:	ea4f 1128 	mov.w	r1, r8, asr #4
 8005e46:	f000 80a9 	beq.w	8005f9c <_dtoa_r+0x454>
 8005e4a:	4ac5      	ldr	r2, [pc, #788]	@ (8006160 <_dtoa_r+0x618>)
 8005e4c:	ed92 6b08 	vldr	d6, [r2, #32]
 8005e50:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8005e54:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005e58:	f001 010f 	and.w	r1, r1, #15
 8005e5c:	2203      	movs	r2, #3
 8005e5e:	48c0      	ldr	r0, [pc, #768]	@ (8006160 <_dtoa_r+0x618>)
 8005e60:	2900      	cmp	r1, #0
 8005e62:	f040 809d 	bne.w	8005fa0 <_dtoa_r+0x458>
 8005e66:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005e6a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005e6e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005e72:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005e74:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e78:	2900      	cmp	r1, #0
 8005e7a:	f000 80c1 	beq.w	8006000 <_dtoa_r+0x4b8>
 8005e7e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8005e82:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e8a:	f140 80b9 	bpl.w	8006000 <_dtoa_r+0x4b8>
 8005e8e:	f1ba 0f00 	cmp.w	sl, #0
 8005e92:	f000 80b5 	beq.w	8006000 <_dtoa_r+0x4b8>
 8005e96:	f1bb 0f00 	cmp.w	fp, #0
 8005e9a:	dd31      	ble.n	8005f00 <_dtoa_r+0x3b8>
 8005e9c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8005ea0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005ea4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005ea8:	f108 31ff 	add.w	r1, r8, #4294967295
 8005eac:	9104      	str	r1, [sp, #16]
 8005eae:	3201      	adds	r2, #1
 8005eb0:	465c      	mov	r4, fp
 8005eb2:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005eb6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8005eba:	ee07 2a90 	vmov	s15, r2
 8005ebe:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005ec2:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005ec6:	ee15 2a90 	vmov	r2, s11
 8005eca:	ec51 0b15 	vmov	r0, r1, d5
 8005ece:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8005ed2:	2c00      	cmp	r4, #0
 8005ed4:	f040 8098 	bne.w	8006008 <_dtoa_r+0x4c0>
 8005ed8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8005edc:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005ee0:	ec41 0b17 	vmov	d7, r0, r1
 8005ee4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005ee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eec:	f300 8261 	bgt.w	80063b2 <_dtoa_r+0x86a>
 8005ef0:	eeb1 7b47 	vneg.f64	d7, d7
 8005ef4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005efc:	f100 80f5 	bmi.w	80060ea <_dtoa_r+0x5a2>
 8005f00:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005f04:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005f06:	2a00      	cmp	r2, #0
 8005f08:	f2c0 812c 	blt.w	8006164 <_dtoa_r+0x61c>
 8005f0c:	f1b8 0f0e 	cmp.w	r8, #14
 8005f10:	f300 8128 	bgt.w	8006164 <_dtoa_r+0x61c>
 8005f14:	4b91      	ldr	r3, [pc, #580]	@ (800615c <_dtoa_r+0x614>)
 8005f16:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005f1a:	ed93 6b00 	vldr	d6, [r3]
 8005f1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	da03      	bge.n	8005f2c <_dtoa_r+0x3e4>
 8005f24:	f1ba 0f00 	cmp.w	sl, #0
 8005f28:	f340 80d2 	ble.w	80060d0 <_dtoa_r+0x588>
 8005f2c:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8005f30:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005f34:	463e      	mov	r6, r7
 8005f36:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8005f3a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8005f3e:	ee15 3a10 	vmov	r3, s10
 8005f42:	3330      	adds	r3, #48	@ 0x30
 8005f44:	f806 3b01 	strb.w	r3, [r6], #1
 8005f48:	1bf3      	subs	r3, r6, r7
 8005f4a:	459a      	cmp	sl, r3
 8005f4c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005f50:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005f54:	f040 80f8 	bne.w	8006148 <_dtoa_r+0x600>
 8005f58:	ee37 7b07 	vadd.f64	d7, d7, d7
 8005f5c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f64:	f300 80dd 	bgt.w	8006122 <_dtoa_r+0x5da>
 8005f68:	eeb4 7b46 	vcmp.f64	d7, d6
 8005f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f70:	d104      	bne.n	8005f7c <_dtoa_r+0x434>
 8005f72:	ee15 3a10 	vmov	r3, s10
 8005f76:	07db      	lsls	r3, r3, #31
 8005f78:	f100 80d3 	bmi.w	8006122 <_dtoa_r+0x5da>
 8005f7c:	9901      	ldr	r1, [sp, #4]
 8005f7e:	4648      	mov	r0, r9
 8005f80:	f000 fbc2 	bl	8006708 <_Bfree>
 8005f84:	2300      	movs	r3, #0
 8005f86:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005f88:	7033      	strb	r3, [r6, #0]
 8005f8a:	f108 0301 	add.w	r3, r8, #1
 8005f8e:	6013      	str	r3, [r2, #0]
 8005f90:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	f000 8304 	beq.w	80065a0 <_dtoa_r+0xa58>
 8005f98:	601e      	str	r6, [r3, #0]
 8005f9a:	e301      	b.n	80065a0 <_dtoa_r+0xa58>
 8005f9c:	2202      	movs	r2, #2
 8005f9e:	e75e      	b.n	8005e5e <_dtoa_r+0x316>
 8005fa0:	07cc      	lsls	r4, r1, #31
 8005fa2:	d504      	bpl.n	8005fae <_dtoa_r+0x466>
 8005fa4:	ed90 6b00 	vldr	d6, [r0]
 8005fa8:	3201      	adds	r2, #1
 8005faa:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005fae:	1049      	asrs	r1, r1, #1
 8005fb0:	3008      	adds	r0, #8
 8005fb2:	e755      	b.n	8005e60 <_dtoa_r+0x318>
 8005fb4:	d022      	beq.n	8005ffc <_dtoa_r+0x4b4>
 8005fb6:	f1c8 0100 	rsb	r1, r8, #0
 8005fba:	4a68      	ldr	r2, [pc, #416]	@ (800615c <_dtoa_r+0x614>)
 8005fbc:	f001 000f 	and.w	r0, r1, #15
 8005fc0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8005fc4:	ed92 7b00 	vldr	d7, [r2]
 8005fc8:	ee28 7b07 	vmul.f64	d7, d8, d7
 8005fcc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005fd0:	4863      	ldr	r0, [pc, #396]	@ (8006160 <_dtoa_r+0x618>)
 8005fd2:	1109      	asrs	r1, r1, #4
 8005fd4:	2400      	movs	r4, #0
 8005fd6:	2202      	movs	r2, #2
 8005fd8:	b929      	cbnz	r1, 8005fe6 <_dtoa_r+0x49e>
 8005fda:	2c00      	cmp	r4, #0
 8005fdc:	f43f af49 	beq.w	8005e72 <_dtoa_r+0x32a>
 8005fe0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005fe4:	e745      	b.n	8005e72 <_dtoa_r+0x32a>
 8005fe6:	07ce      	lsls	r6, r1, #31
 8005fe8:	d505      	bpl.n	8005ff6 <_dtoa_r+0x4ae>
 8005fea:	ed90 6b00 	vldr	d6, [r0]
 8005fee:	3201      	adds	r2, #1
 8005ff0:	2401      	movs	r4, #1
 8005ff2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005ff6:	1049      	asrs	r1, r1, #1
 8005ff8:	3008      	adds	r0, #8
 8005ffa:	e7ed      	b.n	8005fd8 <_dtoa_r+0x490>
 8005ffc:	2202      	movs	r2, #2
 8005ffe:	e738      	b.n	8005e72 <_dtoa_r+0x32a>
 8006000:	f8cd 8010 	str.w	r8, [sp, #16]
 8006004:	4654      	mov	r4, sl
 8006006:	e754      	b.n	8005eb2 <_dtoa_r+0x36a>
 8006008:	4a54      	ldr	r2, [pc, #336]	@ (800615c <_dtoa_r+0x614>)
 800600a:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800600e:	ed12 4b02 	vldr	d4, [r2, #-8]
 8006012:	9a08      	ldr	r2, [sp, #32]
 8006014:	ec41 0b17 	vmov	d7, r0, r1
 8006018:	443c      	add	r4, r7
 800601a:	b34a      	cbz	r2, 8006070 <_dtoa_r+0x528>
 800601c:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8006020:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8006024:	463e      	mov	r6, r7
 8006026:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800602a:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800602e:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006032:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006036:	ee14 2a90 	vmov	r2, s9
 800603a:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800603e:	3230      	adds	r2, #48	@ 0x30
 8006040:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006044:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800604c:	f806 2b01 	strb.w	r2, [r6], #1
 8006050:	d438      	bmi.n	80060c4 <_dtoa_r+0x57c>
 8006052:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006056:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800605a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800605e:	d462      	bmi.n	8006126 <_dtoa_r+0x5de>
 8006060:	42a6      	cmp	r6, r4
 8006062:	f43f af4d 	beq.w	8005f00 <_dtoa_r+0x3b8>
 8006066:	ee27 7b03 	vmul.f64	d7, d7, d3
 800606a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800606e:	e7e0      	b.n	8006032 <_dtoa_r+0x4ea>
 8006070:	4621      	mov	r1, r4
 8006072:	463e      	mov	r6, r7
 8006074:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006078:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800607c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006080:	ee14 2a90 	vmov	r2, s9
 8006084:	3230      	adds	r2, #48	@ 0x30
 8006086:	f806 2b01 	strb.w	r2, [r6], #1
 800608a:	42a6      	cmp	r6, r4
 800608c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006090:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006094:	d119      	bne.n	80060ca <_dtoa_r+0x582>
 8006096:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800609a:	ee37 4b05 	vadd.f64	d4, d7, d5
 800609e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80060a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060a6:	dc3e      	bgt.n	8006126 <_dtoa_r+0x5de>
 80060a8:	ee35 5b47 	vsub.f64	d5, d5, d7
 80060ac:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80060b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060b4:	f57f af24 	bpl.w	8005f00 <_dtoa_r+0x3b8>
 80060b8:	460e      	mov	r6, r1
 80060ba:	3901      	subs	r1, #1
 80060bc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80060c0:	2b30      	cmp	r3, #48	@ 0x30
 80060c2:	d0f9      	beq.n	80060b8 <_dtoa_r+0x570>
 80060c4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80060c8:	e758      	b.n	8005f7c <_dtoa_r+0x434>
 80060ca:	ee26 6b03 	vmul.f64	d6, d6, d3
 80060ce:	e7d5      	b.n	800607c <_dtoa_r+0x534>
 80060d0:	d10b      	bne.n	80060ea <_dtoa_r+0x5a2>
 80060d2:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80060d6:	ee26 6b07 	vmul.f64	d6, d6, d7
 80060da:	ed9d 7b02 	vldr	d7, [sp, #8]
 80060de:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80060e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060e6:	f2c0 8161 	blt.w	80063ac <_dtoa_r+0x864>
 80060ea:	2400      	movs	r4, #0
 80060ec:	4625      	mov	r5, r4
 80060ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060f0:	43db      	mvns	r3, r3
 80060f2:	9304      	str	r3, [sp, #16]
 80060f4:	463e      	mov	r6, r7
 80060f6:	f04f 0800 	mov.w	r8, #0
 80060fa:	4621      	mov	r1, r4
 80060fc:	4648      	mov	r0, r9
 80060fe:	f000 fb03 	bl	8006708 <_Bfree>
 8006102:	2d00      	cmp	r5, #0
 8006104:	d0de      	beq.n	80060c4 <_dtoa_r+0x57c>
 8006106:	f1b8 0f00 	cmp.w	r8, #0
 800610a:	d005      	beq.n	8006118 <_dtoa_r+0x5d0>
 800610c:	45a8      	cmp	r8, r5
 800610e:	d003      	beq.n	8006118 <_dtoa_r+0x5d0>
 8006110:	4641      	mov	r1, r8
 8006112:	4648      	mov	r0, r9
 8006114:	f000 faf8 	bl	8006708 <_Bfree>
 8006118:	4629      	mov	r1, r5
 800611a:	4648      	mov	r0, r9
 800611c:	f000 faf4 	bl	8006708 <_Bfree>
 8006120:	e7d0      	b.n	80060c4 <_dtoa_r+0x57c>
 8006122:	f8cd 8010 	str.w	r8, [sp, #16]
 8006126:	4633      	mov	r3, r6
 8006128:	461e      	mov	r6, r3
 800612a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800612e:	2a39      	cmp	r2, #57	@ 0x39
 8006130:	d106      	bne.n	8006140 <_dtoa_r+0x5f8>
 8006132:	429f      	cmp	r7, r3
 8006134:	d1f8      	bne.n	8006128 <_dtoa_r+0x5e0>
 8006136:	9a04      	ldr	r2, [sp, #16]
 8006138:	3201      	adds	r2, #1
 800613a:	9204      	str	r2, [sp, #16]
 800613c:	2230      	movs	r2, #48	@ 0x30
 800613e:	703a      	strb	r2, [r7, #0]
 8006140:	781a      	ldrb	r2, [r3, #0]
 8006142:	3201      	adds	r2, #1
 8006144:	701a      	strb	r2, [r3, #0]
 8006146:	e7bd      	b.n	80060c4 <_dtoa_r+0x57c>
 8006148:	ee27 7b04 	vmul.f64	d7, d7, d4
 800614c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006154:	f47f aeef 	bne.w	8005f36 <_dtoa_r+0x3ee>
 8006158:	e710      	b.n	8005f7c <_dtoa_r+0x434>
 800615a:	bf00      	nop
 800615c:	080098a0 	.word	0x080098a0
 8006160:	08009878 	.word	0x08009878
 8006164:	9908      	ldr	r1, [sp, #32]
 8006166:	2900      	cmp	r1, #0
 8006168:	f000 80e3 	beq.w	8006332 <_dtoa_r+0x7ea>
 800616c:	9907      	ldr	r1, [sp, #28]
 800616e:	2901      	cmp	r1, #1
 8006170:	f300 80c8 	bgt.w	8006304 <_dtoa_r+0x7bc>
 8006174:	2d00      	cmp	r5, #0
 8006176:	f000 80c1 	beq.w	80062fc <_dtoa_r+0x7b4>
 800617a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800617e:	9e05      	ldr	r6, [sp, #20]
 8006180:	461c      	mov	r4, r3
 8006182:	9304      	str	r3, [sp, #16]
 8006184:	9b05      	ldr	r3, [sp, #20]
 8006186:	4413      	add	r3, r2
 8006188:	9305      	str	r3, [sp, #20]
 800618a:	9b06      	ldr	r3, [sp, #24]
 800618c:	2101      	movs	r1, #1
 800618e:	4413      	add	r3, r2
 8006190:	4648      	mov	r0, r9
 8006192:	9306      	str	r3, [sp, #24]
 8006194:	f000 fb6c 	bl	8006870 <__i2b>
 8006198:	9b04      	ldr	r3, [sp, #16]
 800619a:	4605      	mov	r5, r0
 800619c:	b166      	cbz	r6, 80061b8 <_dtoa_r+0x670>
 800619e:	9a06      	ldr	r2, [sp, #24]
 80061a0:	2a00      	cmp	r2, #0
 80061a2:	dd09      	ble.n	80061b8 <_dtoa_r+0x670>
 80061a4:	42b2      	cmp	r2, r6
 80061a6:	9905      	ldr	r1, [sp, #20]
 80061a8:	bfa8      	it	ge
 80061aa:	4632      	movge	r2, r6
 80061ac:	1a89      	subs	r1, r1, r2
 80061ae:	9105      	str	r1, [sp, #20]
 80061b0:	9906      	ldr	r1, [sp, #24]
 80061b2:	1ab6      	subs	r6, r6, r2
 80061b4:	1a8a      	subs	r2, r1, r2
 80061b6:	9206      	str	r2, [sp, #24]
 80061b8:	b1fb      	cbz	r3, 80061fa <_dtoa_r+0x6b2>
 80061ba:	9a08      	ldr	r2, [sp, #32]
 80061bc:	2a00      	cmp	r2, #0
 80061be:	f000 80bc 	beq.w	800633a <_dtoa_r+0x7f2>
 80061c2:	b19c      	cbz	r4, 80061ec <_dtoa_r+0x6a4>
 80061c4:	4629      	mov	r1, r5
 80061c6:	4622      	mov	r2, r4
 80061c8:	4648      	mov	r0, r9
 80061ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80061cc:	f000 fc10 	bl	80069f0 <__pow5mult>
 80061d0:	9a01      	ldr	r2, [sp, #4]
 80061d2:	4601      	mov	r1, r0
 80061d4:	4605      	mov	r5, r0
 80061d6:	4648      	mov	r0, r9
 80061d8:	f000 fb60 	bl	800689c <__multiply>
 80061dc:	9901      	ldr	r1, [sp, #4]
 80061de:	9004      	str	r0, [sp, #16]
 80061e0:	4648      	mov	r0, r9
 80061e2:	f000 fa91 	bl	8006708 <_Bfree>
 80061e6:	9a04      	ldr	r2, [sp, #16]
 80061e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061ea:	9201      	str	r2, [sp, #4]
 80061ec:	1b1a      	subs	r2, r3, r4
 80061ee:	d004      	beq.n	80061fa <_dtoa_r+0x6b2>
 80061f0:	9901      	ldr	r1, [sp, #4]
 80061f2:	4648      	mov	r0, r9
 80061f4:	f000 fbfc 	bl	80069f0 <__pow5mult>
 80061f8:	9001      	str	r0, [sp, #4]
 80061fa:	2101      	movs	r1, #1
 80061fc:	4648      	mov	r0, r9
 80061fe:	f000 fb37 	bl	8006870 <__i2b>
 8006202:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006204:	4604      	mov	r4, r0
 8006206:	2b00      	cmp	r3, #0
 8006208:	f000 81d0 	beq.w	80065ac <_dtoa_r+0xa64>
 800620c:	461a      	mov	r2, r3
 800620e:	4601      	mov	r1, r0
 8006210:	4648      	mov	r0, r9
 8006212:	f000 fbed 	bl	80069f0 <__pow5mult>
 8006216:	9b07      	ldr	r3, [sp, #28]
 8006218:	2b01      	cmp	r3, #1
 800621a:	4604      	mov	r4, r0
 800621c:	f300 8095 	bgt.w	800634a <_dtoa_r+0x802>
 8006220:	9b02      	ldr	r3, [sp, #8]
 8006222:	2b00      	cmp	r3, #0
 8006224:	f040 808b 	bne.w	800633e <_dtoa_r+0x7f6>
 8006228:	9b03      	ldr	r3, [sp, #12]
 800622a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800622e:	2a00      	cmp	r2, #0
 8006230:	f040 8087 	bne.w	8006342 <_dtoa_r+0x7fa>
 8006234:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006238:	0d12      	lsrs	r2, r2, #20
 800623a:	0512      	lsls	r2, r2, #20
 800623c:	2a00      	cmp	r2, #0
 800623e:	f000 8082 	beq.w	8006346 <_dtoa_r+0x7fe>
 8006242:	9b05      	ldr	r3, [sp, #20]
 8006244:	3301      	adds	r3, #1
 8006246:	9305      	str	r3, [sp, #20]
 8006248:	9b06      	ldr	r3, [sp, #24]
 800624a:	3301      	adds	r3, #1
 800624c:	9306      	str	r3, [sp, #24]
 800624e:	2301      	movs	r3, #1
 8006250:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006252:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006254:	2b00      	cmp	r3, #0
 8006256:	f000 81af 	beq.w	80065b8 <_dtoa_r+0xa70>
 800625a:	6922      	ldr	r2, [r4, #16]
 800625c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006260:	6910      	ldr	r0, [r2, #16]
 8006262:	f000 fab9 	bl	80067d8 <__hi0bits>
 8006266:	f1c0 0020 	rsb	r0, r0, #32
 800626a:	9b06      	ldr	r3, [sp, #24]
 800626c:	4418      	add	r0, r3
 800626e:	f010 001f 	ands.w	r0, r0, #31
 8006272:	d076      	beq.n	8006362 <_dtoa_r+0x81a>
 8006274:	f1c0 0220 	rsb	r2, r0, #32
 8006278:	2a04      	cmp	r2, #4
 800627a:	dd69      	ble.n	8006350 <_dtoa_r+0x808>
 800627c:	9b05      	ldr	r3, [sp, #20]
 800627e:	f1c0 001c 	rsb	r0, r0, #28
 8006282:	4403      	add	r3, r0
 8006284:	9305      	str	r3, [sp, #20]
 8006286:	9b06      	ldr	r3, [sp, #24]
 8006288:	4406      	add	r6, r0
 800628a:	4403      	add	r3, r0
 800628c:	9306      	str	r3, [sp, #24]
 800628e:	9b05      	ldr	r3, [sp, #20]
 8006290:	2b00      	cmp	r3, #0
 8006292:	dd05      	ble.n	80062a0 <_dtoa_r+0x758>
 8006294:	9901      	ldr	r1, [sp, #4]
 8006296:	461a      	mov	r2, r3
 8006298:	4648      	mov	r0, r9
 800629a:	f000 fc03 	bl	8006aa4 <__lshift>
 800629e:	9001      	str	r0, [sp, #4]
 80062a0:	9b06      	ldr	r3, [sp, #24]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	dd05      	ble.n	80062b2 <_dtoa_r+0x76a>
 80062a6:	4621      	mov	r1, r4
 80062a8:	461a      	mov	r2, r3
 80062aa:	4648      	mov	r0, r9
 80062ac:	f000 fbfa 	bl	8006aa4 <__lshift>
 80062b0:	4604      	mov	r4, r0
 80062b2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d056      	beq.n	8006366 <_dtoa_r+0x81e>
 80062b8:	9801      	ldr	r0, [sp, #4]
 80062ba:	4621      	mov	r1, r4
 80062bc:	f000 fc5e 	bl	8006b7c <__mcmp>
 80062c0:	2800      	cmp	r0, #0
 80062c2:	da50      	bge.n	8006366 <_dtoa_r+0x81e>
 80062c4:	f108 33ff 	add.w	r3, r8, #4294967295
 80062c8:	9304      	str	r3, [sp, #16]
 80062ca:	9901      	ldr	r1, [sp, #4]
 80062cc:	2300      	movs	r3, #0
 80062ce:	220a      	movs	r2, #10
 80062d0:	4648      	mov	r0, r9
 80062d2:	f000 fa3b 	bl	800674c <__multadd>
 80062d6:	9b08      	ldr	r3, [sp, #32]
 80062d8:	9001      	str	r0, [sp, #4]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	f000 816e 	beq.w	80065bc <_dtoa_r+0xa74>
 80062e0:	4629      	mov	r1, r5
 80062e2:	2300      	movs	r3, #0
 80062e4:	220a      	movs	r2, #10
 80062e6:	4648      	mov	r0, r9
 80062e8:	f000 fa30 	bl	800674c <__multadd>
 80062ec:	f1bb 0f00 	cmp.w	fp, #0
 80062f0:	4605      	mov	r5, r0
 80062f2:	dc64      	bgt.n	80063be <_dtoa_r+0x876>
 80062f4:	9b07      	ldr	r3, [sp, #28]
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	dc3e      	bgt.n	8006378 <_dtoa_r+0x830>
 80062fa:	e060      	b.n	80063be <_dtoa_r+0x876>
 80062fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80062fe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006302:	e73c      	b.n	800617e <_dtoa_r+0x636>
 8006304:	f10a 34ff 	add.w	r4, sl, #4294967295
 8006308:	42a3      	cmp	r3, r4
 800630a:	bfbf      	itttt	lt
 800630c:	1ae2      	sublt	r2, r4, r3
 800630e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006310:	189b      	addlt	r3, r3, r2
 8006312:	930a      	strlt	r3, [sp, #40]	@ 0x28
 8006314:	bfae      	itee	ge
 8006316:	1b1c      	subge	r4, r3, r4
 8006318:	4623      	movlt	r3, r4
 800631a:	2400      	movlt	r4, #0
 800631c:	f1ba 0f00 	cmp.w	sl, #0
 8006320:	bfb5      	itete	lt
 8006322:	9a05      	ldrlt	r2, [sp, #20]
 8006324:	9e05      	ldrge	r6, [sp, #20]
 8006326:	eba2 060a 	sublt.w	r6, r2, sl
 800632a:	4652      	movge	r2, sl
 800632c:	bfb8      	it	lt
 800632e:	2200      	movlt	r2, #0
 8006330:	e727      	b.n	8006182 <_dtoa_r+0x63a>
 8006332:	9e05      	ldr	r6, [sp, #20]
 8006334:	9d08      	ldr	r5, [sp, #32]
 8006336:	461c      	mov	r4, r3
 8006338:	e730      	b.n	800619c <_dtoa_r+0x654>
 800633a:	461a      	mov	r2, r3
 800633c:	e758      	b.n	80061f0 <_dtoa_r+0x6a8>
 800633e:	2300      	movs	r3, #0
 8006340:	e786      	b.n	8006250 <_dtoa_r+0x708>
 8006342:	9b02      	ldr	r3, [sp, #8]
 8006344:	e784      	b.n	8006250 <_dtoa_r+0x708>
 8006346:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006348:	e783      	b.n	8006252 <_dtoa_r+0x70a>
 800634a:	2300      	movs	r3, #0
 800634c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800634e:	e784      	b.n	800625a <_dtoa_r+0x712>
 8006350:	d09d      	beq.n	800628e <_dtoa_r+0x746>
 8006352:	9b05      	ldr	r3, [sp, #20]
 8006354:	321c      	adds	r2, #28
 8006356:	4413      	add	r3, r2
 8006358:	9305      	str	r3, [sp, #20]
 800635a:	9b06      	ldr	r3, [sp, #24]
 800635c:	4416      	add	r6, r2
 800635e:	4413      	add	r3, r2
 8006360:	e794      	b.n	800628c <_dtoa_r+0x744>
 8006362:	4602      	mov	r2, r0
 8006364:	e7f5      	b.n	8006352 <_dtoa_r+0x80a>
 8006366:	f1ba 0f00 	cmp.w	sl, #0
 800636a:	f8cd 8010 	str.w	r8, [sp, #16]
 800636e:	46d3      	mov	fp, sl
 8006370:	dc21      	bgt.n	80063b6 <_dtoa_r+0x86e>
 8006372:	9b07      	ldr	r3, [sp, #28]
 8006374:	2b02      	cmp	r3, #2
 8006376:	dd1e      	ble.n	80063b6 <_dtoa_r+0x86e>
 8006378:	f1bb 0f00 	cmp.w	fp, #0
 800637c:	f47f aeb7 	bne.w	80060ee <_dtoa_r+0x5a6>
 8006380:	4621      	mov	r1, r4
 8006382:	465b      	mov	r3, fp
 8006384:	2205      	movs	r2, #5
 8006386:	4648      	mov	r0, r9
 8006388:	f000 f9e0 	bl	800674c <__multadd>
 800638c:	4601      	mov	r1, r0
 800638e:	4604      	mov	r4, r0
 8006390:	9801      	ldr	r0, [sp, #4]
 8006392:	f000 fbf3 	bl	8006b7c <__mcmp>
 8006396:	2800      	cmp	r0, #0
 8006398:	f77f aea9 	ble.w	80060ee <_dtoa_r+0x5a6>
 800639c:	463e      	mov	r6, r7
 800639e:	2331      	movs	r3, #49	@ 0x31
 80063a0:	f806 3b01 	strb.w	r3, [r6], #1
 80063a4:	9b04      	ldr	r3, [sp, #16]
 80063a6:	3301      	adds	r3, #1
 80063a8:	9304      	str	r3, [sp, #16]
 80063aa:	e6a4      	b.n	80060f6 <_dtoa_r+0x5ae>
 80063ac:	f8cd 8010 	str.w	r8, [sp, #16]
 80063b0:	4654      	mov	r4, sl
 80063b2:	4625      	mov	r5, r4
 80063b4:	e7f2      	b.n	800639c <_dtoa_r+0x854>
 80063b6:	9b08      	ldr	r3, [sp, #32]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	f000 8103 	beq.w	80065c4 <_dtoa_r+0xa7c>
 80063be:	2e00      	cmp	r6, #0
 80063c0:	dd05      	ble.n	80063ce <_dtoa_r+0x886>
 80063c2:	4629      	mov	r1, r5
 80063c4:	4632      	mov	r2, r6
 80063c6:	4648      	mov	r0, r9
 80063c8:	f000 fb6c 	bl	8006aa4 <__lshift>
 80063cc:	4605      	mov	r5, r0
 80063ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d058      	beq.n	8006486 <_dtoa_r+0x93e>
 80063d4:	6869      	ldr	r1, [r5, #4]
 80063d6:	4648      	mov	r0, r9
 80063d8:	f000 f956 	bl	8006688 <_Balloc>
 80063dc:	4606      	mov	r6, r0
 80063de:	b928      	cbnz	r0, 80063ec <_dtoa_r+0x8a4>
 80063e0:	4b82      	ldr	r3, [pc, #520]	@ (80065ec <_dtoa_r+0xaa4>)
 80063e2:	4602      	mov	r2, r0
 80063e4:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80063e8:	f7ff bbc7 	b.w	8005b7a <_dtoa_r+0x32>
 80063ec:	692a      	ldr	r2, [r5, #16]
 80063ee:	3202      	adds	r2, #2
 80063f0:	0092      	lsls	r2, r2, #2
 80063f2:	f105 010c 	add.w	r1, r5, #12
 80063f6:	300c      	adds	r0, #12
 80063f8:	f7ff fb0f 	bl	8005a1a <memcpy>
 80063fc:	2201      	movs	r2, #1
 80063fe:	4631      	mov	r1, r6
 8006400:	4648      	mov	r0, r9
 8006402:	f000 fb4f 	bl	8006aa4 <__lshift>
 8006406:	1c7b      	adds	r3, r7, #1
 8006408:	9305      	str	r3, [sp, #20]
 800640a:	eb07 030b 	add.w	r3, r7, fp
 800640e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006410:	9b02      	ldr	r3, [sp, #8]
 8006412:	f003 0301 	and.w	r3, r3, #1
 8006416:	46a8      	mov	r8, r5
 8006418:	9308      	str	r3, [sp, #32]
 800641a:	4605      	mov	r5, r0
 800641c:	9b05      	ldr	r3, [sp, #20]
 800641e:	9801      	ldr	r0, [sp, #4]
 8006420:	4621      	mov	r1, r4
 8006422:	f103 3bff 	add.w	fp, r3, #4294967295
 8006426:	f7ff fb06 	bl	8005a36 <quorem>
 800642a:	4641      	mov	r1, r8
 800642c:	9002      	str	r0, [sp, #8]
 800642e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8006432:	9801      	ldr	r0, [sp, #4]
 8006434:	f000 fba2 	bl	8006b7c <__mcmp>
 8006438:	462a      	mov	r2, r5
 800643a:	9006      	str	r0, [sp, #24]
 800643c:	4621      	mov	r1, r4
 800643e:	4648      	mov	r0, r9
 8006440:	f000 fbb8 	bl	8006bb4 <__mdiff>
 8006444:	68c2      	ldr	r2, [r0, #12]
 8006446:	4606      	mov	r6, r0
 8006448:	b9fa      	cbnz	r2, 800648a <_dtoa_r+0x942>
 800644a:	4601      	mov	r1, r0
 800644c:	9801      	ldr	r0, [sp, #4]
 800644e:	f000 fb95 	bl	8006b7c <__mcmp>
 8006452:	4602      	mov	r2, r0
 8006454:	4631      	mov	r1, r6
 8006456:	4648      	mov	r0, r9
 8006458:	920a      	str	r2, [sp, #40]	@ 0x28
 800645a:	f000 f955 	bl	8006708 <_Bfree>
 800645e:	9b07      	ldr	r3, [sp, #28]
 8006460:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006462:	9e05      	ldr	r6, [sp, #20]
 8006464:	ea43 0102 	orr.w	r1, r3, r2
 8006468:	9b08      	ldr	r3, [sp, #32]
 800646a:	4319      	orrs	r1, r3
 800646c:	d10f      	bne.n	800648e <_dtoa_r+0x946>
 800646e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8006472:	d028      	beq.n	80064c6 <_dtoa_r+0x97e>
 8006474:	9b06      	ldr	r3, [sp, #24]
 8006476:	2b00      	cmp	r3, #0
 8006478:	dd02      	ble.n	8006480 <_dtoa_r+0x938>
 800647a:	9b02      	ldr	r3, [sp, #8]
 800647c:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8006480:	f88b a000 	strb.w	sl, [fp]
 8006484:	e639      	b.n	80060fa <_dtoa_r+0x5b2>
 8006486:	4628      	mov	r0, r5
 8006488:	e7bd      	b.n	8006406 <_dtoa_r+0x8be>
 800648a:	2201      	movs	r2, #1
 800648c:	e7e2      	b.n	8006454 <_dtoa_r+0x90c>
 800648e:	9b06      	ldr	r3, [sp, #24]
 8006490:	2b00      	cmp	r3, #0
 8006492:	db04      	blt.n	800649e <_dtoa_r+0x956>
 8006494:	9907      	ldr	r1, [sp, #28]
 8006496:	430b      	orrs	r3, r1
 8006498:	9908      	ldr	r1, [sp, #32]
 800649a:	430b      	orrs	r3, r1
 800649c:	d120      	bne.n	80064e0 <_dtoa_r+0x998>
 800649e:	2a00      	cmp	r2, #0
 80064a0:	ddee      	ble.n	8006480 <_dtoa_r+0x938>
 80064a2:	9901      	ldr	r1, [sp, #4]
 80064a4:	2201      	movs	r2, #1
 80064a6:	4648      	mov	r0, r9
 80064a8:	f000 fafc 	bl	8006aa4 <__lshift>
 80064ac:	4621      	mov	r1, r4
 80064ae:	9001      	str	r0, [sp, #4]
 80064b0:	f000 fb64 	bl	8006b7c <__mcmp>
 80064b4:	2800      	cmp	r0, #0
 80064b6:	dc03      	bgt.n	80064c0 <_dtoa_r+0x978>
 80064b8:	d1e2      	bne.n	8006480 <_dtoa_r+0x938>
 80064ba:	f01a 0f01 	tst.w	sl, #1
 80064be:	d0df      	beq.n	8006480 <_dtoa_r+0x938>
 80064c0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80064c4:	d1d9      	bne.n	800647a <_dtoa_r+0x932>
 80064c6:	2339      	movs	r3, #57	@ 0x39
 80064c8:	f88b 3000 	strb.w	r3, [fp]
 80064cc:	4633      	mov	r3, r6
 80064ce:	461e      	mov	r6, r3
 80064d0:	3b01      	subs	r3, #1
 80064d2:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80064d6:	2a39      	cmp	r2, #57	@ 0x39
 80064d8:	d053      	beq.n	8006582 <_dtoa_r+0xa3a>
 80064da:	3201      	adds	r2, #1
 80064dc:	701a      	strb	r2, [r3, #0]
 80064de:	e60c      	b.n	80060fa <_dtoa_r+0x5b2>
 80064e0:	2a00      	cmp	r2, #0
 80064e2:	dd07      	ble.n	80064f4 <_dtoa_r+0x9ac>
 80064e4:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80064e8:	d0ed      	beq.n	80064c6 <_dtoa_r+0x97e>
 80064ea:	f10a 0301 	add.w	r3, sl, #1
 80064ee:	f88b 3000 	strb.w	r3, [fp]
 80064f2:	e602      	b.n	80060fa <_dtoa_r+0x5b2>
 80064f4:	9b05      	ldr	r3, [sp, #20]
 80064f6:	9a05      	ldr	r2, [sp, #20]
 80064f8:	f803 ac01 	strb.w	sl, [r3, #-1]
 80064fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064fe:	4293      	cmp	r3, r2
 8006500:	d029      	beq.n	8006556 <_dtoa_r+0xa0e>
 8006502:	9901      	ldr	r1, [sp, #4]
 8006504:	2300      	movs	r3, #0
 8006506:	220a      	movs	r2, #10
 8006508:	4648      	mov	r0, r9
 800650a:	f000 f91f 	bl	800674c <__multadd>
 800650e:	45a8      	cmp	r8, r5
 8006510:	9001      	str	r0, [sp, #4]
 8006512:	f04f 0300 	mov.w	r3, #0
 8006516:	f04f 020a 	mov.w	r2, #10
 800651a:	4641      	mov	r1, r8
 800651c:	4648      	mov	r0, r9
 800651e:	d107      	bne.n	8006530 <_dtoa_r+0x9e8>
 8006520:	f000 f914 	bl	800674c <__multadd>
 8006524:	4680      	mov	r8, r0
 8006526:	4605      	mov	r5, r0
 8006528:	9b05      	ldr	r3, [sp, #20]
 800652a:	3301      	adds	r3, #1
 800652c:	9305      	str	r3, [sp, #20]
 800652e:	e775      	b.n	800641c <_dtoa_r+0x8d4>
 8006530:	f000 f90c 	bl	800674c <__multadd>
 8006534:	4629      	mov	r1, r5
 8006536:	4680      	mov	r8, r0
 8006538:	2300      	movs	r3, #0
 800653a:	220a      	movs	r2, #10
 800653c:	4648      	mov	r0, r9
 800653e:	f000 f905 	bl	800674c <__multadd>
 8006542:	4605      	mov	r5, r0
 8006544:	e7f0      	b.n	8006528 <_dtoa_r+0x9e0>
 8006546:	f1bb 0f00 	cmp.w	fp, #0
 800654a:	bfcc      	ite	gt
 800654c:	465e      	movgt	r6, fp
 800654e:	2601      	movle	r6, #1
 8006550:	443e      	add	r6, r7
 8006552:	f04f 0800 	mov.w	r8, #0
 8006556:	9901      	ldr	r1, [sp, #4]
 8006558:	2201      	movs	r2, #1
 800655a:	4648      	mov	r0, r9
 800655c:	f000 faa2 	bl	8006aa4 <__lshift>
 8006560:	4621      	mov	r1, r4
 8006562:	9001      	str	r0, [sp, #4]
 8006564:	f000 fb0a 	bl	8006b7c <__mcmp>
 8006568:	2800      	cmp	r0, #0
 800656a:	dcaf      	bgt.n	80064cc <_dtoa_r+0x984>
 800656c:	d102      	bne.n	8006574 <_dtoa_r+0xa2c>
 800656e:	f01a 0f01 	tst.w	sl, #1
 8006572:	d1ab      	bne.n	80064cc <_dtoa_r+0x984>
 8006574:	4633      	mov	r3, r6
 8006576:	461e      	mov	r6, r3
 8006578:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800657c:	2a30      	cmp	r2, #48	@ 0x30
 800657e:	d0fa      	beq.n	8006576 <_dtoa_r+0xa2e>
 8006580:	e5bb      	b.n	80060fa <_dtoa_r+0x5b2>
 8006582:	429f      	cmp	r7, r3
 8006584:	d1a3      	bne.n	80064ce <_dtoa_r+0x986>
 8006586:	9b04      	ldr	r3, [sp, #16]
 8006588:	3301      	adds	r3, #1
 800658a:	9304      	str	r3, [sp, #16]
 800658c:	2331      	movs	r3, #49	@ 0x31
 800658e:	703b      	strb	r3, [r7, #0]
 8006590:	e5b3      	b.n	80060fa <_dtoa_r+0x5b2>
 8006592:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006594:	4f16      	ldr	r7, [pc, #88]	@ (80065f0 <_dtoa_r+0xaa8>)
 8006596:	b11b      	cbz	r3, 80065a0 <_dtoa_r+0xa58>
 8006598:	f107 0308 	add.w	r3, r7, #8
 800659c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800659e:	6013      	str	r3, [r2, #0]
 80065a0:	4638      	mov	r0, r7
 80065a2:	b011      	add	sp, #68	@ 0x44
 80065a4:	ecbd 8b02 	vpop	{d8}
 80065a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065ac:	9b07      	ldr	r3, [sp, #28]
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	f77f ae36 	ble.w	8006220 <_dtoa_r+0x6d8>
 80065b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065b8:	2001      	movs	r0, #1
 80065ba:	e656      	b.n	800626a <_dtoa_r+0x722>
 80065bc:	f1bb 0f00 	cmp.w	fp, #0
 80065c0:	f77f aed7 	ble.w	8006372 <_dtoa_r+0x82a>
 80065c4:	463e      	mov	r6, r7
 80065c6:	9801      	ldr	r0, [sp, #4]
 80065c8:	4621      	mov	r1, r4
 80065ca:	f7ff fa34 	bl	8005a36 <quorem>
 80065ce:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80065d2:	f806 ab01 	strb.w	sl, [r6], #1
 80065d6:	1bf2      	subs	r2, r6, r7
 80065d8:	4593      	cmp	fp, r2
 80065da:	ddb4      	ble.n	8006546 <_dtoa_r+0x9fe>
 80065dc:	9901      	ldr	r1, [sp, #4]
 80065de:	2300      	movs	r3, #0
 80065e0:	220a      	movs	r2, #10
 80065e2:	4648      	mov	r0, r9
 80065e4:	f000 f8b2 	bl	800674c <__multadd>
 80065e8:	9001      	str	r0, [sp, #4]
 80065ea:	e7ec      	b.n	80065c6 <_dtoa_r+0xa7e>
 80065ec:	08009800 	.word	0x08009800
 80065f0:	08009784 	.word	0x08009784

080065f4 <_free_r>:
 80065f4:	b538      	push	{r3, r4, r5, lr}
 80065f6:	4605      	mov	r5, r0
 80065f8:	2900      	cmp	r1, #0
 80065fa:	d041      	beq.n	8006680 <_free_r+0x8c>
 80065fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006600:	1f0c      	subs	r4, r1, #4
 8006602:	2b00      	cmp	r3, #0
 8006604:	bfb8      	it	lt
 8006606:	18e4      	addlt	r4, r4, r3
 8006608:	f7fe fc30 	bl	8004e6c <__malloc_lock>
 800660c:	4a1d      	ldr	r2, [pc, #116]	@ (8006684 <_free_r+0x90>)
 800660e:	6813      	ldr	r3, [r2, #0]
 8006610:	b933      	cbnz	r3, 8006620 <_free_r+0x2c>
 8006612:	6063      	str	r3, [r4, #4]
 8006614:	6014      	str	r4, [r2, #0]
 8006616:	4628      	mov	r0, r5
 8006618:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800661c:	f7fe bc2c 	b.w	8004e78 <__malloc_unlock>
 8006620:	42a3      	cmp	r3, r4
 8006622:	d908      	bls.n	8006636 <_free_r+0x42>
 8006624:	6820      	ldr	r0, [r4, #0]
 8006626:	1821      	adds	r1, r4, r0
 8006628:	428b      	cmp	r3, r1
 800662a:	bf01      	itttt	eq
 800662c:	6819      	ldreq	r1, [r3, #0]
 800662e:	685b      	ldreq	r3, [r3, #4]
 8006630:	1809      	addeq	r1, r1, r0
 8006632:	6021      	streq	r1, [r4, #0]
 8006634:	e7ed      	b.n	8006612 <_free_r+0x1e>
 8006636:	461a      	mov	r2, r3
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	b10b      	cbz	r3, 8006640 <_free_r+0x4c>
 800663c:	42a3      	cmp	r3, r4
 800663e:	d9fa      	bls.n	8006636 <_free_r+0x42>
 8006640:	6811      	ldr	r1, [r2, #0]
 8006642:	1850      	adds	r0, r2, r1
 8006644:	42a0      	cmp	r0, r4
 8006646:	d10b      	bne.n	8006660 <_free_r+0x6c>
 8006648:	6820      	ldr	r0, [r4, #0]
 800664a:	4401      	add	r1, r0
 800664c:	1850      	adds	r0, r2, r1
 800664e:	4283      	cmp	r3, r0
 8006650:	6011      	str	r1, [r2, #0]
 8006652:	d1e0      	bne.n	8006616 <_free_r+0x22>
 8006654:	6818      	ldr	r0, [r3, #0]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	6053      	str	r3, [r2, #4]
 800665a:	4408      	add	r0, r1
 800665c:	6010      	str	r0, [r2, #0]
 800665e:	e7da      	b.n	8006616 <_free_r+0x22>
 8006660:	d902      	bls.n	8006668 <_free_r+0x74>
 8006662:	230c      	movs	r3, #12
 8006664:	602b      	str	r3, [r5, #0]
 8006666:	e7d6      	b.n	8006616 <_free_r+0x22>
 8006668:	6820      	ldr	r0, [r4, #0]
 800666a:	1821      	adds	r1, r4, r0
 800666c:	428b      	cmp	r3, r1
 800666e:	bf04      	itt	eq
 8006670:	6819      	ldreq	r1, [r3, #0]
 8006672:	685b      	ldreq	r3, [r3, #4]
 8006674:	6063      	str	r3, [r4, #4]
 8006676:	bf04      	itt	eq
 8006678:	1809      	addeq	r1, r1, r0
 800667a:	6021      	streq	r1, [r4, #0]
 800667c:	6054      	str	r4, [r2, #4]
 800667e:	e7ca      	b.n	8006616 <_free_r+0x22>
 8006680:	bd38      	pop	{r3, r4, r5, pc}
 8006682:	bf00      	nop
 8006684:	20000370 	.word	0x20000370

08006688 <_Balloc>:
 8006688:	b570      	push	{r4, r5, r6, lr}
 800668a:	69c6      	ldr	r6, [r0, #28]
 800668c:	4604      	mov	r4, r0
 800668e:	460d      	mov	r5, r1
 8006690:	b976      	cbnz	r6, 80066b0 <_Balloc+0x28>
 8006692:	2010      	movs	r0, #16
 8006694:	f7fe fb40 	bl	8004d18 <malloc>
 8006698:	4602      	mov	r2, r0
 800669a:	61e0      	str	r0, [r4, #28]
 800669c:	b920      	cbnz	r0, 80066a8 <_Balloc+0x20>
 800669e:	4b18      	ldr	r3, [pc, #96]	@ (8006700 <_Balloc+0x78>)
 80066a0:	4818      	ldr	r0, [pc, #96]	@ (8006704 <_Balloc+0x7c>)
 80066a2:	216b      	movs	r1, #107	@ 0x6b
 80066a4:	f000 fc1e 	bl	8006ee4 <__assert_func>
 80066a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80066ac:	6006      	str	r6, [r0, #0]
 80066ae:	60c6      	str	r6, [r0, #12]
 80066b0:	69e6      	ldr	r6, [r4, #28]
 80066b2:	68f3      	ldr	r3, [r6, #12]
 80066b4:	b183      	cbz	r3, 80066d8 <_Balloc+0x50>
 80066b6:	69e3      	ldr	r3, [r4, #28]
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80066be:	b9b8      	cbnz	r0, 80066f0 <_Balloc+0x68>
 80066c0:	2101      	movs	r1, #1
 80066c2:	fa01 f605 	lsl.w	r6, r1, r5
 80066c6:	1d72      	adds	r2, r6, #5
 80066c8:	0092      	lsls	r2, r2, #2
 80066ca:	4620      	mov	r0, r4
 80066cc:	f000 fc28 	bl	8006f20 <_calloc_r>
 80066d0:	b160      	cbz	r0, 80066ec <_Balloc+0x64>
 80066d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80066d6:	e00e      	b.n	80066f6 <_Balloc+0x6e>
 80066d8:	2221      	movs	r2, #33	@ 0x21
 80066da:	2104      	movs	r1, #4
 80066dc:	4620      	mov	r0, r4
 80066de:	f000 fc1f 	bl	8006f20 <_calloc_r>
 80066e2:	69e3      	ldr	r3, [r4, #28]
 80066e4:	60f0      	str	r0, [r6, #12]
 80066e6:	68db      	ldr	r3, [r3, #12]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d1e4      	bne.n	80066b6 <_Balloc+0x2e>
 80066ec:	2000      	movs	r0, #0
 80066ee:	bd70      	pop	{r4, r5, r6, pc}
 80066f0:	6802      	ldr	r2, [r0, #0]
 80066f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80066f6:	2300      	movs	r3, #0
 80066f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80066fc:	e7f7      	b.n	80066ee <_Balloc+0x66>
 80066fe:	bf00      	nop
 8006700:	08009791 	.word	0x08009791
 8006704:	08009811 	.word	0x08009811

08006708 <_Bfree>:
 8006708:	b570      	push	{r4, r5, r6, lr}
 800670a:	69c6      	ldr	r6, [r0, #28]
 800670c:	4605      	mov	r5, r0
 800670e:	460c      	mov	r4, r1
 8006710:	b976      	cbnz	r6, 8006730 <_Bfree+0x28>
 8006712:	2010      	movs	r0, #16
 8006714:	f7fe fb00 	bl	8004d18 <malloc>
 8006718:	4602      	mov	r2, r0
 800671a:	61e8      	str	r0, [r5, #28]
 800671c:	b920      	cbnz	r0, 8006728 <_Bfree+0x20>
 800671e:	4b09      	ldr	r3, [pc, #36]	@ (8006744 <_Bfree+0x3c>)
 8006720:	4809      	ldr	r0, [pc, #36]	@ (8006748 <_Bfree+0x40>)
 8006722:	218f      	movs	r1, #143	@ 0x8f
 8006724:	f000 fbde 	bl	8006ee4 <__assert_func>
 8006728:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800672c:	6006      	str	r6, [r0, #0]
 800672e:	60c6      	str	r6, [r0, #12]
 8006730:	b13c      	cbz	r4, 8006742 <_Bfree+0x3a>
 8006732:	69eb      	ldr	r3, [r5, #28]
 8006734:	6862      	ldr	r2, [r4, #4]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800673c:	6021      	str	r1, [r4, #0]
 800673e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006742:	bd70      	pop	{r4, r5, r6, pc}
 8006744:	08009791 	.word	0x08009791
 8006748:	08009811 	.word	0x08009811

0800674c <__multadd>:
 800674c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006750:	690d      	ldr	r5, [r1, #16]
 8006752:	4607      	mov	r7, r0
 8006754:	460c      	mov	r4, r1
 8006756:	461e      	mov	r6, r3
 8006758:	f101 0c14 	add.w	ip, r1, #20
 800675c:	2000      	movs	r0, #0
 800675e:	f8dc 3000 	ldr.w	r3, [ip]
 8006762:	b299      	uxth	r1, r3
 8006764:	fb02 6101 	mla	r1, r2, r1, r6
 8006768:	0c1e      	lsrs	r6, r3, #16
 800676a:	0c0b      	lsrs	r3, r1, #16
 800676c:	fb02 3306 	mla	r3, r2, r6, r3
 8006770:	b289      	uxth	r1, r1
 8006772:	3001      	adds	r0, #1
 8006774:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006778:	4285      	cmp	r5, r0
 800677a:	f84c 1b04 	str.w	r1, [ip], #4
 800677e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006782:	dcec      	bgt.n	800675e <__multadd+0x12>
 8006784:	b30e      	cbz	r6, 80067ca <__multadd+0x7e>
 8006786:	68a3      	ldr	r3, [r4, #8]
 8006788:	42ab      	cmp	r3, r5
 800678a:	dc19      	bgt.n	80067c0 <__multadd+0x74>
 800678c:	6861      	ldr	r1, [r4, #4]
 800678e:	4638      	mov	r0, r7
 8006790:	3101      	adds	r1, #1
 8006792:	f7ff ff79 	bl	8006688 <_Balloc>
 8006796:	4680      	mov	r8, r0
 8006798:	b928      	cbnz	r0, 80067a6 <__multadd+0x5a>
 800679a:	4602      	mov	r2, r0
 800679c:	4b0c      	ldr	r3, [pc, #48]	@ (80067d0 <__multadd+0x84>)
 800679e:	480d      	ldr	r0, [pc, #52]	@ (80067d4 <__multadd+0x88>)
 80067a0:	21ba      	movs	r1, #186	@ 0xba
 80067a2:	f000 fb9f 	bl	8006ee4 <__assert_func>
 80067a6:	6922      	ldr	r2, [r4, #16]
 80067a8:	3202      	adds	r2, #2
 80067aa:	f104 010c 	add.w	r1, r4, #12
 80067ae:	0092      	lsls	r2, r2, #2
 80067b0:	300c      	adds	r0, #12
 80067b2:	f7ff f932 	bl	8005a1a <memcpy>
 80067b6:	4621      	mov	r1, r4
 80067b8:	4638      	mov	r0, r7
 80067ba:	f7ff ffa5 	bl	8006708 <_Bfree>
 80067be:	4644      	mov	r4, r8
 80067c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80067c4:	3501      	adds	r5, #1
 80067c6:	615e      	str	r6, [r3, #20]
 80067c8:	6125      	str	r5, [r4, #16]
 80067ca:	4620      	mov	r0, r4
 80067cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067d0:	08009800 	.word	0x08009800
 80067d4:	08009811 	.word	0x08009811

080067d8 <__hi0bits>:
 80067d8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80067dc:	4603      	mov	r3, r0
 80067de:	bf36      	itet	cc
 80067e0:	0403      	lslcc	r3, r0, #16
 80067e2:	2000      	movcs	r0, #0
 80067e4:	2010      	movcc	r0, #16
 80067e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067ea:	bf3c      	itt	cc
 80067ec:	021b      	lslcc	r3, r3, #8
 80067ee:	3008      	addcc	r0, #8
 80067f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80067f4:	bf3c      	itt	cc
 80067f6:	011b      	lslcc	r3, r3, #4
 80067f8:	3004      	addcc	r0, #4
 80067fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067fe:	bf3c      	itt	cc
 8006800:	009b      	lslcc	r3, r3, #2
 8006802:	3002      	addcc	r0, #2
 8006804:	2b00      	cmp	r3, #0
 8006806:	db05      	blt.n	8006814 <__hi0bits+0x3c>
 8006808:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800680c:	f100 0001 	add.w	r0, r0, #1
 8006810:	bf08      	it	eq
 8006812:	2020      	moveq	r0, #32
 8006814:	4770      	bx	lr

08006816 <__lo0bits>:
 8006816:	6803      	ldr	r3, [r0, #0]
 8006818:	4602      	mov	r2, r0
 800681a:	f013 0007 	ands.w	r0, r3, #7
 800681e:	d00b      	beq.n	8006838 <__lo0bits+0x22>
 8006820:	07d9      	lsls	r1, r3, #31
 8006822:	d421      	bmi.n	8006868 <__lo0bits+0x52>
 8006824:	0798      	lsls	r0, r3, #30
 8006826:	bf49      	itett	mi
 8006828:	085b      	lsrmi	r3, r3, #1
 800682a:	089b      	lsrpl	r3, r3, #2
 800682c:	2001      	movmi	r0, #1
 800682e:	6013      	strmi	r3, [r2, #0]
 8006830:	bf5c      	itt	pl
 8006832:	6013      	strpl	r3, [r2, #0]
 8006834:	2002      	movpl	r0, #2
 8006836:	4770      	bx	lr
 8006838:	b299      	uxth	r1, r3
 800683a:	b909      	cbnz	r1, 8006840 <__lo0bits+0x2a>
 800683c:	0c1b      	lsrs	r3, r3, #16
 800683e:	2010      	movs	r0, #16
 8006840:	b2d9      	uxtb	r1, r3
 8006842:	b909      	cbnz	r1, 8006848 <__lo0bits+0x32>
 8006844:	3008      	adds	r0, #8
 8006846:	0a1b      	lsrs	r3, r3, #8
 8006848:	0719      	lsls	r1, r3, #28
 800684a:	bf04      	itt	eq
 800684c:	091b      	lsreq	r3, r3, #4
 800684e:	3004      	addeq	r0, #4
 8006850:	0799      	lsls	r1, r3, #30
 8006852:	bf04      	itt	eq
 8006854:	089b      	lsreq	r3, r3, #2
 8006856:	3002      	addeq	r0, #2
 8006858:	07d9      	lsls	r1, r3, #31
 800685a:	d403      	bmi.n	8006864 <__lo0bits+0x4e>
 800685c:	085b      	lsrs	r3, r3, #1
 800685e:	f100 0001 	add.w	r0, r0, #1
 8006862:	d003      	beq.n	800686c <__lo0bits+0x56>
 8006864:	6013      	str	r3, [r2, #0]
 8006866:	4770      	bx	lr
 8006868:	2000      	movs	r0, #0
 800686a:	4770      	bx	lr
 800686c:	2020      	movs	r0, #32
 800686e:	4770      	bx	lr

08006870 <__i2b>:
 8006870:	b510      	push	{r4, lr}
 8006872:	460c      	mov	r4, r1
 8006874:	2101      	movs	r1, #1
 8006876:	f7ff ff07 	bl	8006688 <_Balloc>
 800687a:	4602      	mov	r2, r0
 800687c:	b928      	cbnz	r0, 800688a <__i2b+0x1a>
 800687e:	4b05      	ldr	r3, [pc, #20]	@ (8006894 <__i2b+0x24>)
 8006880:	4805      	ldr	r0, [pc, #20]	@ (8006898 <__i2b+0x28>)
 8006882:	f240 1145 	movw	r1, #325	@ 0x145
 8006886:	f000 fb2d 	bl	8006ee4 <__assert_func>
 800688a:	2301      	movs	r3, #1
 800688c:	6144      	str	r4, [r0, #20]
 800688e:	6103      	str	r3, [r0, #16]
 8006890:	bd10      	pop	{r4, pc}
 8006892:	bf00      	nop
 8006894:	08009800 	.word	0x08009800
 8006898:	08009811 	.word	0x08009811

0800689c <__multiply>:
 800689c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068a0:	4614      	mov	r4, r2
 80068a2:	690a      	ldr	r2, [r1, #16]
 80068a4:	6923      	ldr	r3, [r4, #16]
 80068a6:	429a      	cmp	r2, r3
 80068a8:	bfa8      	it	ge
 80068aa:	4623      	movge	r3, r4
 80068ac:	460f      	mov	r7, r1
 80068ae:	bfa4      	itt	ge
 80068b0:	460c      	movge	r4, r1
 80068b2:	461f      	movge	r7, r3
 80068b4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80068b8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80068bc:	68a3      	ldr	r3, [r4, #8]
 80068be:	6861      	ldr	r1, [r4, #4]
 80068c0:	eb0a 0609 	add.w	r6, sl, r9
 80068c4:	42b3      	cmp	r3, r6
 80068c6:	b085      	sub	sp, #20
 80068c8:	bfb8      	it	lt
 80068ca:	3101      	addlt	r1, #1
 80068cc:	f7ff fedc 	bl	8006688 <_Balloc>
 80068d0:	b930      	cbnz	r0, 80068e0 <__multiply+0x44>
 80068d2:	4602      	mov	r2, r0
 80068d4:	4b44      	ldr	r3, [pc, #272]	@ (80069e8 <__multiply+0x14c>)
 80068d6:	4845      	ldr	r0, [pc, #276]	@ (80069ec <__multiply+0x150>)
 80068d8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80068dc:	f000 fb02 	bl	8006ee4 <__assert_func>
 80068e0:	f100 0514 	add.w	r5, r0, #20
 80068e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80068e8:	462b      	mov	r3, r5
 80068ea:	2200      	movs	r2, #0
 80068ec:	4543      	cmp	r3, r8
 80068ee:	d321      	bcc.n	8006934 <__multiply+0x98>
 80068f0:	f107 0114 	add.w	r1, r7, #20
 80068f4:	f104 0214 	add.w	r2, r4, #20
 80068f8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80068fc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006900:	9302      	str	r3, [sp, #8]
 8006902:	1b13      	subs	r3, r2, r4
 8006904:	3b15      	subs	r3, #21
 8006906:	f023 0303 	bic.w	r3, r3, #3
 800690a:	3304      	adds	r3, #4
 800690c:	f104 0715 	add.w	r7, r4, #21
 8006910:	42ba      	cmp	r2, r7
 8006912:	bf38      	it	cc
 8006914:	2304      	movcc	r3, #4
 8006916:	9301      	str	r3, [sp, #4]
 8006918:	9b02      	ldr	r3, [sp, #8]
 800691a:	9103      	str	r1, [sp, #12]
 800691c:	428b      	cmp	r3, r1
 800691e:	d80c      	bhi.n	800693a <__multiply+0x9e>
 8006920:	2e00      	cmp	r6, #0
 8006922:	dd03      	ble.n	800692c <__multiply+0x90>
 8006924:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006928:	2b00      	cmp	r3, #0
 800692a:	d05b      	beq.n	80069e4 <__multiply+0x148>
 800692c:	6106      	str	r6, [r0, #16]
 800692e:	b005      	add	sp, #20
 8006930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006934:	f843 2b04 	str.w	r2, [r3], #4
 8006938:	e7d8      	b.n	80068ec <__multiply+0x50>
 800693a:	f8b1 a000 	ldrh.w	sl, [r1]
 800693e:	f1ba 0f00 	cmp.w	sl, #0
 8006942:	d024      	beq.n	800698e <__multiply+0xf2>
 8006944:	f104 0e14 	add.w	lr, r4, #20
 8006948:	46a9      	mov	r9, r5
 800694a:	f04f 0c00 	mov.w	ip, #0
 800694e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006952:	f8d9 3000 	ldr.w	r3, [r9]
 8006956:	fa1f fb87 	uxth.w	fp, r7
 800695a:	b29b      	uxth	r3, r3
 800695c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006960:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006964:	f8d9 7000 	ldr.w	r7, [r9]
 8006968:	4463      	add	r3, ip
 800696a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800696e:	fb0a c70b 	mla	r7, sl, fp, ip
 8006972:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006976:	b29b      	uxth	r3, r3
 8006978:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800697c:	4572      	cmp	r2, lr
 800697e:	f849 3b04 	str.w	r3, [r9], #4
 8006982:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006986:	d8e2      	bhi.n	800694e <__multiply+0xb2>
 8006988:	9b01      	ldr	r3, [sp, #4]
 800698a:	f845 c003 	str.w	ip, [r5, r3]
 800698e:	9b03      	ldr	r3, [sp, #12]
 8006990:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006994:	3104      	adds	r1, #4
 8006996:	f1b9 0f00 	cmp.w	r9, #0
 800699a:	d021      	beq.n	80069e0 <__multiply+0x144>
 800699c:	682b      	ldr	r3, [r5, #0]
 800699e:	f104 0c14 	add.w	ip, r4, #20
 80069a2:	46ae      	mov	lr, r5
 80069a4:	f04f 0a00 	mov.w	sl, #0
 80069a8:	f8bc b000 	ldrh.w	fp, [ip]
 80069ac:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80069b0:	fb09 770b 	mla	r7, r9, fp, r7
 80069b4:	4457      	add	r7, sl
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80069bc:	f84e 3b04 	str.w	r3, [lr], #4
 80069c0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80069c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069c8:	f8be 3000 	ldrh.w	r3, [lr]
 80069cc:	fb09 330a 	mla	r3, r9, sl, r3
 80069d0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80069d4:	4562      	cmp	r2, ip
 80069d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069da:	d8e5      	bhi.n	80069a8 <__multiply+0x10c>
 80069dc:	9f01      	ldr	r7, [sp, #4]
 80069de:	51eb      	str	r3, [r5, r7]
 80069e0:	3504      	adds	r5, #4
 80069e2:	e799      	b.n	8006918 <__multiply+0x7c>
 80069e4:	3e01      	subs	r6, #1
 80069e6:	e79b      	b.n	8006920 <__multiply+0x84>
 80069e8:	08009800 	.word	0x08009800
 80069ec:	08009811 	.word	0x08009811

080069f0 <__pow5mult>:
 80069f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069f4:	4615      	mov	r5, r2
 80069f6:	f012 0203 	ands.w	r2, r2, #3
 80069fa:	4607      	mov	r7, r0
 80069fc:	460e      	mov	r6, r1
 80069fe:	d007      	beq.n	8006a10 <__pow5mult+0x20>
 8006a00:	4c25      	ldr	r4, [pc, #148]	@ (8006a98 <__pow5mult+0xa8>)
 8006a02:	3a01      	subs	r2, #1
 8006a04:	2300      	movs	r3, #0
 8006a06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a0a:	f7ff fe9f 	bl	800674c <__multadd>
 8006a0e:	4606      	mov	r6, r0
 8006a10:	10ad      	asrs	r5, r5, #2
 8006a12:	d03d      	beq.n	8006a90 <__pow5mult+0xa0>
 8006a14:	69fc      	ldr	r4, [r7, #28]
 8006a16:	b97c      	cbnz	r4, 8006a38 <__pow5mult+0x48>
 8006a18:	2010      	movs	r0, #16
 8006a1a:	f7fe f97d 	bl	8004d18 <malloc>
 8006a1e:	4602      	mov	r2, r0
 8006a20:	61f8      	str	r0, [r7, #28]
 8006a22:	b928      	cbnz	r0, 8006a30 <__pow5mult+0x40>
 8006a24:	4b1d      	ldr	r3, [pc, #116]	@ (8006a9c <__pow5mult+0xac>)
 8006a26:	481e      	ldr	r0, [pc, #120]	@ (8006aa0 <__pow5mult+0xb0>)
 8006a28:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006a2c:	f000 fa5a 	bl	8006ee4 <__assert_func>
 8006a30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a34:	6004      	str	r4, [r0, #0]
 8006a36:	60c4      	str	r4, [r0, #12]
 8006a38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006a3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006a40:	b94c      	cbnz	r4, 8006a56 <__pow5mult+0x66>
 8006a42:	f240 2171 	movw	r1, #625	@ 0x271
 8006a46:	4638      	mov	r0, r7
 8006a48:	f7ff ff12 	bl	8006870 <__i2b>
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006a52:	4604      	mov	r4, r0
 8006a54:	6003      	str	r3, [r0, #0]
 8006a56:	f04f 0900 	mov.w	r9, #0
 8006a5a:	07eb      	lsls	r3, r5, #31
 8006a5c:	d50a      	bpl.n	8006a74 <__pow5mult+0x84>
 8006a5e:	4631      	mov	r1, r6
 8006a60:	4622      	mov	r2, r4
 8006a62:	4638      	mov	r0, r7
 8006a64:	f7ff ff1a 	bl	800689c <__multiply>
 8006a68:	4631      	mov	r1, r6
 8006a6a:	4680      	mov	r8, r0
 8006a6c:	4638      	mov	r0, r7
 8006a6e:	f7ff fe4b 	bl	8006708 <_Bfree>
 8006a72:	4646      	mov	r6, r8
 8006a74:	106d      	asrs	r5, r5, #1
 8006a76:	d00b      	beq.n	8006a90 <__pow5mult+0xa0>
 8006a78:	6820      	ldr	r0, [r4, #0]
 8006a7a:	b938      	cbnz	r0, 8006a8c <__pow5mult+0x9c>
 8006a7c:	4622      	mov	r2, r4
 8006a7e:	4621      	mov	r1, r4
 8006a80:	4638      	mov	r0, r7
 8006a82:	f7ff ff0b 	bl	800689c <__multiply>
 8006a86:	6020      	str	r0, [r4, #0]
 8006a88:	f8c0 9000 	str.w	r9, [r0]
 8006a8c:	4604      	mov	r4, r0
 8006a8e:	e7e4      	b.n	8006a5a <__pow5mult+0x6a>
 8006a90:	4630      	mov	r0, r6
 8006a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a96:	bf00      	nop
 8006a98:	0800986c 	.word	0x0800986c
 8006a9c:	08009791 	.word	0x08009791
 8006aa0:	08009811 	.word	0x08009811

08006aa4 <__lshift>:
 8006aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006aa8:	460c      	mov	r4, r1
 8006aaa:	6849      	ldr	r1, [r1, #4]
 8006aac:	6923      	ldr	r3, [r4, #16]
 8006aae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ab2:	68a3      	ldr	r3, [r4, #8]
 8006ab4:	4607      	mov	r7, r0
 8006ab6:	4691      	mov	r9, r2
 8006ab8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006abc:	f108 0601 	add.w	r6, r8, #1
 8006ac0:	42b3      	cmp	r3, r6
 8006ac2:	db0b      	blt.n	8006adc <__lshift+0x38>
 8006ac4:	4638      	mov	r0, r7
 8006ac6:	f7ff fddf 	bl	8006688 <_Balloc>
 8006aca:	4605      	mov	r5, r0
 8006acc:	b948      	cbnz	r0, 8006ae2 <__lshift+0x3e>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	4b28      	ldr	r3, [pc, #160]	@ (8006b74 <__lshift+0xd0>)
 8006ad2:	4829      	ldr	r0, [pc, #164]	@ (8006b78 <__lshift+0xd4>)
 8006ad4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006ad8:	f000 fa04 	bl	8006ee4 <__assert_func>
 8006adc:	3101      	adds	r1, #1
 8006ade:	005b      	lsls	r3, r3, #1
 8006ae0:	e7ee      	b.n	8006ac0 <__lshift+0x1c>
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	f100 0114 	add.w	r1, r0, #20
 8006ae8:	f100 0210 	add.w	r2, r0, #16
 8006aec:	4618      	mov	r0, r3
 8006aee:	4553      	cmp	r3, sl
 8006af0:	db33      	blt.n	8006b5a <__lshift+0xb6>
 8006af2:	6920      	ldr	r0, [r4, #16]
 8006af4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006af8:	f104 0314 	add.w	r3, r4, #20
 8006afc:	f019 091f 	ands.w	r9, r9, #31
 8006b00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006b04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006b08:	d02b      	beq.n	8006b62 <__lshift+0xbe>
 8006b0a:	f1c9 0e20 	rsb	lr, r9, #32
 8006b0e:	468a      	mov	sl, r1
 8006b10:	2200      	movs	r2, #0
 8006b12:	6818      	ldr	r0, [r3, #0]
 8006b14:	fa00 f009 	lsl.w	r0, r0, r9
 8006b18:	4310      	orrs	r0, r2
 8006b1a:	f84a 0b04 	str.w	r0, [sl], #4
 8006b1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b22:	459c      	cmp	ip, r3
 8006b24:	fa22 f20e 	lsr.w	r2, r2, lr
 8006b28:	d8f3      	bhi.n	8006b12 <__lshift+0x6e>
 8006b2a:	ebac 0304 	sub.w	r3, ip, r4
 8006b2e:	3b15      	subs	r3, #21
 8006b30:	f023 0303 	bic.w	r3, r3, #3
 8006b34:	3304      	adds	r3, #4
 8006b36:	f104 0015 	add.w	r0, r4, #21
 8006b3a:	4584      	cmp	ip, r0
 8006b3c:	bf38      	it	cc
 8006b3e:	2304      	movcc	r3, #4
 8006b40:	50ca      	str	r2, [r1, r3]
 8006b42:	b10a      	cbz	r2, 8006b48 <__lshift+0xa4>
 8006b44:	f108 0602 	add.w	r6, r8, #2
 8006b48:	3e01      	subs	r6, #1
 8006b4a:	4638      	mov	r0, r7
 8006b4c:	612e      	str	r6, [r5, #16]
 8006b4e:	4621      	mov	r1, r4
 8006b50:	f7ff fdda 	bl	8006708 <_Bfree>
 8006b54:	4628      	mov	r0, r5
 8006b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b5a:	f842 0f04 	str.w	r0, [r2, #4]!
 8006b5e:	3301      	adds	r3, #1
 8006b60:	e7c5      	b.n	8006aee <__lshift+0x4a>
 8006b62:	3904      	subs	r1, #4
 8006b64:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b68:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b6c:	459c      	cmp	ip, r3
 8006b6e:	d8f9      	bhi.n	8006b64 <__lshift+0xc0>
 8006b70:	e7ea      	b.n	8006b48 <__lshift+0xa4>
 8006b72:	bf00      	nop
 8006b74:	08009800 	.word	0x08009800
 8006b78:	08009811 	.word	0x08009811

08006b7c <__mcmp>:
 8006b7c:	690a      	ldr	r2, [r1, #16]
 8006b7e:	4603      	mov	r3, r0
 8006b80:	6900      	ldr	r0, [r0, #16]
 8006b82:	1a80      	subs	r0, r0, r2
 8006b84:	b530      	push	{r4, r5, lr}
 8006b86:	d10e      	bne.n	8006ba6 <__mcmp+0x2a>
 8006b88:	3314      	adds	r3, #20
 8006b8a:	3114      	adds	r1, #20
 8006b8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006b90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006b94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006b98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006b9c:	4295      	cmp	r5, r2
 8006b9e:	d003      	beq.n	8006ba8 <__mcmp+0x2c>
 8006ba0:	d205      	bcs.n	8006bae <__mcmp+0x32>
 8006ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8006ba6:	bd30      	pop	{r4, r5, pc}
 8006ba8:	42a3      	cmp	r3, r4
 8006baa:	d3f3      	bcc.n	8006b94 <__mcmp+0x18>
 8006bac:	e7fb      	b.n	8006ba6 <__mcmp+0x2a>
 8006bae:	2001      	movs	r0, #1
 8006bb0:	e7f9      	b.n	8006ba6 <__mcmp+0x2a>
	...

08006bb4 <__mdiff>:
 8006bb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bb8:	4689      	mov	r9, r1
 8006bba:	4606      	mov	r6, r0
 8006bbc:	4611      	mov	r1, r2
 8006bbe:	4648      	mov	r0, r9
 8006bc0:	4614      	mov	r4, r2
 8006bc2:	f7ff ffdb 	bl	8006b7c <__mcmp>
 8006bc6:	1e05      	subs	r5, r0, #0
 8006bc8:	d112      	bne.n	8006bf0 <__mdiff+0x3c>
 8006bca:	4629      	mov	r1, r5
 8006bcc:	4630      	mov	r0, r6
 8006bce:	f7ff fd5b 	bl	8006688 <_Balloc>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	b928      	cbnz	r0, 8006be2 <__mdiff+0x2e>
 8006bd6:	4b3f      	ldr	r3, [pc, #252]	@ (8006cd4 <__mdiff+0x120>)
 8006bd8:	f240 2137 	movw	r1, #567	@ 0x237
 8006bdc:	483e      	ldr	r0, [pc, #248]	@ (8006cd8 <__mdiff+0x124>)
 8006bde:	f000 f981 	bl	8006ee4 <__assert_func>
 8006be2:	2301      	movs	r3, #1
 8006be4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006be8:	4610      	mov	r0, r2
 8006bea:	b003      	add	sp, #12
 8006bec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bf0:	bfbc      	itt	lt
 8006bf2:	464b      	movlt	r3, r9
 8006bf4:	46a1      	movlt	r9, r4
 8006bf6:	4630      	mov	r0, r6
 8006bf8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006bfc:	bfba      	itte	lt
 8006bfe:	461c      	movlt	r4, r3
 8006c00:	2501      	movlt	r5, #1
 8006c02:	2500      	movge	r5, #0
 8006c04:	f7ff fd40 	bl	8006688 <_Balloc>
 8006c08:	4602      	mov	r2, r0
 8006c0a:	b918      	cbnz	r0, 8006c14 <__mdiff+0x60>
 8006c0c:	4b31      	ldr	r3, [pc, #196]	@ (8006cd4 <__mdiff+0x120>)
 8006c0e:	f240 2145 	movw	r1, #581	@ 0x245
 8006c12:	e7e3      	b.n	8006bdc <__mdiff+0x28>
 8006c14:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006c18:	6926      	ldr	r6, [r4, #16]
 8006c1a:	60c5      	str	r5, [r0, #12]
 8006c1c:	f109 0310 	add.w	r3, r9, #16
 8006c20:	f109 0514 	add.w	r5, r9, #20
 8006c24:	f104 0e14 	add.w	lr, r4, #20
 8006c28:	f100 0b14 	add.w	fp, r0, #20
 8006c2c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006c30:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006c34:	9301      	str	r3, [sp, #4]
 8006c36:	46d9      	mov	r9, fp
 8006c38:	f04f 0c00 	mov.w	ip, #0
 8006c3c:	9b01      	ldr	r3, [sp, #4]
 8006c3e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006c42:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006c46:	9301      	str	r3, [sp, #4]
 8006c48:	fa1f f38a 	uxth.w	r3, sl
 8006c4c:	4619      	mov	r1, r3
 8006c4e:	b283      	uxth	r3, r0
 8006c50:	1acb      	subs	r3, r1, r3
 8006c52:	0c00      	lsrs	r0, r0, #16
 8006c54:	4463      	add	r3, ip
 8006c56:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006c5a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006c64:	4576      	cmp	r6, lr
 8006c66:	f849 3b04 	str.w	r3, [r9], #4
 8006c6a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006c6e:	d8e5      	bhi.n	8006c3c <__mdiff+0x88>
 8006c70:	1b33      	subs	r3, r6, r4
 8006c72:	3b15      	subs	r3, #21
 8006c74:	f023 0303 	bic.w	r3, r3, #3
 8006c78:	3415      	adds	r4, #21
 8006c7a:	3304      	adds	r3, #4
 8006c7c:	42a6      	cmp	r6, r4
 8006c7e:	bf38      	it	cc
 8006c80:	2304      	movcc	r3, #4
 8006c82:	441d      	add	r5, r3
 8006c84:	445b      	add	r3, fp
 8006c86:	461e      	mov	r6, r3
 8006c88:	462c      	mov	r4, r5
 8006c8a:	4544      	cmp	r4, r8
 8006c8c:	d30e      	bcc.n	8006cac <__mdiff+0xf8>
 8006c8e:	f108 0103 	add.w	r1, r8, #3
 8006c92:	1b49      	subs	r1, r1, r5
 8006c94:	f021 0103 	bic.w	r1, r1, #3
 8006c98:	3d03      	subs	r5, #3
 8006c9a:	45a8      	cmp	r8, r5
 8006c9c:	bf38      	it	cc
 8006c9e:	2100      	movcc	r1, #0
 8006ca0:	440b      	add	r3, r1
 8006ca2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006ca6:	b191      	cbz	r1, 8006cce <__mdiff+0x11a>
 8006ca8:	6117      	str	r7, [r2, #16]
 8006caa:	e79d      	b.n	8006be8 <__mdiff+0x34>
 8006cac:	f854 1b04 	ldr.w	r1, [r4], #4
 8006cb0:	46e6      	mov	lr, ip
 8006cb2:	0c08      	lsrs	r0, r1, #16
 8006cb4:	fa1c fc81 	uxtah	ip, ip, r1
 8006cb8:	4471      	add	r1, lr
 8006cba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006cbe:	b289      	uxth	r1, r1
 8006cc0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006cc4:	f846 1b04 	str.w	r1, [r6], #4
 8006cc8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006ccc:	e7dd      	b.n	8006c8a <__mdiff+0xd6>
 8006cce:	3f01      	subs	r7, #1
 8006cd0:	e7e7      	b.n	8006ca2 <__mdiff+0xee>
 8006cd2:	bf00      	nop
 8006cd4:	08009800 	.word	0x08009800
 8006cd8:	08009811 	.word	0x08009811

08006cdc <__d2b>:
 8006cdc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006ce0:	460f      	mov	r7, r1
 8006ce2:	2101      	movs	r1, #1
 8006ce4:	ec59 8b10 	vmov	r8, r9, d0
 8006ce8:	4616      	mov	r6, r2
 8006cea:	f7ff fccd 	bl	8006688 <_Balloc>
 8006cee:	4604      	mov	r4, r0
 8006cf0:	b930      	cbnz	r0, 8006d00 <__d2b+0x24>
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	4b23      	ldr	r3, [pc, #140]	@ (8006d84 <__d2b+0xa8>)
 8006cf6:	4824      	ldr	r0, [pc, #144]	@ (8006d88 <__d2b+0xac>)
 8006cf8:	f240 310f 	movw	r1, #783	@ 0x30f
 8006cfc:	f000 f8f2 	bl	8006ee4 <__assert_func>
 8006d00:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006d04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d08:	b10d      	cbz	r5, 8006d0e <__d2b+0x32>
 8006d0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d0e:	9301      	str	r3, [sp, #4]
 8006d10:	f1b8 0300 	subs.w	r3, r8, #0
 8006d14:	d023      	beq.n	8006d5e <__d2b+0x82>
 8006d16:	4668      	mov	r0, sp
 8006d18:	9300      	str	r3, [sp, #0]
 8006d1a:	f7ff fd7c 	bl	8006816 <__lo0bits>
 8006d1e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006d22:	b1d0      	cbz	r0, 8006d5a <__d2b+0x7e>
 8006d24:	f1c0 0320 	rsb	r3, r0, #32
 8006d28:	fa02 f303 	lsl.w	r3, r2, r3
 8006d2c:	430b      	orrs	r3, r1
 8006d2e:	40c2      	lsrs	r2, r0
 8006d30:	6163      	str	r3, [r4, #20]
 8006d32:	9201      	str	r2, [sp, #4]
 8006d34:	9b01      	ldr	r3, [sp, #4]
 8006d36:	61a3      	str	r3, [r4, #24]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	bf0c      	ite	eq
 8006d3c:	2201      	moveq	r2, #1
 8006d3e:	2202      	movne	r2, #2
 8006d40:	6122      	str	r2, [r4, #16]
 8006d42:	b1a5      	cbz	r5, 8006d6e <__d2b+0x92>
 8006d44:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006d48:	4405      	add	r5, r0
 8006d4a:	603d      	str	r5, [r7, #0]
 8006d4c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006d50:	6030      	str	r0, [r6, #0]
 8006d52:	4620      	mov	r0, r4
 8006d54:	b003      	add	sp, #12
 8006d56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006d5a:	6161      	str	r1, [r4, #20]
 8006d5c:	e7ea      	b.n	8006d34 <__d2b+0x58>
 8006d5e:	a801      	add	r0, sp, #4
 8006d60:	f7ff fd59 	bl	8006816 <__lo0bits>
 8006d64:	9b01      	ldr	r3, [sp, #4]
 8006d66:	6163      	str	r3, [r4, #20]
 8006d68:	3020      	adds	r0, #32
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	e7e8      	b.n	8006d40 <__d2b+0x64>
 8006d6e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006d72:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006d76:	6038      	str	r0, [r7, #0]
 8006d78:	6918      	ldr	r0, [r3, #16]
 8006d7a:	f7ff fd2d 	bl	80067d8 <__hi0bits>
 8006d7e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006d82:	e7e5      	b.n	8006d50 <__d2b+0x74>
 8006d84:	08009800 	.word	0x08009800
 8006d88:	08009811 	.word	0x08009811

08006d8c <__sflush_r>:
 8006d8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d94:	0716      	lsls	r6, r2, #28
 8006d96:	4605      	mov	r5, r0
 8006d98:	460c      	mov	r4, r1
 8006d9a:	d454      	bmi.n	8006e46 <__sflush_r+0xba>
 8006d9c:	684b      	ldr	r3, [r1, #4]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	dc02      	bgt.n	8006da8 <__sflush_r+0x1c>
 8006da2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	dd48      	ble.n	8006e3a <__sflush_r+0xae>
 8006da8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006daa:	2e00      	cmp	r6, #0
 8006dac:	d045      	beq.n	8006e3a <__sflush_r+0xae>
 8006dae:	2300      	movs	r3, #0
 8006db0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006db4:	682f      	ldr	r7, [r5, #0]
 8006db6:	6a21      	ldr	r1, [r4, #32]
 8006db8:	602b      	str	r3, [r5, #0]
 8006dba:	d030      	beq.n	8006e1e <__sflush_r+0x92>
 8006dbc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006dbe:	89a3      	ldrh	r3, [r4, #12]
 8006dc0:	0759      	lsls	r1, r3, #29
 8006dc2:	d505      	bpl.n	8006dd0 <__sflush_r+0x44>
 8006dc4:	6863      	ldr	r3, [r4, #4]
 8006dc6:	1ad2      	subs	r2, r2, r3
 8006dc8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006dca:	b10b      	cbz	r3, 8006dd0 <__sflush_r+0x44>
 8006dcc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006dce:	1ad2      	subs	r2, r2, r3
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006dd4:	6a21      	ldr	r1, [r4, #32]
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	47b0      	blx	r6
 8006dda:	1c43      	adds	r3, r0, #1
 8006ddc:	89a3      	ldrh	r3, [r4, #12]
 8006dde:	d106      	bne.n	8006dee <__sflush_r+0x62>
 8006de0:	6829      	ldr	r1, [r5, #0]
 8006de2:	291d      	cmp	r1, #29
 8006de4:	d82b      	bhi.n	8006e3e <__sflush_r+0xb2>
 8006de6:	4a2a      	ldr	r2, [pc, #168]	@ (8006e90 <__sflush_r+0x104>)
 8006de8:	410a      	asrs	r2, r1
 8006dea:	07d6      	lsls	r6, r2, #31
 8006dec:	d427      	bmi.n	8006e3e <__sflush_r+0xb2>
 8006dee:	2200      	movs	r2, #0
 8006df0:	6062      	str	r2, [r4, #4]
 8006df2:	04d9      	lsls	r1, r3, #19
 8006df4:	6922      	ldr	r2, [r4, #16]
 8006df6:	6022      	str	r2, [r4, #0]
 8006df8:	d504      	bpl.n	8006e04 <__sflush_r+0x78>
 8006dfa:	1c42      	adds	r2, r0, #1
 8006dfc:	d101      	bne.n	8006e02 <__sflush_r+0x76>
 8006dfe:	682b      	ldr	r3, [r5, #0]
 8006e00:	b903      	cbnz	r3, 8006e04 <__sflush_r+0x78>
 8006e02:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e06:	602f      	str	r7, [r5, #0]
 8006e08:	b1b9      	cbz	r1, 8006e3a <__sflush_r+0xae>
 8006e0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e0e:	4299      	cmp	r1, r3
 8006e10:	d002      	beq.n	8006e18 <__sflush_r+0x8c>
 8006e12:	4628      	mov	r0, r5
 8006e14:	f7ff fbee 	bl	80065f4 <_free_r>
 8006e18:	2300      	movs	r3, #0
 8006e1a:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e1c:	e00d      	b.n	8006e3a <__sflush_r+0xae>
 8006e1e:	2301      	movs	r3, #1
 8006e20:	4628      	mov	r0, r5
 8006e22:	47b0      	blx	r6
 8006e24:	4602      	mov	r2, r0
 8006e26:	1c50      	adds	r0, r2, #1
 8006e28:	d1c9      	bne.n	8006dbe <__sflush_r+0x32>
 8006e2a:	682b      	ldr	r3, [r5, #0]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d0c6      	beq.n	8006dbe <__sflush_r+0x32>
 8006e30:	2b1d      	cmp	r3, #29
 8006e32:	d001      	beq.n	8006e38 <__sflush_r+0xac>
 8006e34:	2b16      	cmp	r3, #22
 8006e36:	d11e      	bne.n	8006e76 <__sflush_r+0xea>
 8006e38:	602f      	str	r7, [r5, #0]
 8006e3a:	2000      	movs	r0, #0
 8006e3c:	e022      	b.n	8006e84 <__sflush_r+0xf8>
 8006e3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e42:	b21b      	sxth	r3, r3
 8006e44:	e01b      	b.n	8006e7e <__sflush_r+0xf2>
 8006e46:	690f      	ldr	r7, [r1, #16]
 8006e48:	2f00      	cmp	r7, #0
 8006e4a:	d0f6      	beq.n	8006e3a <__sflush_r+0xae>
 8006e4c:	0793      	lsls	r3, r2, #30
 8006e4e:	680e      	ldr	r6, [r1, #0]
 8006e50:	bf08      	it	eq
 8006e52:	694b      	ldreq	r3, [r1, #20]
 8006e54:	600f      	str	r7, [r1, #0]
 8006e56:	bf18      	it	ne
 8006e58:	2300      	movne	r3, #0
 8006e5a:	eba6 0807 	sub.w	r8, r6, r7
 8006e5e:	608b      	str	r3, [r1, #8]
 8006e60:	f1b8 0f00 	cmp.w	r8, #0
 8006e64:	dde9      	ble.n	8006e3a <__sflush_r+0xae>
 8006e66:	6a21      	ldr	r1, [r4, #32]
 8006e68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006e6a:	4643      	mov	r3, r8
 8006e6c:	463a      	mov	r2, r7
 8006e6e:	4628      	mov	r0, r5
 8006e70:	47b0      	blx	r6
 8006e72:	2800      	cmp	r0, #0
 8006e74:	dc08      	bgt.n	8006e88 <__sflush_r+0xfc>
 8006e76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e7e:	81a3      	strh	r3, [r4, #12]
 8006e80:	f04f 30ff 	mov.w	r0, #4294967295
 8006e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e88:	4407      	add	r7, r0
 8006e8a:	eba8 0800 	sub.w	r8, r8, r0
 8006e8e:	e7e7      	b.n	8006e60 <__sflush_r+0xd4>
 8006e90:	dfbffffe 	.word	0xdfbffffe

08006e94 <_fflush_r>:
 8006e94:	b538      	push	{r3, r4, r5, lr}
 8006e96:	690b      	ldr	r3, [r1, #16]
 8006e98:	4605      	mov	r5, r0
 8006e9a:	460c      	mov	r4, r1
 8006e9c:	b913      	cbnz	r3, 8006ea4 <_fflush_r+0x10>
 8006e9e:	2500      	movs	r5, #0
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	bd38      	pop	{r3, r4, r5, pc}
 8006ea4:	b118      	cbz	r0, 8006eae <_fflush_r+0x1a>
 8006ea6:	6a03      	ldr	r3, [r0, #32]
 8006ea8:	b90b      	cbnz	r3, 8006eae <_fflush_r+0x1a>
 8006eaa:	f7fe fcad 	bl	8005808 <__sinit>
 8006eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d0f3      	beq.n	8006e9e <_fflush_r+0xa>
 8006eb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006eb8:	07d0      	lsls	r0, r2, #31
 8006eba:	d404      	bmi.n	8006ec6 <_fflush_r+0x32>
 8006ebc:	0599      	lsls	r1, r3, #22
 8006ebe:	d402      	bmi.n	8006ec6 <_fflush_r+0x32>
 8006ec0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ec2:	f7fe fda8 	bl	8005a16 <__retarget_lock_acquire_recursive>
 8006ec6:	4628      	mov	r0, r5
 8006ec8:	4621      	mov	r1, r4
 8006eca:	f7ff ff5f 	bl	8006d8c <__sflush_r>
 8006ece:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ed0:	07da      	lsls	r2, r3, #31
 8006ed2:	4605      	mov	r5, r0
 8006ed4:	d4e4      	bmi.n	8006ea0 <_fflush_r+0xc>
 8006ed6:	89a3      	ldrh	r3, [r4, #12]
 8006ed8:	059b      	lsls	r3, r3, #22
 8006eda:	d4e1      	bmi.n	8006ea0 <_fflush_r+0xc>
 8006edc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ede:	f7fe fd9b 	bl	8005a18 <__retarget_lock_release_recursive>
 8006ee2:	e7dd      	b.n	8006ea0 <_fflush_r+0xc>

08006ee4 <__assert_func>:
 8006ee4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006ee6:	4614      	mov	r4, r2
 8006ee8:	461a      	mov	r2, r3
 8006eea:	4b09      	ldr	r3, [pc, #36]	@ (8006f10 <__assert_func+0x2c>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4605      	mov	r5, r0
 8006ef0:	68d8      	ldr	r0, [r3, #12]
 8006ef2:	b954      	cbnz	r4, 8006f0a <__assert_func+0x26>
 8006ef4:	4b07      	ldr	r3, [pc, #28]	@ (8006f14 <__assert_func+0x30>)
 8006ef6:	461c      	mov	r4, r3
 8006ef8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006efc:	9100      	str	r1, [sp, #0]
 8006efe:	462b      	mov	r3, r5
 8006f00:	4905      	ldr	r1, [pc, #20]	@ (8006f18 <__assert_func+0x34>)
 8006f02:	f000 f841 	bl	8006f88 <fiprintf>
 8006f06:	f000 f851 	bl	8006fac <abort>
 8006f0a:	4b04      	ldr	r3, [pc, #16]	@ (8006f1c <__assert_func+0x38>)
 8006f0c:	e7f4      	b.n	8006ef8 <__assert_func+0x14>
 8006f0e:	bf00      	nop
 8006f10:	20000018 	.word	0x20000018
 8006f14:	080099ad 	.word	0x080099ad
 8006f18:	0800997f 	.word	0x0800997f
 8006f1c:	08009972 	.word	0x08009972

08006f20 <_calloc_r>:
 8006f20:	b570      	push	{r4, r5, r6, lr}
 8006f22:	fba1 5402 	umull	r5, r4, r1, r2
 8006f26:	b93c      	cbnz	r4, 8006f38 <_calloc_r+0x18>
 8006f28:	4629      	mov	r1, r5
 8006f2a:	f7fd ff1f 	bl	8004d6c <_malloc_r>
 8006f2e:	4606      	mov	r6, r0
 8006f30:	b928      	cbnz	r0, 8006f3e <_calloc_r+0x1e>
 8006f32:	2600      	movs	r6, #0
 8006f34:	4630      	mov	r0, r6
 8006f36:	bd70      	pop	{r4, r5, r6, pc}
 8006f38:	220c      	movs	r2, #12
 8006f3a:	6002      	str	r2, [r0, #0]
 8006f3c:	e7f9      	b.n	8006f32 <_calloc_r+0x12>
 8006f3e:	462a      	mov	r2, r5
 8006f40:	4621      	mov	r1, r4
 8006f42:	f7fe fcda 	bl	80058fa <memset>
 8006f46:	e7f5      	b.n	8006f34 <_calloc_r+0x14>

08006f48 <__ascii_mbtowc>:
 8006f48:	b082      	sub	sp, #8
 8006f4a:	b901      	cbnz	r1, 8006f4e <__ascii_mbtowc+0x6>
 8006f4c:	a901      	add	r1, sp, #4
 8006f4e:	b142      	cbz	r2, 8006f62 <__ascii_mbtowc+0x1a>
 8006f50:	b14b      	cbz	r3, 8006f66 <__ascii_mbtowc+0x1e>
 8006f52:	7813      	ldrb	r3, [r2, #0]
 8006f54:	600b      	str	r3, [r1, #0]
 8006f56:	7812      	ldrb	r2, [r2, #0]
 8006f58:	1e10      	subs	r0, r2, #0
 8006f5a:	bf18      	it	ne
 8006f5c:	2001      	movne	r0, #1
 8006f5e:	b002      	add	sp, #8
 8006f60:	4770      	bx	lr
 8006f62:	4610      	mov	r0, r2
 8006f64:	e7fb      	b.n	8006f5e <__ascii_mbtowc+0x16>
 8006f66:	f06f 0001 	mvn.w	r0, #1
 8006f6a:	e7f8      	b.n	8006f5e <__ascii_mbtowc+0x16>

08006f6c <__ascii_wctomb>:
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	4608      	mov	r0, r1
 8006f70:	b141      	cbz	r1, 8006f84 <__ascii_wctomb+0x18>
 8006f72:	2aff      	cmp	r2, #255	@ 0xff
 8006f74:	d904      	bls.n	8006f80 <__ascii_wctomb+0x14>
 8006f76:	228a      	movs	r2, #138	@ 0x8a
 8006f78:	601a      	str	r2, [r3, #0]
 8006f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f7e:	4770      	bx	lr
 8006f80:	700a      	strb	r2, [r1, #0]
 8006f82:	2001      	movs	r0, #1
 8006f84:	4770      	bx	lr
	...

08006f88 <fiprintf>:
 8006f88:	b40e      	push	{r1, r2, r3}
 8006f8a:	b503      	push	{r0, r1, lr}
 8006f8c:	4601      	mov	r1, r0
 8006f8e:	ab03      	add	r3, sp, #12
 8006f90:	4805      	ldr	r0, [pc, #20]	@ (8006fa8 <fiprintf+0x20>)
 8006f92:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f96:	6800      	ldr	r0, [r0, #0]
 8006f98:	9301      	str	r3, [sp, #4]
 8006f9a:	f000 f837 	bl	800700c <_vfiprintf_r>
 8006f9e:	b002      	add	sp, #8
 8006fa0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fa4:	b003      	add	sp, #12
 8006fa6:	4770      	bx	lr
 8006fa8:	20000018 	.word	0x20000018

08006fac <abort>:
 8006fac:	b508      	push	{r3, lr}
 8006fae:	2006      	movs	r0, #6
 8006fb0:	f000 fa00 	bl	80073b4 <raise>
 8006fb4:	2001      	movs	r0, #1
 8006fb6:	f7fa f865 	bl	8001084 <_exit>

08006fba <__sfputc_r>:
 8006fba:	6893      	ldr	r3, [r2, #8]
 8006fbc:	3b01      	subs	r3, #1
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	b410      	push	{r4}
 8006fc2:	6093      	str	r3, [r2, #8]
 8006fc4:	da08      	bge.n	8006fd8 <__sfputc_r+0x1e>
 8006fc6:	6994      	ldr	r4, [r2, #24]
 8006fc8:	42a3      	cmp	r3, r4
 8006fca:	db01      	blt.n	8006fd0 <__sfputc_r+0x16>
 8006fcc:	290a      	cmp	r1, #10
 8006fce:	d103      	bne.n	8006fd8 <__sfputc_r+0x1e>
 8006fd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006fd4:	f000 b932 	b.w	800723c <__swbuf_r>
 8006fd8:	6813      	ldr	r3, [r2, #0]
 8006fda:	1c58      	adds	r0, r3, #1
 8006fdc:	6010      	str	r0, [r2, #0]
 8006fde:	7019      	strb	r1, [r3, #0]
 8006fe0:	4608      	mov	r0, r1
 8006fe2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006fe6:	4770      	bx	lr

08006fe8 <__sfputs_r>:
 8006fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fea:	4606      	mov	r6, r0
 8006fec:	460f      	mov	r7, r1
 8006fee:	4614      	mov	r4, r2
 8006ff0:	18d5      	adds	r5, r2, r3
 8006ff2:	42ac      	cmp	r4, r5
 8006ff4:	d101      	bne.n	8006ffa <__sfputs_r+0x12>
 8006ff6:	2000      	movs	r0, #0
 8006ff8:	e007      	b.n	800700a <__sfputs_r+0x22>
 8006ffa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ffe:	463a      	mov	r2, r7
 8007000:	4630      	mov	r0, r6
 8007002:	f7ff ffda 	bl	8006fba <__sfputc_r>
 8007006:	1c43      	adds	r3, r0, #1
 8007008:	d1f3      	bne.n	8006ff2 <__sfputs_r+0xa>
 800700a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800700c <_vfiprintf_r>:
 800700c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007010:	460d      	mov	r5, r1
 8007012:	b09d      	sub	sp, #116	@ 0x74
 8007014:	4614      	mov	r4, r2
 8007016:	4698      	mov	r8, r3
 8007018:	4606      	mov	r6, r0
 800701a:	b118      	cbz	r0, 8007024 <_vfiprintf_r+0x18>
 800701c:	6a03      	ldr	r3, [r0, #32]
 800701e:	b90b      	cbnz	r3, 8007024 <_vfiprintf_r+0x18>
 8007020:	f7fe fbf2 	bl	8005808 <__sinit>
 8007024:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007026:	07d9      	lsls	r1, r3, #31
 8007028:	d405      	bmi.n	8007036 <_vfiprintf_r+0x2a>
 800702a:	89ab      	ldrh	r3, [r5, #12]
 800702c:	059a      	lsls	r2, r3, #22
 800702e:	d402      	bmi.n	8007036 <_vfiprintf_r+0x2a>
 8007030:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007032:	f7fe fcf0 	bl	8005a16 <__retarget_lock_acquire_recursive>
 8007036:	89ab      	ldrh	r3, [r5, #12]
 8007038:	071b      	lsls	r3, r3, #28
 800703a:	d501      	bpl.n	8007040 <_vfiprintf_r+0x34>
 800703c:	692b      	ldr	r3, [r5, #16]
 800703e:	b99b      	cbnz	r3, 8007068 <_vfiprintf_r+0x5c>
 8007040:	4629      	mov	r1, r5
 8007042:	4630      	mov	r0, r6
 8007044:	f000 f938 	bl	80072b8 <__swsetup_r>
 8007048:	b170      	cbz	r0, 8007068 <_vfiprintf_r+0x5c>
 800704a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800704c:	07dc      	lsls	r4, r3, #31
 800704e:	d504      	bpl.n	800705a <_vfiprintf_r+0x4e>
 8007050:	f04f 30ff 	mov.w	r0, #4294967295
 8007054:	b01d      	add	sp, #116	@ 0x74
 8007056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800705a:	89ab      	ldrh	r3, [r5, #12]
 800705c:	0598      	lsls	r0, r3, #22
 800705e:	d4f7      	bmi.n	8007050 <_vfiprintf_r+0x44>
 8007060:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007062:	f7fe fcd9 	bl	8005a18 <__retarget_lock_release_recursive>
 8007066:	e7f3      	b.n	8007050 <_vfiprintf_r+0x44>
 8007068:	2300      	movs	r3, #0
 800706a:	9309      	str	r3, [sp, #36]	@ 0x24
 800706c:	2320      	movs	r3, #32
 800706e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007072:	f8cd 800c 	str.w	r8, [sp, #12]
 8007076:	2330      	movs	r3, #48	@ 0x30
 8007078:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007228 <_vfiprintf_r+0x21c>
 800707c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007080:	f04f 0901 	mov.w	r9, #1
 8007084:	4623      	mov	r3, r4
 8007086:	469a      	mov	sl, r3
 8007088:	f813 2b01 	ldrb.w	r2, [r3], #1
 800708c:	b10a      	cbz	r2, 8007092 <_vfiprintf_r+0x86>
 800708e:	2a25      	cmp	r2, #37	@ 0x25
 8007090:	d1f9      	bne.n	8007086 <_vfiprintf_r+0x7a>
 8007092:	ebba 0b04 	subs.w	fp, sl, r4
 8007096:	d00b      	beq.n	80070b0 <_vfiprintf_r+0xa4>
 8007098:	465b      	mov	r3, fp
 800709a:	4622      	mov	r2, r4
 800709c:	4629      	mov	r1, r5
 800709e:	4630      	mov	r0, r6
 80070a0:	f7ff ffa2 	bl	8006fe8 <__sfputs_r>
 80070a4:	3001      	adds	r0, #1
 80070a6:	f000 80a7 	beq.w	80071f8 <_vfiprintf_r+0x1ec>
 80070aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070ac:	445a      	add	r2, fp
 80070ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80070b0:	f89a 3000 	ldrb.w	r3, [sl]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	f000 809f 	beq.w	80071f8 <_vfiprintf_r+0x1ec>
 80070ba:	2300      	movs	r3, #0
 80070bc:	f04f 32ff 	mov.w	r2, #4294967295
 80070c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070c4:	f10a 0a01 	add.w	sl, sl, #1
 80070c8:	9304      	str	r3, [sp, #16]
 80070ca:	9307      	str	r3, [sp, #28]
 80070cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80070d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80070d2:	4654      	mov	r4, sl
 80070d4:	2205      	movs	r2, #5
 80070d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070da:	4853      	ldr	r0, [pc, #332]	@ (8007228 <_vfiprintf_r+0x21c>)
 80070dc:	f7f9 f8b0 	bl	8000240 <memchr>
 80070e0:	9a04      	ldr	r2, [sp, #16]
 80070e2:	b9d8      	cbnz	r0, 800711c <_vfiprintf_r+0x110>
 80070e4:	06d1      	lsls	r1, r2, #27
 80070e6:	bf44      	itt	mi
 80070e8:	2320      	movmi	r3, #32
 80070ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070ee:	0713      	lsls	r3, r2, #28
 80070f0:	bf44      	itt	mi
 80070f2:	232b      	movmi	r3, #43	@ 0x2b
 80070f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80070f8:	f89a 3000 	ldrb.w	r3, [sl]
 80070fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80070fe:	d015      	beq.n	800712c <_vfiprintf_r+0x120>
 8007100:	9a07      	ldr	r2, [sp, #28]
 8007102:	4654      	mov	r4, sl
 8007104:	2000      	movs	r0, #0
 8007106:	f04f 0c0a 	mov.w	ip, #10
 800710a:	4621      	mov	r1, r4
 800710c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007110:	3b30      	subs	r3, #48	@ 0x30
 8007112:	2b09      	cmp	r3, #9
 8007114:	d94b      	bls.n	80071ae <_vfiprintf_r+0x1a2>
 8007116:	b1b0      	cbz	r0, 8007146 <_vfiprintf_r+0x13a>
 8007118:	9207      	str	r2, [sp, #28]
 800711a:	e014      	b.n	8007146 <_vfiprintf_r+0x13a>
 800711c:	eba0 0308 	sub.w	r3, r0, r8
 8007120:	fa09 f303 	lsl.w	r3, r9, r3
 8007124:	4313      	orrs	r3, r2
 8007126:	9304      	str	r3, [sp, #16]
 8007128:	46a2      	mov	sl, r4
 800712a:	e7d2      	b.n	80070d2 <_vfiprintf_r+0xc6>
 800712c:	9b03      	ldr	r3, [sp, #12]
 800712e:	1d19      	adds	r1, r3, #4
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	9103      	str	r1, [sp, #12]
 8007134:	2b00      	cmp	r3, #0
 8007136:	bfbb      	ittet	lt
 8007138:	425b      	neglt	r3, r3
 800713a:	f042 0202 	orrlt.w	r2, r2, #2
 800713e:	9307      	strge	r3, [sp, #28]
 8007140:	9307      	strlt	r3, [sp, #28]
 8007142:	bfb8      	it	lt
 8007144:	9204      	strlt	r2, [sp, #16]
 8007146:	7823      	ldrb	r3, [r4, #0]
 8007148:	2b2e      	cmp	r3, #46	@ 0x2e
 800714a:	d10a      	bne.n	8007162 <_vfiprintf_r+0x156>
 800714c:	7863      	ldrb	r3, [r4, #1]
 800714e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007150:	d132      	bne.n	80071b8 <_vfiprintf_r+0x1ac>
 8007152:	9b03      	ldr	r3, [sp, #12]
 8007154:	1d1a      	adds	r2, r3, #4
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	9203      	str	r2, [sp, #12]
 800715a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800715e:	3402      	adds	r4, #2
 8007160:	9305      	str	r3, [sp, #20]
 8007162:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007238 <_vfiprintf_r+0x22c>
 8007166:	7821      	ldrb	r1, [r4, #0]
 8007168:	2203      	movs	r2, #3
 800716a:	4650      	mov	r0, sl
 800716c:	f7f9 f868 	bl	8000240 <memchr>
 8007170:	b138      	cbz	r0, 8007182 <_vfiprintf_r+0x176>
 8007172:	9b04      	ldr	r3, [sp, #16]
 8007174:	eba0 000a 	sub.w	r0, r0, sl
 8007178:	2240      	movs	r2, #64	@ 0x40
 800717a:	4082      	lsls	r2, r0
 800717c:	4313      	orrs	r3, r2
 800717e:	3401      	adds	r4, #1
 8007180:	9304      	str	r3, [sp, #16]
 8007182:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007186:	4829      	ldr	r0, [pc, #164]	@ (800722c <_vfiprintf_r+0x220>)
 8007188:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800718c:	2206      	movs	r2, #6
 800718e:	f7f9 f857 	bl	8000240 <memchr>
 8007192:	2800      	cmp	r0, #0
 8007194:	d03f      	beq.n	8007216 <_vfiprintf_r+0x20a>
 8007196:	4b26      	ldr	r3, [pc, #152]	@ (8007230 <_vfiprintf_r+0x224>)
 8007198:	bb1b      	cbnz	r3, 80071e2 <_vfiprintf_r+0x1d6>
 800719a:	9b03      	ldr	r3, [sp, #12]
 800719c:	3307      	adds	r3, #7
 800719e:	f023 0307 	bic.w	r3, r3, #7
 80071a2:	3308      	adds	r3, #8
 80071a4:	9303      	str	r3, [sp, #12]
 80071a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071a8:	443b      	add	r3, r7
 80071aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80071ac:	e76a      	b.n	8007084 <_vfiprintf_r+0x78>
 80071ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80071b2:	460c      	mov	r4, r1
 80071b4:	2001      	movs	r0, #1
 80071b6:	e7a8      	b.n	800710a <_vfiprintf_r+0xfe>
 80071b8:	2300      	movs	r3, #0
 80071ba:	3401      	adds	r4, #1
 80071bc:	9305      	str	r3, [sp, #20]
 80071be:	4619      	mov	r1, r3
 80071c0:	f04f 0c0a 	mov.w	ip, #10
 80071c4:	4620      	mov	r0, r4
 80071c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071ca:	3a30      	subs	r2, #48	@ 0x30
 80071cc:	2a09      	cmp	r2, #9
 80071ce:	d903      	bls.n	80071d8 <_vfiprintf_r+0x1cc>
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d0c6      	beq.n	8007162 <_vfiprintf_r+0x156>
 80071d4:	9105      	str	r1, [sp, #20]
 80071d6:	e7c4      	b.n	8007162 <_vfiprintf_r+0x156>
 80071d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80071dc:	4604      	mov	r4, r0
 80071de:	2301      	movs	r3, #1
 80071e0:	e7f0      	b.n	80071c4 <_vfiprintf_r+0x1b8>
 80071e2:	ab03      	add	r3, sp, #12
 80071e4:	9300      	str	r3, [sp, #0]
 80071e6:	462a      	mov	r2, r5
 80071e8:	4b12      	ldr	r3, [pc, #72]	@ (8007234 <_vfiprintf_r+0x228>)
 80071ea:	a904      	add	r1, sp, #16
 80071ec:	4630      	mov	r0, r6
 80071ee:	f7fd fed7 	bl	8004fa0 <_printf_float>
 80071f2:	4607      	mov	r7, r0
 80071f4:	1c78      	adds	r0, r7, #1
 80071f6:	d1d6      	bne.n	80071a6 <_vfiprintf_r+0x19a>
 80071f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80071fa:	07d9      	lsls	r1, r3, #31
 80071fc:	d405      	bmi.n	800720a <_vfiprintf_r+0x1fe>
 80071fe:	89ab      	ldrh	r3, [r5, #12]
 8007200:	059a      	lsls	r2, r3, #22
 8007202:	d402      	bmi.n	800720a <_vfiprintf_r+0x1fe>
 8007204:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007206:	f7fe fc07 	bl	8005a18 <__retarget_lock_release_recursive>
 800720a:	89ab      	ldrh	r3, [r5, #12]
 800720c:	065b      	lsls	r3, r3, #25
 800720e:	f53f af1f 	bmi.w	8007050 <_vfiprintf_r+0x44>
 8007212:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007214:	e71e      	b.n	8007054 <_vfiprintf_r+0x48>
 8007216:	ab03      	add	r3, sp, #12
 8007218:	9300      	str	r3, [sp, #0]
 800721a:	462a      	mov	r2, r5
 800721c:	4b05      	ldr	r3, [pc, #20]	@ (8007234 <_vfiprintf_r+0x228>)
 800721e:	a904      	add	r1, sp, #16
 8007220:	4630      	mov	r0, r6
 8007222:	f7fe f945 	bl	80054b0 <_printf_i>
 8007226:	e7e4      	b.n	80071f2 <_vfiprintf_r+0x1e6>
 8007228:	08009aaf 	.word	0x08009aaf
 800722c:	08009ab9 	.word	0x08009ab9
 8007230:	08004fa1 	.word	0x08004fa1
 8007234:	08006fe9 	.word	0x08006fe9
 8007238:	08009ab5 	.word	0x08009ab5

0800723c <__swbuf_r>:
 800723c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800723e:	460e      	mov	r6, r1
 8007240:	4614      	mov	r4, r2
 8007242:	4605      	mov	r5, r0
 8007244:	b118      	cbz	r0, 800724e <__swbuf_r+0x12>
 8007246:	6a03      	ldr	r3, [r0, #32]
 8007248:	b90b      	cbnz	r3, 800724e <__swbuf_r+0x12>
 800724a:	f7fe fadd 	bl	8005808 <__sinit>
 800724e:	69a3      	ldr	r3, [r4, #24]
 8007250:	60a3      	str	r3, [r4, #8]
 8007252:	89a3      	ldrh	r3, [r4, #12]
 8007254:	071a      	lsls	r2, r3, #28
 8007256:	d501      	bpl.n	800725c <__swbuf_r+0x20>
 8007258:	6923      	ldr	r3, [r4, #16]
 800725a:	b943      	cbnz	r3, 800726e <__swbuf_r+0x32>
 800725c:	4621      	mov	r1, r4
 800725e:	4628      	mov	r0, r5
 8007260:	f000 f82a 	bl	80072b8 <__swsetup_r>
 8007264:	b118      	cbz	r0, 800726e <__swbuf_r+0x32>
 8007266:	f04f 37ff 	mov.w	r7, #4294967295
 800726a:	4638      	mov	r0, r7
 800726c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800726e:	6823      	ldr	r3, [r4, #0]
 8007270:	6922      	ldr	r2, [r4, #16]
 8007272:	1a98      	subs	r0, r3, r2
 8007274:	6963      	ldr	r3, [r4, #20]
 8007276:	b2f6      	uxtb	r6, r6
 8007278:	4283      	cmp	r3, r0
 800727a:	4637      	mov	r7, r6
 800727c:	dc05      	bgt.n	800728a <__swbuf_r+0x4e>
 800727e:	4621      	mov	r1, r4
 8007280:	4628      	mov	r0, r5
 8007282:	f7ff fe07 	bl	8006e94 <_fflush_r>
 8007286:	2800      	cmp	r0, #0
 8007288:	d1ed      	bne.n	8007266 <__swbuf_r+0x2a>
 800728a:	68a3      	ldr	r3, [r4, #8]
 800728c:	3b01      	subs	r3, #1
 800728e:	60a3      	str	r3, [r4, #8]
 8007290:	6823      	ldr	r3, [r4, #0]
 8007292:	1c5a      	adds	r2, r3, #1
 8007294:	6022      	str	r2, [r4, #0]
 8007296:	701e      	strb	r6, [r3, #0]
 8007298:	6962      	ldr	r2, [r4, #20]
 800729a:	1c43      	adds	r3, r0, #1
 800729c:	429a      	cmp	r2, r3
 800729e:	d004      	beq.n	80072aa <__swbuf_r+0x6e>
 80072a0:	89a3      	ldrh	r3, [r4, #12]
 80072a2:	07db      	lsls	r3, r3, #31
 80072a4:	d5e1      	bpl.n	800726a <__swbuf_r+0x2e>
 80072a6:	2e0a      	cmp	r6, #10
 80072a8:	d1df      	bne.n	800726a <__swbuf_r+0x2e>
 80072aa:	4621      	mov	r1, r4
 80072ac:	4628      	mov	r0, r5
 80072ae:	f7ff fdf1 	bl	8006e94 <_fflush_r>
 80072b2:	2800      	cmp	r0, #0
 80072b4:	d0d9      	beq.n	800726a <__swbuf_r+0x2e>
 80072b6:	e7d6      	b.n	8007266 <__swbuf_r+0x2a>

080072b8 <__swsetup_r>:
 80072b8:	b538      	push	{r3, r4, r5, lr}
 80072ba:	4b29      	ldr	r3, [pc, #164]	@ (8007360 <__swsetup_r+0xa8>)
 80072bc:	4605      	mov	r5, r0
 80072be:	6818      	ldr	r0, [r3, #0]
 80072c0:	460c      	mov	r4, r1
 80072c2:	b118      	cbz	r0, 80072cc <__swsetup_r+0x14>
 80072c4:	6a03      	ldr	r3, [r0, #32]
 80072c6:	b90b      	cbnz	r3, 80072cc <__swsetup_r+0x14>
 80072c8:	f7fe fa9e 	bl	8005808 <__sinit>
 80072cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072d0:	0719      	lsls	r1, r3, #28
 80072d2:	d422      	bmi.n	800731a <__swsetup_r+0x62>
 80072d4:	06da      	lsls	r2, r3, #27
 80072d6:	d407      	bmi.n	80072e8 <__swsetup_r+0x30>
 80072d8:	2209      	movs	r2, #9
 80072da:	602a      	str	r2, [r5, #0]
 80072dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072e0:	81a3      	strh	r3, [r4, #12]
 80072e2:	f04f 30ff 	mov.w	r0, #4294967295
 80072e6:	e033      	b.n	8007350 <__swsetup_r+0x98>
 80072e8:	0758      	lsls	r0, r3, #29
 80072ea:	d512      	bpl.n	8007312 <__swsetup_r+0x5a>
 80072ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80072ee:	b141      	cbz	r1, 8007302 <__swsetup_r+0x4a>
 80072f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80072f4:	4299      	cmp	r1, r3
 80072f6:	d002      	beq.n	80072fe <__swsetup_r+0x46>
 80072f8:	4628      	mov	r0, r5
 80072fa:	f7ff f97b 	bl	80065f4 <_free_r>
 80072fe:	2300      	movs	r3, #0
 8007300:	6363      	str	r3, [r4, #52]	@ 0x34
 8007302:	89a3      	ldrh	r3, [r4, #12]
 8007304:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007308:	81a3      	strh	r3, [r4, #12]
 800730a:	2300      	movs	r3, #0
 800730c:	6063      	str	r3, [r4, #4]
 800730e:	6923      	ldr	r3, [r4, #16]
 8007310:	6023      	str	r3, [r4, #0]
 8007312:	89a3      	ldrh	r3, [r4, #12]
 8007314:	f043 0308 	orr.w	r3, r3, #8
 8007318:	81a3      	strh	r3, [r4, #12]
 800731a:	6923      	ldr	r3, [r4, #16]
 800731c:	b94b      	cbnz	r3, 8007332 <__swsetup_r+0x7a>
 800731e:	89a3      	ldrh	r3, [r4, #12]
 8007320:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007324:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007328:	d003      	beq.n	8007332 <__swsetup_r+0x7a>
 800732a:	4621      	mov	r1, r4
 800732c:	4628      	mov	r0, r5
 800732e:	f000 f883 	bl	8007438 <__smakebuf_r>
 8007332:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007336:	f013 0201 	ands.w	r2, r3, #1
 800733a:	d00a      	beq.n	8007352 <__swsetup_r+0x9a>
 800733c:	2200      	movs	r2, #0
 800733e:	60a2      	str	r2, [r4, #8]
 8007340:	6962      	ldr	r2, [r4, #20]
 8007342:	4252      	negs	r2, r2
 8007344:	61a2      	str	r2, [r4, #24]
 8007346:	6922      	ldr	r2, [r4, #16]
 8007348:	b942      	cbnz	r2, 800735c <__swsetup_r+0xa4>
 800734a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800734e:	d1c5      	bne.n	80072dc <__swsetup_r+0x24>
 8007350:	bd38      	pop	{r3, r4, r5, pc}
 8007352:	0799      	lsls	r1, r3, #30
 8007354:	bf58      	it	pl
 8007356:	6962      	ldrpl	r2, [r4, #20]
 8007358:	60a2      	str	r2, [r4, #8]
 800735a:	e7f4      	b.n	8007346 <__swsetup_r+0x8e>
 800735c:	2000      	movs	r0, #0
 800735e:	e7f7      	b.n	8007350 <__swsetup_r+0x98>
 8007360:	20000018 	.word	0x20000018

08007364 <_raise_r>:
 8007364:	291f      	cmp	r1, #31
 8007366:	b538      	push	{r3, r4, r5, lr}
 8007368:	4605      	mov	r5, r0
 800736a:	460c      	mov	r4, r1
 800736c:	d904      	bls.n	8007378 <_raise_r+0x14>
 800736e:	2316      	movs	r3, #22
 8007370:	6003      	str	r3, [r0, #0]
 8007372:	f04f 30ff 	mov.w	r0, #4294967295
 8007376:	bd38      	pop	{r3, r4, r5, pc}
 8007378:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800737a:	b112      	cbz	r2, 8007382 <_raise_r+0x1e>
 800737c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007380:	b94b      	cbnz	r3, 8007396 <_raise_r+0x32>
 8007382:	4628      	mov	r0, r5
 8007384:	f000 f830 	bl	80073e8 <_getpid_r>
 8007388:	4622      	mov	r2, r4
 800738a:	4601      	mov	r1, r0
 800738c:	4628      	mov	r0, r5
 800738e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007392:	f000 b817 	b.w	80073c4 <_kill_r>
 8007396:	2b01      	cmp	r3, #1
 8007398:	d00a      	beq.n	80073b0 <_raise_r+0x4c>
 800739a:	1c59      	adds	r1, r3, #1
 800739c:	d103      	bne.n	80073a6 <_raise_r+0x42>
 800739e:	2316      	movs	r3, #22
 80073a0:	6003      	str	r3, [r0, #0]
 80073a2:	2001      	movs	r0, #1
 80073a4:	e7e7      	b.n	8007376 <_raise_r+0x12>
 80073a6:	2100      	movs	r1, #0
 80073a8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80073ac:	4620      	mov	r0, r4
 80073ae:	4798      	blx	r3
 80073b0:	2000      	movs	r0, #0
 80073b2:	e7e0      	b.n	8007376 <_raise_r+0x12>

080073b4 <raise>:
 80073b4:	4b02      	ldr	r3, [pc, #8]	@ (80073c0 <raise+0xc>)
 80073b6:	4601      	mov	r1, r0
 80073b8:	6818      	ldr	r0, [r3, #0]
 80073ba:	f7ff bfd3 	b.w	8007364 <_raise_r>
 80073be:	bf00      	nop
 80073c0:	20000018 	.word	0x20000018

080073c4 <_kill_r>:
 80073c4:	b538      	push	{r3, r4, r5, lr}
 80073c6:	4d07      	ldr	r5, [pc, #28]	@ (80073e4 <_kill_r+0x20>)
 80073c8:	2300      	movs	r3, #0
 80073ca:	4604      	mov	r4, r0
 80073cc:	4608      	mov	r0, r1
 80073ce:	4611      	mov	r1, r2
 80073d0:	602b      	str	r3, [r5, #0]
 80073d2:	f7f9 fe47 	bl	8001064 <_kill>
 80073d6:	1c43      	adds	r3, r0, #1
 80073d8:	d102      	bne.n	80073e0 <_kill_r+0x1c>
 80073da:	682b      	ldr	r3, [r5, #0]
 80073dc:	b103      	cbz	r3, 80073e0 <_kill_r+0x1c>
 80073de:	6023      	str	r3, [r4, #0]
 80073e0:	bd38      	pop	{r3, r4, r5, pc}
 80073e2:	bf00      	nop
 80073e4:	200004b0 	.word	0x200004b0

080073e8 <_getpid_r>:
 80073e8:	f7f9 be34 	b.w	8001054 <_getpid>

080073ec <__swhatbuf_r>:
 80073ec:	b570      	push	{r4, r5, r6, lr}
 80073ee:	460c      	mov	r4, r1
 80073f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073f4:	2900      	cmp	r1, #0
 80073f6:	b096      	sub	sp, #88	@ 0x58
 80073f8:	4615      	mov	r5, r2
 80073fa:	461e      	mov	r6, r3
 80073fc:	da0d      	bge.n	800741a <__swhatbuf_r+0x2e>
 80073fe:	89a3      	ldrh	r3, [r4, #12]
 8007400:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007404:	f04f 0100 	mov.w	r1, #0
 8007408:	bf14      	ite	ne
 800740a:	2340      	movne	r3, #64	@ 0x40
 800740c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007410:	2000      	movs	r0, #0
 8007412:	6031      	str	r1, [r6, #0]
 8007414:	602b      	str	r3, [r5, #0]
 8007416:	b016      	add	sp, #88	@ 0x58
 8007418:	bd70      	pop	{r4, r5, r6, pc}
 800741a:	466a      	mov	r2, sp
 800741c:	f000 f848 	bl	80074b0 <_fstat_r>
 8007420:	2800      	cmp	r0, #0
 8007422:	dbec      	blt.n	80073fe <__swhatbuf_r+0x12>
 8007424:	9901      	ldr	r1, [sp, #4]
 8007426:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800742a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800742e:	4259      	negs	r1, r3
 8007430:	4159      	adcs	r1, r3
 8007432:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007436:	e7eb      	b.n	8007410 <__swhatbuf_r+0x24>

08007438 <__smakebuf_r>:
 8007438:	898b      	ldrh	r3, [r1, #12]
 800743a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800743c:	079d      	lsls	r5, r3, #30
 800743e:	4606      	mov	r6, r0
 8007440:	460c      	mov	r4, r1
 8007442:	d507      	bpl.n	8007454 <__smakebuf_r+0x1c>
 8007444:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007448:	6023      	str	r3, [r4, #0]
 800744a:	6123      	str	r3, [r4, #16]
 800744c:	2301      	movs	r3, #1
 800744e:	6163      	str	r3, [r4, #20]
 8007450:	b003      	add	sp, #12
 8007452:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007454:	ab01      	add	r3, sp, #4
 8007456:	466a      	mov	r2, sp
 8007458:	f7ff ffc8 	bl	80073ec <__swhatbuf_r>
 800745c:	9f00      	ldr	r7, [sp, #0]
 800745e:	4605      	mov	r5, r0
 8007460:	4639      	mov	r1, r7
 8007462:	4630      	mov	r0, r6
 8007464:	f7fd fc82 	bl	8004d6c <_malloc_r>
 8007468:	b948      	cbnz	r0, 800747e <__smakebuf_r+0x46>
 800746a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800746e:	059a      	lsls	r2, r3, #22
 8007470:	d4ee      	bmi.n	8007450 <__smakebuf_r+0x18>
 8007472:	f023 0303 	bic.w	r3, r3, #3
 8007476:	f043 0302 	orr.w	r3, r3, #2
 800747a:	81a3      	strh	r3, [r4, #12]
 800747c:	e7e2      	b.n	8007444 <__smakebuf_r+0xc>
 800747e:	89a3      	ldrh	r3, [r4, #12]
 8007480:	6020      	str	r0, [r4, #0]
 8007482:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007486:	81a3      	strh	r3, [r4, #12]
 8007488:	9b01      	ldr	r3, [sp, #4]
 800748a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800748e:	b15b      	cbz	r3, 80074a8 <__smakebuf_r+0x70>
 8007490:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007494:	4630      	mov	r0, r6
 8007496:	f000 f81d 	bl	80074d4 <_isatty_r>
 800749a:	b128      	cbz	r0, 80074a8 <__smakebuf_r+0x70>
 800749c:	89a3      	ldrh	r3, [r4, #12]
 800749e:	f023 0303 	bic.w	r3, r3, #3
 80074a2:	f043 0301 	orr.w	r3, r3, #1
 80074a6:	81a3      	strh	r3, [r4, #12]
 80074a8:	89a3      	ldrh	r3, [r4, #12]
 80074aa:	431d      	orrs	r5, r3
 80074ac:	81a5      	strh	r5, [r4, #12]
 80074ae:	e7cf      	b.n	8007450 <__smakebuf_r+0x18>

080074b0 <_fstat_r>:
 80074b0:	b538      	push	{r3, r4, r5, lr}
 80074b2:	4d07      	ldr	r5, [pc, #28]	@ (80074d0 <_fstat_r+0x20>)
 80074b4:	2300      	movs	r3, #0
 80074b6:	4604      	mov	r4, r0
 80074b8:	4608      	mov	r0, r1
 80074ba:	4611      	mov	r1, r2
 80074bc:	602b      	str	r3, [r5, #0]
 80074be:	f7f9 fe31 	bl	8001124 <_fstat>
 80074c2:	1c43      	adds	r3, r0, #1
 80074c4:	d102      	bne.n	80074cc <_fstat_r+0x1c>
 80074c6:	682b      	ldr	r3, [r5, #0]
 80074c8:	b103      	cbz	r3, 80074cc <_fstat_r+0x1c>
 80074ca:	6023      	str	r3, [r4, #0]
 80074cc:	bd38      	pop	{r3, r4, r5, pc}
 80074ce:	bf00      	nop
 80074d0:	200004b0 	.word	0x200004b0

080074d4 <_isatty_r>:
 80074d4:	b538      	push	{r3, r4, r5, lr}
 80074d6:	4d06      	ldr	r5, [pc, #24]	@ (80074f0 <_isatty_r+0x1c>)
 80074d8:	2300      	movs	r3, #0
 80074da:	4604      	mov	r4, r0
 80074dc:	4608      	mov	r0, r1
 80074de:	602b      	str	r3, [r5, #0]
 80074e0:	f7f9 fe30 	bl	8001144 <_isatty>
 80074e4:	1c43      	adds	r3, r0, #1
 80074e6:	d102      	bne.n	80074ee <_isatty_r+0x1a>
 80074e8:	682b      	ldr	r3, [r5, #0]
 80074ea:	b103      	cbz	r3, 80074ee <_isatty_r+0x1a>
 80074ec:	6023      	str	r3, [r4, #0]
 80074ee:	bd38      	pop	{r3, r4, r5, pc}
 80074f0:	200004b0 	.word	0x200004b0

080074f4 <_init>:
 80074f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074f6:	bf00      	nop
 80074f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074fa:	bc08      	pop	{r3}
 80074fc:	469e      	mov	lr, r3
 80074fe:	4770      	bx	lr

08007500 <_fini>:
 8007500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007502:	bf00      	nop
 8007504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007506:	bc08      	pop	{r3}
 8007508:	469e      	mov	lr, r3
 800750a:	4770      	bx	lr
