

================================================================
== Vitis HLS Report for 'xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2'
================================================================
* Date:           Tue Jun 24 19:15:16 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.238 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_178_2  |        5|        5|         2|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     169|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     169|     60|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln178_fu_128_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln178_fu_122_p2  |      icmp|   0|  0|  11|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|           7|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |i_5_fu_42                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_5_fu_42                |   3|   0|    3|          0|
    |i_reg_226                |   3|   0|    3|          0|
    |p_0_0_010310_fu_50       |  32|   0|   32|          0|
    |p_0_0_010312_fu_54       |  32|   0|   32|          0|
    |p_0_0_010314_fu_58       |  32|   0|   32|          0|
    |p_0_0_010316_fu_62       |  32|   0|   32|          0|
    |p_0_0_01038_fu_46        |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 169|   0|  169|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2|  return value|
|distCoeffs_address0      |  out|    3|   ap_memory|                                                        distCoeffs|         array|
|distCoeffs_ce0           |  out|    1|   ap_memory|                                                        distCoeffs|         array|
|distCoeffs_q0            |   in|   32|   ap_memory|                                                        distCoeffs|         array|
|p_0_0_010316_out         |  out|   32|      ap_vld|                                                  p_0_0_010316_out|       pointer|
|p_0_0_010316_out_ap_vld  |  out|    1|      ap_vld|                                                  p_0_0_010316_out|       pointer|
|p_0_0_010314_out         |  out|   32|      ap_vld|                                                  p_0_0_010314_out|       pointer|
|p_0_0_010314_out_ap_vld  |  out|    1|      ap_vld|                                                  p_0_0_010314_out|       pointer|
|p_0_0_010312_out         |  out|   32|      ap_vld|                                                  p_0_0_010312_out|       pointer|
|p_0_0_010312_out_ap_vld  |  out|    1|      ap_vld|                                                  p_0_0_010312_out|       pointer|
|p_0_0_010310_out         |  out|   32|      ap_vld|                                                  p_0_0_010310_out|       pointer|
|p_0_0_010310_out_ap_vld  |  out|    1|      ap_vld|                                                  p_0_0_010310_out|       pointer|
|p_0_0_01038_out          |  out|   32|      ap_vld|                                                   p_0_0_01038_out|       pointer|
|p_0_0_01038_out_ap_vld   |  out|    1|      ap_vld|                                                   p_0_0_01038_out|       pointer|
+-------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+

