
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
18       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02)

*******************************************************************
Modules that may have changed as a result of file changes: 27
MID:  lib.cell.view
0        coreapb3_lib.coreapb3.coreapb3_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
2        coreapb3_lib.coreapb3_iaddr_reg.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
4        coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
42       corepwm_lib.corepwm.trans may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
44       corepwm_lib.corepwm_pwm_gen.trans may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
46       corepwm_lib.corepwm_reg_if.trans may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
48       corepwm_lib.corepwm_tach_if.trans may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
50       corepwm_lib.corepwm_timebase.trans may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
6        work.connection_test.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (architecture and entity definition)
8        work.connection_test_sb.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
10       work.connection_test_sb_ccc_0_fccc.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
12       work.connection_test_sb_fabosc_0_osc.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
14       work.connection_test_sb_mss.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
16       work.coreapb3_c0.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
52       work.corepwm_c0.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
18       work.coreresetp.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
20       work.coreresetp_pcie_hotreset.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
22       work.led_inverter_dimmer.architecture_led_inverter_dimmer may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
24       work.mss_010.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
26       work.nokia5110_driver.architecture_nokia5110_driver may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
28       work.rcosc_1mhz.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
30       work.rcosc_1mhz_fab.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
32       work.rcosc_25_50mhz.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
34       work.rcosc_25_50mhz_fab.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
36       work.timer.architecture_timer may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
38       work.xtlosc.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)
40       work.xtlosc_fab.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test\Connection_Test.vhd (2020-03-27 02:28:26, 2020-03-29 01:32:02) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 35
FID:  path (timestamp)
0        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd (2018-12-21 01:52:13)
1        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\arith.vhd (2018-12-21 01:52:16)
2        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\location.map (2018-12-21 01:52:16)
3        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\numeric.vhd (2018-12-21 01:52:16)
4        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std.vhd (2018-12-21 01:52:16)
5        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd (2018-12-21 01:52:16)
6        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std_textio.vhd (2018-12-21 01:52:16)
7        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\unsigned.vhd (2018-12-21 01:52:16)
8        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd\hyperents.vhd (2018-12-21 01:52:16)
9        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2018-12-21 01:52:16)
10       C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd\umr_capim.vhd (2018-12-21 01:52:16)
11       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd (2019-11-05 16:09:25)
12       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (2019-11-05 16:09:25)
13       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd (2019-11-05 16:09:25)
14       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd (2019-11-05 16:09:25)
15       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd (2019-12-02 18:16:23)
16       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd (2019-12-02 18:16:23)
28       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\components.vhd (2020-03-24 14:26:26)
29       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd (2020-03-24 14:26:26)
30       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd (2020-03-24 14:26:26)
31       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd (2020-03-24 14:26:26)
32       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\t_corepwm_pkg.vhd (2020-03-24 14:26:26)
33       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\tach_if.vhd (2020-03-24 14:26:26)
34       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\timebase.vhd (2020-03-24 14:26:26)
17       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2019-11-06 13:59:59)
19       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test_sb\CCC_0\Connection_Test_sb_CCC_0_FCCC.vhd (2020-03-26 00:14:19)
20       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test_sb\Connection_Test_sb.vhd (2020-03-26 00:14:21)
21       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test_sb\FABOSC_0\Connection_Test_sb_FABOSC_0_OSC.vhd (2020-03-26 00:14:21)
22       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test_sb_MSS\Connection_Test_sb_MSS.vhd (2020-03-26 00:14:17)
23       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\Connection_Test_sb_MSS\Connection_Test_sb_MSS_syn.vhd (2020-03-26 00:14:16)
24       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd (2020-03-24 15:26:00)
35       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\component\work\corepwm_C0\corepwm_C0.vhd (2020-03-24 21:09:00)
25       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\SF2_MKR_KIT_Connection_Test\hdl\Nokia5110_Driver.vhd (2020-03-26 00:08:00)
26       C:\Users\Phoenix136\Dropbox\FPGA\My_Stuff\Standalone Files\LED_inverter_dimmer.vhd (2020-03-21 19:12:18)
27       C:\Users\Phoenix136\Dropbox\FPGA\My_Stuff\Standalone Files\timer.vhd (2020-03-23 01:29:58)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
