// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module dpss_vck190_pt_v_frmbuf_rd_0_0_MultiPixStream2AXIvideo (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        img_dout,
        img_num_data_valid,
        img_fifo_cap,
        img_empty_n,
        img_read,
        m_axis_video_TDATA,
        m_axis_video_TVALID,
        m_axis_video_TREADY,
        m_axis_video_TKEEP,
        m_axis_video_TSTRB,
        m_axis_video_TUSER,
        m_axis_video_TLAST,
        m_axis_video_TID,
        m_axis_video_TDEST,
        Height_val,
        WidthOut_val,
        colorFormat_val_dout,
        colorFormat_val_num_data_valid,
        colorFormat_val_fifo_cap,
        colorFormat_val_empty_n,
        colorFormat_val_read
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [119:0] img_dout;
input  [2:0] img_num_data_valid;
input  [2:0] img_fifo_cap;
input   img_empty_n;
output   img_read;
output  [119:0] m_axis_video_TDATA;
output   m_axis_video_TVALID;
input   m_axis_video_TREADY;
output  [14:0] m_axis_video_TKEEP;
output  [14:0] m_axis_video_TSTRB;
output  [0:0] m_axis_video_TUSER;
output  [0:0] m_axis_video_TLAST;
output  [0:0] m_axis_video_TID;
output  [0:0] m_axis_video_TDEST;
input  [12:0] Height_val;
input  [12:0] WidthOut_val;
input  [1:0] colorFormat_val_dout;
input  [2:0] colorFormat_val_num_data_valid;
input  [2:0] colorFormat_val_fifo_cap;
input   colorFormat_val_empty_n;
output   colorFormat_val_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_read;
reg colorFormat_val_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    colorFormat_val_blk_n;
reg   [1:0] colorFormat_val_read_reg_518;
reg    ap_block_state1;
wire   [5:0] sub_ln343_fu_271_p2;
reg   [5:0] sub_ln343_reg_524;
wire    ap_CS_fsm_state2;
wire   [12:0] grp_reg_unsigned_short_s_fu_280_ap_return;
reg   [12:0] rows_reg_529;
wire    ap_CS_fsm_state4;
wire   [10:0] div_cast1_fu_364_p4;
reg   [10:0] div_cast1_reg_570;
wire   [11:0] sub_fu_378_p2;
reg   [11:0] sub_reg_575;
wire   [0:0] icmp_ln348_fu_384_p2;
reg   [0:0] icmp_ln348_reg_580;
wire   [0:0] and_ln348_fu_407_p2;
reg   [0:0] and_ln348_reg_588;
wire    ap_CS_fsm_state5;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_start;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_done;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_idle;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_ready;
wire   [3:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out_ap_vld;
wire   [3:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out1;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out1_ap_vld;
wire   [3:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out2;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out2_ap_vld;
wire   [3:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out3;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out3_ap_vld;
wire   [3:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out4;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out4_ap_vld;
wire   [3:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out5;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out5_ap_vld;
wire   [3:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out6;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out6_ap_vld;
wire   [3:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out7;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out7_ap_vld;
wire   [3:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out8;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out8_ap_vld;
wire   [3:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out9;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out9_ap_vld;
wire   [3:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out10;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out10_ap_vld;
wire   [3:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out11;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out11_ap_vld;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_start;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_done;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_idle;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_ready;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_img_read;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TREADY;
wire   [119:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TDATA;
wire    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TVALID;
wire   [14:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TKEEP;
wire   [14:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TSTRB;
wire   [0:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TUSER;
wire   [0:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TLAST;
wire   [0:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TID;
wire   [0:0] grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TDEST;
reg    grp_reg_unsigned_short_s_fu_280_ap_ce;
wire    ap_CS_fsm_state3;
wire   [12:0] grp_reg_unsigned_short_s_fu_286_ap_return;
reg    grp_reg_unsigned_short_s_fu_286_ap_ce;
reg   [0:0] sof_reg_172;
wire    ap_CS_fsm_state6;
reg    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_start_reg;
reg   [3:0] p_loc_fu_150;
reg   [3:0] p_loc15_fu_146;
reg   [3:0] p_loc16_fu_142;
reg   [3:0] p_loc17_fu_138;
reg   [3:0] p_loc18_fu_134;
reg   [3:0] p_loc19_fu_130;
reg   [3:0] p_loc20_fu_126;
reg   [3:0] p_loc21_fu_122;
reg   [3:0] p_loc22_fu_118;
reg   [3:0] p_loc23_fu_114;
reg   [3:0] p_loc24_fu_110;
reg   [3:0] p_loc25_fu_106;
reg    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_start_reg;
wire   [0:0] icmp_ln348_1_fu_402_p2;
reg   [12:0] i_1_fu_102;
wire   [12:0] i_2_fu_396_p2;
wire   [3:0] tmp_s_fu_260_p3;
wire   [5:0] tmp_fu_253_p3;
wire   [5:0] zext_ln343_fu_267_p1;
wire   [11:0] div_cast_fu_374_p1;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 colorFormat_val_read_reg_518 = 2'd0;
#0 sub_ln343_reg_524 = 6'd0;
#0 rows_reg_529 = 13'd0;
#0 div_cast1_reg_570 = 11'd0;
#0 sub_reg_575 = 12'd0;
#0 icmp_ln348_reg_580 = 1'd0;
#0 and_ln348_reg_588 = 1'd0;
#0 sof_reg_172 = 1'd0;
#0 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_start_reg = 1'b0;
#0 p_loc_fu_150 = 4'd0;
#0 p_loc15_fu_146 = 4'd0;
#0 p_loc16_fu_142 = 4'd0;
#0 p_loc17_fu_138 = 4'd0;
#0 p_loc18_fu_134 = 4'd0;
#0 p_loc19_fu_130 = 4'd0;
#0 p_loc20_fu_126 = 4'd0;
#0 p_loc21_fu_122 = 4'd0;
#0 p_loc22_fu_118 = 4'd0;
#0 p_loc23_fu_114 = 4'd0;
#0 p_loc24_fu_110 = 4'd0;
#0 p_loc25_fu_106 = 4'd0;
#0 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_start_reg = 1'b0;
#0 i_1_fu_102 = 13'd0;
end

dpss_vck190_pt_v_frmbuf_rd_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_start),
    .ap_done(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_done),
    .ap_idle(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_idle),
    .ap_ready(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_ready),
    .sub_ln343(sub_ln343_reg_524),
    .p_out(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out),
    .p_out_ap_vld(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out_ap_vld),
    .p_out1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out1),
    .p_out1_ap_vld(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out1_ap_vld),
    .p_out2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out2),
    .p_out2_ap_vld(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out2_ap_vld),
    .p_out3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out3),
    .p_out3_ap_vld(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out3_ap_vld),
    .p_out4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out4),
    .p_out4_ap_vld(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out4_ap_vld),
    .p_out5(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out5),
    .p_out5_ap_vld(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out5_ap_vld),
    .p_out6(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out6),
    .p_out6_ap_vld(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out6_ap_vld),
    .p_out7(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out7),
    .p_out7_ap_vld(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out7_ap_vld),
    .p_out8(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out8),
    .p_out8_ap_vld(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out8_ap_vld),
    .p_out9(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out9),
    .p_out9_ap_vld(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out9_ap_vld),
    .p_out10(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out10),
    .p_out10_ap_vld(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out10_ap_vld),
    .p_out11(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out11),
    .p_out11_ap_vld(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out11_ap_vld)
);

dpss_vck190_pt_v_frmbuf_rd_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_start),
    .ap_done(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_done),
    .ap_idle(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_idle),
    .ap_ready(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_ready),
    .img_dout(img_dout),
    .img_num_data_valid(3'd0),
    .img_fifo_cap(3'd0),
    .img_empty_n(img_empty_n),
    .img_read(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_img_read),
    .m_axis_video_TREADY(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TREADY),
    .sof(sof_reg_172),
    .div_cast1(div_cast1_reg_570),
    .sub(sub_reg_575),
    .empty_62(p_loc25_fu_106),
    .empty_63(p_loc24_fu_110),
    .empty_64(p_loc23_fu_114),
    .empty_65(p_loc22_fu_118),
    .empty_66(p_loc21_fu_122),
    .empty_67(p_loc20_fu_126),
    .empty_68(p_loc19_fu_130),
    .empty_69(p_loc18_fu_134),
    .empty_70(p_loc17_fu_138),
    .empty_71(p_loc16_fu_142),
    .empty_72(p_loc15_fu_146),
    .empty(p_loc_fu_150),
    .m_axis_video_TDATA(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TDATA),
    .m_axis_video_TVALID(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TVALID),
    .m_axis_video_TKEEP(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TKEEP),
    .m_axis_video_TSTRB(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TSTRB),
    .m_axis_video_TUSER(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TUSER),
    .m_axis_video_TLAST(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TLAST),
    .m_axis_video_TID(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TID),
    .m_axis_video_TDEST(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TDEST)
);

dpss_vck190_pt_v_frmbuf_rd_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_280(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(Height_val),
    .ap_return(grp_reg_unsigned_short_s_fu_280_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_280_ap_ce)
);

dpss_vck190_pt_v_frmbuf_rd_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .d(WidthOut_val),
    .ap_return(grp_reg_unsigned_short_s_fu_286_ap_return),
    .ap_ce(grp_reg_unsigned_short_s_fu_286_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        and_ln348_reg_588 <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            and_ln348_reg_588 <= and_ln348_fu_407_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln348_1_fu_402_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        colorFormat_val_read_reg_518 <= 2'd0;
    end else begin
        if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            colorFormat_val_read_reg_518 <= colorFormat_val_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        div_cast1_reg_570 <= 11'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            div_cast1_reg_570 <= {{grp_reg_unsigned_short_s_fu_286_ap_return[12:2]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_start_reg <= 1'b1;
        end else if ((grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_ready == 1'b1)) begin
            grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln348_1_fu_402_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_start_reg <= 1'b1;
        end else if ((grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_ready == 1'b1)) begin
            grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        i_1_fu_102 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            i_1_fu_102 <= 13'd0;
        end else if (((icmp_ln348_1_fu_402_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            i_1_fu_102 <= i_2_fu_396_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        icmp_ln348_reg_580 <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            icmp_ln348_reg_580 <= icmp_ln348_fu_384_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_loc15_fu_146 <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out1_ap_vld == 1'b1))) begin
            p_loc15_fu_146 <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_loc16_fu_142 <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out2_ap_vld == 1'b1))) begin
            p_loc16_fu_142 <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_loc17_fu_138 <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out3_ap_vld == 1'b1))) begin
            p_loc17_fu_138 <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_loc18_fu_134 <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out4_ap_vld == 1'b1))) begin
            p_loc18_fu_134 <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_loc19_fu_130 <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out5_ap_vld == 1'b1))) begin
            p_loc19_fu_130 <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_loc20_fu_126 <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out6_ap_vld == 1'b1))) begin
            p_loc20_fu_126 <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_loc21_fu_122 <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out7_ap_vld == 1'b1))) begin
            p_loc21_fu_122 <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_loc22_fu_118 <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out8_ap_vld == 1'b1))) begin
            p_loc22_fu_118 <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_loc23_fu_114 <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out9_ap_vld == 1'b1))) begin
            p_loc23_fu_114 <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_loc24_fu_110 <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out10_ap_vld == 1'b1))) begin
            p_loc24_fu_110 <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_loc25_fu_106 <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out11_ap_vld == 1'b1))) begin
            p_loc25_fu_106 <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_loc_fu_150 <= 4'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out_ap_vld == 1'b1))) begin
            p_loc_fu_150 <= grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_p_out;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        rows_reg_529 <= 13'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            rows_reg_529 <= grp_reg_unsigned_short_s_fu_280_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sof_reg_172 <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_done == 1'b1))) begin
            sof_reg_172 <= and_ln348_reg_588;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            sof_reg_172 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                sub_ln343_reg_524[2] <= 1'b0;
        sub_ln343_reg_524[3] <= 1'b0;
        sub_ln343_reg_524[4] <= 1'b0;
        sub_ln343_reg_524[5] <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
                        sub_ln343_reg_524[5 : 2] <= sub_ln343_fu_271_p2[5 : 2];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sub_reg_575 <= 12'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            sub_reg_575 <= sub_fu_378_p2;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln348_1_fu_402_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln348_1_fu_402_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_val_blk_n = colorFormat_val_empty_n;
    end else begin
        colorFormat_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_val_read = 1'b1;
    end else begin
        colorFormat_val_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        grp_reg_unsigned_short_s_fu_280_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_280_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        grp_reg_unsigned_short_s_fu_286_ap_ce = 1'b1;
    end else begin
        grp_reg_unsigned_short_s_fu_286_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        img_read = grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_img_read;
    end else begin
        img_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln348_1_fu_402_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln348_fu_407_p2 = (sof_reg_172 & icmp_ln348_reg_580);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1 = ((colorFormat_val_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign div_cast1_fu_364_p4 = {{grp_reg_unsigned_short_s_fu_286_ap_return[12:2]}};

assign div_cast_fu_374_p1 = div_cast1_fu_364_p4;

assign grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_start = grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1_fu_184_ap_start_reg;

assign grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_start = grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_ap_start_reg;

assign grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TREADY = (m_axis_video_TREADY & ap_CS_fsm_state6);

assign i_2_fu_396_p2 = (i_1_fu_102 + 13'd1);

assign icmp_ln348_1_fu_402_p2 = ((i_1_fu_102 == rows_reg_529) ? 1'b1 : 1'b0);

assign icmp_ln348_fu_384_p2 = ((div_cast1_fu_364_p4 == 11'd0) ? 1'b1 : 1'b0);

assign m_axis_video_TDATA = grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TDATA;

assign m_axis_video_TDEST = grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TDEST;

assign m_axis_video_TID = grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TID;

assign m_axis_video_TKEEP = grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TKEEP;

assign m_axis_video_TLAST = grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TLAST;

assign m_axis_video_TSTRB = grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TSTRB;

assign m_axis_video_TUSER = grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TUSER;

assign m_axis_video_TVALID = grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3_fu_203_m_axis_video_TVALID;

assign sub_fu_378_p2 = ($signed(div_cast_fu_374_p1) + $signed(12'd4095));

assign sub_ln343_fu_271_p2 = (tmp_fu_253_p3 - zext_ln343_fu_267_p1);

assign tmp_fu_253_p3 = {{colorFormat_val_read_reg_518}, {4'd0}};

assign tmp_s_fu_260_p3 = {{colorFormat_val_read_reg_518}, {2'd0}};

assign zext_ln343_fu_267_p1 = tmp_s_fu_260_p3;

always @ (posedge ap_clk) begin
    sub_ln343_reg_524[1:0] <= 2'b00;
end

endmodule //dpss_vck190_pt_v_frmbuf_rd_0_0_MultiPixStream2AXIvideo
