# FIFO_ANJAN (module)

### Author : ()

## TOP IO
<img src="./FIFO_ANJAN_top.svg">

## Description

Write a markdown documentation for this systemverilog module:

## Parameters
|Name|Type|Dimension|Default Value|Description|
|-|-|-|-|-|

## Ports
|Name|Direction|Type|Dimension|Description|
|-|-|-|-|-|
||interface||||
