

================================================================
== Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4'
================================================================
* Date:           Sat Sep 21 02:17:24 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  1524908|  1524908|  10.167 ms|  10.167 ms|  1524825|  1524825|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_108_3_VITIS_LOOP_110_4  |  1524906|  1524906|        92|          5|          1|  304964|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|   11612|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|    1284|     949|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     296|    -|
|Register         |        -|     -|    3757|     288|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|    5041|   13145|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |mul_19ns_21ns_39_1_1_U78  |mul_19ns_21ns_39_1_1  |        0|   1|    0|   15|    0|
    |sdiv_11s_6ns_8_15_1_U80   |sdiv_11s_6ns_8_15_1   |        0|   0|  340|  237|    0|
    |urem_19ns_4ns_3_23_1_U79  |urem_19ns_4ns_3_23_1  |        0|   0|  944|  697|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                     |                      |        0|   1| 1284|  949|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+------+------------+------------+
    |            Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+------+------------+------------+
    |add_ln108_fu_330_p2                 |         +|   0|  0|    26|          19|           1|
    |add_ln113_fu_408_p2                 |         +|   0|  0|    26|          19|          19|
    |add_ln117_1_fu_575_p2               |         +|   0|  0|    71|          64|           2|
    |add_ln117_2_fu_613_p2               |         +|   0|  0|    71|          64|          64|
    |add_ln117_3_fu_604_p2               |         +|   0|  0|    26|          19|          11|
    |add_ln117_4_fu_790_p2               |         +|   0|  0|    17|          11|          11|
    |add_ln117_5_fu_796_p2               |         +|   0|  0|    16|           9|           9|
    |add_ln117_fu_484_p2                 |         +|   0|  0|    71|          64|           2|
    |add_ln121_1_fu_453_p2               |         +|   0|  0|    26|          19|          19|
    |add_ln121_2_fu_443_p2               |         +|   0|  0|    18|          11|          10|
    |add_ln121_fu_437_p2                 |         +|   0|  0|    17|          10|           1|
    |empty_36_fu_418_p2                  |         +|   0|  0|    71|          64|          64|
    |empty_37_fu_546_p2                  |         +|   0|  0|    71|          64|          64|
    |empty_fu_394_p2                     |         +|   0|  0|    26|          19|          19|
    |indvars_iv_next25_i28100_fu_356_p2  |         +|   0|  0|    16|           9|           1|
    |sum_fu_806_p2                       |         +|   0|  0|    17|          11|          11|
    |tmp16_fu_537_p2                     |         +|   0|  0|    26|          19|          10|
    |sub_ln117_1_fu_777_p2               |         -|   0|  0|    17|           1|          10|
    |sub_ln117_fu_693_p2                 |         -|   0|  0|    16|           9|           9|
    |ap_block_state3_io                  |       and|   0|  0|     2|           1|           1|
    |icmp_ln108_fu_324_p2                |      icmp|   0|  0|    26|          19|          19|
    |icmp_ln110_fu_342_p2                |      icmp|   0|  0|    17|          10|          10|
    |icmp_ln120_fu_844_p2                |      icmp|   0|  0|    21|          14|          14|
    |lshr_ln117_1_fu_680_p2              |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln117_2_fu_710_p2              |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln117_3_fu_730_p2              |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln117_4_fu_753_p2              |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln117_fu_657_p2                |      lshr|   0|  0|  2171|         512|         512|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage1_11001           |        or|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage2_11001           |        or|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage3_11001           |        or|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage4_11001           |        or|   0|  0|     2|           1|           1|
    |pixel_fu_859_p3                     |    select|   0|  0|     8|           1|           2|
    |select_ln108_fu_362_p3              |    select|   0|  0|     9|           1|           9|
    |select_ln120_fu_812_p3              |    select|   0|  0|     5|           1|           1|
    |select_ln81_fu_348_p3               |    select|   0|  0|    10|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|     2|           1|           2|
    |xor_ln120_fu_850_p2                 |       xor|   0|  0|     2|           1|           2|
    +------------------------------------+----------+----+---+------+------------+------------+
    |Total                               |          |   0|  0| 11612|        3120|        2963|
    +------------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  31|          6|    1|          6|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter18           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |c_fu_138                           |   9|          2|   10|         20|
    |gmem_blk_n_AR                      |   9|          2|    1|          2|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |indvar_flatten34_fu_146            |   9|          2|   19|         38|
    |m_axi_gmem_ARADDR                  |  31|          6|   64|        384|
    |r_fu_142                           |   9|          2|    9|         18|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 296|         64|  126|        512|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add_ln113_reg_924                  |   19|   0|   19|          0|
    |add_ln121_1_reg_946                |   19|   0|   19|          0|
    |ap_CS_fsm                          |    5|   0|    5|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |c_fu_138                           |   10|   0|   10|          0|
    |empty_36_reg_931                   |   64|   0|   64|          0|
    |empty_37_reg_978                   |   64|   0|   64|          0|
    |gmem_addr_4_read_reg_1035          |  512|   0|  512|          0|
    |gmem_addr_5_read_reg_1045          |  512|   0|  512|          0|
    |gmem_addr_6_read_reg_1060          |  512|   0|  512|          0|
    |gmem_addr_7_read_reg_1075          |  512|   0|  512|          0|
    |gmem_addr_read_reg_1050            |  512|   0|  512|          0|
    |icmp_ln108_reg_920                 |    1|   0|    1|          0|
    |icmp_ln120_reg_1090                |    1|   0|    1|          0|
    |indvar_flatten34_fu_146            |   19|   0|   19|          0|
    |r_fu_142                           |    9|   0|    9|          0|
    |sub_ln117_reg_1055                 |    9|   0|    9|          0|
    |tmp_31_reg_967                     |   17|   0|   17|          0|
    |trunc_ln117_10_reg_1070            |    8|   0|    8|          0|
    |trunc_ln117_11_reg_1020            |    6|   0|    6|          0|
    |trunc_ln117_13_reg_1065            |    8|   0|    8|          0|
    |trunc_ln117_1_reg_1040             |    8|   0|    8|          0|
    |trunc_ln117_2_reg_957              |   58|   0|   58|          0|
    |trunc_ln117_3_reg_962              |    6|   0|    6|          0|
    |trunc_ln117_4_reg_983              |   58|   0|   58|          0|
    |trunc_ln117_6_reg_999              |   58|   0|   58|          0|
    |trunc_ln117_7_reg_988              |    6|   0|    6|          0|
    |trunc_ln117_8_reg_1015             |   58|   0|   58|          0|
    |trunc_ln117_9_reg_1004             |    6|   0|    6|          0|
    |trunc_ln117_reg_941                |    6|   0|    6|          0|
    |trunc_ln117_s_reg_936              |   58|   0|   58|          0|
    |trunc_ln121_reg_1031               |    3|   0|    3|          0|
    |icmp_ln108_reg_920                 |   64|  32|    1|          0|
    |icmp_ln120_reg_1090                |   64|  32|    1|          0|
    |tmp_31_reg_967                     |   64|  32|   17|          0|
    |trunc_ln117_11_reg_1020            |   64|  32|    6|          0|
    |trunc_ln117_3_reg_962              |   64|  32|    6|          0|
    |trunc_ln117_7_reg_988              |   64|  32|    6|          0|
    |trunc_ln117_9_reg_1004             |   64|  32|    6|          0|
    |trunc_ln117_reg_941                |   64|  32|    6|          0|
    |trunc_ln121_reg_1031               |   64|  32|    3|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 3757| 288| 3233|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_108_3_VITIS_LOOP_110_4|  return value|
|m_axi_gmem_AWVALID      |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWREADY      |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWADDR       |  out|   64|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWID         |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWLEN        |  out|   32|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWSIZE       |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWBURST      |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWLOCK       |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWCACHE      |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWPROT       |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWQOS        |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWREGION     |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_AWUSER       |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WVALID       |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WREADY       |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WDATA        |  out|  512|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WSTRB        |  out|   64|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WLAST        |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WID          |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_WUSER        |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARVALID      |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARREADY      |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARADDR       |  out|   64|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARID         |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARLEN        |  out|   32|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARSIZE       |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARBURST      |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARLOCK       |  out|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARCACHE      |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARPROT       |  out|    3|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARQOS        |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARREGION     |  out|    4|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_ARUSER       |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RVALID       |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RREADY       |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RDATA        |   in|  512|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RLAST        |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RID          |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RFIFONUM     |   in|    9|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RUSER        |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_RRESP        |   in|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_BVALID       |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_BREADY       |  out|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_BRESP        |   in|    2|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_BID          |   in|    1|       m_axi|                                                   gmem|       pointer|
|m_axi_gmem_BUSER        |   in|    1|       m_axi|                                                   gmem|       pointer|
|image_gray_5_address0   |  out|   16|   ap_memory|                                           image_gray_5|         array|
|image_gray_5_ce0        |  out|    1|   ap_memory|                                           image_gray_5|         array|
|image_gray_5_we0        |  out|    1|   ap_memory|                                           image_gray_5|         array|
|image_gray_5_d0         |  out|    8|   ap_memory|                                           image_gray_5|         array|
|image_gray_4_address0   |  out|   16|   ap_memory|                                           image_gray_4|         array|
|image_gray_4_ce0        |  out|    1|   ap_memory|                                           image_gray_4|         array|
|image_gray_4_we0        |  out|    1|   ap_memory|                                           image_gray_4|         array|
|image_gray_4_d0         |  out|    8|   ap_memory|                                           image_gray_4|         array|
|image_gray_3_address0   |  out|   16|   ap_memory|                                           image_gray_3|         array|
|image_gray_3_ce0        |  out|    1|   ap_memory|                                           image_gray_3|         array|
|image_gray_3_we0        |  out|    1|   ap_memory|                                           image_gray_3|         array|
|image_gray_3_d0         |  out|    8|   ap_memory|                                           image_gray_3|         array|
|image_gray_2_address0   |  out|   16|   ap_memory|                                           image_gray_2|         array|
|image_gray_2_ce0        |  out|    1|   ap_memory|                                           image_gray_2|         array|
|image_gray_2_we0        |  out|    1|   ap_memory|                                           image_gray_2|         array|
|image_gray_2_d0         |  out|    8|   ap_memory|                                           image_gray_2|         array|
|image_gray_1_address0   |  out|   16|   ap_memory|                                           image_gray_1|         array|
|image_gray_1_ce0        |  out|    1|   ap_memory|                                           image_gray_1|         array|
|image_gray_1_we0        |  out|    1|   ap_memory|                                           image_gray_1|         array|
|image_gray_1_d0         |  out|    8|   ap_memory|                                           image_gray_1|         array|
|image_gray_address0     |  out|   16|   ap_memory|                                             image_gray|         array|
|image_gray_ce0          |  out|    1|   ap_memory|                                             image_gray|         array|
|image_gray_we0          |  out|    1|   ap_memory|                                             image_gray|         array|
|image_gray_d0           |  out|    8|   ap_memory|                                             image_gray|         array|
|output_r                |   in|   64|     ap_none|                                               output_r|        scalar|
|normal_factor_5_reload  |   in|    5|     ap_none|                                 normal_factor_5_reload|        scalar|
|icmp_ln105              |   in|    1|     ap_none|                                             icmp_ln105|        scalar|
+------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

