EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# STM32F446RET6
#
DEF STM32F446RET6 U 0 40 Y Y 1 L N
F0 "U" -5004 2102 50 H V L BNN
F1 "STM32F446RET6" -5009 -2204 50 H V L BNN
F2 "QFP50P1200X1200X160-64N" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "IPC-7351B" 0 0 50 H I L BNN "STANDARD"
F5 "6" 0 0 50 H I L BNN "PARTREV"
F6 "ST Microelectronics" 0 0 50 H I L BNN "MANUFACTURER"
DRAW
S -5000 -2100 5000 2100 0 0 10 f
X PA0-WKUP(PA0)TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/USART2_CTS/UART4_TX/EVENTOUT 14 -5200 1300 200 R 40 40 0 0 B 
X PA1/TIM2_CH2/TIM5_CH2/USART2_RTS/UART4_RX/QUADSPI_BK1_IO3/SAI2_MCLK_B/EVENTOUT 15 -5200 1200 200 R 40 40 0 0 B 
X PA2/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/SAI2_SCK_B/EVENTOUT 16 -5200 1100 200 R 40 40 0 0 B 
X PA3/TIM2_CH4/TIM5_CH4/TIM9_CH2/SAI1_FS_A/USART2_RX/OTG_HS_ULPI_D0/EVENTOUT 17 -5200 1000 200 R 40 40 0 0 B 
X PA4/SPI1_NSS/I2S1_WS/SPI3_NSS/I2S3_WS/USART2_CK/OTG_HS_SOF/DCMI_HSYNC/EVENTOUT 20 -5200 900 200 R 40 40 0 0 B 
X PA5/TIM2_CH1/TIM2_ETR/TIM8_CH1N/SPI1_SCK/I2S1_CK/OTG_HS_ULPI_CK/EVENTOUT 21 -5200 800 200 R 40 40 0 0 B 
X PA6/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/SPI1_MISO/I2S2_MCK/TIM13_CH1/DCMI_PIXCLK/EVENTOUT 22 -5200 700 200 R 40 40 0 0 B 
X PA7/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/SPI1_MOSI/I2S1_SD/TIM14_CH1/FMC_SDNWE/EVENTOUT 23 -5200 600 200 R 40 40 0 0 B 
X PA8/MCO1/TIM1_CH1/I2C3_SCL/USART1_CK/OTG_FS_SOF/EVENTOUT 41 -5200 500 200 R 40 40 0 0 B 
X PA9/TIM1_CH2/I2C3_SMBA/SPI2_SCK/I2S2_CK/SAI1_SD_B/USART1_TX/DCMI_D0/EVENTOUT 42 -5200 400 200 R 40 40 0 0 B 
X PA10/TIM1_CH3/USART1_RX/OTG_FS_ID/DCMI_D1/EVENTOUT 43 -5200 300 200 R 40 40 0 0 B 
X PA11/TIM1_CH4/USART1_CTS/CAN1_RX/OTG_FS_DM/EVENTOUT 44 -5200 200 200 R 40 40 0 0 B 
X PA12/TIM1_ETR/USART1_RTS/SAI2_FS_B/CAN1_TX/OTG_FS_DP/EVENTOUT 45 -5200 100 200 R 40 40 0 0 B 
X PA13/JTMS-SWDIO/EVENTOUT 46 -5200 0 200 R 40 40 0 0 B 
X PA14/JTCK-SWCLK/EVENTOUT 49 -5200 -100 200 R 40 40 0 0 B 
X PA15/JTDI/TIM2_CH1/TIM2_ETR/HDMI_CEC/SPI1_NSS/I2S1_WS/SPI3_NSS/I2S3_WS/UART4_RTS/EVENTOUT 50 -5200 -200 200 R 40 40 0 0 B 
X PB0/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/SPI3_MOSI/I2S3_SD/UART4_CTS/OTG_HS_ULPI_D1/SDIO_D1/EVENTOUT 26 -5200 -400 200 R 40 40 0 0 B 
X PB1/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/OTG_HS_ULPI_D2/SDIO_D2/EVENTOUT 27 -5200 -500 200 R 40 40 0 0 B 
X PB2-BOOT1(PB2)/TIM2_CH4/SAI1_SD_A/SPI3_MOSI/I2S3_SD/QUADSPI_CLK/OTG_HS_ULPI_D4/SDIO_CK/EVENTOUT 28 -5200 -600 200 R 40 40 0 0 B 
X PB3(JTDO/TRACESWO)/JTDO/TRACESWO/TIM2_CH2/I2C2_SDA/SPI1_SCK/I2S1_CK/SPI3_SCK/I2S3_CK/EVENTOUT 55 -5200 -700 200 R 40 40 0 0 B 
X PB4(NJTRST)/NJTRST/TIM3_CH1/I2C3_SDA/SPI1_MISO/SPI3_MISO/SPI2_NSS/I2S2_WS/EVENTOUT 56 -5200 -800 200 R 40 40 0 0 B 
X PB5/TIM3_CH2/I2C1_SMBA/SPI1_MOSI/I2S1_SD/SPI3_MOSI/I2S3_SD/CAN2_RX/OTG_HS_ULPI_D7/FMC_SDCKE1/DCMI_D10/EVENTOUT 57 -5200 -900 200 R 40 40 0 0 B 
X PB6/TIM4_CH1/HDMI_CEC/I2C1_SCL/USART1_TX/CAN2_TX/QUADSPI_BK1_NCS/FMC_SDNE1/DCMI_D5/EVENTOUT 58 -5200 -1000 200 R 40 40 0 0 B 
X PB7/TIM4_CH2/I2C1_SDA/USART1_RX/SPDIFRX_IN0/FMC_NL/DCMI_VSYNC/EVENTOUT 59 -5200 -1100 200 R 40 40 0 0 B 
X PB8/TIM2_CH1/TIM2_ETR/TIM4_CH3/TIM10_CH1/I2C1_SCL/CAN1_RX/SDIO_D4/DCMI_D6/EVENTOUT 61 -5200 -1200 200 R 40 40 0 0 B 
X PB9/TIM2_CH2/TIM4_CH4/TIM11_CH1/I2C1_SDA/SPI2_NSS/I2S2_WS/SAI1_FS_B/CAN1_TX/SDIO_D5/DCMI_D7/EVENTOUT 62 -5200 -1300 200 R 40 40 0 0 B 
X PB10/TIM2_CH3/I2C2_SCL/SPI2_SCK/I2S2_CK/SAI1_SCK_A/USART3_TX/OTG_HS_ULPI_D3/EVENTOUT 29 -5200 -1400 200 R 40 40 0 0 B 
X PD2/TIM3_ETR/UART5_RX/SDIO_CMD/DCMI_D11/EVENTOUT 54 5200 -400 200 L 40 40 0 0 B 
X PB12/TIM1_BKIN/I2C2_SMBA/SPI2_NSS/I2S2_WS/SAI1_SCK_B/USART3_CK/CAN2_RX/OTG_HS_ULPI_D5/OTG_HS_ID/EVENTOUT 33 -5200 -1500 200 R 40 40 0 0 B 
X PB13/TIM1_CH1N/SPI2_SCK/I2S2_CK/USART3_CTS/CAN2_TX/OTG_HS_ULPI_D6/EVENTOUT 34 -5200 -1600 200 R 40 40 0 0 B 
X PB14/TIM1_CH2N/TIM8_CH2N/SPI2_MISO/USART3_RTS/TIM12_CH1/OTG_HS_DM/EVENTOUT 35 -5200 -1700 200 R 40 40 0 0 B 
X PB15/RTC_REFIN/TIM1_CH3N/TIM8_CH3N/SPI2_MOSI/I2S2_SD/TIM12_CH2/OTG_HS_DP/EVENTOUT 36 -5200 -1800 200 R 40 40 0 0 B 
X PC0/SAI1_MCLK_B/OTG_HS_ULPI_STP/FMC_SDNWE/EVENTOUT 8 5200 1300 200 L 40 40 0 0 B 
X PC1/SPI3_MOSI/I2S3_SD/SAI1_SD_A/SPI2_MOSI/I2S2_SD/EVENTOUT 9 5200 1200 200 L 40 40 0 0 B 
X PC2/SPI2_MISO/OTG_HS_ULPI_DIR/FMC_SDNE0/EVENTOUT 10 5200 1100 200 L 40 40 0 0 B 
X PC3/SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/FMC_SDCKE0/EVENTOUT 11 5200 1000 200 L 40 40 0 0 B 
X PC4/I2S1_MCK/SPDIFRX_IN2/FMC_SDNE0/EVENTOUT 24 5200 900 200 L 40 40 0 0 B 
X PC5/USART3_RX/SPDIFRX_IN3/FMC_SDCKE0/EVENTOUT 25 5200 800 200 L 40 40 0 0 B 
X PC6/TIM3_CH1/TIM8_CH1/FMPI2C1_SCL/I2S2_MCK/USART6_TX/SDIO_D6/DCMI_D0/EVENTOUT 37 5200 700 200 L 40 40 0 0 B 
X PC7/TIM3_CH2/TIM8_CH2/FMPI2C1_SDA/SPI2_SCK/I2S2_CK/I2S3_MCK/SPDIFRX_IN1/USART6_RX/SDIO_D7/DCMI_D1/EVENTOUT 38 5200 600 200 L 40 40 0 0 B 
X PC8/TRACED0/TIM3_CH3/TIM8_CH3/UART5_RTS/USART6_CK/SDIO_D0/DCMI_D2/EVENTOUT 39 5200 500 200 L 40 40 0 0 B 
X PC9/MCO2/TIM3_CH4/TIM8_CH4/I2C3_SDA/I2S_CKIN/UART5_CTS/QUADSPI_BK1_IO0/SDIO_D1/DCMI_D3/EVENTOUT 40 5200 400 200 L 40 40 0 0 B 
X PC10/SPI3_SCK/I2S3_CK/USART3_TX/UART4_TX/QUADSPI_BK1_IO1/SDIO_D2/DCMI_D8/EVENTOUT 51 5200 300 200 L 40 40 0 0 B 
X PC11/SPI3_MISO/USART3_RX/UART4_RX/QUADSPI_BK2_NCS/SDIO_D3/DCMI_D4/EVENTOUT 52 5200 200 200 L 40 40 0 0 B 
X PC12/I2C2_SDA/SPI3_MOSI/I2S3_SD/USART3_CK/UART5_TX/SDIO_CK/DCMI_D9/EVENTOUT 53 5200 100 200 L 40 40 0 0 B 
X PC13/EVENTOUT 2 5200 0 200 L 40 40 0 0 B 
X PC14-OSC32_IN(PC14)/EVENTOUT 3 5200 -100 200 L 40 40 0 0 B 
X PC15-OSC32_OUT(PC15)/EVENTOUT 4 5200 -200 200 L 40 40 0 0 B 
X VBAT 1 5200 1800 200 L 40 40 0 0 W 
X PH0-OSC_IN/EVENTOUT 5 5200 -500 200 L 40 40 0 0 B 
X PH1-OSC_OUT/EVENTOUT 6 5200 -600 200 L 40 40 0 0 B 
X NRST 7 5200 -700 200 L 40 40 0 0 B 
X VSSA/VREF- 12 5200 -1900 200 L 40 40 0 0 W 
X VDDA/VREF+ 13 5200 1900 200 L 40 40 0 0 W 
X VDD 19 5200 2000 200 L 40 40 0 0 W 
X VDD 32 5200 2000 200 L 40 40 0 0 W 
X VDD 48 5200 2000 200 L 40 40 0 0 W 
X VDD 64 5200 2000 200 L 40 40 0 0 W 
X VSS 18 5200 -2000 200 L 40 40 0 0 W 
X VSS 31 5200 -2000 200 L 40 40 0 0 W 
X VSS 47 5200 -2000 200 L 40 40 0 0 W 
X VSS 63 5200 -2000 200 L 40 40 0 0 W 
X VCAP_1 30 5200 1700 200 L 40 40 0 0 W 
X BOOT0 60 -5200 1500 200 R 40 40 0 0 I 
ENDDRAW
ENDDEF
#
# End Library