SCUBA, Version Diamond (64-bit) 3.11.2.446
Thu Dec 17 15:55:54 2020
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.11_x64\ispfpga\bin\nt64\scuba.exe -w -n Pll125to50 -lang vhdl -synth synplify -arch ep5c00 -type pll -fin 125 -phase_cntl STATIC -fclkop 50 -fclkop_tol 0.0 -fb_mode CLOCKTREE -noclkos -noclkok -norst -noclkok2 -bw 
    Circuit name     : Pll125to50
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
    Inputs       : CLK
    Outputs      : CLKOP, LOCK
    I/O buffer       : not inserted
    EDIF output      : Pll125to50.edn
    VHDL output      : Pll125to50.vhd
    VHDL template    : Pll125to50_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : not used
    Report output    : Pll125to50.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

