
*** Running vivado
    with args -log micro_core_v0_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source micro_core_v0_clk_wiz_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source micro_core_v0_clk_wiz_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.215 ; gain = 0.000
Command: synth_design -top micro_core_v0_clk_wiz_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3016
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1180.324 ; gain = 54.109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_clk_wiz_0_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_axi_clk_config' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_axi_clk_config.vhd:183]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_axi_lite_ipif' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_slave_attachment' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_slave_attachment.vhd:236]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_address_decoder' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_address_decoder.vhd:186]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 6 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized0' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized1' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized1' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized2' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized2' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized3' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized3' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized4' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized4' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized5' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized5' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized6' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized6' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized7' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized7' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized8' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 0 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b01000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized8' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_address_decoder' (2#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_address_decoder.vhd:186]
INFO: [Synth 8-226] default block is never used [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_slave_attachment.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_slave_attachment' (3#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_axi_lite_ipif' (4#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'micro_core_v0_clk_wiz_0_0_clk_wiz_drp' declared at 'c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz_drp.vhd:115' bound to instance 'CLK_CORE_DRP_I' of component 'micro_core_v0_clk_wiz_0_0_clk_wiz_drp' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_axi_clk_config.vhd:452]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_clk_wiz_drp' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz_drp.vhd:159]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'micro_core_v0_clk_wiz_0_0_clk_wiz' declared at 'c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz.v:69' bound to instance 'clk_inst' of component 'micro_core_v0_clk_wiz_0_0_clk_wiz' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz_drp.vhd:579]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_clk_wiz_0_0_clk_wiz' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/XVITIS/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (5#1) [C:/XVITIS/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/XVITIS/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 83.333000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 45.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (6#1) [C:/XVITIS/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/XVITIS/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [C:/XVITIS/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_clk_wiz_0_0_clk_wiz' (8#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz.v:69]
	Parameter S1_CLKFBOUT_MULT bound to: 50 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 6 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 45000 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'micro_core_v0_clk_wiz_0_0_mmcm_drp' declared at 'c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_mmcm_pll_drp.v:47' bound to instance 'mmcm_drp_inst' of component 'micro_core_v0_clk_wiz_0_0_mmcm_drp' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz_drp.vhd:603]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_clk_wiz_0_0_mmcm_drp' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_mmcm_pll_drp.v:47]
	Parameter S1_CLKFBOUT_MULT bound to: 50 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 6 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 45000 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter S2_BANDWIDTH bound to: LOW - type: string 
	Parameter S1_CLKFBOUT bound to: 38'b00000000000000000000000000011001011001 
	Parameter S1_CLKFBOUT_FRAC_CALC bound to: 38'b00000000001000000000000000011000011000 
	Parameter S1_DIGITAL_FILT bound to: 10'b0100110000 
	Parameter S1_LOCK bound to: 40'b1111111111001111101011111010010000000001 
	Parameter S1_DIVCLK bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT0 bound to: 38'b00000000000000000000000000000011000011 
	Parameter S1_CLKOUT0_FRAC_CALC bound to: 38'b00000000001000000000000000000010000010 
	Parameter S1_CLKOUT1 bound to: 38'b00000000000000000000001100000011000011 
	Parameter S1_CLKOUT2 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT3 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT4 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT5 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT6 bound to: 38'b00000000000000010000000000000001000001 
	Parameter RESTART bound to: 4'b0001 
	Parameter WAIT_LOCK bound to: 4'b0010 
	Parameter WAIT_SEN bound to: 4'b0011 
	Parameter ADDRESS bound to: 4'b0100 
	Parameter WAIT_A_DRDY bound to: 4'b0101 
	Parameter BITMASK bound to: 4'b0110 
	Parameter BITSET bound to: 4'b0111 
	Parameter WRITE bound to: 4'b1000 
	Parameter WAIT_DRDY bound to: 4'b1001 
	Parameter STATE_COUNT_CONST bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_clk_wiz_0_0_mmcm_drp' (9#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_clk_wiz_drp' (10#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz_drp.vhd:159]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_soft_reset' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_soft_reset' (11#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_axi_clk_config' (12#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_axi_clk_config.vhd:183]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_clk_wiz_0_0' (13#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0.v:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1272.852 ; gain = 146.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1290.785 ; gain = 164.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1290.785 ; gain = 164.570
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1302.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/micro_core_v0_clk_wiz_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/micro_core_v0_clk_wiz_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.runs/micro_core_v0_clk_wiz_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.runs/micro_core_v0_clk_wiz_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1410.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1410.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1410.504 ; gain = 284.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1410.504 ; gain = 284.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.runs/micro_core_v0_clk_wiz_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP = true for clk_in1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1410.504 ; gain = 284.289
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'micro_core_v0_clk_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'micro_core_v0_clk_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1410.504 ; gain = 284.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 43    
	   2 Input   16 Bit       Adders := 8     
	   4 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 10    
	   3 Input    6 Bit       Adders := 13    
	   2 Input    5 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 2     
+---Registers : 
	               39 Bit    Registers := 26    
	               32 Bit    Registers := 34    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 42    
+---Multipliers : 
	              12x33  Multipliers := 2     
	               8x32  Multipliers := 8     
	              12x32  Multipliers := 2     
	               4x32  Multipliers := 1     
	               6x32  Multipliers := 1     
+---Muxes : 
	   3 Input   39 Bit        Muxes := 4     
	   2 Input   39 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 44    
	   7 Input   32 Bit        Muxes := 1     
	  10 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 10    
	  10 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 27    
	  10 Input    6 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   7 Input    3 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 126   
	   5 Input    1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP P1, operation Mode is: C+A*B.
DSP Report: operator P1 is absorbed into DSP P1.
DSP Report: operator decimal is absorbed into DSP P1.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP sel00, operation Mode is: C+A*B.
DSP Report: operator sel00 is absorbed into DSP sel00.
DSP Report: operator decimal is absorbed into DSP sel00.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP sel00, operation Mode is: C+A*B.
DSP Report: operator sel00 is absorbed into DSP sel00.
DSP Report: operator decimal is absorbed into DSP sel00.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP sel00, operation Mode is: C+A*B.
DSP Report: operator sel00 is absorbed into DSP sel00.
DSP Report: operator decimal is absorbed into DSP sel00.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP sel00, operation Mode is: C+A*B.
DSP Report: operator sel00 is absorbed into DSP sel00.
DSP Report: operator decimal is absorbed into DSP sel00.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP sel00, operation Mode is: C+A*B.
DSP Report: operator sel00 is absorbed into DSP sel00.
DSP Report: operator decimal is absorbed into DSP sel00.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP O521, operation Mode is: C+A*B.
DSP Report: operator O521 is absorbed into DSP O521.
DSP Report: operator decimal is absorbed into DSP O521.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:38 ; elapsed = 00:02:45 . Memory (MB): peak = 1499.586 ; gain = 373.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                              | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:33 ; elapsed = 00:03:41 . Memory (MB): peak = 1499.586 ; gain = 373.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:06 ; elapsed = 00:04:14 . Memory (MB): peak = 1577.035 ; gain = 450.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:31 ; elapsed = 00:04:40 . Memory (MB): peak = 1668.234 ; gain = 542.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:37 ; elapsed = 00:04:45 . Memory (MB): peak = 1678.918 ; gain = 552.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:37 ; elapsed = 00:04:45 . Memory (MB): peak = 1678.918 ; gain = 552.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:42 ; elapsed = 00:04:50 . Memory (MB): peak = 1678.918 ; gain = 552.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:42 ; elapsed = 00:04:50 . Memory (MB): peak = 1678.918 ; gain = 552.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:42 ; elapsed = 00:04:51 . Memory (MB): peak = 1678.918 ; gain = 552.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:42 ; elapsed = 00:04:51 . Memory (MB): peak = 1678.918 ; gain = 552.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |  2541|
|3     |DSP48E1    |    38|
|5     |LUT1       |   726|
|6     |LUT2       |  1796|
|7     |LUT3       |  4862|
|8     |LUT4       |  2554|
|9     |LUT5       |  2545|
|10    |LUT6       |  5109|
|11    |MMCME2_ADV |     1|
|12    |MUXF7      |   338|
|13    |MUXF8      |    30|
|14    |FDRE       |  1504|
|15    |FDSE       |    70|
|16    |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:42 ; elapsed = 00:04:51 . Memory (MB): peak = 1678.918 ; gain = 552.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:26 ; elapsed = 00:04:43 . Memory (MB): peak = 1678.918 ; gain = 432.984
Synthesis Optimization Complete : Time (s): cpu = 00:04:43 ; elapsed = 00:04:51 . Memory (MB): peak = 1678.918 ; gain = 552.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1678.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2948 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1678.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:54 ; elapsed = 00:05:41 . Memory (MB): peak = 1678.918 ; gain = 552.703
INFO: [Common 17-1381] The checkpoint 'C:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.runs/micro_core_v0_clk_wiz_0_0_synth_1/micro_core_v0_clk_wiz_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1678.918 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.918 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP micro_core_v0_clk_wiz_0_0, cache-ID = bd863f63c5b5e79c
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ilpes/Desktop/Antenne_e_clocks/project_MB_INTC_emc/project_MB_INTC_emc.runs/micro_core_v0_clk_wiz_0_0_synth_1/micro_core_v0_clk_wiz_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1678.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file micro_core_v0_clk_wiz_0_0_utilization_synth.rpt -pb micro_core_v0_clk_wiz_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1678.918 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 29 21:29:12 2025...

*** Running vivado
    with args -log micro_core_v0_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source micro_core_v0_clk_wiz_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source micro_core_v0_clk_wiz_0_0.tcl -notrace
Command: synth_design -top micro_core_v0_clk_wiz_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11552
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.930 ; gain = 78.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_clk_wiz_0_0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_axi_clk_config' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_axi_clk_config.vhd:183]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_axi_lite_ipif' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_slave_attachment' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_slave_attachment.vhd:236]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_address_decoder' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_address_decoder.vhd:186]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 6 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized0' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized0' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized1' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized1' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized2' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized2' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized3' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized3' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized4' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized4' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized5' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized5' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized6' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized6' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized7' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized7' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized8' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 0 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b01000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_pselect_f__parameterized8' (1#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_address_decoder' (2#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_address_decoder.vhd:186]
INFO: [Synth 8-226] default block is never used [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_slave_attachment.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_slave_attachment' (3#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_axi_lite_ipif' (4#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'micro_core_v0_clk_wiz_0_0_clk_wiz_drp' declared at 'c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz_drp.vhd:115' bound to instance 'CLK_CORE_DRP_I' of component 'micro_core_v0_clk_wiz_0_0_clk_wiz_drp' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_axi_clk_config.vhd:452]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_clk_wiz_drp' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz_drp.vhd:159]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'micro_core_v0_clk_wiz_0_0_clk_wiz' declared at 'c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz.v:69' bound to instance 'clk_inst' of component 'micro_core_v0_clk_wiz_0_0_clk_wiz' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz_drp.vhd:579]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_clk_wiz_0_0_clk_wiz' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/XVITIS/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (5#1) [C:/XVITIS/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/XVITIS/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 83.333000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 45.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (6#1) [C:/XVITIS/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/XVITIS/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [C:/XVITIS/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_clk_wiz_0_0_clk_wiz' (8#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz.v:69]
	Parameter S1_CLKFBOUT_MULT bound to: 50 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 6 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 45000 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'micro_core_v0_clk_wiz_0_0_mmcm_drp' declared at 'c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_mmcm_pll_drp.v:47' bound to instance 'mmcm_drp_inst' of component 'micro_core_v0_clk_wiz_0_0_mmcm_drp' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz_drp.vhd:603]
INFO: [Synth 8-6157] synthesizing module 'micro_core_v0_clk_wiz_0_0_mmcm_drp' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_mmcm_pll_drp.v:47]
	Parameter S1_CLKFBOUT_MULT bound to: 50 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 6 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 45000 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter S2_BANDWIDTH bound to: LOW - type: string 
	Parameter S1_CLKFBOUT bound to: 38'b00000000000000000000000000011001011001 
	Parameter S1_CLKFBOUT_FRAC_CALC bound to: 38'b00000000001000000000000000011000011000 
	Parameter S1_DIGITAL_FILT bound to: 10'b0100110000 
	Parameter S1_LOCK bound to: 40'b1111111111001111101011111010010000000001 
	Parameter S1_DIVCLK bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT0 bound to: 38'b00000000000000000000000000000011000011 
	Parameter S1_CLKOUT0_FRAC_CALC bound to: 38'b00000000001000000000000000000010000010 
	Parameter S1_CLKOUT1 bound to: 38'b00000000000000000000001100000011000011 
	Parameter S1_CLKOUT2 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT3 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT4 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT5 bound to: 38'b00000000000000010000000000000001000001 
	Parameter S1_CLKOUT6 bound to: 38'b00000000000000010000000000000001000001 
	Parameter RESTART bound to: 4'b0001 
	Parameter WAIT_LOCK bound to: 4'b0010 
	Parameter WAIT_SEN bound to: 4'b0011 
	Parameter ADDRESS bound to: 4'b0100 
	Parameter WAIT_A_DRDY bound to: 4'b0101 
	Parameter BITMASK bound to: 4'b0110 
	Parameter BITSET bound to: 4'b0111 
	Parameter WRITE bound to: 4'b1000 
	Parameter WAIT_DRDY bound to: 4'b1001 
	Parameter STATE_COUNT_CONST bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_clk_wiz_0_0_mmcm_drp' (9#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_clk_wiz_drp' (10#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_clk_wiz_drp.vhd:159]
INFO: [Synth 8-638] synthesizing module 'micro_core_v0_clk_wiz_0_0_soft_reset' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_soft_reset' (11#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/proc_common_v3_00_a/hdl/src/vhdl/micro_core_v0_clk_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'micro_core_v0_clk_wiz_0_0_axi_clk_config' (12#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_axi_clk_config.vhd:183]
INFO: [Synth 8-6155] done synthesizing module 'micro_core_v0_clk_wiz_0_0' (13#1) [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0.v:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1274.672 ; gain = 171.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1292.598 ; gain = 189.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1292.598 ; gain = 189.836
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1304.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_board.xdc] for cell 'inst'
Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.gen/sources_1/bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/micro_core_v0_clk_wiz_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/micro_core_v0_clk_wiz_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/micro_core_v0_clk_wiz_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/micro_core_v0_clk_wiz_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1411.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1411.383 ; gain = 0.043
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1411.383 ; gain = 308.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1411.383 ; gain = 308.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/micro_core_v0_clk_wiz_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP = true for clk_in1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1411.383 ; gain = 308.621
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'micro_core_v0_clk_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'micro_core_v0_clk_wiz_0_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1411.383 ; gain = 308.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 43    
	   2 Input   16 Bit       Adders := 8     
	   4 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 10    
	   3 Input    6 Bit       Adders := 13    
	   2 Input    5 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 2     
+---Registers : 
	               39 Bit    Registers := 26    
	               32 Bit    Registers := 34    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 42    
+---Multipliers : 
	              12x33  Multipliers := 2     
	               8x32  Multipliers := 8     
	              12x32  Multipliers := 2     
	               4x32  Multipliers := 1     
	               6x32  Multipliers := 1     
+---Muxes : 
	   3 Input   39 Bit        Muxes := 4     
	   2 Input   39 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 44    
	   7 Input   32 Bit        Muxes := 1     
	  10 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 10    
	  10 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 27    
	  10 Input    6 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   7 Input    3 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 126   
	   5 Input    1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP P1, operation Mode is: C+A*B.
DSP Report: operator P1 is absorbed into DSP P1.
DSP Report: operator decimal is absorbed into DSP P1.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP sel00, operation Mode is: C+A*B.
DSP Report: operator sel00 is absorbed into DSP sel00.
DSP Report: operator decimal is absorbed into DSP sel00.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP sel00, operation Mode is: C+A*B.
DSP Report: operator sel00 is absorbed into DSP sel00.
DSP Report: operator decimal is absorbed into DSP sel00.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP sel00, operation Mode is: C+A*B.
DSP Report: operator sel00 is absorbed into DSP sel00.
DSP Report: operator decimal is absorbed into DSP sel00.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP sel00, operation Mode is: C+A*B.
DSP Report: operator sel00 is absorbed into DSP sel00.
DSP Report: operator decimal is absorbed into DSP sel00.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP sel00, operation Mode is: C+A*B.
DSP Report: operator sel00 is absorbed into DSP sel00.
DSP Report: operator decimal is absorbed into DSP sel00.
DSP Report: Generating DSP decimal, operation Mode is: A*B.
DSP Report: operator decimal is absorbed into DSP decimal.
DSP Report: Generating DSP O521, operation Mode is: C+A*B.
DSP Report: operator O521 is absorbed into DSP O521.
DSP Report: operator decimal is absorbed into DSP O521.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:00 ; elapsed = 00:05:41 . Memory (MB): peak = 1497.410 ; gain = 394.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                              | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_axi_clk_config | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | A*B            | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|micro_core_v0_clk_wiz_0_0_mmcm_drp       | C+A*B          | 16     | 8      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:16 ; elapsed = 00:10:30 . Memory (MB): peak = 1497.410 ; gain = 394.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:23 ; elapsed = 00:12:50 . Memory (MB): peak = 1575.457 ; gain = 472.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:58 ; elapsed = 00:14:33 . Memory (MB): peak = 1667.527 ; gain = 564.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:13:19 ; elapsed = 00:14:54 . Memory (MB): peak = 1678.461 ; gain = 575.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:13:19 ; elapsed = 00:14:55 . Memory (MB): peak = 1678.461 ; gain = 575.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:13:38 ; elapsed = 00:15:15 . Memory (MB): peak = 1678.461 ; gain = 575.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:13:39 ; elapsed = 00:15:15 . Memory (MB): peak = 1678.461 ; gain = 575.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:13:39 ; elapsed = 00:15:16 . Memory (MB): peak = 1678.461 ; gain = 575.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:13:40 ; elapsed = 00:15:16 . Memory (MB): peak = 1678.461 ; gain = 575.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |  2541|
|3     |DSP48E1    |    38|
|5     |LUT1       |   726|
|6     |LUT2       |  1796|
|7     |LUT3       |  4862|
|8     |LUT4       |  2554|
|9     |LUT5       |  2545|
|10    |LUT6       |  5109|
|11    |MMCME2_ADV |     1|
|12    |MUXF7      |   338|
|13    |MUXF8      |    30|
|14    |FDRE       |  1504|
|15    |FDSE       |    70|
|16    |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:13:40 ; elapsed = 00:15:17 . Memory (MB): peak = 1678.461 ; gain = 575.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:13:19 ; elapsed = 00:15:10 . Memory (MB): peak = 1678.461 ; gain = 456.914
Synthesis Optimization Complete : Time (s): cpu = 00:13:41 ; elapsed = 00:15:17 . Memory (MB): peak = 1678.461 ; gain = 575.699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1678.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2948 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1678.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:14:08 ; elapsed = 00:15:50 . Memory (MB): peak = 1678.461 ; gain = 575.699
INFO: [Common 17-1381] The checkpoint 'C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/micro_core_v0_clk_wiz_0_0_synth_1/micro_core_v0_clk_wiz_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1678.461 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1678.461 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1678.461 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP micro_core_v0_clk_wiz_0_0, cache-ID = 0567201271754d7e
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ilpes/Desktop/Antenne_e_clocks/project_pasticcio/project_pasticcio.runs/micro_core_v0_clk_wiz_0_0_synth_1/micro_core_v0_clk_wiz_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1678.461 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file micro_core_v0_clk_wiz_0_0_utilization_synth.rpt -pb micro_core_v0_clk_wiz_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1678.461 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1678.461 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 30 12:15:39 2025...
