/*
 * stmf407xx.h
 *
 *  Created on: Oct 23, 2024
 *      Author: athul-muralidhar
 */

#ifndef STMF407XX_H_
#define STMF407XX_H_

#include<stdint.h>

// base addresses of FLASH and SRAM memories

#define FLASH_BASE_ADDR 		0x08000000U
#define SRAM1_BASE_ADDR			0x20000000U  						// 112 Kb
#define SRAM1_SIZE				(uint32_t)((112) * (1024))  		// bytes in hex is 1C000
#define SRAM1_BASE_ADDR			SRAM1_BASE_ADDR + 1C000  			// 16 Kb
#define ROM						0x1FFF0000U

#define SRAM					SRAM1_BASE_ADDR


// AHBx and APBxperipheral base addresses

#define PERIPHERAL_BASE_ADDR						0x40000000U
#define APB1_PERIPHERAL_BASE_ADDR					PERIPHERAL_BASE_ADDR
#define APB2_PERIPHERAL_BASE_ADDR 					0x40010000U
#define AHB1_PERIPHERAL_BASE_ADDR					0x40020000U
#define AHB2_PERIPHERAL_BASE_ADDR					0x50000000U


// base addresses of peripherals on AHB1 bus

#define GPIOA_BASE_ADDR				(AHB1_PERIPHERAL_BASE_ADDR + 0x0000)
#define GPIOB_BASE_ADDR				(AHB1_PERIPHERAL_BASE_ADDR + 0x0400)
#define GPIOC_BASE_ADDR				(AHB1_PERIPHERAL_BASE_ADDR + 0x0800)
#define GPIOD_BASE_ADDR				(AHB1_PERIPHERAL_BASE_ADDR + 0x0C00)
#define GPIOE_BASE_ADDR				(AHB1_PERIPHERAL_BASE_ADDR + 0x1000)
#define GPIOF_BASE_ADDR				(AHB1_PERIPHERAL_BASE_ADDR + 0x1400)
#define GPIOG_BASE_ADDR				(AHB1_PERIPHERAL_BASE_ADDR + 0x1800)
#define GPIOI_BASE_ADDR				(AHB1_PERIPHERAL_BASE_ADDR + 0x2000)
#define GPIOJ_BASE_ADDR				(AHB1_PERIPHERAL_BASE_ADDR + 0x2400)
#define GPIOK_BASE_ADDR				(AHB1_PERIPHERAL_BASE_ADDR + 0x2800)




#endif /* STMF407XX_H_ */
