vendor_name = ModelSim
source_file = 1, C:/altera/13.0/projects/multiciclo32/EXTEND_SIGNAL/EXTEND_SHAMT.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/REG32/reg32_sem_clock_e_sem_enable.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/MUX/Mux2x1/MIPS_Mux2x1_8bits_IouD.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/SHIFT_2LEFT/32bits/SHIFT_2LEFT_32.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/SHIFT_2LEFT/26bits/SHIFT_2LEFT_26.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/REG32/reg32.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/PC_BRANCH/PC_enable_combinacional.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/MUX/Mux4x1/MIPS_Mux4x1_32bits_ORIGBALU.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/MUX/Mux3x1/Mux3x1_32bits_OrigPC.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/MUX/Mux2x1/MIPS_Mux2x1_32bits_OrigAALU.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/MUX/Mux2x1/MIPS_Mux2x1_32bits_MemparaReg.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/MUX/Mux2x1/MIPS_Mux2x1_5bits_RegEscrita.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/MEM/RAM_MIPS.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/EXTEND_SIGNAL/EXTEND_SIGNAL.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/CONTROL/somador.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/CONTROL/romDespacho2.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/CONTROL/romDespacho1.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/CONTROL/mux4.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/CONTROL/microPC.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/CONTROL/microCodigo.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/CONTROL/enderecamento.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/CONTROL/cntrMIPS_tb.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/CONTROL/cntrMIPS.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/BREG/bregMIPS.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/BIN_7SEG/converter_bin_para_7seg.vhdl
source_file = 1, C:/altera/13.0/projects/multiciclo32/ALU_CONTROL/ALUcontrol.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/ALU/ULA_OAC.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/MIPS_MULTICICLO.vhd
source_file = 1, C:/altera/13.0/projects/multiciclo32/db/MIPS_MULTICICLO.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera/13.0/projects/multiciclo32/db/altsyncram_lce1.tdf
source_file = 1, C:/altera/13.0/projects/multiciclo32/inicializacaomemoria.mif
source_file = 1, C:/altera/13.0/projects/multiciclo32/db/altsyncram_obm1.tdf
source_file = 1, C:/altera/13.0/projects/multiciclo32/db/mips_multiciclo.ram0_bregmips_f1385cbe.hdl.mif
design_name = MIPS_MULTICICLO
instance = comp, \ULA|Add1~0\, ULA|Add1~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~4\, ULA|Add1~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~6\, ULA|Add1~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~8\, ULA|Add1~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~10\, ULA|Add1~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~14\, ULA|Add1~14, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~16\, ULA|Add1~16, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~18\, ULA|Add1~18, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~20\, ULA|Add1~20, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~28\, ULA|Add1~28, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~32\, ULA|Add1~32, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~34\, ULA|Add1~34, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~36\, ULA|Add1~36, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~38\, ULA|Add1~38, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~40\, ULA|Add1~40, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~42\, ULA|Add1~42, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~44\, ULA|Add1~44, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~46\, ULA|Add1~46, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~48\, ULA|Add1~48, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~50\, ULA|Add1~50, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~52\, ULA|Add1~52, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~54\, ULA|Add1~54, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~56\, ULA|Add1~56, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~58\, ULA|Add1~58, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~60\, ULA|Add1~60, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~62\, ULA|Add1~62, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~0\, ULA|Add2~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~2\, ULA|Add2~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~4\, ULA|Add2~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~6\, ULA|Add2~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~12\, ULA|Add2~12, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~14\, ULA|Add2~14, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~16\, ULA|Add2~16, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~24\, ULA|Add2~24, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~30\, ULA|Add2~30, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~34\, ULA|Add2~34, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~36\, ULA|Add2~36, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~38\, ULA|Add2~38, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~40\, ULA|Add2~40, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~42\, ULA|Add2~42, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~44\, ULA|Add2~44, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~46\, ULA|Add2~46, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~48\, ULA|Add2~48, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~50\, ULA|Add2~50, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~52\, ULA|Add2~52, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~54\, ULA|Add2~54, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~56\, ULA|Add2~56, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~58\, ULA|Add2~58, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~60\, ULA|Add2~60, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~62\, ULA|Add2~62, MIPS_MULTICICLO, 1
instance = comp, \BREG|bregfile_rtl_1|auto_generated|ram_block1a0\, BREG|bregfile_rtl_1|auto_generated|ram_block1a0, MIPS_MULTICICLO, 1
instance = comp, \BREG|bregfile_rtl_0|auto_generated|ram_block1a0\, BREG|bregfile_rtl_0|auto_generated|ram_block1a0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux0~0\, CONTROLE_ALU|Mux0~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux24~0\, MUX_B|Mux24~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux23~0\, MUX_B|Mux23~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux21~0\, MUX_B|Mux21~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux19~0\, MUX_B|Mux19~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux17~0\, MUX_B|Mux17~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~26\, ULA|ShiftLeft0~26, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~31\, ULA|ShiftLeft0~31, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~22\, ULA|ShiftRight0~22, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~27\, ULA|ShiftRight0~27, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~30\, ULA|ShiftRight0~30, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~34\, ULA|ShiftRight0~34, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~35\, ULA|ShiftRight0~35, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~20\, ULA|ShiftRight1~20, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~21\, ULA|ShiftRight1~21, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~40\, ULA|ShiftRight0~40, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~41\, ULA|ShiftRight0~41, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~42\, ULA|ShiftRight0~42, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~43\, ULA|ShiftRight0~43, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~45\, ULA|ShiftRight0~45, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~3\, ULA|Mux31~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~6\, ULA|Mux31~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~7\, ULA|Mux31~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~8\, ULA|Mux31~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~9\, ULA|Mux31~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~10\, ULA|Mux31~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~11\, ULA|Mux31~11, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~12\, ULA|Mux31~12, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux30~2\, ULA|Mux30~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~22\, ULA|ShiftRight1~22, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~52\, ULA|ShiftRight0~52, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~54\, ULA|ShiftRight0~54, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~55\, ULA|ShiftRight0~55, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~56\, ULA|ShiftRight0~56, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~57\, ULA|ShiftRight0~57, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~24\, ULA|ShiftRight1~24, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~58\, ULA|ShiftRight0~58, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~59\, ULA|ShiftRight0~59, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~60\, ULA|ShiftRight0~60, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~61\, ULA|ShiftRight0~61, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~64\, ULA|ShiftRight0~64, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~65\, ULA|ShiftRight0~65, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~70\, ULA|ShiftRight0~70, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~71\, ULA|ShiftRight0~71, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~72\, ULA|ShiftRight0~72, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~75\, ULA|ShiftRight0~75, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~38\, ULA|ShiftLeft0~38, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~39\, ULA|ShiftLeft0~39, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux30~4\, ULA|Mux30~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux30~5\, ULA|Mux30~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux30~6\, ULA|Mux30~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~76\, ULA|ShiftRight0~76, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~27\, ULA|ShiftRight1~27, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~77\, ULA|ShiftRight0~77, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~28\, ULA|ShiftRight1~28, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~29\, ULA|ShiftRight1~29, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux30~7\, ULA|Mux30~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~30\, ULA|ShiftRight1~30, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~31\, ULA|ShiftRight1~31, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~32\, ULA|ShiftRight1~32, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~33\, ULA|ShiftRight1~33, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~35\, ULA|ShiftRight1~35, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~36\, ULA|ShiftRight1~36, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~37\, ULA|ShiftRight1~37, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~38\, ULA|ShiftRight1~38, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~39\, ULA|ShiftRight1~39, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~40\, ULA|ShiftRight1~40, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~41\, ULA|ShiftRight1~41, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~42\, ULA|ShiftRight1~42, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~9\, ULA|Mux28~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux29~4\, ULA|Mux29~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~43\, ULA|ShiftRight1~43, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~45\, ULA|ShiftRight1~45, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux29~5\, ULA|Mux29~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~1\, ULA|resposta~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~79\, ULA|ShiftRight0~79, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~80\, ULA|ShiftRight0~80, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~83\, ULA|ShiftRight0~83, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~50\, ULA|ShiftRight1~50, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~51\, ULA|ShiftRight1~51, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~52\, ULA|ShiftRight1~52, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~54\, ULA|ShiftRight1~54, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~55\, ULA|ShiftRight1~55, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~56\, ULA|ShiftRight1~56, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~14\, ULA|Mux28~14, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~15\, ULA|Mux28~15, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~57\, ULA|ShiftRight1~57, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~58\, ULA|ShiftRight1~58, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~16\, ULA|Mux28~16, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~3\, ULA|resposta~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~85\, ULA|ShiftRight0~85, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~20\, ULA|Mux28~20, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux28~0\, MUX_ORIGPC|Mux28~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux27~0\, ULA|Mux27~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~89\, ULA|ShiftRight0~89, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~92\, ULA|ShiftRight0~92, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~93\, ULA|ShiftRight0~93, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~64\, ULA|ShiftRight1~64, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~65\, ULA|ShiftRight1~65, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~66\, ULA|ShiftRight1~66, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~67\, ULA|ShiftRight1~67, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~95\, ULA|ShiftRight0~95, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~46\, ULA|ShiftLeft0~46, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux26~3\, ULA|Mux26~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux26~5\, ULA|Mux26~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux26~7\, ULA|Mux26~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~70\, ULA|ShiftRight1~70, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~5\, ULA|resposta~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux26~9\, ULA|Mux26~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux25~3\, ULA|Mux25~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~100\, ULA|ShiftRight0~100, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~101\, ULA|ShiftRight0~101, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~49\, ULA|ShiftLeft0~49, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~51\, ULA|ShiftLeft0~51, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux25~4\, ULA|Mux25~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux25~5\, ULA|Mux25~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux25~6\, ULA|Mux25~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux25~7\, ULA|Mux25~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux25~8\, ULA|Mux25~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux25~9\, ULA|Mux25~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~73\, ULA|ShiftRight1~73, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~74\, ULA|ShiftRight1~74, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~75\, ULA|ShiftRight1~75, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~6\, ULA|resposta~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux24~0\, ULA|Mux24~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux24~1\, ULA|Mux24~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux24~2\, ULA|Mux24~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux24~3\, ULA|Mux24~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux24~4\, ULA|Mux24~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~107\, ULA|ShiftRight0~107, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~77\, ULA|ShiftRight1~77, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux24~0\, MUX_ORIGPC|Mux24~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~79\, ULA|ShiftRight1~79, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~80\, ULA|ShiftRight1~80, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~8\, ULA|resposta~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux23~0\, ULA|Mux23~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux23~1\, ULA|Mux23~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux23~2\, ULA|Mux23~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~109\, ULA|ShiftRight0~109, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~55\, ULA|ShiftLeft0~55, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~56\, ULA|ShiftLeft0~56, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~57\, ULA|ShiftLeft0~57, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~58\, ULA|ShiftLeft0~58, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux23~3\, ULA|Mux23~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux23~4\, ULA|Mux23~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux23~5\, ULA|Mux23~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux23~6\, ULA|Mux23~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux23~9\, ULA|Mux23~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~111\, ULA|ShiftRight0~111, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~59\, ULA|ShiftLeft0~59, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~60\, ULA|ShiftLeft0~60, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux22~3\, ULA|Mux22~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux22~4\, ULA|Mux22~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux22~5\, ULA|Mux22~5, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux22~0\, MUX_ORIGPC|Mux22~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~81\, ULA|ShiftRight1~81, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~10\, ULA|resposta~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux21~0\, ULA|Mux21~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux21~2\, ULA|Mux21~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~83\, ULA|ShiftRight1~83, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~67\, ULA|ShiftLeft0~67, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux20~5\, ULA|Mux20~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux20~7\, ULA|Mux20~7, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux20~0\, MUX_ORIGPC|Mux20~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~84\, ULA|ShiftRight1~84, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~12\, ULA|resposta~12, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~70\, ULA|ShiftLeft0~70, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~71\, ULA|ShiftLeft0~71, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~72\, ULA|ShiftLeft0~72, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~73\, ULA|ShiftLeft0~73, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux19~4\, ULA|Mux19~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~115\, ULA|ShiftRight0~115, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~74\, ULA|ShiftLeft0~74, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~75\, ULA|ShiftLeft0~75, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux18~3\, ULA|Mux18~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux18~4\, ULA|Mux18~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux18~5\, ULA|Mux18~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~14\, ULA|resposta~14, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux17~0\, ULA|Mux17~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~76\, ULA|ShiftLeft0~76, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux17~3\, ULA|Mux17~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux17~4\, ULA|Mux17~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux17~5\, ULA|Mux17~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~79\, ULA|ShiftLeft0~79, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~81\, ULA|ShiftLeft0~81, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~82\, ULA|ShiftLeft0~82, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~116\, ULA|ShiftRight0~116, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux16~4\, ULA|Mux16~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux16~5\, ULA|Mux16~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux16~7\, ULA|Mux16~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux15~2\, ULA|Mux15~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux15~3\, ULA|Mux15~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~118\, ULA|ShiftRight0~118, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~83\, ULA|ShiftLeft0~83, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~84\, ULA|ShiftLeft0~84, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~85\, ULA|ShiftLeft0~85, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~86\, ULA|ShiftLeft0~86, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~87\, ULA|ShiftLeft0~87, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~88\, ULA|ShiftLeft0~88, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux15~4\, ULA|Mux15~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux15~5\, ULA|Mux15~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux15~6\, ULA|Mux15~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~15\, ULA|resposta~15, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux14~1\, ULA|Mux14~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux14~2\, ULA|Mux14~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~89\, ULA|ShiftLeft0~89, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~90\, ULA|ShiftLeft0~90, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~91\, ULA|ShiftLeft0~91, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux14~3\, ULA|Mux14~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux14~4\, ULA|Mux14~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux14~5\, ULA|Mux14~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux14~6\, ULA|Mux14~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux14~7\, ULA|Mux14~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux14~8\, ULA|Mux14~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~16\, ULA|resposta~16, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux13~4\, ULA|Mux13~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux13~5\, ULA|Mux13~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~92\, ULA|ShiftLeft0~92, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux13~6\, ULA|Mux13~6, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux13~0\, MUX_ORIGPC|Mux13~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~17\, ULA|resposta~17, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~17\, ULA|Mux12~17, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~18\, ULA|Mux12~18, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~19\, ULA|Mux12~19, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~96\, ULA|ShiftLeft0~96, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~20\, ULA|Mux12~20, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~21\, ULA|Mux12~21, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~22\, ULA|Mux12~22, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~23\, ULA|Mux12~23, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~24\, ULA|Mux12~24, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux12~0\, MUX_ORIGPC|Mux12~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~100\, ULA|ShiftLeft0~100, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~101\, ULA|ShiftLeft0~101, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~102\, ULA|ShiftLeft0~102, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~103\, ULA|ShiftLeft0~103, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux11~5\, ULA|Mux11~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux11~6\, ULA|Mux11~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux11~7\, ULA|Mux11~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux11~8\, ULA|Mux11~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~19\, ULA|resposta~19, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux10~0\, ULA|Mux10~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux10~1\, ULA|Mux10~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux10~2\, ULA|Mux10~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~104\, ULA|ShiftLeft0~104, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~105\, ULA|ShiftLeft0~105, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~106\, ULA|ShiftLeft0~106, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux10~3\, ULA|Mux10~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux10~4\, ULA|Mux10~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux10~5\, ULA|Mux10~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux10~6\, ULA|Mux10~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux10~7\, ULA|Mux10~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~20\, ULA|resposta~20, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux9~2\, ULA|Mux9~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux9~3\, ULA|Mux9~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~107\, ULA|ShiftLeft0~107, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~108\, ULA|ShiftLeft0~108, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~109\, ULA|ShiftLeft0~109, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux9~4\, ULA|Mux9~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux9~5\, ULA|Mux9~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux9~6\, ULA|Mux9~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux9~7\, ULA|Mux9~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux9~8\, ULA|Mux9~8, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux9~0\, MUX_ORIGPC|Mux9~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~21\, ULA|resposta~21, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux8~0\, ULA|Mux8~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux8~1\, ULA|Mux8~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~110\, ULA|ShiftLeft0~110, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~111\, ULA|ShiftLeft0~111, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~112\, ULA|ShiftLeft0~112, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux8~0\, MUX_ORIGPC|Mux8~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~22\, ULA|resposta~22, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux7~2\, ULA|Mux7~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux7~3\, ULA|Mux7~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~113\, ULA|ShiftLeft0~113, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~114\, ULA|ShiftLeft0~114, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux7~6\, ULA|Mux7~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux7~7\, ULA|Mux7~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux7~8\, ULA|Mux7~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux7~9\, ULA|Mux7~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux7~10\, ULA|Mux7~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux7~11\, ULA|Mux7~11, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux6~2\, ULA|Mux6~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~115\, ULA|ShiftLeft0~115, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~116\, ULA|ShiftLeft0~116, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux6~3\, ULA|Mux6~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux6~4\, ULA|Mux6~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux6~5\, ULA|Mux6~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux6~6\, ULA|Mux6~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux6~7\, ULA|Mux6~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux6~8\, ULA|Mux6~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux6~9\, ULA|Mux6~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux5~2\, ULA|Mux5~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux5~3\, ULA|Mux5~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~25\, ULA|resposta~25, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~117\, ULA|ShiftLeft0~117, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~118\, ULA|ShiftLeft0~118, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux5~5\, ULA|Mux5~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux5~6\, ULA|Mux5~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux5~7\, ULA|Mux5~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux5~8\, ULA|Mux5~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~26\, ULA|resposta~26, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux4~2\, ULA|Mux4~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux4~3\, ULA|Mux4~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux4~6\, ULA|Mux4~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~27\, ULA|resposta~27, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~121\, ULA|ShiftLeft0~121, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~122\, ULA|ShiftLeft0~122, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~123\, ULA|ShiftLeft0~123, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux3~0\, ULA|Mux3~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux3~1\, ULA|Mux3~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux3~2\, ULA|Mux3~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~28\, ULA|resposta~28, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux3~3\, ULA|Mux3~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux3~4\, ULA|Mux3~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~13\, ULA|Mux2~13, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux3~5\, ULA|Mux3~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux3~6\, ULA|Mux3~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux3~7\, ULA|Mux3~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~124\, ULA|ShiftLeft0~124, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~125\, ULA|ShiftLeft0~125, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~14\, ULA|Mux2~14, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~15\, ULA|Mux2~15, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~16\, ULA|Mux2~16, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~17\, ULA|Mux2~17, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~30\, ULA|resposta~30, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~18\, ULA|Mux2~18, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~19\, ULA|Mux2~19, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~20\, ULA|Mux2~20, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~21\, ULA|Mux2~21, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~31\, ULA|resposta~31, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~22\, ULA|Mux2~22, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~23\, ULA|Mux2~23, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux1~2\, ULA|Mux1~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux1~4\, ULA|Mux1~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~126\, ULA|ShiftLeft0~126, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~127\, ULA|ShiftLeft0~127, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~128\, ULA|ShiftLeft0~128, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~129\, ULA|ShiftLeft0~129, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~130\, ULA|ShiftLeft0~130, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~131\, ULA|ShiftLeft0~131, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux1~5\, ULA|Mux1~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux1~6\, ULA|Mux1~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux1~7\, ULA|Mux1~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux1~8\, ULA|Mux1~8, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux1~0\, MUX_ORIGPC|Mux1~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~132\, ULA|ShiftLeft0~132, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~133\, ULA|ShiftLeft0~133, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~134\, ULA|ShiftLeft0~134, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~135\, ULA|ShiftLeft0~135, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~136\, ULA|ShiftLeft0~136, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~137\, ULA|ShiftLeft0~137, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~18\, ULA|Mux31~18, MIPS_MULTICICLO, 1
instance = comp, \ULA|Equal0~0\, ULA|Equal0~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|somador_instance|Add0~0\, CONTROLE|somador_instance|Add0~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux3~3\, CONTROLE|enderecamento_instance|mux|Mux3~3, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|rom1|Mux3~0\, CONTROLE|enderecamento_instance|rom1|Mux3~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux1~2\, CONTROLE|enderecamento_instance|mux|Mux1~2, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux2~1\, CONTROLE|enderecamento_instance|mux|Mux2~1, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux2~3\, CONTROLE|enderecamento_instance|mux|Mux2~3, MIPS_MULTICICLO, 1
instance = comp, \BREG|process_0~0\, BREG|process_0~0, MIPS_MULTICICLO, 1
instance = comp, \BREG|process_0~1\, BREG|process_0~1, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux9~0\, CONTROLE|microCodigo_instance|Mux9~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~119\, ULA|ShiftRight0~119, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~138\, ULA|ShiftLeft0~138, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux7~3\, CONTROLE_ALU|Mux7~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~123\, ULA|ShiftRight0~123, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~140\, ULA|ShiftLeft0~140, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux26~12\, ULA|Mux26~12, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~88\, ULA|ShiftRight1~88, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~89\, ULA|ShiftRight1~89, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~142\, ULA|ShiftLeft0~142, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~143\, ULA|ShiftLeft0~143, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~90\, ULA|ShiftRight1~90, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux20~10\, ULA|Mux20~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~91\, ULA|ShiftRight1~91, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~145\, ULA|ShiftLeft0~145, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~146\, ULA|ShiftLeft0~146, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~124\, ULA|ShiftRight0~124, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~147\, ULA|ShiftLeft0~147, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux15~12\, ULA|Mux15~12, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~93\, ULA|ShiftRight1~93, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~125\, ULA|ShiftRight0~125, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~27\, ULA|Mux12~27, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux13~11\, ULA|Mux13~11, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux11~10\, ULA|Mux11~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux9~9\, ULA|Mux9~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~148\, ULA|ShiftLeft0~148, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~149\, ULA|ShiftLeft0~149, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~150\, ULA|ShiftLeft0~150, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~26\, ULA|Mux2~26, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~27\, ULA|Mux2~27, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~28\, ULA|Mux2~28, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~126\, ULA|ShiftRight0~126, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~127\, ULA|ShiftRight0~127, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~128\, ULA|ShiftRight0~128, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux30~12\, ULA|Mux30~12, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux30~13\, ULA|Mux30~13, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[10]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[10], MIPS_MULTICICLO, 1
instance = comp, \Clock~I\, Clock, MIPS_MULTICICLO, 1
instance = comp, \Clock~clkctrl\, Clock~clkctrl, MIPS_MULTICICLO, 1
instance = comp, \~GND\, ~GND, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux1~0\, CONTROLE|microCodigo_instance|Mux1~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.nextAddress[0]\, CONTROLE|microCodigo_instance|microInstrucao.nextAddress[0], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux15~0\, CONTROLE|microCodigo_instance|Mux15~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[4]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[4], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux14~0\, CONTROLE|microCodigo_instance|Mux14~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[5]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[5], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux6~0\, CONTROLE|microCodigo_instance|Mux6~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[13]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[13], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux5~0\, CONTROLE|microCodigo_instance|Mux5~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[14]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[14], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux25~0\, MUX_ORIGPC|Mux25~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux25~1\, MUX_ORIGPC|Mux25~1, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux3~1\, CONTROLE|microCodigo_instance|Mux3~1, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[16]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[16], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux4~0\, CONTROLE|microCodigo_instance|Mux4~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[15]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[15], MIPS_MULTICICLO, 1
instance = comp, \ULA|Equal0~1\, ULA|Equal0~1, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux19~0\, CONTROLE|microCodigo_instance|Mux19~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[0]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[0], MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[7]\, REG_ULA|estado_out[7], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux24~1\, MUX_ORIGPC|Mux24~1, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[7]\, PC_32|estado_out[7], MIPS_MULTICICLO, 1
instance = comp, \MUXIouD|Saida_8bits_IouD[7]~7\, MUXIouD|Saida_8bits_IouD[7]~7, MIPS_MULTICICLO, 1
instance = comp, \MEM|altsyncram_component|auto_generated|ram_block1a0\, MEM|altsyncram_component|auto_generated|ram_block1a0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux7~0\, CONTROLE|microCodigo_instance|Mux7~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[12]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[12], MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[3]\, RI_32|estado_out[3], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux10~2\, CONTROLE_ALU|Mux10~2, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux7~2\, CONTROLE_ALU|Mux7~2, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[0]\, RI_32|estado_out[0], MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[1]\, RI_32|estado_out[1], MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[5]\, RI_32|estado_out[5], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux3~0\, CONTROLE_ALU|Mux3~0, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[26]\, RI_32|estado_out[26], MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[30]~feeder\, RI_32|estado_out[30]~feeder, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[30]\, RI_32|estado_out[30], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux10~0\, CONTROLE_ALU|Mux10~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux8~0\, CONTROLE_ALU|Mux8~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux1~0\, CONTROLE_ALU|Mux1~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux8~1\, CONTROLE_ALU|Mux8~1, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux8~2\, CONTROLE_ALU|Mux8~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~24\, ULA|Mux2~24, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux3~10\, ULA|Mux3~10, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[28]~feeder\, PC_32|estado_out[28]~feeder, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[28]\, PC_32|estado_out[28], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux3~0\, MUX_ORIGPC|Mux3~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux3~1\, MUX_ORIGPC|Mux3~1, MIPS_MULTICICLO, 1
instance = comp, \MEM|altsyncram_component|auto_generated|ram_block1a12\, MEM|altsyncram_component|auto_generated|ram_block1a12, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[13]\, RI_32|estado_out[13], MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[18]\, RI_32|estado_out[18], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux12~0\, CONTROLE|microCodigo_instance|Mux12~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[7]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[7], MIPS_MULTICICLO, 1
instance = comp, \MUX_REGDST|Saida_5bits[2]~4\, MUX_REGDST|Saida_5bits[2]~4, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[19]\, RI_32|estado_out[19], MIPS_MULTICICLO, 1
instance = comp, \MUX_REGDST|Saida_5bits[3]~0\, MUX_REGDST|Saida_5bits[3]~0, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[15]\, RI_32|estado_out[15], MIPS_MULTICICLO, 1
instance = comp, \MUX_REGDST|Saida_5bits[4]~2\, MUX_REGDST|Saida_5bits[4]~2, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[21]\, RI_32|estado_out[21], MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[22]~feeder\, RI_32|estado_out[22]~feeder, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[22]\, RI_32|estado_out[22], MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[23]\, RI_32|estado_out[23], MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[24]\, RI_32|estado_out[24], MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[25]~feeder\, RI_32|estado_out[25]~feeder, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[25]\, RI_32|estado_out[25], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[1]\, RDM_32|estado_out[1], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[1]~1\, MUX_MEMPARAREG|Saida_32bits[1]~1, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[3]~feeder\, REG_ULA|estado_out[3]~feeder, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[3]\, REG_ULA|estado_out[3], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[3]~3\, MUX_MEMPARAREG|Saida_32bits[3]~3, MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[4]~feeder\, RDM_32|estado_out[4]~feeder, MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[4]\, RDM_32|estado_out[4], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[4]~4\, MUX_MEMPARAREG|Saida_32bits[4]~4, MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[5]\, RDM_32|estado_out[5], MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[5]\, REG_ULA|estado_out[5], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[5]~5\, MUX_MEMPARAREG|Saida_32bits[5]~5, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[6]\, REG_ULA|estado_out[6], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[6]~6\, MUX_MEMPARAREG|Saida_32bits[6]~6, MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[7]\, RDM_32|estado_out[7], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[7]~7\, MUX_MEMPARAREG|Saida_32bits[7]~7, MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[8]\, RDM_32|estado_out[8], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[8]~8\, MUX_MEMPARAREG|Saida_32bits[8]~8, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux20~2\, MUX_B|Mux20~2, MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[10]~feeder\, RDM_32|estado_out[10]~feeder, MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[10]\, RDM_32|estado_out[10], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|rom1|Mux0~0\, CONTROLE|enderecamento_instance|rom1|Mux0~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux9~1\, CONTROLE_ALU|Mux9~1, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux2~0\, CONTROLE_ALU|Mux2~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux9~2\, CONTROLE_ALU|Mux9~2, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[28]\, RI_32|estado_out[28], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux9~0\, CONTROLE_ALU|Mux9~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux9~3\, CONTROLE_ALU|Mux9~3, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux10~1\, CONTROLE_ALU|Mux10~1, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE_ALU|Mux10~3\, CONTROLE_ALU|Mux10~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~12\, ULA|Mux2~12, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~10\, ULA|Mux28~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~11\, ULA|Mux28~11, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[20]\, RI_32|estado_out[20], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[11]\, RDM_32|estado_out[11], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[11]~11\, MUX_MEMPARAREG|Saida_32bits[11]~11, MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[12]\, RDM_32|estado_out[12], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[12]~12\, MUX_MEMPARAREG|Saida_32bits[12]~12, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[11]\, RI_32|estado_out[11], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[14]\, RDM_32|estado_out[14], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[14]~14\, MUX_MEMPARAREG|Saida_32bits[14]~14, MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[15]\, RDM_32|estado_out[15], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux29~0\, MUX_ORIGPC|Mux29~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux29~1\, MUX_ORIGPC|Mux29~1, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux17~0\, CONTROLE|microCodigo_instance|Mux17~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[2]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[2], MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux12~0\, MUX_B|Mux12~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~16\, ULA|Mux12~16, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12\, ULA|Mux12, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[19]\, REG_ULA|estado_out[19], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[19]~19\, MUX_MEMPARAREG|Saida_32bits[19]~19, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux11~0\, MUX_B|Mux11~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~18\, ULA|resposta~18, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~13\, ULA|Mux12~13, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~25\, ULA|Mux28~25, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux11~2\, ULA|Mux11~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux11~3\, ULA|Mux11~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~15\, ULA|Mux12~15, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~13\, ULA|Mux28~13, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~14\, ULA|Mux12~14, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux11~9\, ULA|Mux11~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux11\, ULA|Mux11, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[20]\, REG_ULA|estado_out[20], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[20]\, RDM_32|estado_out[20], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[20]~20\, MUX_MEMPARAREG|Saida_32bits[20]~20, MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[22]\, RDM_32|estado_out[22], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[22]~22\, MUX_MEMPARAREG|Saida_32bits[22]~22, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~35\, ULA|ShiftLeft0~35, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux29~0\, MUX_B|Mux29~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux29~1\, MUX_B|Mux29~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~42\, ULA|ShiftLeft0~42, MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[25]\, RDM_32|estado_out[25], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[25]~25\, MUX_MEMPARAREG|Saida_32bits[25]~25, MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[27]\, RDM_32|estado_out[27], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[27]~27\, MUX_MEMPARAREG|Saida_32bits[27]~27, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[28]\, REG_ULA|estado_out[28], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[28]\, RDM_32|estado_out[28], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[28]~28\, MUX_MEMPARAREG|Saida_32bits[28]~28, MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[29]\, RDM_32|estado_out[29], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[29]~29\, MUX_MEMPARAREG|Saida_32bits[29]~29, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux30~11\, ULA|Mux30~11, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~34\, ULA|ShiftLeft0~34, MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[31]\, RDM_32|estado_out[31], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[31]~31\, MUX_MEMPARAREG|Saida_32bits[31]~31, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux1~9\, ULA|Mux1~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux1~11\, ULA|Mux1~11, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux1~0\, MUX_B|Mux1~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux2~0\, MUX_B|Mux2~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux3~0\, MUX_B|Mux3~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux4~0\, MUX_B|Mux4~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux6~0\, MUX_B|Mux6~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~23\, ULA|resposta~23, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux6~0\, ULA|Mux6~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux6~1\, ULA|Mux6~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux6~10\, ULA|Mux6~10, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[25]\, REG_ULA|estado_out[25], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux6~0\, MUX_ORIGPC|Mux6~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux6~1\, MUX_ORIGPC|Mux6~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[25]~57\, MUX_A|Saida_32bits_ALU[25]~57, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux8~0\, MUX_B|Mux8~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux9~1\, MUX_ORIGPC|Mux9~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[22]~54\, MUX_A|Saida_32bits_ALU[22]~54, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux10~0\, MUX_B|Mux10~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux13~1\, MUX_ORIGPC|Mux13~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[18]~50\, MUX_A|Saida_32bits_ALU[18]~50, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[16]~48\, MUX_A|Saida_32bits_ALU[16]~48, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~86\, ULA|ShiftRight1~86, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~94\, ULA|ShiftRight1~94, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux17~1\, ULA|Mux17~1, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[12]\, RI_32|estado_out[12], MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux17~1\, MUX_B|Mux17~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux18~0\, MUX_ORIGPC|Mux18~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux18~1\, MUX_ORIGPC|Mux18~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[13]~45\, MUX_A|Saida_32bits_ALU[13]~45, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[10]\, RI_32|estado_out[10], MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux19~1\, MUX_B|Mux19~1, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[9]\, RI_32|estado_out[9], MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux20~0\, MUX_B|Mux20~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux20~1\, MUX_B|Mux20~1, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[8]\, RI_32|estado_out[8], MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux21~1\, MUX_B|Mux21~1, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[7]\, RI_32|estado_out[7], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux22~1\, MUX_ORIGPC|Mux22~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[9]~41\, MUX_A|Saida_32bits_ALU[9]~41, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[6]\, RI_32|estado_out[6], MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux14~0\, MUX_B|Mux14~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~29\, ULA|ShiftRight0~29, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~31\, ULA|ShiftRight0~31, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~28\, ULA|ShiftRight0~28, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[14]\, RI_32|estado_out[14], MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux15~0\, MUX_B|Mux15~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux15~1\, MUX_B|Mux15~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~32\, ULA|ShiftRight0~32, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux14~1\, MUX_B|Mux14~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~36\, ULA|ShiftRight0~36, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~120\, ULA|ShiftRight0~120, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux22~0\, MUX_B|Mux22~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux22~1\, MUX_B|Mux22~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux23~1\, MUX_B|Mux23~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~46\, ULA|ShiftRight0~46, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~47\, ULA|ShiftRight0~47, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~48\, ULA|ShiftRight0~48, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux23\, ULA|Mux23, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[8]\, REG_ULA|estado_out[8], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux23~0\, MUX_ORIGPC|Mux23~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux23~1\, MUX_ORIGPC|Mux23~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[8]~40\, MUX_A|Saida_32bits_ALU[8]~40, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux24~1\, MUX_B|Mux24~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[6]~38\, MUX_A|Saida_32bits_ALU[6]~38, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux26~0\, MUX_B|Mux26~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux26~1\, MUX_B|Mux26~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux27~0\, MUX_B|Mux27~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux27~1\, MUX_B|Mux27~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~8\, ULA|Add2~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~10\, ULA|Add2~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~18\, ULA|Add2~18, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~20\, ULA|Add2~20, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~22\, ULA|Add2~22, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~26\, ULA|Add2~26, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~28\, ULA|Add2~28, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~12\, ULA|Mux28~12, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux17~2\, ULA|Mux17~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux17~6\, ULA|Mux17~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~12\, ULA|Mux12~12, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux23~7\, ULA|Mux23~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux17~7\, ULA|Mux17~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~47\, ULA|ShiftRight1~47, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~102\, ULA|ShiftRight0~102, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~103\, ULA|ShiftRight0~103, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux17\, ULA|Mux17, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[14]\, REG_ULA|estado_out[14], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux17~0\, MUX_ORIGPC|Mux17~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux17~1\, MUX_ORIGPC|Mux17~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[14]~46\, MUX_A|Saida_32bits_ALU[14]~46, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~2\, ULA|Add1~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~12\, ULA|Add1~12, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~22\, ULA|Add1~22, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~24\, ULA|Add1~24, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~26\, ULA|Add1~26, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add1~30\, ULA|Add1~30, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux1~3\, ULA|Mux1~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux1~10\, ULA|Mux1~10, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[30]\, REG_ULA|estado_out[30], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[30]~30\, MUX_MEMPARAREG|Saida_32bits[30]~30, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux5~0\, MUX_B|Mux5~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux5~0\, MUX_ORIGPC|Mux5~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux5~1\, MUX_ORIGPC|Mux5~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[26]~58\, MUX_A|Saida_32bits_ALU[26]~58, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~24\, ULA|resposta~24, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux5~4\, ULA|Mux5~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~19\, ULA|ShiftRight0~19, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~82\, ULA|ShiftRight0~82, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~48\, ULA|ShiftRight1~48, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~81\, ULA|ShiftRight0~81, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~112\, ULA|ShiftRight0~112, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux5~12\, ULA|Mux5~12, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux7~14\, ULA|Mux7~14, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux5~9\, ULA|Mux5~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux5~10\, ULA|Mux5~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux5~11\, ULA|Mux5~11, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[26]\, REG_ULA|estado_out[26], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[26]~26\, MUX_MEMPARAREG|Saida_32bits[26]~26, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux7~0\, MUX_B|Mux7~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux9~0\, MUX_B|Mux9~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[15]~47\, MUX_A|Saida_32bits_ALU[15]~47, MIPS_MULTICICLO, 1
instance = comp, \ULA|Add2~32\, ULA|Add2~32, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[24]~56\, MUX_A|Saida_32bits_ALU[24]~56, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux7~4\, ULA|Mux7~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux7~12\, ULA|Mux7~12, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux7~13\, ULA|Mux7~13, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[24]\, REG_ULA|estado_out[24], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[24]\, RDM_32|estado_out[24], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[24]~24\, MUX_MEMPARAREG|Saida_32bits[24]~24, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux31~1\, MUX_B|Mux31~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux30~1\, MUX_B|Mux30~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux14~0\, ULA|Mux14~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~52\, ULA|ShiftLeft0~52, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux11~4\, ULA|Mux11~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux8~3\, ULA|Mux8~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~26\, ULA|Mux12~26, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~34\, ULA|ShiftRight1~34, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~21\, ULA|ShiftRight0~21, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~104\, ULA|ShiftRight0~104, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~26\, ULA|ShiftRight0~26, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~105\, ULA|ShiftRight0~105, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux28~1\, MUX_ORIGPC|Mux28~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[3]~35\, MUX_A|Saida_32bits_ALU[3]~35, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~106\, ULA|ShiftRight0~106, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux8~4\, ULA|Mux8~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux12~25\, ULA|Mux12~25, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~68\, ULA|ShiftLeft0~68, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~69\, ULA|ShiftLeft0~69, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~78\, ULA|ShiftLeft0~78, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~80\, ULA|ShiftLeft0~80, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux8~5\, ULA|Mux8~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~25\, ULA|Mux2~25, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux8~2\, ULA|Mux8~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux8~6\, ULA|Mux8~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux8~7\, ULA|Mux8~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux8\, ULA|Mux8, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[23]\, REG_ULA|estado_out[23], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[23]\, RDM_32|estado_out[23], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[23]~23\, MUX_MEMPARAREG|Saida_32bits[23]~23, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[21]~53\, MUX_A|Saida_32bits_ALU[21]~53, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux10\, ULA|Mux10, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[21]\, REG_ULA|estado_out[21], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[21]~21\, MUX_MEMPARAREG|Saida_32bits[21]~21, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux13~0\, MUX_B|Mux13~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~44\, ULA|ShiftRight0~44, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~63\, ULA|ShiftLeft0~63, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~62\, ULA|ShiftLeft0~62, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~64\, ULA|ShiftLeft0~64, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~36\, ULA|ShiftLeft0~36, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~50\, ULA|ShiftLeft0~50, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~65\, ULA|ShiftLeft0~65, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~93\, ULA|ShiftLeft0~93, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~94\, ULA|ShiftLeft0~94, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~77\, ULA|ShiftLeft0~77, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~95\, ULA|ShiftLeft0~95, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux13~7\, ULA|Mux13~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux13~8\, ULA|Mux13~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux13~9\, ULA|Mux13~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux13~10\, ULA|Mux13~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux13\, ULA|Mux13, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[18]~feeder\, REG_ULA|estado_out[18]~feeder, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[18]\, REG_ULA|estado_out[18], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[18]\, RDM_32|estado_out[18], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[18]~18\, MUX_MEMPARAREG|Saida_32bits[18]~18, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[17]~49\, MUX_A|Saida_32bits_ALU[17]~49, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux14\, ULA|Mux14, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[17]\, REG_ULA|estado_out[17], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[17]\, RDM_32|estado_out[17], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[17]~17\, MUX_MEMPARAREG|Saida_32bits[17]~17, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux0~0\, MUX_B|Mux0~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux15~10\, ULA|Mux15~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux15~7\, ULA|Mux15~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux15~8\, ULA|Mux15~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux15~9\, ULA|Mux15~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux15~11\, ULA|Mux15~11, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[16]\, REG_ULA|estado_out[16], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[16]\, RDM_32|estado_out[16], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[16]~16\, MUX_MEMPARAREG|Saida_32bits[16]~16, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[2]~34\, MUX_A|Saida_32bits_ALU[2]~34, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~72\, ULA|ShiftRight1~72, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~117\, ULA|ShiftRight0~117, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux16~11\, ULA|Mux16~11, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux16~2\, ULA|Mux16~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux16~3\, ULA|Mux16~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux16~6\, ULA|Mux16~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux16~8\, ULA|Mux16~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux16~9\, ULA|Mux16~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux16~10\, ULA|Mux16~10, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[15]\, REG_ULA|estado_out[15], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[15]~15\, MUX_MEMPARAREG|Saida_32bits[15]~15, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux18~0\, MUX_B|Mux18~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux18~1\, MUX_B|Mux18~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~13\, ULA|resposta~13, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux18~0\, ULA|Mux18~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~53\, ULA|ShiftRight1~53, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~85\, ULA|ShiftRight1~85, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~92\, ULA|ShiftRight1~92, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux18~1\, ULA|Mux18~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux23~8\, ULA|Mux23~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux18~2\, ULA|Mux18~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux18~6\, ULA|Mux18~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux18~7\, ULA|Mux18~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~33\, ULA|ShiftRight0~33, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~23\, ULA|ShiftRight1~23, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~53\, ULA|ShiftRight0~53, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~96\, ULA|ShiftRight0~96, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux18\, ULA|Mux18, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[13]~feeder\, REG_ULA|estado_out[13]~feeder, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[13]\, REG_ULA|estado_out[13], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[13]~13\, MUX_MEMPARAREG|Saida_32bits[13]~13, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux16~0\, MUX_B|Mux16~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux16~1\, MUX_B|Mux16~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~46\, ULA|ShiftRight1~46, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~78\, ULA|ShiftRight0~78, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux31~0\, MUX_B|Mux31~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~40\, ULA|ShiftLeft0~40, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~139\, ULA|ShiftLeft0~139, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~61\, ULA|ShiftLeft0~61, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux21~3\, ULA|Mux21~3, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[10]~42\, MUX_A|Saida_32bits_ALU[10]~42, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux21~4\, ULA|Mux21~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux21~5\, ULA|Mux21~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux21~6\, ULA|Mux21~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~76\, ULA|ShiftRight1~76, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~82\, ULA|ShiftRight1~82, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux21~1\, ULA|Mux21~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux21~7\, ULA|Mux21~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux21\, ULA|Mux21, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[10]~feeder\, REG_ULA|estado_out[10]~feeder, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[10]\, REG_ULA|estado_out[10], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[10]~10\, MUX_MEMPARAREG|Saida_32bits[10]~10, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[0]~32\, MUX_A|Saida_32bits_ALU[0]~32, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~121\, ULA|ShiftRight0~121, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~66\, ULA|ShiftRight0~66, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~67\, ULA|ShiftRight0~67, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~110\, ULA|ShiftRight0~110, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux22~2\, ULA|Mux22~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux22~6\, ULA|Mux22~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~9\, ULA|resposta~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux22~0\, ULA|Mux22~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux22~1\, ULA|Mux22~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux22~7\, ULA|Mux22~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux22\, ULA|Mux22, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[9]\, REG_ULA|estado_out[9], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[9]~9\, MUX_MEMPARAREG|Saida_32bits[9]~9, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[19]~51\, MUX_A|Saida_32bits_ALU[19]~51, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~28\, ULA|ShiftLeft0~28, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~29\, ULA|ShiftLeft0~29, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux8~1\, MUX_ORIGPC|Mux8~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[23]~55\, MUX_A|Saida_32bits_ALU[23]~55, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~27\, ULA|ShiftLeft0~27, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~30\, ULA|ShiftLeft0~30, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~14\, ULA|Mux31~14, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux29~12\, ULA|Mux29~12, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux29~8\, ULA|Mux29~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~27\, ULA|Mux28~27, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux29~9\, ULA|Mux29~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~0\, ULA|resposta~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux29~7\, ULA|Mux29~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux29~10\, ULA|Mux29~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux29~2\, ULA|Mux29~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux29~3\, ULA|Mux29~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux29~6\, ULA|Mux29~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux29~11\, ULA|Mux29~11, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[2]\, REG_ULA|estado_out[2], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[2]\, RDM_32|estado_out[2], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[2]~2\, MUX_MEMPARAREG|Saida_32bits[2]~2, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[28]~60\, MUX_A|Saida_32bits_ALU[28]~60, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~29\, ULA|resposta~29, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux3~8\, ULA|Mux3~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux3~9\, ULA|Mux3~9, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[31]~63\, MUX_A|Saida_32bits_ALU[31]~63, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux0~0\, ULA|Mux0~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux0~1\, ULA|Mux0~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~17\, ULA|Mux31~17, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~87\, ULA|ShiftRight1~87, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~16\, ULA|Mux31~16, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux0~2\, ULA|Mux0~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~15\, ULA|Mux31~15, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux0~3\, ULA|Mux0~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux0~4\, ULA|Mux0~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Equal0~2\, ULA|Equal0~2, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[29]~61\, MUX_A|Saida_32bits_ALU[29]~61, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~29\, ULA|Mux2~29, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~30\, ULA|Mux2~30, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux2~31\, ULA|Mux2~31, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~49\, ULA|ShiftRight0~49, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~18\, ULA|ShiftRight0~18, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~37\, ULA|ShiftRight0~37, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~50\, ULA|ShiftRight0~50, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~19\, ULA|Mux31~19, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~4\, ULA|Mux31~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~5\, ULA|Mux31~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~13\, ULA|Mux31~13, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux9\, ULA|Mux9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Equal0~4\, ULA|Equal0~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Equal0~3\, ULA|Equal0~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Equal0~5\, ULA|Equal0~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux19~0\, ULA|Mux19~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux19~1\, ULA|Mux19~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux19~2\, ULA|Mux19~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~24\, ULA|ShiftRight0~24, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~23\, ULA|ShiftRight0~23, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~25\, ULA|ShiftRight0~25, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~114\, ULA|ShiftRight0~114, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~44\, ULA|ShiftLeft0~44, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~43\, ULA|ShiftLeft0~43, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~45\, ULA|ShiftLeft0~45, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux19~3\, ULA|Mux19~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux19~5\, ULA|Mux19~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux19~6\, ULA|Mux19~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux19~7\, ULA|Mux19~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~20\, ULA|ShiftRight0~20, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~90\, ULA|ShiftRight0~90, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~91\, ULA|ShiftRight0~91, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux19\, ULA|Mux19, MIPS_MULTICICLO, 1
instance = comp, \ULA|Equal0~6\, ULA|Equal0~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Equal0~7\, ULA|Equal0~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Equal0~8\, ULA|Equal0~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Equal0~9\, ULA|Equal0~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Equal0~10\, ULA|Equal0~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|Equal0~11\, ULA|Equal0~11, MIPS_MULTICICLO, 1
instance = comp, \PC_DESVIOS|PCenable~0\, PC_DESVIOS|PCenable~0, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[6]\, PC_32|estado_out[6], MIPS_MULTICICLO, 1
instance = comp, \MUXIouD|Saida_8bits_IouD[6]~6\, MUXIouD|Saida_8bits_IouD[6]~6, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[17]\, RI_32|estado_out[17], MIPS_MULTICICLO, 1
instance = comp, \MUX_REGDST|Saida_5bits[1]~3\, MUX_REGDST|Saida_5bits[1]~3, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[5]~37\, MUX_A|Saida_32bits_ALU[5]~37, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[7]~39\, MUX_A|Saida_32bits_ALU[7]~39, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~32\, ULA|ShiftLeft0~32, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~33\, ULA|ShiftLeft0~33, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~26\, ULA|Mux28~26, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~7\, ULA|resposta~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux24~7\, ULA|Mux24~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~78\, ULA|ShiftRight1~78, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux24~8\, ULA|Mux24~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~63\, ULA|ShiftRight1~63, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~61\, ULA|ShiftRight1~61, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~62\, ULA|ShiftRight1~62, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~108\, ULA|ShiftRight0~108, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux25~1\, ULA|Mux25~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~59\, ULA|ShiftRight1~59, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~44\, ULA|ShiftRight1~44, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~60\, ULA|ShiftRight1~60, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux25~0\, ULA|Mux25~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux24~5\, ULA|Mux24~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux24~6\, ULA|Mux24~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux24~9\, ULA|Mux24~9, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux26~0\, MUX_ORIGPC|Mux26~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux26~1\, MUX_ORIGPC|Mux26~1, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[5]\, PC_32|estado_out[5], MIPS_MULTICICLO, 1
instance = comp, \MUXIouD|Saida_8bits_IouD[5]~5\, MUXIouD|Saida_8bits_IouD[5]~5, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[4]\, RI_32|estado_out[4], MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux25~0\, MUX_B|Mux25~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux25~1\, MUX_B|Mux25~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux25~10\, ULA|Mux25~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux25~11\, ULA|Mux25~11, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux25~2\, ULA|Mux25~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux25~12\, ULA|Mux25~12, MIPS_MULTICICLO, 1
instance = comp, \MUXIouD|Saida_8bits_IouD[4]~4\, MUXIouD|Saida_8bits_IouD[4]~4, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[16]\, RI_32|estado_out[16], MIPS_MULTICICLO, 1
instance = comp, \MUX_REGDST|Saida_5bits[0]~1\, MUX_REGDST|Saida_5bits[0]~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux30~0\, MUX_B|Mux30~0, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux30~3\, ULA|Mux30~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~37\, ULA|ShiftLeft0~37, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~26\, ULA|ShiftRight1~26, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~73\, ULA|ShiftRight0~73, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~69\, ULA|ShiftRight0~69, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~74\, ULA|ShiftRight0~74, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~62\, ULA|ShiftRight0~62, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~68\, ULA|ShiftRight0~68, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux30~8\, ULA|Mux30~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux30~9\, ULA|Mux30~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux30~10\, ULA|Mux30~10, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[1]\, REG_ULA|estado_out[1], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux30~0\, MUX_ORIGPC|Mux30~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[1]~33\, MUX_A|Saida_32bits_ALU[1]~33, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~51\, ULA|ShiftRight0~51, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~98\, ULA|ShiftRight0~98, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~99\, ULA|ShiftRight0~99, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~97\, ULA|ShiftRight0~97, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~47\, ULA|ShiftLeft0~47, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~48\, ULA|ShiftLeft0~48, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux31~2\, ULA|Mux31~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux26~2\, ULA|Mux26~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux26~4\, ULA|Mux26~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux26~6\, ULA|Mux26~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux26~8\, ULA|Mux26~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~68\, ULA|ShiftRight1~68, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~69\, ULA|ShiftRight1~69, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~71\, ULA|ShiftRight1~71, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux26~10\, ULA|Mux26~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux26~11\, ULA|Mux26~11, MIPS_MULTICICLO, 1
instance = comp, \MUXIouD|Saida_8bits_IouD[3]~3\, MUXIouD|Saida_8bits_IouD[3]~3, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[2]\, RI_32|estado_out[2], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux27~0\, MUX_ORIGPC|Mux27~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux27~1\, MUX_ORIGPC|Mux27~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[4]~36\, MUX_A|Saida_32bits_ALU[4]~36, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~4\, ULA|resposta~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux27~7\, ULA|Mux27~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux27~8\, ULA|Mux27~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux27~2\, ULA|Mux27~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux27~1\, ULA|Mux27~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux27~3\, ULA|Mux27~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux27~4\, ULA|Mux27~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~38\, ULA|ShiftRight0~38, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~39\, ULA|ShiftRight0~39, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux27~5\, ULA|Mux27~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~94\, ULA|ShiftRight0~94, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux27~6\, ULA|Mux27~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux27~9\, ULA|Mux27~9, MIPS_MULTICICLO, 1
instance = comp, \MUXIouD|Saida_8bits_IouD[2]~2\, MUXIouD|Saida_8bits_IouD[2]~2, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[31]\, RI_32|estado_out[31], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux1~0\, CONTROLE|enderecamento_instance|mux|Mux1~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux1~1\, CONTROLE|enderecamento_instance|mux|Mux1~1, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux1~3\, CONTROLE|enderecamento_instance|mux|Mux1~3, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux1~4\, CONTROLE|enderecamento_instance|mux|Mux1~4, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microPC_instance|estado_out[2]\, CONTROLE|microPC_instance|estado_out[2], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux0~0\, CONTROLE|microCodigo_instance|Mux0~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.nextAddress[1]\, CONTROLE|microCodigo_instance|microInstrucao.nextAddress[1], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux2~4\, CONTROLE|enderecamento_instance|mux|Mux2~4, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux2~0\, CONTROLE|enderecamento_instance|mux|Mux2~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux2~2\, CONTROLE|enderecamento_instance|mux|Mux2~2, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux2~5\, CONTROLE|enderecamento_instance|mux|Mux2~5, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux2~6\, CONTROLE|enderecamento_instance|mux|Mux2~6, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux2~7\, CONTROLE|enderecamento_instance|mux|Mux2~7, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microPC_instance|estado_out[1]\, CONTROLE|microPC_instance|estado_out[1], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux11~0\, CONTROLE|microCodigo_instance|Mux11~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[8]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[8], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[0]\, RDM_32|estado_out[0], MIPS_MULTICICLO, 1
instance = comp, \MUX_MEMPARAREG|Saida_32bits[0]~0\, MUX_MEMPARAREG|Saida_32bits[0]~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux28~0\, MUX_B|Mux28~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux28~1\, MUX_B|Mux28~1, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~2\, ULA|resposta~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~19\, ULA|Mux28~19, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~21\, ULA|Mux28~21, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~87\, ULA|ShiftRight0~87, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~49\, ULA|ShiftRight1~49, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~86\, ULA|ShiftRight0~86, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~88\, ULA|ShiftRight0~88, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~22\, ULA|Mux28~22, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~23\, ULA|Mux28~23, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~84\, ULA|ShiftRight0~84, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~8\, ULA|Mux28~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight1~25\, ULA|ShiftRight1~25, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~17\, ULA|Mux28~17, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~18\, ULA|Mux28~18, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux28~24\, ULA|Mux28~24, MIPS_MULTICICLO, 1
instance = comp, \MUXIouD|Saida_8bits_IouD[1]~1\, MUXIouD|Saida_8bits_IouD[1]~1, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[27]\, RI_32|estado_out[27], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux0~0\, CONTROLE|enderecamento_instance|mux|Mux0~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux0~1\, CONTROLE|enderecamento_instance|mux|Mux0~1, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux0~2\, CONTROLE|enderecamento_instance|mux|Mux0~2, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microPC_instance|estado_out[3]\, CONTROLE|microPC_instance|estado_out[3], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux8~0\, CONTROLE|microCodigo_instance|Mux8~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[11]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[11], MIPS_MULTICICLO, 1
instance = comp, \MUXIouD|Saida_8bits_IouD[0]~0\, MUXIouD|Saida_8bits_IouD[0]~0, MIPS_MULTICICLO, 1
instance = comp, \RI_32|estado_out[29]\, RI_32|estado_out[29], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux3~2\, CONTROLE|enderecamento_instance|mux|Mux3~2, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux3~6\, CONTROLE|enderecamento_instance|mux|Mux3~6, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux3~4\, CONTROLE|enderecamento_instance|mux|Mux3~4, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|enderecamento_instance|mux|Mux3~5\, CONTROLE|enderecamento_instance|mux|Mux3~5, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microPC_instance|estado_out[0]\, CONTROLE|microPC_instance|estado_out[0], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux20~0\, CONTROLE|microCodigo_instance|Mux20~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux20~0clkctrl\, CONTROLE|microCodigo_instance|Mux20~0clkctrl, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux3~0\, CONTROLE|microCodigo_instance|Mux3~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[1]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[1], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux13~0\, CONTROLE|microCodigo_instance|Mux13~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[6]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[6], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux10~0\, CONTROLE|microCodigo_instance|Mux10~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[9]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[9], MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|Mux2~0\, CONTROLE|microCodigo_instance|Mux2~0, MIPS_MULTICICLO, 1
instance = comp, \CONTROLE|microCodigo_instance|microInstrucao.microCmds[17]\, CONTROLE|microCodigo_instance|microInstrucao.microCmds[17], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux20~1\, MUX_ORIGPC|Mux20~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[11]~43\, MUX_A|Saida_32bits_ALU[11]~43, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[12]\, REG_ULA|estado_out[12], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux19~0\, MUX_ORIGPC|Mux19~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux19~1\, MUX_ORIGPC|Mux19~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[12]~44\, MUX_A|Saida_32bits_ALU[12]~44, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux11~0\, MUX_ORIGPC|Mux11~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux11~1\, MUX_ORIGPC|Mux11~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[20]~52\, MUX_A|Saida_32bits_ALU[20]~52, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux4~0\, MUX_ORIGPC|Mux4~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux4~1\, MUX_ORIGPC|Mux4~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[27]~59\, MUX_A|Saida_32bits_ALU[27]~59, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[30]\, PC_32|estado_out[30], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux1~1\, MUX_ORIGPC|Mux1~1, MIPS_MULTICICLO, 1
instance = comp, \MUX_A|Saida_32bits_ALU[30]~62\, MUX_A|Saida_32bits_ALU[30]~62, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[0]~feeder\, REG_ULA|estado_out[0]~feeder, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[0]\, REG_ULA|estado_out[0], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux31~0\, MUX_ORIGPC|Mux31~0, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[0]\, PC_32|estado_out[0], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[1]\, PC_32|estado_out[1], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[2]~feeder\, PC_32|estado_out[2]~feeder, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[2]\, PC_32|estado_out[2], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[3]\, PC_32|estado_out[3], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[4]\, PC_32|estado_out[4], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[8]\, PC_32|estado_out[8], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[9]~feeder\, PC_32|estado_out[9]~feeder, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[9]\, PC_32|estado_out[9], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux21~0\, MUX_ORIGPC|Mux21~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux21~1\, MUX_ORIGPC|Mux21~1, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[10]~feeder\, PC_32|estado_out[10]~feeder, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[10]\, PC_32|estado_out[10], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[11]\, PC_32|estado_out[11], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[12]\, PC_32|estado_out[12], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[13]\, PC_32|estado_out[13], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[14]\, PC_32|estado_out[14], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux16~0\, MUX_ORIGPC|Mux16~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux16~1\, MUX_ORIGPC|Mux16~1, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[15]\, PC_32|estado_out[15], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux15~0\, MUX_ORIGPC|Mux15~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux15~1\, MUX_ORIGPC|Mux15~1, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[16]\, PC_32|estado_out[16], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux14~0\, MUX_ORIGPC|Mux14~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux14~1\, MUX_ORIGPC|Mux14~1, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[17]\, PC_32|estado_out[17], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[18]\, PC_32|estado_out[18], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux12~1\, MUX_ORIGPC|Mux12~1, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[19]\, PC_32|estado_out[19], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[20]\, PC_32|estado_out[20], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux10~0\, MUX_ORIGPC|Mux10~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux10~1\, MUX_ORIGPC|Mux10~1, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[21]\, PC_32|estado_out[21], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[22]\, PC_32|estado_out[22], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[23]\, PC_32|estado_out[23], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux7~0\, MUX_ORIGPC|Mux7~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux7~1\, MUX_ORIGPC|Mux7~1, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[24]~feeder\, PC_32|estado_out[24]~feeder, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[24]\, PC_32|estado_out[24], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[25]~feeder\, PC_32|estado_out[25]~feeder, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[25]\, PC_32|estado_out[25], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[26]\, PC_32|estado_out[26], MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[27]~feeder\, PC_32|estado_out[27]~feeder, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[27]\, PC_32|estado_out[27], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux2~0\, MUX_ORIGPC|Mux2~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux2~1\, MUX_ORIGPC|Mux2~1, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[29]\, PC_32|estado_out[29], MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux0~0\, MUX_ORIGPC|Mux0~0, MIPS_MULTICICLO, 1
instance = comp, \MUX_ORIGPC|Mux0~1\, MUX_ORIGPC|Mux0~1, MIPS_MULTICICLO, 1
instance = comp, \PC_32|estado_out[31]\, PC_32|estado_out[31], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[3]\, RDM_32|estado_out[3], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[6]\, RDM_32|estado_out[6], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[9]~feeder\, RDM_32|estado_out[9]~feeder, MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[9]\, RDM_32|estado_out[9], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[13]\, RDM_32|estado_out[13], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[19]\, RDM_32|estado_out[19], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[21]\, RDM_32|estado_out[21], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[26]\, RDM_32|estado_out[26], MIPS_MULTICICLO, 1
instance = comp, \RDM_32|estado_out[30]\, RDM_32|estado_out[30], MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[4]\, REG_ULA|estado_out[4], MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~122\, ULA|ShiftRight0~122, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~113\, ULA|ShiftRight0~113, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~41\, ULA|ShiftLeft0~41, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~66\, ULA|ShiftLeft0~66, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~53\, ULA|ShiftLeft0~53, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux26~2\, MUX_B|Mux26~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~141\, ULA|ShiftLeft0~141, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~54\, ULA|ShiftLeft0~54, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~144\, ULA|ShiftLeft0~144, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux20~4\, ULA|Mux20~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux20~6\, ULA|Mux20~6, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux20~8\, ULA|Mux20~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|resposta~11\, ULA|resposta~11, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux20~2\, ULA|Mux20~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux20~3\, ULA|Mux20~3, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux20~9\, ULA|Mux20~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux20\, ULA|Mux20, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[11]\, REG_ULA|estado_out[11], MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[22]\, REG_ULA|estado_out[22], MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux4~4\, ULA|Mux4~4, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux4~9\, ULA|Mux4~9, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux7~5\, ULA|Mux7~5, MIPS_MULTICICLO, 1
instance = comp, \MUX_B|Mux15~2\, MUX_B|Mux15~2, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftRight0~63\, ULA|ShiftRight0~63, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~97\, ULA|ShiftLeft0~97, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~98\, ULA|ShiftLeft0~98, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~99\, ULA|ShiftLeft0~99, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux4~7\, ULA|Mux4~7, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~119\, ULA|ShiftLeft0~119, MIPS_MULTICICLO, 1
instance = comp, \ULA|ShiftLeft0~120\, ULA|ShiftLeft0~120, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux4~5\, ULA|Mux4~5, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux4~8\, ULA|Mux4~8, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux4~13\, ULA|Mux4~13, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux4~10\, ULA|Mux4~10, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux4~11\, ULA|Mux4~11, MIPS_MULTICICLO, 1
instance = comp, \ULA|Mux4~12\, ULA|Mux4~12, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[27]~feeder\, REG_ULA|estado_out[27]~feeder, MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[27]\, REG_ULA|estado_out[27], MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[29]\, REG_ULA|estado_out[29], MIPS_MULTICICLO, 1
instance = comp, \REG_ULA|estado_out[31]\, REG_ULA|estado_out[31], MIPS_MULTICICLO, 1
instance = comp, \OpALU[0]~I\, OpALU[0], MIPS_MULTICICLO, 1
instance = comp, \OpALU[1]~I\, OpALU[1], MIPS_MULTICICLO, 1
instance = comp, \OrigBALU[0]~I\, OrigBALU[0], MIPS_MULTICICLO, 1
instance = comp, \OrigBALU[1]~I\, OrigBALU[1], MIPS_MULTICICLO, 1
instance = comp, \OrigBALU[2]~I\, OrigBALU[2], MIPS_MULTICICLO, 1
instance = comp, \OrigPC[0]~I\, OrigPC[0], MIPS_MULTICICLO, 1
instance = comp, \OrigPC[1]~I\, OrigPC[1], MIPS_MULTICICLO, 1
instance = comp, \OrigAALU~I\, OrigAALU, MIPS_MULTICICLO, 1
instance = comp, \EscreveReg~I\, EscreveReg, MIPS_MULTICICLO, 1
instance = comp, \RegDst~I\, RegDst, MIPS_MULTICICLO, 1
instance = comp, \MemparaReg~I\, MemparaReg, MIPS_MULTICICLO, 1
instance = comp, \EscrevePC~I\, EscrevePC, MIPS_MULTICICLO, 1
instance = comp, \EscrevePCBeq~I\, EscrevePCBeq, MIPS_MULTICICLO, 1
instance = comp, \IouD~I\, IouD, MIPS_MULTICICLO, 1
instance = comp, \EscreveMem~I\, EscreveMem, MIPS_MULTICICLO, 1
instance = comp, \LeMem~I\, LeMem, MIPS_MULTICICLO, 1
instance = comp, \EscreveIR~I\, EscreveIR, MIPS_MULTICICLO, 1
instance = comp, \EscrevePCBne~I\, EscrevePCBne, MIPS_MULTICICLO, 1
instance = comp, \CtlEnd[0]~I\, CtlEnd[0], MIPS_MULTICICLO, 1
instance = comp, \CtlEnd[1]~I\, CtlEnd[1], MIPS_MULTICICLO, 1
instance = comp, \Opcode_ALU[0]~I\, Opcode_ALU[0], MIPS_MULTICICLO, 1
instance = comp, \Opcode_ALU[1]~I\, Opcode_ALU[1], MIPS_MULTICICLO, 1
instance = comp, \Opcode_ALU[2]~I\, Opcode_ALU[2], MIPS_MULTICICLO, 1
instance = comp, \Opcode_ALU[3]~I\, Opcode_ALU[3], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[0]~I\, A_ALU[0], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[1]~I\, A_ALU[1], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[2]~I\, A_ALU[2], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[3]~I\, A_ALU[3], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[4]~I\, A_ALU[4], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[5]~I\, A_ALU[5], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[6]~I\, A_ALU[6], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[7]~I\, A_ALU[7], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[8]~I\, A_ALU[8], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[9]~I\, A_ALU[9], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[10]~I\, A_ALU[10], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[11]~I\, A_ALU[11], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[12]~I\, A_ALU[12], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[13]~I\, A_ALU[13], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[14]~I\, A_ALU[14], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[15]~I\, A_ALU[15], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[16]~I\, A_ALU[16], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[17]~I\, A_ALU[17], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[18]~I\, A_ALU[18], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[19]~I\, A_ALU[19], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[20]~I\, A_ALU[20], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[21]~I\, A_ALU[21], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[22]~I\, A_ALU[22], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[23]~I\, A_ALU[23], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[24]~I\, A_ALU[24], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[25]~I\, A_ALU[25], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[26]~I\, A_ALU[26], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[27]~I\, A_ALU[27], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[28]~I\, A_ALU[28], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[29]~I\, A_ALU[29], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[30]~I\, A_ALU[30], MIPS_MULTICICLO, 1
instance = comp, \A_ALU[31]~I\, A_ALU[31], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[0]~I\, B_ALU[0], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[1]~I\, B_ALU[1], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[2]~I\, B_ALU[2], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[3]~I\, B_ALU[3], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[4]~I\, B_ALU[4], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[5]~I\, B_ALU[5], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[6]~I\, B_ALU[6], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[7]~I\, B_ALU[7], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[8]~I\, B_ALU[8], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[9]~I\, B_ALU[9], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[10]~I\, B_ALU[10], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[11]~I\, B_ALU[11], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[12]~I\, B_ALU[12], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[13]~I\, B_ALU[13], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[14]~I\, B_ALU[14], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[15]~I\, B_ALU[15], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[16]~I\, B_ALU[16], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[17]~I\, B_ALU[17], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[18]~I\, B_ALU[18], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[19]~I\, B_ALU[19], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[20]~I\, B_ALU[20], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[21]~I\, B_ALU[21], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[22]~I\, B_ALU[22], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[23]~I\, B_ALU[23], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[24]~I\, B_ALU[24], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[25]~I\, B_ALU[25], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[26]~I\, B_ALU[26], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[27]~I\, B_ALU[27], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[28]~I\, B_ALU[28], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[29]~I\, B_ALU[29], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[30]~I\, B_ALU[30], MIPS_MULTICICLO, 1
instance = comp, \B_ALU[31]~I\, B_ALU[31], MIPS_MULTICICLO, 1
instance = comp, \PC[0]~I\, PC[0], MIPS_MULTICICLO, 1
instance = comp, \PC[1]~I\, PC[1], MIPS_MULTICICLO, 1
instance = comp, \PC[2]~I\, PC[2], MIPS_MULTICICLO, 1
instance = comp, \PC[3]~I\, PC[3], MIPS_MULTICICLO, 1
instance = comp, \PC[4]~I\, PC[4], MIPS_MULTICICLO, 1
instance = comp, \PC[5]~I\, PC[5], MIPS_MULTICICLO, 1
instance = comp, \PC[6]~I\, PC[6], MIPS_MULTICICLO, 1
instance = comp, \PC[7]~I\, PC[7], MIPS_MULTICICLO, 1
instance = comp, \PC[8]~I\, PC[8], MIPS_MULTICICLO, 1
instance = comp, \PC[9]~I\, PC[9], MIPS_MULTICICLO, 1
instance = comp, \PC[10]~I\, PC[10], MIPS_MULTICICLO, 1
instance = comp, \PC[11]~I\, PC[11], MIPS_MULTICICLO, 1
instance = comp, \PC[12]~I\, PC[12], MIPS_MULTICICLO, 1
instance = comp, \PC[13]~I\, PC[13], MIPS_MULTICICLO, 1
instance = comp, \PC[14]~I\, PC[14], MIPS_MULTICICLO, 1
instance = comp, \PC[15]~I\, PC[15], MIPS_MULTICICLO, 1
instance = comp, \PC[16]~I\, PC[16], MIPS_MULTICICLO, 1
instance = comp, \PC[17]~I\, PC[17], MIPS_MULTICICLO, 1
instance = comp, \PC[18]~I\, PC[18], MIPS_MULTICICLO, 1
instance = comp, \PC[19]~I\, PC[19], MIPS_MULTICICLO, 1
instance = comp, \PC[20]~I\, PC[20], MIPS_MULTICICLO, 1
instance = comp, \PC[21]~I\, PC[21], MIPS_MULTICICLO, 1
instance = comp, \PC[22]~I\, PC[22], MIPS_MULTICICLO, 1
instance = comp, \PC[23]~I\, PC[23], MIPS_MULTICICLO, 1
instance = comp, \PC[24]~I\, PC[24], MIPS_MULTICICLO, 1
instance = comp, \PC[25]~I\, PC[25], MIPS_MULTICICLO, 1
instance = comp, \PC[26]~I\, PC[26], MIPS_MULTICICLO, 1
instance = comp, \PC[27]~I\, PC[27], MIPS_MULTICICLO, 1
instance = comp, \PC[28]~I\, PC[28], MIPS_MULTICICLO, 1
instance = comp, \PC[29]~I\, PC[29], MIPS_MULTICICLO, 1
instance = comp, \PC[30]~I\, PC[30], MIPS_MULTICICLO, 1
instance = comp, \PC[31]~I\, PC[31], MIPS_MULTICICLO, 1
instance = comp, \RI[0]~I\, RI[0], MIPS_MULTICICLO, 1
instance = comp, \RI[1]~I\, RI[1], MIPS_MULTICICLO, 1
instance = comp, \RI[2]~I\, RI[2], MIPS_MULTICICLO, 1
instance = comp, \RI[3]~I\, RI[3], MIPS_MULTICICLO, 1
instance = comp, \RI[4]~I\, RI[4], MIPS_MULTICICLO, 1
instance = comp, \RI[5]~I\, RI[5], MIPS_MULTICICLO, 1
instance = comp, \RI[6]~I\, RI[6], MIPS_MULTICICLO, 1
instance = comp, \RI[7]~I\, RI[7], MIPS_MULTICICLO, 1
instance = comp, \RI[8]~I\, RI[8], MIPS_MULTICICLO, 1
instance = comp, \RI[9]~I\, RI[9], MIPS_MULTICICLO, 1
instance = comp, \RI[10]~I\, RI[10], MIPS_MULTICICLO, 1
instance = comp, \RI[11]~I\, RI[11], MIPS_MULTICICLO, 1
instance = comp, \RI[12]~I\, RI[12], MIPS_MULTICICLO, 1
instance = comp, \RI[13]~I\, RI[13], MIPS_MULTICICLO, 1
instance = comp, \RI[14]~I\, RI[14], MIPS_MULTICICLO, 1
instance = comp, \RI[15]~I\, RI[15], MIPS_MULTICICLO, 1
instance = comp, \RI[16]~I\, RI[16], MIPS_MULTICICLO, 1
instance = comp, \RI[17]~I\, RI[17], MIPS_MULTICICLO, 1
instance = comp, \RI[18]~I\, RI[18], MIPS_MULTICICLO, 1
instance = comp, \RI[19]~I\, RI[19], MIPS_MULTICICLO, 1
instance = comp, \RI[20]~I\, RI[20], MIPS_MULTICICLO, 1
instance = comp, \RI[21]~I\, RI[21], MIPS_MULTICICLO, 1
instance = comp, \RI[22]~I\, RI[22], MIPS_MULTICICLO, 1
instance = comp, \RI[23]~I\, RI[23], MIPS_MULTICICLO, 1
instance = comp, \RI[24]~I\, RI[24], MIPS_MULTICICLO, 1
instance = comp, \RI[25]~I\, RI[25], MIPS_MULTICICLO, 1
instance = comp, \RI[26]~I\, RI[26], MIPS_MULTICICLO, 1
instance = comp, \RI[27]~I\, RI[27], MIPS_MULTICICLO, 1
instance = comp, \RI[28]~I\, RI[28], MIPS_MULTICICLO, 1
instance = comp, \RI[29]~I\, RI[29], MIPS_MULTICICLO, 1
instance = comp, \RI[30]~I\, RI[30], MIPS_MULTICICLO, 1
instance = comp, \RI[31]~I\, RI[31], MIPS_MULTICICLO, 1
instance = comp, \RDM[0]~I\, RDM[0], MIPS_MULTICICLO, 1
instance = comp, \RDM[1]~I\, RDM[1], MIPS_MULTICICLO, 1
instance = comp, \RDM[2]~I\, RDM[2], MIPS_MULTICICLO, 1
instance = comp, \RDM[3]~I\, RDM[3], MIPS_MULTICICLO, 1
instance = comp, \RDM[4]~I\, RDM[4], MIPS_MULTICICLO, 1
instance = comp, \RDM[5]~I\, RDM[5], MIPS_MULTICICLO, 1
instance = comp, \RDM[6]~I\, RDM[6], MIPS_MULTICICLO, 1
instance = comp, \RDM[7]~I\, RDM[7], MIPS_MULTICICLO, 1
instance = comp, \RDM[8]~I\, RDM[8], MIPS_MULTICICLO, 1
instance = comp, \RDM[9]~I\, RDM[9], MIPS_MULTICICLO, 1
instance = comp, \RDM[10]~I\, RDM[10], MIPS_MULTICICLO, 1
instance = comp, \RDM[11]~I\, RDM[11], MIPS_MULTICICLO, 1
instance = comp, \RDM[12]~I\, RDM[12], MIPS_MULTICICLO, 1
instance = comp, \RDM[13]~I\, RDM[13], MIPS_MULTICICLO, 1
instance = comp, \RDM[14]~I\, RDM[14], MIPS_MULTICICLO, 1
instance = comp, \RDM[15]~I\, RDM[15], MIPS_MULTICICLO, 1
instance = comp, \RDM[16]~I\, RDM[16], MIPS_MULTICICLO, 1
instance = comp, \RDM[17]~I\, RDM[17], MIPS_MULTICICLO, 1
instance = comp, \RDM[18]~I\, RDM[18], MIPS_MULTICICLO, 1
instance = comp, \RDM[19]~I\, RDM[19], MIPS_MULTICICLO, 1
instance = comp, \RDM[20]~I\, RDM[20], MIPS_MULTICICLO, 1
instance = comp, \RDM[21]~I\, RDM[21], MIPS_MULTICICLO, 1
instance = comp, \RDM[22]~I\, RDM[22], MIPS_MULTICICLO, 1
instance = comp, \RDM[23]~I\, RDM[23], MIPS_MULTICICLO, 1
instance = comp, \RDM[24]~I\, RDM[24], MIPS_MULTICICLO, 1
instance = comp, \RDM[25]~I\, RDM[25], MIPS_MULTICICLO, 1
instance = comp, \RDM[26]~I\, RDM[26], MIPS_MULTICICLO, 1
instance = comp, \RDM[27]~I\, RDM[27], MIPS_MULTICICLO, 1
instance = comp, \RDM[28]~I\, RDM[28], MIPS_MULTICICLO, 1
instance = comp, \RDM[29]~I\, RDM[29], MIPS_MULTICICLO, 1
instance = comp, \RDM[30]~I\, RDM[30], MIPS_MULTICICLO, 1
instance = comp, \RDM[31]~I\, RDM[31], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[0]~I\, SaidaALU[0], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[1]~I\, SaidaALU[1], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[2]~I\, SaidaALU[2], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[3]~I\, SaidaALU[3], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[4]~I\, SaidaALU[4], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[5]~I\, SaidaALU[5], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[6]~I\, SaidaALU[6], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[7]~I\, SaidaALU[7], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[8]~I\, SaidaALU[8], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[9]~I\, SaidaALU[9], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[10]~I\, SaidaALU[10], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[11]~I\, SaidaALU[11], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[12]~I\, SaidaALU[12], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[13]~I\, SaidaALU[13], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[14]~I\, SaidaALU[14], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[15]~I\, SaidaALU[15], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[16]~I\, SaidaALU[16], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[17]~I\, SaidaALU[17], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[18]~I\, SaidaALU[18], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[19]~I\, SaidaALU[19], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[20]~I\, SaidaALU[20], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[21]~I\, SaidaALU[21], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[22]~I\, SaidaALU[22], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[23]~I\, SaidaALU[23], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[24]~I\, SaidaALU[24], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[25]~I\, SaidaALU[25], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[26]~I\, SaidaALU[26], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[27]~I\, SaidaALU[27], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[28]~I\, SaidaALU[28], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[29]~I\, SaidaALU[29], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[30]~I\, SaidaALU[30], MIPS_MULTICICLO, 1
instance = comp, \SaidaALU[31]~I\, SaidaALU[31], MIPS_MULTICICLO, 1
