INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab_fin_check/lab_fin_check.sim/sim_1/synth/timing/washing_machine_sim_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-311] analyzing module bin_to_BCD
INFO: [VRFC 10-311] analyzing module bin_to_BCD_0
INFO: [VRFC 10-311] analyzing module ssdisp
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/sevenseg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/sum_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sim_1/imports/imports/washing_machine_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module washing_machine_sim
