{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 20:09:35 2018 " "Info: Processing started: Wed May 23 20:09:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RD -c RD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RD -c RD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "LOAD0 RD 14.919 ns Longest " "Info: Longest tpd from source pin \"LOAD0\" to destination pin \"RD\" is 14.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns LOAD0 1 PIN PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'LOAD0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD0 } "NODE_NAME" } } { "RD.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/RD/RD.bdf" { { 136 200 368 152 "LOAD0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.926 ns) + CELL(0.545 ns) 7.374 ns inst1~562 2 COMB LCCOMB_X16_Y1_N18 1 " "Info: 2: + IC(5.926 ns) + CELL(0.545 ns) = 7.374 ns; Loc. = LCCOMB_X16_Y1_N18; Fanout = 1; COMB Node = 'inst1~562'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.471 ns" { LOAD0 inst1~562 } "NODE_NAME" } } { "RD.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/RD/RD.bdf" { { 152 880 944 232 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.521 ns) 8.191 ns inst1~563 3 COMB LCCOMB_X16_Y1_N12 1 " "Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 8.191 ns; Loc. = LCCOMB_X16_Y1_N12; Fanout = 1; COMB Node = 'inst1~563'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { inst1~562 inst1~563 } "NODE_NAME" } } { "RD.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/RD/RD.bdf" { { 152 880 944 232 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.545 ns) 9.049 ns inst1~567 4 COMB LCCOMB_X16_Y1_N28 1 " "Info: 4: + IC(0.313 ns) + CELL(0.545 ns) = 9.049 ns; Loc. = LCCOMB_X16_Y1_N28; Fanout = 1; COMB Node = 'inst1~567'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { inst1~563 inst1~567 } "NODE_NAME" } } { "RD.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/RD/RD.bdf" { { 152 880 944 232 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.980 ns) + CELL(2.890 ns) 14.919 ns RD 5 PIN PIN_142 0 " "Info: 5: + IC(2.980 ns) + CELL(2.890 ns) = 14.919 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'RD'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.870 ns" { inst1~567 RD } "NODE_NAME" } } { "RD.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/RD/RD.bdf" { { 184 1008 1184 200 "RD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.404 ns ( 36.22 % ) " "Info: Total cell delay = 5.404 ns ( 36.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.515 ns ( 63.78 % ) " "Info: Total interconnect delay = 9.515 ns ( 63.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.919 ns" { LOAD0 inst1~562 inst1~563 inst1~567 RD } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.919 ns" { LOAD0 {} LOAD0~combout {} inst1~562 {} inst1~563 {} inst1~567 {} RD {} } { 0.000ns 0.000ns 5.926ns 0.296ns 0.313ns 2.980ns } { 0.000ns 0.903ns 0.545ns 0.521ns 0.545ns 2.890ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 23 20:09:35 2018 " "Info: Processing ended: Wed May 23 20:09:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
