<html>

<head>
<!-- Global site tag (gtag.js) - Google Analytics -->
<script async src="https://www.googletagmanager.com/gtag/js?id=UA-128496346-1"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());
  gtag('config', 'UA-128496346-1');
</script>

<title> Deepak Gangadharan </title>
<meta name="keywords" content="IoT, Real-Time Systems, Performance Analysis, Multimedia MPSoC Platforms"></meta>

<script type="text/javascript">
  var _gaq = _gaq || [];
  _gaq.push(['_setAccount', 'UA-33330018-1']);
  _gaq.push(['_trackPageview']);
  (function() {
    var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
    ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
    var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
  })();
</script>


</head>


<body bgcolor="white" text="black">

<script type="text/javascript" src='https://ajax.aspnetcdn.com/ajax/jQuery/jquery-1.8.3.min.js'></script>
   <script type="text/javascript" src='https://cdnjs.cloudflare.com/ajax/libs/twitter-bootstrap/3.0.3/js/bootstrap.min.js'></script>
   <link rel="stylesheet" href='https://cdnjs.cloudflare.com/ajax/libs/twitter-bootstrap/3.0.3/css/bootstrap.min.css'
       media="screen" />
       <div><br/></div>
   <div class="col-sm-2 col-md-6 col-xs-2" style="border: 5px solid #eee; margin: 5px">
      
           <div class="col-sm-2 col-md-4 col-xs-4" style="padding: 5px">
               <img alt="Deepak's pic" src="deepak_photo.jpg" style="position:absolute; left:0px; top:5px; width:175px; height:190px;" />
           </div>
          
          
           <div class="col-sm-8 col-md-8 col-xs-14"  >
               
<p>
                  <b>Deepak Gangadharan</b><br>
                  Assistant Professor<br>
                  IIIT Hyderabad<br>
				  <br>
                  <b>Address:</b><br>
                  A5-303<br>
                  Computer Systems Group<br>
                  International Institute of Information Technology<br>
                  Gachibowli, Hyderabad 500032, INDIA<br>
                  
                  <b>Email:</b>deepak.g AT iiit DOT ac DOT in <br>
				  <a href="CV.pdf"> CV</a> &nbsp;&nbsp;<a href="research_statement.pdf"> Research Statement</a><br>
			   </p>
           </div>
       
   </div>

<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<div class="col-*-12" style=" margin: 10px">

<p><b>I am accepting research students and interns now. Please contact me if you find my area of research interesting.</b></p>
	
<a href="#Bio"> About Me</a>&nbsp;&nbsp;<a href="#Research"> Research Interests</a>&nbsp;&nbsp;<a href="#Teaching"> Teaching</a>&nbsp;&nbsp;<a href="#Students"> Students</a>&nbsp;&nbsp;<a href="#Publications"> Publications</a>&nbsp;&nbsp;<a href="#Service"> Professional Service</a>


<a id="Bio">
<h2> About Me </h2></a>
I am an Assistant Professor at IIIT Hyderabad since September 2019.<br> Prior to this, I have been a Postdoctoral Researcher at University of Pennsylvania working with <a href="http://www.cis.upenn.edu/~lee/home/home/index.shtml">Prof Insup Lee</a>, and at <a href="http://www.compute.dtu.dk/english/research/ese">Embedded Systems Engineering Section of DTU Informatics</a> and <a href = "https://www.cs12.tf.fau.eu/">Hardware Software Codesign Department of University of Erlangen, Nuremberg.</a><br>

<br>

I obtained my PhD degree in <a href="http://www.comp.nus.edu.sg">School of Computing</a> at <a href="http://www.nus.edu.sg">National University of Singapore</a> and was advised by <a href="https://www.comp.nus.edu.sg/~rogerz/">Prof Roger Zimmermann</a> and <a href="http://www.rcs.ei.tum.de/?id=25">Prof Samarjit Chakraborty</a>. My PhD thesis title was <b>Quality-aware performance analysis of multimedia MPSoC platforms</b>.<br>

<br>

Prior to my PhD, I have conducted research on <b>Hardware-efficient reconfigurable architectures for image processing algorithms</b>.<br>
I also worked as a Senior Design Engineer at Conexant Systems Inc., where I was involved in design and verification of ASIC and FPGA IP cores for optical communication protocols.<br>
Prior to that, I obtained a degree in Bachelor of Technology in Electronics and Communication from <a href="http://www.cet.ac.in/home.php">College of Engineering, Trivandrum, India</a>.


<a id = "Research">
<h2> Research Interests </h2></a>
Scalable Design and Performance Analysis of Edge-based IoT systems<br>
Analysis and Design of Real-Time Systems/Cyber-Physical Systems<br>
Design Methodologies for Embedded Systems	

<a id = "Teaching">
<h2> Teaching </h2></a>
CS3.303 - Introduction to IoT (Spring 2020)
	
<a id = "Students">
<h2> Students </h2></a>	
<u> Dual Degree</u><br>	
Akshaj Gupta <br>
Sridhar M <br>
Joseph John Cherukara <br>
	
<a id = "Publications">
<h2> Publications </h2></a>
	
<h3>Book Chapter</h3>
<UL>

<LI>JinHyun Kim, Deepak Gangadharan, Kyong Hoon Kim, Insik Shin and Insup Lee<br>
<b>Hierarchical Scheduling</b><br>
Handbook of Real-Time Computing, 2019<br>	
</LI></UL>

<h3>Journal</h3>
<UL>

<LI>Andreas Weichslgartner, Stefan Wildermann, Deepak Gangadharan, Michael Glass and Juergen Teich<br>
<b>A Design-Time/Run-Time Application Mapping Methodology for Predictable Execution Time in MPSoCs</b><br>
ACM Transactions on Embedded Computing Systems (TECS), 2018<br>

&nbsp;<LI> Lech Jozwiak, Menno Lindwer, Rosilde Corvino, Paolo Meloni, Laura Micconi, Jan Madsen, Erkan Diken, Deepak Gangadharan, Roel Jordans et. al.<br>
<b>ASAM: Automatic Architecture Synthesis and Application Mapping</b><br>
Microprocessors and Microsystems - Embedded Hardware Design 37(8-C), 2013<br>
</LI></UL>

<h3> Conference </h3>
<UL>

<LI>Deepak Gangadharan, Oleg Sokolsky, Insup Lee, BaekGyu Kim, Chung-Wei Lin and Shinichi Shiraishi<br>
<b>Bandwidth Optimal Data/Service Delivery for Connected Vehicles via Edges</b><br>
11th IEEE Internation Conference on Cloud Computing (CLOUD), 2018<br>

&nbsp;<LI>Dagaen Golomb, Deepak Gangadharan, Sanjian Chen, Oleg Sokolsky and Insup Lee<br>
<b>Data Freshness Over-Engineering: Formulation and Results</b><br>
21st IEEE International Symposium on Real-Time Computing (ISORC), 2018 <b>(Best Paper Award)</b><br>

&nbsp;<LI>JinHyun Kim, Deepak Gangadharan, Oleg Sokolsky, Axel Legay and Insup Lee<br>
<b>Extensible Energy Planning Framework for Preemptive Task</b><br>
20th IEEE International Symposium on Real-Time Computing (ISORC), 2017<br>

&nbsp;<LI>Deepak Gangadharan, JinHyun Kim, Oleg Sokolsky, BaekGyu Kim, Chung-Wei Lin, Shinichi Shiraishi and Insup Lee<br>
<b>Platform-based Plug and Play of Automotive Safety Features: Challenges and Directions (Invited Paper)</b><br>
22nd IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), 2016<br>

&nbsp;<LI>Deepak Gangadharan, Oleg Sokolsky, Insup Lee, BaekGyu Kim, Chung-Wei Lin, Shinichi Shiraishi<br>
<b>Platform-based Automotive Safety Features</b><br>
SAE World Congress, 2016<br>

&nbsp;<LI>Andreas Weichslgartner, Deepak Gangadharan, Stefan Wildermann, Michael Glass and Juergen Teich<br>
<b>DAARM: Design-Time Application Analysis and Run-Time Mapping for Predictable Execution in Many-Core Systems</b><br>
9th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2014<br>

&nbsp;<LI>Deepak Gangadharan, Ericles Sousa, Vahid Lari, Frank Hannig and Juergen Teich<br>
<b>Application-driven Reconfiguration of Shared Resources for Timing Predictability of MPSoC Platforms</b><br>
48th Asilomar Conference on Signals, Systems and Computers, 2014<br>

&nbsp;<LI>Ericles Sousa, Deepak Gangadharan, Frank Hannig and Juergen Teich<br>
Runtime Reconfigurable Bus Arbitration for Concurrent Applications on Heterogeneous MPSoC Architectures</b><br>
17th Euromicro Conference on Digital System Design Conference (DSD), 2014<br>

&nbsp;<LI>Deepak Gangadharan, Samarjit Chakraborty and Juergen Teich<br>
<b>Quality-aware Video Decoding on Thermally-constrained MPSoC Platforms</b><br>
25th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP), 2014<br>

&nbsp;<LI>Deepak Gangadharan, Laura Micconi, Paul Pop and Jan Madsen<br>
<b>Multi-ASIP Platform Synthesis for Event-Triggered Applications with Cost/Performance Trade-offs</b><br>
19th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), 2013<br>

&nbsp;<LI>Laura Micconi, Deepak Gangadharan, Paul Pop and Jan Madsen<br>
<b>Multi-ASIP Platform Synthesis for Real-Time Applications</b><br>
8th IEEE International Symposium on Industrial Embedded Systems (SIES), 2013<br>

&nbsp;<LI>Balaji Raman, Ayoub Nouri, Deepak Gangadharan, Marius Bozga et. al.<br>
<b>Stochastic Modeling and Performance Analysis of Multimedia SoCs</b><br>
13th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), 2013<br>

&nbsp;<LI>Deepak Gangadharan, Samarjit Chakraborty and Roger Zimmermann<br>
<b>Quality-Aware Media Scheduling on MPSoC Platforms</b> <br>
Design, Automation and Test in Europe (DATE), Grenoble, France, March 2013<br>

&nbsp;<LI>Lech Jozwiak, Menno Lindwer, Rosilde Corvino, Paolo Meloni, Laura Micconi, Jan Madsen, Erkan Diken, Deepak Gangadharan, Roel Jordans et. al.<br>
<b>ASAM: Automatic Architecture Synthesis and Application Mapping</b><br>
15th Euromicro Conference on Digital System Design (DSD), 2012<br>

&nbsp;<LI>Haiyang Ma, Deepak Gangadharan, Nalini Venkatasubramanian and Roger Zimmermann<br>

<b>Energy-aware complexity adaptation for mobile video calls</b> <b>(Short paper)</b> <br>

ACM Multimedia, Arizona, USA, November 2011<br>

&nbsp;<LI>Deepak Gangadharan, Ma Haiyang, Samarjit Chakraborty and Roger Zimmermann<br>

<b>Video Quality-Driven Buffer Dimensioning in MPSoC Platforms via Prioritized Frame Drops</b><br>

29th IEEE International Conference on Computer Design (ICCD), Amherst, USA, October 2011<br>

&nbsp;<LI>Balaji Raman, Guillaume Quintin, Wei Tsang Ooi, Deepak Gangadharan, Jerome Milan and Samarjit Chakraborty<br>

<b>On Buffering with Stochastic Guarantees in Resource-Constrained Media Players</b><br>

International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS), Taipei, Taiwan, October 2011<br>

&nbsp;<LI>Deepak Gangadharan, Linh T. X. Phan, Samarjit Chakraborty, Roger Zimmermann and Insup Lee<br>

<b>Video Quality Driven Buffer Sizing via Frame Drops</b><br>

17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), Toyama, Japan, August 2011<br>

&nbsp;<LI>Deepak Gangadharan, Samarjit Chakraborty and Roger Zimmermann<br>

<b>Fast Hybrid Simulation for Accurate Decoded Video Quality Assessment on MPSoC Platforms with Resource Constraints</b><br>

16th Asia and South Pacific Design Automation Conference (ASP-DAC), Yokohama, Japan, January 2011<br>

&nbsp;<LI>Deepak Gangadharan, Samarjit Chakraborty and Roger Zimmermann<br>

<b>Fast Model-Based Test Case Classification for Performance Analysis of Multimedia MPSoC Platforms</b><br>

International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS), Grenoble, France, October 2009<br>

&nbsp;<LI> Deepak, G., Meher, P.K. and Sluzek, A.<br>

<b>Performance Characteristics of Parallel and Pipelined Implementation of FIR Filters in FPGA Platform</b><br>

8th International Symposium on Signals, Circuits and Systems (ISSCS), July 2007<br>

&nbsp;<LI> Deepak, G., Mahesh, R. and Sluzek, A.<br>

<b>Adaptable Area-Efficient Parallel Architecture for Grey and Color Image Convolvers</b><br>

8th International Symposium on Signals, Circuits and Systems (ISSCS), July 2007<br>

&nbsp;<LI> Deepak, G., Mahesh, R. and Sluzek, A.<br>

<b>Design of an Area-Efficient Multiplierless Processing Element For Fast Two Dimensional Image Convolution</b><br>

13th IEEE International Conference on Electronics, Circuits and Systems (ICECS), December 2006</LI></UL>

<h3> Workshop </h3>
<UL>

<LI>Deepak Gangadharan, Oleg Sokolsky, Insup Lee and BaekGyu Kim<br>

<b>Social Welfare-based Optimization for Data/Service Delivery to Connected Vehicles via Edges</b><br>

Accepted to 1st International Workshop on Trustworthy and Real-time Edge Computing for Cyber-Physical Systems (TREC4CPS), December 2018<br>

&nbsp;<LI>Deepak Gangadharan, Alexandru Tanase, Frank Hannig and Juergen Teich<br>

<b>Timing Analysis of a Heterogeneous Architecture with Massively Parallel Processor Arrays</b><br>

DATE Workshop on Performance, Power and Predictability of Many-Core Embedded Systems (3PMCES), 2014

</LI></UL>


<a id = "Service">
<h3>Professional Service</h3></a>
<b>Session Chair</b> - IEEE Cloud 2018 Regular Paper Session<br>
<b>Program Committee</b> - MOMAC 2016, IEEE Cloud Work-in-Progress 2018<br>
<b>Conference Reviewer</b> - IEEE CLOUD: 2018, RTSS: 2017, EMSOFT: 2017-2018, DAC: 2013-2014,2016, DATE: 2013-2017, RTAS: 2014, ASAP: 2014, CODES+ISSS: 2014, 
SCOPES: 2014,<br> 
                             ESTIMedia: 2014, MMSP: 2011<br>
<b>Expert Reviewer</b> - EMSOFT 2014<br>
<b>Journal Reviewer</b> - VLSI Design, Journal of Multimedia, ACM TECS, IEEE TCAD, ACM Computing Surveys, IEEE Computer, ACM TODAES<br>

</div>
	
<script>var clicky_site_ids = clicky_site_ids || []; clicky_site_ids.push(101213512);</script>
<script async src="//static.getclicky.com/js"></script>
<noscript><p><img alt="Clicky" width="1" height="1" src="//in.getclicky.com/101213512ns.gif" /></p></noscript>	

</body>
</html>
