// Seed: 245957694
module module_0 (
    output wand id_0,
    input supply0 id_1,
    input tri id_2
);
  assign id_0 = 1;
  logic [7:0] id_4;
  tri1 id_5, id_6, id_7, id_8;
  assign id_0 = 1;
  assign id_8 = 1 == 1'b0;
  id_9 :
  assert property (@(posedge 1'b0) id_1)
  else id_4 = id_4[1'b0];
endmodule
module module_1 (
    output tri1 id_0,
    input  tri0 id_1,
    input  wire id_2,
    input  wire id_3,
    output wand id_4,
    input  tri  id_5,
    inout  tri  id_6
);
  wire id_8, id_9;
  module_0(
      id_0, id_1, id_1
  );
endmodule
