
main.elf:     file format elf32-or32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .vectors      00000e1c  00000000  00000000  00002000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00004ee8  00001000  00001000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  00005ee8  00005ee8  00007ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         000000f0  00006300  00006300  00008300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000033c  000063f0  000063f0  000083f0  2**2
                  ALLOC
  5 .stack        00002000  0000672c  0000672c  000083f0  2**0
                  CONTENTS
  6 .debug_abbrev 0000135a  00000000  00000000  0000a3f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00003e43  00000000  00000000  0000b74a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000040dd  00000000  00000000  0000f58d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000a14  00000000  00000000  0001366c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00004ca7  00000000  00000000  00014080  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 00000783  00000000  00000000  00018d27  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubtypes 00000434  00000000  00000000  000194aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000001c0  00000000  00000000  000198de  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000004b8  00000000  00000000  00019a9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00000a66  00000000  00000000  00019f56  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      00000051  00000000  00000000  0001a9bc  2**0
                  CONTENTS, READONLY

Disassembly of section .vectors:

00000000 <.vectors>:
	...
 100:	18 00 00 00 	l.movhi r0,0x0
 104:	18 20 00 00 	l.movhi r1,0x0
 108:	18 40 00 00 	l.movhi r2,0x0
 10c:	18 60 00 00 	l.movhi r3,0x0
 110:	18 80 00 00 	l.movhi r4,0x0
 114:	18 a0 00 00 	l.movhi r5,0x0
 118:	18 c0 00 00 	l.movhi r6,0x0
 11c:	18 e0 00 00 	l.movhi r7,0x0
 120:	19 00 00 00 	l.movhi r8,0x0
 124:	19 20 00 00 	l.movhi r9,0x0
 128:	19 40 00 00 	l.movhi r10,0x0
 12c:	19 60 00 00 	l.movhi r11,0x0
 130:	19 80 00 00 	l.movhi r12,0x0
 134:	19 a0 00 00 	l.movhi r13,0x0
 138:	19 c0 00 00 	l.movhi r14,0x0
 13c:	19 e0 00 00 	l.movhi r15,0x0
 140:	1a 00 00 00 	l.movhi r16,0x0
 144:	1a 20 00 00 	l.movhi r17,0x0
 148:	1a 40 00 00 	l.movhi r18,0x0
 14c:	1a 60 00 00 	l.movhi r19,0x0
 150:	1a 80 00 00 	l.movhi r20,0x0
 154:	1a a0 00 00 	l.movhi r21,0x0
 158:	1a c0 00 00 	l.movhi r22,0x0
 15c:	1a e0 00 00 	l.movhi r23,0x0
 160:	1b 00 00 00 	l.movhi r24,0x0
 164:	1b 20 00 00 	l.movhi r25,0x0
 168:	1b 40 00 00 	l.movhi r26,0x0
 16c:	1b 60 00 00 	l.movhi r27,0x0
 170:	1b 80 00 00 	l.movhi r28,0x0
 174:	1b a0 00 00 	l.movhi r29,0x0
 178:	1b c0 00 00 	l.movhi r30,0x0
 17c:	1b e0 00 00 	l.movhi r31,0x0
 180:	a8 20 00 01 	l.ori r1,r0,0x1
 184:	c0 00 08 11 	l.mtspr r0,r1,0x11
 188:	c1 40 00 00 	l.mtspr r0,r0,0x5000
 18c:	18 20 00 00 	l.movhi r1,0x0
 190:	a8 21 87 2c 	l.ori r1,r1,0x872c
 194:	9c 40 ff fd 	l.addi r2,r0,0xfffffffd
 198:	e0 21 10 03 	l.and r1,r1,r2
 19c:	18 80 00 00 	l.movhi r4,0x0
 1a0:	a8 84 10 74 	l.ori r4,r4,0x1074
 1a4:	44 00 20 00 	l.jr r4
 1a8:	15 00 00 00 	l.nop 0x0
	...
 200:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 204:	d4 01 18 04 	l.sw 0x4(r1),r3
 208:	d4 01 20 08 	l.sw 0x8(r1),r4
 20c:	b4 60 00 10 	l.mfspr r3,r0,0x10
 210:	b4 80 00 20 	l.mfspr r4,r0,0x20
 214:	00 00 03 a9 	l.j 10b8 <default_exception_handler>
 218:	15 00 00 00 	l.nop 0x0
	...
 300:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 304:	d4 01 18 04 	l.sw 0x4(r1),r3
 308:	d4 01 20 08 	l.sw 0x8(r1),r4
 30c:	b4 60 00 10 	l.mfspr r3,r0,0x10
 310:	b4 80 00 20 	l.mfspr r4,r0,0x20
 314:	00 00 03 69 	l.j 10b8 <default_exception_handler>
 318:	15 00 00 00 	l.nop 0x0
	...
 400:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 404:	d4 01 18 04 	l.sw 0x4(r1),r3
 408:	d4 01 20 08 	l.sw 0x8(r1),r4
 40c:	b4 60 00 10 	l.mfspr r3,r0,0x10
 410:	b4 80 00 20 	l.mfspr r4,r0,0x20
 414:	00 00 03 29 	l.j 10b8 <default_exception_handler>
 418:	15 00 00 00 	l.nop 0x0
	...
 500:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 504:	d4 01 18 04 	l.sw 0x4(r1),r3
 508:	d4 01 20 08 	l.sw 0x8(r1),r4
 50c:	b4 60 00 10 	l.mfspr r3,r0,0x10
 510:	b4 80 00 20 	l.mfspr r4,r0,0x20
 514:	00 00 02 e9 	l.j 10b8 <default_exception_handler>
 518:	15 00 00 00 	l.nop 0x0
	...
 600:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 604:	d4 01 18 04 	l.sw 0x4(r1),r3
 608:	d4 01 20 08 	l.sw 0x8(r1),r4
 60c:	b4 60 00 10 	l.mfspr r3,r0,0x10
 610:	b4 80 00 20 	l.mfspr r4,r0,0x20
 614:	00 00 02 a9 	l.j 10b8 <default_exception_handler>
 618:	15 00 00 00 	l.nop 0x0
	...
 700:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 704:	d4 01 18 04 	l.sw 0x4(r1),r3
 708:	d4 01 20 08 	l.sw 0x8(r1),r4
 70c:	b4 60 00 10 	l.mfspr r3,r0,0x10
 710:	b4 80 00 20 	l.mfspr r4,r0,0x20
 714:	00 00 02 69 	l.j 10b8 <default_exception_handler>
 718:	15 00 00 00 	l.nop 0x0
	...
 800:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 804:	d4 01 18 04 	l.sw 0x4(r1),r3
 808:	d4 01 20 08 	l.sw 0x8(r1),r4
 80c:	b4 60 00 10 	l.mfspr r3,r0,0x10
 810:	b4 80 00 20 	l.mfspr r4,r0,0x20
 814:	00 00 02 29 	l.j 10b8 <default_exception_handler>
 818:	15 00 00 00 	l.nop 0x0
	...
 900:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 904:	d4 01 18 04 	l.sw 0x4(r1),r3
 908:	d4 01 20 08 	l.sw 0x8(r1),r4
 90c:	b4 60 00 10 	l.mfspr r3,r0,0x10
 910:	b4 80 00 20 	l.mfspr r4,r0,0x20
 914:	00 00 01 e9 	l.j 10b8 <default_exception_handler>
 918:	15 00 00 00 	l.nop 0x0
	...
 a00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 a04:	d4 01 18 04 	l.sw 0x4(r1),r3
 a08:	d4 01 20 08 	l.sw 0x8(r1),r4
 a0c:	b4 60 00 10 	l.mfspr r3,r0,0x10
 a10:	b4 80 00 20 	l.mfspr r4,r0,0x20
 a14:	00 00 01 a9 	l.j 10b8 <default_exception_handler>
 a18:	15 00 00 00 	l.nop 0x0
	...
 b00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 b04:	d4 01 18 04 	l.sw 0x4(r1),r3
 b08:	d4 01 20 08 	l.sw 0x8(r1),r4
 b0c:	b4 60 00 10 	l.mfspr r3,r0,0x10
 b10:	b4 80 00 20 	l.mfspr r4,r0,0x20
 b14:	00 00 01 69 	l.j 10b8 <default_exception_handler>
 b18:	15 00 00 00 	l.nop 0x0
	...
 c00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 c04:	d4 01 18 04 	l.sw 0x4(r1),r3
 c08:	d4 01 20 08 	l.sw 0x8(r1),r4
 c0c:	b4 60 00 10 	l.mfspr r3,r0,0x10
 c10:	b4 80 00 20 	l.mfspr r4,r0,0x20
 c14:	00 00 01 29 	l.j 10b8 <default_exception_handler>
 c18:	15 00 00 00 	l.nop 0x0
	...
 d00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 d04:	d4 01 18 04 	l.sw 0x4(r1),r3
 d08:	d4 01 20 08 	l.sw 0x8(r1),r4
 d0c:	b4 60 00 10 	l.mfspr r3,r0,0x10
 d10:	b4 80 00 20 	l.mfspr r4,r0,0x20
 d14:	00 00 00 e9 	l.j 10b8 <default_exception_handler>
 d18:	15 00 00 00 	l.nop 0x0
	...
 e00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 e04:	d4 01 18 04 	l.sw 0x4(r1),r3
 e08:	d4 01 20 08 	l.sw 0x8(r1),r4
 e0c:	b4 60 00 10 	l.mfspr r3,r0,0x10
 e10:	b4 80 00 20 	l.mfspr r4,r0,0x20
 e14:	00 00 00 a9 	l.j 10b8 <default_exception_handler>
 e18:	15 00 00 00 	l.nop 0x0

Disassembly of section .text:

00001000 <funcion>:
int out2;


int funcion(int num1, int num2, int num3, int num4, int num5, int num6, int num7)
{
	if (num7 > 4){
    1000:	85 61 00 00 	l.lwz r11,0x0(r1)
    1004:	bd ab 00 04 	l.sflesi r11,0x4
    1008:	0c 00 00 0a 	l.bnf 1030 <funcion+0x30>
    100c:	e1 64 18 00 	l.add r11,r4,r3
		
		return out1;
		}
	
	else{
		out2 = num1 + num2 + num3 + num4 + num5 - num6;
    1010:	18 60 00 00 	l.movhi r3,0x0
    1014:	e1 6b 28 00 	l.add r11,r11,r5
    1018:	a8 63 63 f4 	l.ori r3,r3,0x63f4
    101c:	e1 6b 30 00 	l.add r11,r11,r6
    1020:	e1 6b 38 00 	l.add r11,r11,r7
    1024:	e1 6b 40 02 	l.sub r11,r11,r8
		
		return out2;
		}	
}
    1028:	44 00 48 00 	l.jr r9
    102c:	d4 03 58 00 	l.sw 0x0(r3),r11

int funcion(int num1, int num2, int num3, int num4, int num5, int num6, int num7)
{
	if (num7 > 4){
		 
		out1 = num1 + num2 + num3 + num4 - num5 - num6;
    1030:	18 60 00 00 	l.movhi r3,0x0
    1034:	e1 6b 28 00 	l.add r11,r11,r5
    1038:	a8 63 63 fc 	l.ori r3,r3,0x63fc
    103c:	e1 6b 30 00 	l.add r11,r11,r6
    1040:	e1 6b 38 02 	l.sub r11,r11,r7
    1044:	e1 6b 40 02 	l.sub r11,r11,r8
	else{
		out2 = num1 + num2 + num3 + num4 + num5 - num6;
		
		return out2;
		}	
}
    1048:	44 00 48 00 	l.jr r9
    104c:	d4 03 58 00 	l.sw 0x0(r3),r11

00001050 <main>:

int funcion(int num1, int num2, int num3, int num4, int num5, int num6, int num7)
{
	if (num7 > 4){
		 
		out1 = num1 + num2 + num3 + num4 - num5 - num6;
    1050:	18 80 00 00 	l.movhi r4,0x0
    1054:	9c 60 ff ff 	l.addi r3,r0,0xffffffff
    1058:	a8 84 63 fc 	l.ori r4,r4,0x63fc
	
	out = funcion(1,2,3,4,5,6,7);
	//printf("\n\n El resultado de la suma es :%d\n",out);
	
return 0;
}
    105c:	9d 60 00 00 	l.addi r11,r0,0x0

int funcion(int num1, int num2, int num3, int num4, int num5, int num6, int num7)
{
	if (num7 > 4){
		 
		out1 = num1 + num2 + num3 + num4 - num5 - num6;
    1060:	d4 04 18 00 	l.sw 0x0(r4),r3
}

int main()
{
	
	out = funcion(1,2,3,4,5,6,7);
    1064:	18 80 00 00 	l.movhi r4,0x0
    1068:	a8 84 63 f8 	l.ori r4,r4,0x63f8
	//printf("\n\n El resultado de la suma es :%d\n",out);
	
return 0;
}
    106c:	44 00 48 00 	l.jr r9
    1070:	d4 04 18 00 	l.sw 0x0(r4),r3

00001074 <_start>:
    1074:	04 00 01 5e 	l.jal 15ec <_cache_init>
    1078:	15 00 00 00 	l.nop 0x0
    107c:	18 a0 00 00 	l.movhi r5,0x0
    1080:	a8 a5 63 f0 	l.ori r5,r5,0x63f0
    1084:	18 c0 00 00 	l.movhi r6,0x0
    1088:	a8 c6 67 2c 	l.ori r6,r6,0x672c
    108c:	d4 05 00 00 	l.sw 0x0(r5),r0
    1090:	e4 85 30 00 	l.sfltu r5,r6
    1094:	13 ff ff fe 	l.bf 108c <_start+0x18>
    1098:	9c a5 00 04 	l.addi r5,r5,0x4
    109c:	e0 60 00 04 	l.or r3,r0,r0
    10a0:	e0 80 00 04 	l.or r4,r0,r0
    10a4:	07 ff ff eb 	l.jal 1050 <main>
    10a8:	15 00 00 00 	l.nop 0x0
    10ac:	9c 6b 00 00 	l.addi r3,r11,0x0
    10b0:	04 00 01 14 	l.jal 1500 <exit>
    10b4:	15 00 00 00 	l.nop 0x0

000010b8 <default_exception_handler>:
    10b8:	d4 01 10 00 	l.sw 0x0(r1),r2
    10bc:	d4 01 28 0c 	l.sw 0xc(r1),r5
    10c0:	d4 01 30 10 	l.sw 0x10(r1),r6
    10c4:	d4 01 38 14 	l.sw 0x14(r1),r7
    10c8:	d4 01 40 18 	l.sw 0x18(r1),r8
    10cc:	d4 01 48 1c 	l.sw 0x1c(r1),r9
    10d0:	d4 01 50 20 	l.sw 0x20(r1),r10
    10d4:	d4 01 58 24 	l.sw 0x24(r1),r11
    10d8:	d4 01 60 28 	l.sw 0x28(r1),r12
    10dc:	d4 01 68 2c 	l.sw 0x2c(r1),r13
    10e0:	d4 01 70 30 	l.sw 0x30(r1),r14
    10e4:	d4 01 78 34 	l.sw 0x34(r1),r15
    10e8:	d4 01 80 38 	l.sw 0x38(r1),r16
    10ec:	d4 01 88 3c 	l.sw 0x3c(r1),r17
    10f0:	d4 01 90 40 	l.sw 0x40(r1),r18
    10f4:	d4 01 98 44 	l.sw 0x44(r1),r19
    10f8:	d4 01 a0 48 	l.sw 0x48(r1),r20
    10fc:	d4 01 a8 4c 	l.sw 0x4c(r1),r21
    1100:	d4 01 b0 50 	l.sw 0x50(r1),r22
    1104:	d4 01 b8 54 	l.sw 0x54(r1),r23
    1108:	d4 01 c0 58 	l.sw 0x58(r1),r24
    110c:	d4 01 c8 5c 	l.sw 0x5c(r1),r25
    1110:	d4 01 d0 60 	l.sw 0x60(r1),r26
    1114:	d4 01 d8 64 	l.sw 0x64(r1),r27
    1118:	d4 01 e0 68 	l.sw 0x68(r1),r28
    111c:	d4 01 e8 6c 	l.sw 0x6c(r1),r29
    1120:	d4 01 f0 70 	l.sw 0x70(r1),r30
    1124:	d4 01 f8 74 	l.sw 0x74(r1),r31
    1128:	04 00 00 2d 	l.jal 11dc <default_exception_handler_c>
    112c:	15 00 00 00 	l.nop 0x0
    1130:	84 41 00 00 	l.lwz r2,0x0(r1)
    1134:	84 61 00 04 	l.lwz r3,0x4(r1)
    1138:	84 81 00 08 	l.lwz r4,0x8(r1)
    113c:	84 a1 00 0c 	l.lwz r5,0xc(r1)
    1140:	84 c1 00 10 	l.lwz r6,0x10(r1)
    1144:	84 e1 00 14 	l.lwz r7,0x14(r1)
    1148:	85 01 00 18 	l.lwz r8,0x18(r1)
    114c:	85 21 00 1c 	l.lwz r9,0x1c(r1)
    1150:	85 41 00 20 	l.lwz r10,0x20(r1)
    1154:	85 61 00 24 	l.lwz r11,0x24(r1)
    1158:	85 81 00 28 	l.lwz r12,0x28(r1)
    115c:	85 a1 00 2c 	l.lwz r13,0x2c(r1)
    1160:	85 c1 00 30 	l.lwz r14,0x30(r1)
    1164:	85 e1 00 34 	l.lwz r15,0x34(r1)
    1168:	86 01 00 38 	l.lwz r16,0x38(r1)
    116c:	86 21 00 3c 	l.lwz r17,0x3c(r1)
    1170:	86 41 00 40 	l.lwz r18,0x40(r1)
    1174:	86 61 00 44 	l.lwz r19,0x44(r1)
    1178:	86 81 00 48 	l.lwz r20,0x48(r1)
    117c:	86 a1 00 4c 	l.lwz r21,0x4c(r1)
    1180:	86 c1 00 50 	l.lwz r22,0x50(r1)
    1184:	86 e1 00 54 	l.lwz r23,0x54(r1)
    1188:	87 01 00 58 	l.lwz r24,0x58(r1)
    118c:	87 21 00 5c 	l.lwz r25,0x5c(r1)
    1190:	87 41 00 60 	l.lwz r26,0x60(r1)
    1194:	87 61 00 64 	l.lwz r27,0x64(r1)
    1198:	87 81 00 68 	l.lwz r28,0x68(r1)
    119c:	87 a1 00 6c 	l.lwz r29,0x6c(r1)
    11a0:	87 c1 00 70 	l.lwz r30,0x70(r1)
    11a4:	87 e1 00 74 	l.lwz r31,0x74(r1)
    11a8:	9c 21 01 00 	l.addi r1,r1,0x100
    11ac:	24 00 00 00 	l.rfe 
    11b0:	15 00 00 00 	l.nop 0x0

000011b4 <add_handler>:
				    0};    // 13
  

void
add_handler(unsigned long vector, void (*handler) (void))
{
    11b4:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
  except_handlers[vector] = handler;
    11b8:	18 40 00 00 	l.movhi r2,0x0
    11bc:	b8 63 00 02 	l.slli r3,r3,0x2
    11c0:	a8 42 63 7c 	l.ori r2,r2,0x637c
				    0};    // 13
  

void
add_handler(unsigned long vector, void (*handler) (void))
{
    11c4:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  except_handlers[vector] = handler;
    11c8:	e0 63 10 00 	l.add r3,r3,r2
    11cc:	d4 03 20 00 	l.sw 0x0(r3),r4
}
    11d0:	9c 21 00 04 	l.addi r1,r1,0x4
    11d4:	44 00 48 00 	l.jr r9
    11d8:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

000011dc <default_exception_handler_c>:

void 
default_exception_handler_c(unsigned exception_address,unsigned epc)
{
    11dc:	d7 e1 87 f8 	l.sw 0xfffffff8(r1),r16
  int exception_no = (exception_address >> 8) & 0x1f;
    11e0:	ba 03 00 46 	l.srli r16,r3,0x6
  except_handlers[vector] = handler;
}

void 
default_exception_handler_c(unsigned exception_address,unsigned epc)
{
    11e4:	d7 e1 77 f4 	l.sw 0xfffffff4(r1),r14
    11e8:	a9 c4 00 00 	l.ori r14,r4,0x0
  int exception_no = (exception_address >> 8) & 0x1f;
  if (except_handlers[exception_no])
    11ec:	18 80 00 00 	l.movhi r4,0x0
    11f0:	a6 10 00 7c 	l.andi r16,r16,0x7c
    11f4:	a8 84 63 7c 	l.ori r4,r4,0x637c
  except_handlers[vector] = handler;
}

void 
default_exception_handler_c(unsigned exception_address,unsigned epc)
{
    11f8:	d7 e1 17 f0 	l.sw 0xfffffff0(r1),r2
    11fc:	a8 43 00 00 	l.ori r2,r3,0x0
  int exception_no = (exception_address >> 8) & 0x1f;
  if (except_handlers[exception_no])
    1200:	e0 70 20 00 	l.add r3,r16,r4
  except_handlers[vector] = handler;
}

void 
default_exception_handler_c(unsigned exception_address,unsigned epc)
{
    1204:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
  int exception_no = (exception_address >> 8) & 0x1f;
  if (except_handlers[exception_no])
    1208:	84 a3 00 00 	l.lwz r5,0x0(r3)
    120c:	bc 05 00 00 	l.sfeqi r5,0x0
    1210:	10 00 00 08 	l.bf 1230 <default_exception_handler_c+0x54>
    1214:	9c 21 ff e8 	l.addi r1,r1,0xffffffe8
  printf("EPC = 0x%.8x\n", epc);
  report(exception_address);
  report(epc);
  __asm__("l.nop 1");
  for(;;);
}
    1218:	9c 21 00 18 	l.addi r1,r1,0x18
    121c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    1220:	84 41 ff f0 	l.lwz r2,0xfffffff0(r1)
    1224:	85 c1 ff f4 	l.lwz r14,0xfffffff4(r1)
default_exception_handler_c(unsigned exception_address,unsigned epc)
{
  int exception_no = (exception_address >> 8) & 0x1f;
  if (except_handlers[exception_no])
    {	    
	    (*except_handlers[exception_no])();
    1228:	44 00 28 00 	l.jr r5
    122c:	86 01 ff f8 	l.lwz r16,0xfffffff8(r1)
	    return;
    }

  // init uart here, incase it hasn't been
  uart_init(DEFAULT_UART);
    1230:	04 00 01 31 	l.jal 16f4 <uart_init>
    1234:	a8 65 00 00 	l.ori r3,r5,0x0
	  
  printf("EPC = 0x%.8x\n", exception_address);
    1238:	18 60 00 00 	l.movhi r3,0x0
    123c:	d4 01 10 00 	l.sw 0x0(r1),r2
    1240:	04 00 05 9a 	l.jal 28a8 <printf_to_uart>
    1244:	a8 63 61 80 	l.ori r3,r3,0x6180
	  
  // Output initial messaging using low-level functions incase
  // something really bad happened.
  printf("%s%s", exception_strings[exception_no], 
    1248:	18 80 00 00 	l.movhi r4,0x0
    124c:	a8 84 63 00 	l.ori r4,r4,0x6300
    1250:	e0 70 20 00 	l.add r3,r16,r4
    1254:	84 83 00 00 	l.lwz r4,0x0(r3)
    1258:	18 60 00 00 	l.movhi r3,0x0
    125c:	d4 01 20 00 	l.sw 0x0(r1),r4
    1260:	18 80 00 00 	l.movhi r4,0x0
    1264:	a8 63 61 8e 	l.ori r3,r3,0x618e
    1268:	a8 84 61 93 	l.ori r4,r4,0x6193
    126c:	04 00 05 8f 	l.jal 28a8 <printf_to_uart>
    1270:	d4 01 20 04 	l.sw 0x4(r1),r4
	 STR_EXCEPTION_OCCURED);
	  
  // Icing on the cake using fancy functions
  printf("EPC = 0x%.8x\n", epc);
    1274:	18 60 00 00 	l.movhi r3,0x0
    1278:	d4 01 70 00 	l.sw 0x0(r1),r14
    127c:	04 00 05 8b 	l.jal 28a8 <printf_to_uart>
    1280:	a8 63 61 80 	l.ori r3,r3,0x6180
  report(exception_address);
    1284:	04 00 00 9b 	l.jal 14f0 <report>
    1288:	a8 62 00 00 	l.ori r3,r2,0x0
  report(epc);
    128c:	04 00 00 99 	l.jal 14f0 <report>
    1290:	a8 6e 00 00 	l.ori r3,r14,0x0
  __asm__("l.nop 1");
    1294:	15 00 00 01 	l.nop 0x1
    1298:	00 00 00 00 	l.j 1298 <default_exception_handler_c+0xbc>
    129c:	15 00 00 00 	l.nop 0x0

000012a0 <int_init>:
/* Interrupt handlers table */
struct ihnd int_handlers[MAX_INT_HANDLERS];

/* Initialize routine */
int int_init()
{
    12a0:	18 60 00 00 	l.movhi r3,0x0
    12a4:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
    12a8:	a8 63 64 00 	l.ori r3,r3,0x6400
    12ac:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  int i;

  for(i = 0; i < MAX_INT_HANDLERS; i++) {
    int_handlers[i].handler = 0;
    12b0:	9c 40 00 00 	l.addi r2,r0,0x0
    12b4:	d4 03 10 00 	l.sw 0x0(r3),r2
    int_handlers[i].arg = 0;
    12b8:	d4 03 10 04 	l.sw 0x4(r3),r2
/* Initialize routine */
int int_init()
{
  int i;

  for(i = 0; i < MAX_INT_HANDLERS; i++) {
    12bc:	18 40 00 00 	l.movhi r2,0x0
    int_handlers[i].handler = 0;
    int_handlers[i].arg = 0;
    12c0:	9c 63 00 08 	l.addi r3,r3,0x8
/* Initialize routine */
int int_init()
{
  int i;

  for(i = 0; i < MAX_INT_HANDLERS; i++) {
    12c4:	a8 42 65 00 	l.ori r2,r2,0x6500
    12c8:	e4 23 10 00 	l.sfne r3,r2
    12cc:	13 ff ff f9 	l.bf 12b0 <int_init+0x10>
    12d0:	9d 60 00 00 	l.addi r11,r0,0x0
    int_handlers[i].handler = 0;
    int_handlers[i].arg = 0;
  }
  
  return 0;
}
    12d4:	9c 21 00 04 	l.addi r1,r1,0x4
    12d8:	44 00 48 00 	l.jr r9
    12dc:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

000012e0 <int_add>:

/* Add interrupt handler */ 
int int_add(unsigned long irq, void (* handler)(void *), void *arg)
{
    12e0:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
    12e4:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    12e8:	a8 43 00 00 	l.ori r2,r3,0x0
    12ec:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
  if(irq >= MAX_INT_HANDLERS)
    12f0:	bc 43 00 1f 	l.sfgtui r3,0x1f
    12f4:	10 00 00 10 	l.bf 1334 <int_add+0x54>
    12f8:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
    return -1;

  int_handlers[irq].handler = handler;
    12fc:	18 e0 00 00 	l.movhi r7,0x0
    1300:	b8 c3 00 03 	l.slli r6,r3,0x3
    1304:	a8 e7 64 00 	l.ori r7,r7,0x6400
  int_handlers[irq].arg = arg;

  mtspr(SPR_PICMR, mfspr(SPR_PICMR) | (0x00000001L << irq));
    1308:	9c 60 48 00 	l.addi r3,r0,0x4800
int int_add(unsigned long irq, void (* handler)(void *), void *arg)
{
  if(irq >= MAX_INT_HANDLERS)
    return -1;

  int_handlers[irq].handler = handler;
    130c:	e0 c6 38 00 	l.add r6,r6,r7
    1310:	d4 06 20 00 	l.sw 0x0(r6),r4
  int_handlers[irq].arg = arg;

  mtspr(SPR_PICMR, mfspr(SPR_PICMR) | (0x00000001L << irq));
    1314:	04 00 00 6f 	l.jal 14d0 <mfspr>
    1318:	d4 06 28 04 	l.sw 0x4(r6),r5
    131c:	9c 80 00 01 	l.addi r4,r0,0x1
    1320:	9c 60 48 00 	l.addi r3,r0,0x4800
    1324:	e0 44 10 08 	l.sll r2,r4,r2
    1328:	04 00 00 67 	l.jal 14c4 <mtspr>
    132c:	e0 8b 10 04 	l.or r4,r11,r2
    
  return 0;
    1330:	9d 60 00 00 	l.addi r11,r0,0x0
}
    1334:	9c 21 00 08 	l.addi r1,r1,0x8
    1338:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    133c:	44 00 48 00 	l.jr r9
    1340:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

00001344 <int_disable>:

/* Disable interrupt */ 
int int_disable(unsigned long irq)
{
    1344:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
    1348:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    134c:	a8 43 00 00 	l.ori r2,r3,0x0
    1350:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
  if(irq >= MAX_INT_HANDLERS)
    1354:	bc 43 00 1f 	l.sfgtui r3,0x1f
    1358:	10 00 00 0b 	l.bf 1384 <int_disable+0x40>
    135c:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
    return -1;
  
  mtspr(SPR_PICMR, mfspr(SPR_PICMR) & ~(0x00000001L << irq));
    1360:	04 00 00 5c 	l.jal 14d0 <mfspr>
    1364:	9c 60 48 00 	l.addi r3,r0,0x4800
    1368:	9c 80 00 01 	l.addi r4,r0,0x1
    136c:	9c 60 48 00 	l.addi r3,r0,0x4800
    1370:	e0 44 10 08 	l.sll r2,r4,r2
    1374:	ac 82 ff ff 	l.xori r4,r2,0xffffffff
    1378:	04 00 00 53 	l.jal 14c4 <mtspr>
    137c:	e0 8b 20 03 	l.and r4,r11,r4
  
  return 0;
    1380:	9d 60 00 00 	l.addi r11,r0,0x0
}
    1384:	9c 21 00 08 	l.addi r1,r1,0x8
    1388:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    138c:	44 00 48 00 	l.jr r9
    1390:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

00001394 <int_enable>:

/* Enable interrupt */ 
int int_enable(unsigned long irq)
{
    1394:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
    1398:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    139c:	a8 43 00 00 	l.ori r2,r3,0x0
    13a0:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
  if(irq >= MAX_INT_HANDLERS)
    13a4:	bc 43 00 1f 	l.sfgtui r3,0x1f
    13a8:	10 00 00 0a 	l.bf 13d0 <int_enable+0x3c>
    13ac:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
    return -1;

  mtspr(SPR_PICMR, mfspr(SPR_PICMR) | (0x00000001L << irq));
    13b0:	04 00 00 48 	l.jal 14d0 <mfspr>
    13b4:	9c 60 48 00 	l.addi r3,r0,0x4800
    13b8:	9c 80 00 01 	l.addi r4,r0,0x1
    13bc:	9c 60 48 00 	l.addi r3,r0,0x4800
    13c0:	e0 44 10 08 	l.sll r2,r4,r2
    13c4:	04 00 00 40 	l.jal 14c4 <mtspr>
    13c8:	e0 8b 10 04 	l.or r4,r11,r2
  
  return 0;
    13cc:	9d 60 00 00 	l.addi r11,r0,0x0
}
    13d0:	9c 21 00 08 	l.addi r1,r1,0x8
    13d4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    13d8:	44 00 48 00 	l.jr r9
    13dc:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

000013e0 <int_main>:

/* Main interrupt handler */
void int_main()
{
    13e0:	d7 e1 17 e8 	l.sw 0xffffffe8(r1),r2
    13e4:	d7 e1 77 ec 	l.sw 0xffffffec(r1),r14
    13e8:	d7 e1 97 f4 	l.sw 0xfffffff4(r1),r18
    13ec:	d7 e1 a7 f8 	l.sw 0xfffffff8(r1),r20
    13f0:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    13f4:	d7 e1 87 f0 	l.sw 0xfffffff0(r1),r16
  unsigned long picsr = mfspr(SPR_PICSR);
    13f8:	9c 60 48 02 	l.addi r3,r0,0x4802
  return 0;
}

/* Main interrupt handler */
void int_main()
{
    13fc:	9c 21 ff e8 	l.addi r1,r1,0xffffffe8
  unsigned long picsr = mfspr(SPR_PICSR);
    1400:	04 00 00 34 	l.jal 14d0 <mfspr>
    1404:	19 c0 00 00 	l.movhi r14,0x0
  unsigned long i = 0;

  mtspr(SPR_PICSR, 0);
    1408:	9c 80 00 00 	l.addi r4,r0,0x0
    140c:	9c 60 48 02 	l.addi r3,r0,0x4802
    1410:	a9 ce 64 00 	l.ori r14,r14,0x6400
}

/* Main interrupt handler */
void int_main()
{
  unsigned long picsr = mfspr(SPR_PICSR);
    1414:	aa 8b 00 00 	l.ori r20,r11,0x0
  unsigned long i = 0;
    1418:	a8 44 00 00 	l.ori r2,r4,0x0

  mtspr(SPR_PICSR, 0);
    141c:	04 00 00 2a 	l.jal 14c4 <mtspr>
    1420:	9e 40 00 01 	l.addi r18,r0,0x1

  while(i < 32) {
    if((picsr & (0x01L << i)) && (int_handlers[i].handler != 0)) {
    1424:	e2 12 10 08 	l.sll r16,r18,r2
    1428:	e0 70 a0 03 	l.and r3,r16,r20
    142c:	bc 03 00 00 	l.sfeqi r3,0x0
    1430:	10 00 00 0e 	l.bf 1468 <int_main+0x88>
    1434:	9c 42 00 01 	l.addi r2,r2,0x1
    1438:	84 8e 00 00 	l.lwz r4,0x0(r14)
    143c:	bc 04 00 00 	l.sfeqi r4,0x0
    1440:	10 00 00 0b 	l.bf 146c <int_main+0x8c>
    1444:	bc 22 00 20 	l.sfnei r2,0x20
      (*int_handlers[i].handler)(int_handlers[i].arg); 
    1448:	48 00 20 00 	l.jalr r4
    144c:	84 6e 00 04 	l.lwz r3,0x4(r14)
#ifdef OR1200_INT_CHECK_BIT_CLEARED
      // Ensure PICSR bit is cleared, incase it takes some time for the
      // IRQ line going low to propagate back to PIC
      while (mfspr(SPR_PICSR) & (0x00000001L << i))
#endif
	      mtspr(SPR_PICSR, mfspr(SPR_PICSR) & ~(0x00000001L << i));
    1450:	04 00 00 20 	l.jal 14d0 <mfspr>
    1454:	9c 60 48 02 	l.addi r3,r0,0x4802
    1458:	ac 90 ff ff 	l.xori r4,r16,0xffffffff
    145c:	9c 60 48 02 	l.addi r3,r0,0x4802
    1460:	04 00 00 19 	l.jal 14c4 <mtspr>
    1464:	e0 8b 20 03 	l.and r4,r11,r4
  unsigned long picsr = mfspr(SPR_PICSR);
  unsigned long i = 0;

  mtspr(SPR_PICSR, 0);

  while(i < 32) {
    1468:	bc 22 00 20 	l.sfnei r2,0x20
    146c:	13 ff ff ee 	l.bf 1424 <int_main+0x44>
    1470:	9d ce 00 08 	l.addi r14,r14,0x8
#endif
	      mtspr(SPR_PICSR, mfspr(SPR_PICSR) & ~(0x00000001L << i));
    }
    i++;
  }
}
    1474:	9c 21 00 18 	l.addi r1,r1,0x18
    1478:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    147c:	84 41 ff e8 	l.lwz r2,0xffffffe8(r1)
    1480:	85 c1 ff ec 	l.lwz r14,0xffffffec(r1)
    1484:	86 01 ff f0 	l.lwz r16,0xfffffff0(r1)
    1488:	86 41 ff f4 	l.lwz r18,0xfffffff4(r1)
    148c:	44 00 48 00 	l.jr r9
    1490:	86 81 ff f8 	l.lwz r20,0xfffffff8(r1)

00001494 <lo_dmmu_en>:
    1494:	b4 60 00 11 	l.mfspr r3,r0,0x11
    1498:	a8 63 00 20 	l.ori r3,r3,0x20
    149c:	c0 00 18 40 	l.mtspr r0,r3,0x40
    14a0:	c0 00 48 20 	l.mtspr r0,r9,0x20
    14a4:	24 00 00 00 	l.rfe 
    14a8:	15 00 00 00 	l.nop 0x0

000014ac <lo_immu_en>:
    14ac:	b4 60 00 11 	l.mfspr r3,r0,0x11
    14b0:	a8 63 00 40 	l.ori r3,r3,0x40
    14b4:	c0 00 18 40 	l.mtspr r0,r3,0x40
    14b8:	c0 00 48 20 	l.mtspr r0,r9,0x20
    14bc:	24 00 00 00 	l.rfe 
    14c0:	15 00 00 00 	l.nop 0x0

000014c4 <mtspr>:

/* For writing into SPR. */
void 
mtspr(unsigned long spr, unsigned long value)
{	
  asm("l.mtspr\t\t%0,%1,0": : "r" (spr), "r" (value));
    14c4:	c0 03 20 00 	l.mtspr r3,r4,0x0
}
    14c8:	44 00 48 00 	l.jr r9
    14cc:	15 00 00 00 	l.nop 0x0

000014d0 <mfspr>:
/* For reading SPR. */
unsigned long 
mfspr(unsigned long spr)
{	
  unsigned long value;
  asm("l.mfspr\t\t%0,%1,0" : "=r" (value) : "r" (spr));
    14d0:	b5 63 00 00 	l.mfspr r11,r3,0x0
  return value;
}
    14d4:	44 00 48 00 	l.jr r9
    14d8:	15 00 00 00 	l.nop 0x0

000014dc <sim_putc>:

/* Print out a character via simulator */
void 
sim_putc(unsigned char c)
{
    14dc:	a4 63 00 ff 	l.andi r3,r3,0xff
  asm("l.addi\tr3,%0,0": :"r" (c));
    14e0:	9c 63 00 00 	l.addi r3,r3,0x0
  asm("l.nop %0": :"K" (NOP_PUTC));
    14e4:	15 00 00 04 	l.nop 0x4
}
    14e8:	44 00 48 00 	l.jr r9
    14ec:	15 00 00 00 	l.nop 0x0

000014f0 <report>:

/* print long */
void 
report(unsigned long value)
{
  asm("l.addi\tr3,%0,0": :"r" (value));
    14f0:	9c 63 00 00 	l.addi r3,r3,0x0
  asm("l.nop %0": :"K" (NOP_REPORT));
    14f4:	15 00 00 02 	l.nop 0x2
}
    14f8:	44 00 48 00 	l.jr r9
    14fc:	15 00 00 00 	l.nop 0x0

00001500 <exit>:

/* Loops/exits simulation */
void 
exit (int i)
{
  asm("l.add r3,r0,%0": : "r" (i));
    1500:	e0 60 18 00 	l.add r3,r0,r3
  asm("l.nop %0": :"K" (NOP_EXIT));
    1504:	15 00 00 01 	l.nop 0x1
    1508:	00 00 00 00 	l.j 1508 <exit+0x8>
    150c:	15 00 00 00 	l.nop 0x0

00001510 <cpu_enable_user_interrupts>:
/* For reading SPR. */
unsigned long 
mfspr(unsigned long spr)
{	
  unsigned long value;
  asm("l.mfspr\t\t%0,%1,0" : "=r" (value) : "r" (spr));
    1510:	9c 60 00 11 	l.addi r3,r0,0x11
    1514:	b4 83 00 00 	l.mfspr r4,r3,0x0
/* Enable user interrupts */
void
cpu_enable_user_interrupts(void)
{
  /* Enable interrupts in supervisor register */
  mtspr (SPR_SR, mfspr (SPR_SR) | SPR_SR_IEE);
    1518:	a8 84 00 04 	l.ori r4,r4,0x4

/* For writing into SPR. */
void 
mtspr(unsigned long spr, unsigned long value)
{	
  asm("l.mtspr\t\t%0,%1,0": : "r" (spr), "r" (value));
    151c:	c0 03 20 00 	l.mtspr r3,r4,0x0
void
cpu_enable_user_interrupts(void)
{
  /* Enable interrupts in supervisor register */
  mtspr (SPR_SR, mfspr (SPR_SR) | SPR_SR_IEE);
}
    1520:	44 00 48 00 	l.jr r9
    1524:	15 00 00 00 	l.nop 0x0

00001528 <cpu_enable_timer>:

/* For writing into SPR. */
void 
mtspr(unsigned long spr, unsigned long value)
{	
  asm("l.mtspr\t\t%0,%1,0": : "r" (spr), "r" (value));
    1528:	18 80 60 07 	l.movhi r4,0x6007
    152c:	9c 60 50 00 	l.addi r3,r0,0x5000
    1530:	a8 84 a1 20 	l.ori r4,r4,0xa120
    1534:	c0 03 20 00 	l.mtspr r3,r4,0x0
/* For reading SPR. */
unsigned long 
mfspr(unsigned long spr)
{	
  unsigned long value;
  asm("l.mfspr\t\t%0,%1,0" : "=r" (value) : "r" (spr));
    1538:	9c 60 00 11 	l.addi r3,r0,0x11
    153c:	b4 83 00 00 	l.mfspr r4,r3,0x0
/* Enable tick timer and interrupt generation */
void 
cpu_enable_timer(void)
{
  mtspr(SPR_TTMR, SPR_TTMR_IE | SPR_TTMR_RT | ((IN_CLK/TICKS_PER_SEC) & SPR_TTMR_PERIOD));
  mtspr(SPR_SR, SPR_SR_TEE | mfspr(SPR_SR));
    1540:	a8 84 00 02 	l.ori r4,r4,0x2

/* For writing into SPR. */
void 
mtspr(unsigned long spr, unsigned long value)
{	
  asm("l.mtspr\t\t%0,%1,0": : "r" (spr), "r" (value));
    1544:	c0 03 20 00 	l.mtspr r3,r4,0x0
cpu_enable_timer(void)
{
  mtspr(SPR_TTMR, SPR_TTMR_IE | SPR_TTMR_RT | ((IN_CLK/TICKS_PER_SEC) & SPR_TTMR_PERIOD));
  mtspr(SPR_SR, SPR_SR_TEE | mfspr(SPR_SR));

}
    1548:	44 00 48 00 	l.jr r9
    154c:	15 00 00 00 	l.nop 0x0

00001550 <cpu_disable_timer>:

/* Disable tick timer and interrupt generation */
void 
cpu_disable_timer(void)
{
    1550:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
  // Disable timer: clear it all!
  mtspr (SPR_SR, mfspr (SPR_SR) & ~SPR_SR_TEE);
    1554:	9c 40 ff fd 	l.addi r2,r0,0xfffffffd
/* For reading SPR. */
unsigned long 
mfspr(unsigned long spr)
{	
  unsigned long value;
  asm("l.mfspr\t\t%0,%1,0" : "=r" (value) : "r" (spr));
    1558:	9c 60 00 11 	l.addi r3,r0,0x11
}

/* Disable tick timer and interrupt generation */
void 
cpu_disable_timer(void)
{
    155c:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
/* For reading SPR. */
unsigned long 
mfspr(unsigned long spr)
{	
  unsigned long value;
  asm("l.mfspr\t\t%0,%1,0" : "=r" (value) : "r" (spr));
    1560:	b4 83 00 00 	l.mfspr r4,r3,0x0
/* Disable tick timer and interrupt generation */
void 
cpu_disable_timer(void)
{
  // Disable timer: clear it all!
  mtspr (SPR_SR, mfspr (SPR_SR) & ~SPR_SR_TEE);
    1564:	e0 84 10 03 	l.and r4,r4,r2

/* For writing into SPR. */
void 
mtspr(unsigned long spr, unsigned long value)
{	
  asm("l.mtspr\t\t%0,%1,0": : "r" (spr), "r" (value));
    1568:	c0 03 20 00 	l.mtspr r3,r4,0x0
    156c:	9c 80 00 00 	l.addi r4,r0,0x0
    1570:	9c 60 50 00 	l.addi r3,r0,0x5000
    1574:	c0 03 20 00 	l.mtspr r3,r4,0x0
{
  // Disable timer: clear it all!
  mtspr (SPR_SR, mfspr (SPR_SR) & ~SPR_SR_TEE);
  mtspr(SPR_TTMR, 0);

}
    1578:	9c 21 00 04 	l.addi r1,r1,0x4
    157c:	44 00 48 00 	l.jr r9
    1580:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

00001584 <cpu_timer_tick>:

/* Timer increment - called by interrupt routine */
void 
cpu_timer_tick(void)
{
  timer_ticks++;
    1584:	18 60 00 00 	l.movhi r3,0x0
    1588:	a8 63 65 00 	l.ori r3,r3,0x6500
    158c:	84 83 00 00 	l.lwz r4,0x0(r3)
    1590:	9c 84 00 01 	l.addi r4,r4,0x1
    1594:	d4 03 20 00 	l.sw 0x0(r3),r4

/* For writing into SPR. */
void 
mtspr(unsigned long spr, unsigned long value)
{	
  asm("l.mtspr\t\t%0,%1,0": : "r" (spr), "r" (value));
    1598:	18 80 60 07 	l.movhi r4,0x6007
    159c:	9c 60 50 00 	l.addi r3,r0,0x5000
    15a0:	a8 84 a1 20 	l.ori r4,r4,0xa120
    15a4:	c0 03 20 00 	l.mtspr r3,r4,0x0
{
  timer_ticks++;
  // Reset timer mode register to interrupt with same interval
  mtspr(SPR_TTMR, SPR_TTMR_IE | SPR_TTMR_RT | 
	((IN_CLK/TICKS_PER_SEC) & SPR_TTMR_PERIOD));
}
    15a8:	44 00 48 00 	l.jr r9
    15ac:	15 00 00 00 	l.nop 0x0

000015b0 <cpu_reset_timer_ticks>:

/* Reset tick counter */
void 
cpu_reset_timer_ticks(void)
{
  timer_ticks=0;
    15b0:	18 60 00 00 	l.movhi r3,0x0
}

/* Reset tick counter */
void 
cpu_reset_timer_ticks(void)
{
    15b4:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
  timer_ticks=0;
    15b8:	a8 63 65 00 	l.ori r3,r3,0x6500
    15bc:	9c 40 00 00 	l.addi r2,r0,0x0
}

/* Reset tick counter */
void 
cpu_reset_timer_ticks(void)
{
    15c0:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  timer_ticks=0;
    15c4:	d4 03 10 00 	l.sw 0x0(r3),r2
}
    15c8:	9c 21 00 04 	l.addi r1,r1,0x4
    15cc:	44 00 48 00 	l.jr r9
    15d0:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

000015d4 <cpu_get_timer_ticks>:

/* Get tick counter */
unsigned long 
cpu_get_timer_ticks(void)
{
    15d4:	18 60 00 00 	l.movhi r3,0x0
    15d8:	a8 63 65 00 	l.ori r3,r3,0x6500
  return timer_ticks;
}
    15dc:	44 00 48 00 	l.jr r9
    15e0:	85 63 00 00 	l.lwz r11,0x0(r3)

000015e4 <cpu_sleep_10ms>:

/* Wait for 10ms, assumes CLK_HZ is 100, which it usually is.
   Will be slightly inaccurate!*/
void 
cpu_sleep_10ms(void)
{
    15e4:	00 00 00 00 	l.j 15e4 <cpu_sleep_10ms>
    15e8:	15 00 00 00 	l.nop 0x0

000015ec <_cache_init>:
    15ec:	b4 60 00 01 	l.mfspr r3,r0,0x1
    15f0:	a4 83 00 04 	l.andi r4,r3,0x4
    15f4:	e4 04 00 00 	l.sfeq r4,r0
    15f8:	10 00 00 21 	l.bf 167c <_cache_init+0x90>
    15fc:	15 00 00 00 	l.nop 0x0
    1600:	b4 c0 00 11 	l.mfspr r6,r0,0x11
    1604:	9c a0 ff ff 	l.addi r5,r0,0xffffffff
    1608:	ac a5 00 10 	l.xori r5,r5,0x10
    160c:	e0 a6 28 03 	l.and r5,r6,r5
    1610:	c0 00 28 11 	l.mtspr r0,r5,0x11
    1614:	b4 60 00 06 	l.mfspr r3,r0,0x6
    1618:	a4 83 00 80 	l.andi r4,r3,0x80
    161c:	b8 a4 00 47 	l.srli r5,r4,0x7
    1620:	a8 c0 00 10 	l.ori r6,r0,0x10
    1624:	e1 c6 28 08 	l.sll r14,r6,r5
    1628:	a4 83 00 78 	l.andi r4,r3,0x78
    162c:	b8 a4 00 43 	l.srli r5,r4,0x3
    1630:	a8 c0 00 01 	l.ori r6,r0,0x1
    1634:	e0 e6 28 08 	l.sll r7,r6,r5
    1638:	9c c0 00 00 	l.addi r6,r0,0x0
    163c:	e0 ae 28 08 	l.sll r5,r14,r5
    1640:	c0 80 30 02 	l.mtspr r0,r6,0x2002
    1644:	e4 26 28 00 	l.sfne r6,r5
    1648:	13 ff ff fe 	l.bf 1640 <_cache_init+0x54>
    164c:	e0 c6 70 00 	l.add r6,r6,r14
    1650:	b4 c0 00 11 	l.mfspr r6,r0,0x11
    1654:	a8 c6 00 10 	l.ori r6,r6,0x10
    1658:	c0 00 30 11 	l.mtspr r0,r6,0x11
    165c:	15 00 00 00 	l.nop 0x0
    1660:	15 00 00 00 	l.nop 0x0
    1664:	15 00 00 00 	l.nop 0x0
    1668:	15 00 00 00 	l.nop 0x0
    166c:	15 00 00 00 	l.nop 0x0
    1670:	15 00 00 00 	l.nop 0x0
    1674:	15 00 00 00 	l.nop 0x0
    1678:	15 00 00 00 	l.nop 0x0
    167c:	b4 60 00 01 	l.mfspr r3,r0,0x1
    1680:	a4 83 00 02 	l.andi r4,r3,0x2
    1684:	e4 04 00 00 	l.sfeq r4,r0
    1688:	10 00 00 19 	l.bf 16ec <_cache_init+0x100>
    168c:	15 00 00 00 	l.nop 0x0
    1690:	b4 c0 00 11 	l.mfspr r6,r0,0x11
    1694:	9c a0 ff ff 	l.addi r5,r0,0xffffffff
    1698:	ac a5 00 08 	l.xori r5,r5,0x8
    169c:	e0 a6 28 03 	l.and r5,r6,r5
    16a0:	c0 00 28 11 	l.mtspr r0,r5,0x11
    16a4:	b4 60 00 05 	l.mfspr r3,r0,0x5
    16a8:	a4 83 00 80 	l.andi r4,r3,0x80
    16ac:	b8 a4 00 47 	l.srli r5,r4,0x7
    16b0:	a8 c0 00 10 	l.ori r6,r0,0x10
    16b4:	e1 c6 28 08 	l.sll r14,r6,r5
    16b8:	a4 83 00 78 	l.andi r4,r3,0x78
    16bc:	b8 a4 00 43 	l.srli r5,r4,0x3
    16c0:	a8 c0 00 01 	l.ori r6,r0,0x1
    16c4:	e0 e6 28 08 	l.sll r7,r6,r5
    16c8:	9c c0 00 00 	l.addi r6,r0,0x0
    16cc:	e0 ae 28 08 	l.sll r5,r14,r5
    16d0:	c0 60 30 03 	l.mtspr r0,r6,0x1803
    16d4:	e4 26 28 00 	l.sfne r6,r5
    16d8:	13 ff ff fe 	l.bf 16d0 <_cache_init+0xe4>
    16dc:	e0 c6 70 00 	l.add r6,r6,r14
    16e0:	b4 c0 00 11 	l.mfspr r6,r0,0x11
    16e4:	a8 c6 00 08 	l.ori r6,r6,0x8
    16e8:	c0 00 30 11 	l.mtspr r0,r6,0x11
    16ec:	44 00 48 00 	l.jr r9
    16f0:	15 00 00 00 	l.nop 0x0

000016f4 <uart_init>:
void uart_init(int core)
{
        int divisor;
	float float_divisor;
        /* Reset receiver and transmiter */
        REG8(UART_BASE_ADR[core] + UART_FCR) = UART_FCR_ENABLE_FIFO | UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT | UART_FCR_TRIGGER_14;
    16f4:	18 80 00 00 	l.movhi r4,0x0
    16f8:	b8 63 00 02 	l.slli r3,r3,0x2
    16fc:	a8 84 5e e8 	l.ori r4,r4,0x5ee8

char tx_buff[UART_TX_BUFF_LEN];
volatile int tx_level, rx_level;

void uart_init(int core)
{
    1700:	d7 e1 17 f0 	l.sw 0xfffffff0(r1),r2
 
        /* Set 8 bit char, 1 stop bit, no parity */
        REG8(UART_BASE_ADR[core] + UART_LCR) = UART_LCR_WLEN8 & ~(UART_LCR_STOP | UART_LCR_PARITY);
 
        /* Set baud rate */
	float_divisor = (float) IN_CLK/(16 * UART_BAUDS[core]);
    1704:	18 a0 00 00 	l.movhi r5,0x0
void uart_init(int core)
{
        int divisor;
	float float_divisor;
        /* Reset receiver and transmiter */
        REG8(UART_BASE_ADR[core] + UART_FCR) = UART_FCR_ENABLE_FIFO | UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT | UART_FCR_TRIGGER_14;
    1708:	e0 43 20 00 	l.add r2,r3,r4

char tx_buff[UART_TX_BUFF_LEN];
volatile int tx_level, rx_level;

void uart_init(int core)
{
    170c:	d7 e1 77 f4 	l.sw 0xfffffff4(r1),r14
 
        /* Set 8 bit char, 1 stop bit, no parity */
        REG8(UART_BASE_ADR[core] + UART_LCR) = UART_LCR_WLEN8 & ~(UART_LCR_STOP | UART_LCR_PARITY);
 
        /* Set baud rate */
	float_divisor = (float) IN_CLK/(16 * UART_BAUDS[core]);
    1710:	a8 a5 5e ec 	l.ori r5,r5,0x5eec
void uart_init(int core)
{
        int divisor;
	float float_divisor;
        /* Reset receiver and transmiter */
        REG8(UART_BASE_ADR[core] + UART_FCR) = UART_FCR_ENABLE_FIFO | UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT | UART_FCR_TRIGGER_14;
    1714:	85 c2 00 00 	l.lwz r14,0x0(r2)
 
        /* Set 8 bit char, 1 stop bit, no parity */
        REG8(UART_BASE_ADR[core] + UART_LCR) = UART_LCR_WLEN8 & ~(UART_LCR_STOP | UART_LCR_PARITY);
 
        /* Set baud rate */
	float_divisor = (float) IN_CLK/(16 * UART_BAUDS[core]);
    1718:	e0 63 28 00 	l.add r3,r3,r5
void uart_init(int core)
{
        int divisor;
	float float_divisor;
        /* Reset receiver and transmiter */
        REG8(UART_BASE_ADR[core] + UART_FCR) = UART_FCR_ENABLE_FIFO | UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT | UART_FCR_TRIGGER_14;
    171c:	9c 8e 00 02 	l.addi r4,r14,0x2
    1720:	9c a0 ff c7 	l.addi r5,r0,0xffffffc7

char tx_buff[UART_TX_BUFF_LEN];
volatile int tx_level, rx_level;

void uart_init(int core)
{
    1724:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    1728:	d7 e1 87 f8 	l.sw 0xfffffff8(r1),r16
        int divisor;
	float float_divisor;
        /* Reset receiver and transmiter */
        REG8(UART_BASE_ADR[core] + UART_FCR) = UART_FCR_ENABLE_FIFO | UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT | UART_FCR_TRIGGER_14;
    172c:	d8 04 28 00 	l.sb 0x0(r4),r5
 
        /* Disable all interrupts */
        REG8(UART_BASE_ADR[core] + UART_IER) = 0x00;
    1730:	9e 0e 00 01 	l.addi r16,r14,0x1
    1734:	9c 80 00 00 	l.addi r4,r0,0x0
 
        /* Set 8 bit char, 1 stop bit, no parity */
        REG8(UART_BASE_ADR[core] + UART_LCR) = UART_LCR_WLEN8 & ~(UART_LCR_STOP | UART_LCR_PARITY);
 
        /* Set baud rate */
	float_divisor = (float) IN_CLK/(16 * UART_BAUDS[core]);
    1738:	84 63 00 00 	l.lwz r3,0x0(r3)
 
        /* Disable all interrupts */
        REG8(UART_BASE_ADR[core] + UART_IER) = 0x00;
 
        /* Set 8 bit char, 1 stop bit, no parity */
        REG8(UART_BASE_ADR[core] + UART_LCR) = UART_LCR_WLEN8 & ~(UART_LCR_STOP | UART_LCR_PARITY);
    173c:	9c 4e 00 03 	l.addi r2,r14,0x3
    1740:	9c a0 00 03 	l.addi r5,r0,0x3
	float float_divisor;
        /* Reset receiver and transmiter */
        REG8(UART_BASE_ADR[core] + UART_FCR) = UART_FCR_ENABLE_FIFO | UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT | UART_FCR_TRIGGER_14;
 
        /* Disable all interrupts */
        REG8(UART_BASE_ADR[core] + UART_IER) = 0x00;
    1744:	d8 10 20 00 	l.sb 0x0(r16),r4
 
        /* Set 8 bit char, 1 stop bit, no parity */
        REG8(UART_BASE_ADR[core] + UART_LCR) = UART_LCR_WLEN8 & ~(UART_LCR_STOP | UART_LCR_PARITY);
 
        /* Set baud rate */
	float_divisor = (float) IN_CLK/(16 * UART_BAUDS[core]);
    1748:	b8 63 00 04 	l.slli r3,r3,0x4

char tx_buff[UART_TX_BUFF_LEN];
volatile int tx_level, rx_level;

void uart_init(int core)
{
    174c:	9c 21 ff f0 	l.addi r1,r1,0xfffffff0
 
        /* Disable all interrupts */
        REG8(UART_BASE_ADR[core] + UART_IER) = 0x00;
 
        /* Set 8 bit char, 1 stop bit, no parity */
        REG8(UART_BASE_ADR[core] + UART_LCR) = UART_LCR_WLEN8 & ~(UART_LCR_STOP | UART_LCR_PARITY);
    1750:	d8 02 28 00 	l.sb 0x0(r2),r5
 
        /* Set baud rate */
	float_divisor = (float) IN_CLK/(16 * UART_BAUDS[core]);
    1754:	04 00 0a 0e 	l.jal 3f8c <__floatsisf>
    1758:	15 00 00 00 	l.nop 0x0
    175c:	18 60 00 00 	l.movhi r3,0x0
    1760:	a8 8b 00 00 	l.ori r4,r11,0x0
    1764:	a8 63 62 c4 	l.ori r3,r3,0x62c4
    1768:	04 00 08 89 	l.jal 398c <__divsf3>
    176c:	84 63 00 00 	l.lwz r3,0x0(r3)
	float_divisor += 0.50f; // Ensure round up
    1770:	18 80 00 00 	l.movhi r4,0x0
    1774:	a8 6b 00 00 	l.ori r3,r11,0x0
    1778:	a8 84 62 c8 	l.ori r4,r4,0x62c8
    177c:	04 00 07 c1 	l.jal 3680 <__addsf3>
    1780:	84 84 00 00 	l.lwz r4,0x0(r4)
        divisor = (int) float_divisor;
    1784:	04 00 0a 69 	l.jal 4128 <__fixsfsi>
    1788:	a8 6b 00 00 	l.ori r3,r11,0x0
	
        REG8(UART_BASE_ADR[core] + UART_LCR) |= UART_LCR_DLAB;
    178c:	8c 82 00 00 	l.lbz r4,0x0(r2)
        REG8(UART_BASE_ADR[core] + UART_DLL) = divisor & 0x000000ff;
        REG8(UART_BASE_ADR[core] + UART_DLM) = (divisor >> 8) & 0x000000ff;
    1790:	b8 6b 00 88 	l.srai r3,r11,0x8
        /* Set baud rate */
	float_divisor = (float) IN_CLK/(16 * UART_BAUDS[core]);
	float_divisor += 0.50f; // Ensure round up
        divisor = (int) float_divisor;
	
        REG8(UART_BASE_ADR[core] + UART_LCR) |= UART_LCR_DLAB;
    1794:	a8 84 00 80 	l.ori r4,r4,0x80
        REG8(UART_BASE_ADR[core] + UART_DLL) = divisor & 0x000000ff;
    1798:	a5 6b 00 ff 	l.andi r11,r11,0xff
        /* Set baud rate */
	float_divisor = (float) IN_CLK/(16 * UART_BAUDS[core]);
	float_divisor += 0.50f; // Ensure round up
        divisor = (int) float_divisor;
	
        REG8(UART_BASE_ADR[core] + UART_LCR) |= UART_LCR_DLAB;
    179c:	d8 02 20 00 	l.sb 0x0(r2),r4
        REG8(UART_BASE_ADR[core] + UART_DLL) = divisor & 0x000000ff;
        REG8(UART_BASE_ADR[core] + UART_DLM) = (divisor >> 8) & 0x000000ff;
    17a0:	a4 63 00 ff 	l.andi r3,r3,0xff
	float_divisor = (float) IN_CLK/(16 * UART_BAUDS[core]);
	float_divisor += 0.50f; // Ensure round up
        divisor = (int) float_divisor;
	
        REG8(UART_BASE_ADR[core] + UART_LCR) |= UART_LCR_DLAB;
        REG8(UART_BASE_ADR[core] + UART_DLL) = divisor & 0x000000ff;
    17a4:	d8 0e 58 00 	l.sb 0x0(r14),r11
        REG8(UART_BASE_ADR[core] + UART_DLM) = (divisor >> 8) & 0x000000ff;
    17a8:	d8 10 18 00 	l.sb 0x0(r16),r3
        REG8(UART_BASE_ADR[core] + UART_LCR) &= ~(UART_LCR_DLAB);
    17ac:	8c 62 00 00 	l.lbz r3,0x0(r2)
    17b0:	a4 63 00 7f 	l.andi r3,r3,0x7f
    17b4:	d8 02 18 00 	l.sb 0x0(r2),r3
 
        return;
}
    17b8:	9c 21 00 10 	l.addi r1,r1,0x10
    17bc:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    17c0:	84 41 ff f0 	l.lwz r2,0xfffffff0(r1)
    17c4:	85 c1 ff f4 	l.lwz r14,0xfffffff4(r1)
    17c8:	44 00 48 00 	l.jr r9
    17cc:	86 01 ff f8 	l.lwz r16,0xfffffff8(r1)

000017d0 <uart_putc>:

void uart_putc(int core, char c)
{
    17d0:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
    17d4:	18 40 00 00 	l.movhi r2,0x0
    17d8:	b8 63 00 02 	l.slli r3,r3,0x2
    17dc:	a8 42 5e e8 	l.ori r2,r2,0x5ee8
    17e0:	b8 84 00 18 	l.slli r4,r4,0x18
    17e4:	e0 63 10 00 	l.add r3,r3,r2
    17e8:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
    17ec:	84 a3 00 00 	l.lwz r5,0x0(r3)
    17f0:	b8 c4 00 98 	l.srai r6,r4,0x18
    17f4:	9c 65 00 05 	l.addi r3,r5,0x5
        unsigned char lsr;
        
        WAIT_FOR_THRE(core);
    17f8:	8c 83 00 00 	l.lbz r4,0x0(r3)
    17fc:	a4 84 00 20 	l.andi r4,r4,0x20
    1800:	bc 04 00 00 	l.sfeqi r4,0x0
    1804:	13 ff ff fd 	l.bf 17f8 <uart_putc+0x28>
    1808:	a4 86 00 ff 	l.andi r4,r6,0xff
        REG8(UART_BASE_ADR[core] + UART_TX) = c;
        if(c == '\n') {
    180c:	bc 26 00 0a 	l.sfnei r6,0xa
void uart_putc(int core, char c)
{
        unsigned char lsr;
        
        WAIT_FOR_THRE(core);
        REG8(UART_BASE_ADR[core] + UART_TX) = c;
    1810:	d8 05 20 00 	l.sb 0x0(r5),r4
        if(c == '\n') {
    1814:	0c 00 00 0a 	l.bnf 183c <uart_putc+0x6c>
    1818:	15 00 00 00 	l.nop 0x0
          WAIT_FOR_THRE(core);
          REG8(UART_BASE_ADR[core] + UART_TX) = '\r';
        }
        WAIT_FOR_XMITR(core);
    181c:	8c 83 00 00 	l.lbz r4,0x0(r3)
    1820:	a4 84 00 60 	l.andi r4,r4,0x60
    1824:	bc 24 00 60 	l.sfnei r4,0x60
    1828:	13 ff ff fd 	l.bf 181c <uart_putc+0x4c>
    182c:	15 00 00 00 	l.nop 0x0
}
    1830:	9c 21 00 04 	l.addi r1,r1,0x4
    1834:	44 00 48 00 	l.jr r9
    1838:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
        unsigned char lsr;
        
        WAIT_FOR_THRE(core);
        REG8(UART_BASE_ADR[core] + UART_TX) = c;
        if(c == '\n') {
          WAIT_FOR_THRE(core);
    183c:	8c 83 00 00 	l.lbz r4,0x0(r3)
    1840:	a4 84 00 20 	l.andi r4,r4,0x20
    1844:	bc 04 00 00 	l.sfeqi r4,0x0
    1848:	13 ff ff fd 	l.bf 183c <uart_putc+0x6c>
    184c:	9c 40 00 0d 	l.addi r2,r0,0xd
          REG8(UART_BASE_ADR[core] + UART_TX) = '\r';
    1850:	d8 05 10 00 	l.sb 0x0(r5),r2
    1854:	03 ff ff f2 	l.j 181c <uart_putc+0x4c>
    1858:	15 00 00 00 	l.nop 0x0

0000185c <uart_putc_noblock>:
        WAIT_FOR_XMITR(core);
}

// Only used when we know THRE is empty, typically in interrupt
void uart_putc_noblock(int core, char c)
{
    185c:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
  REG8(UART_BASE_ADR[core] + UART_TX) = c;
    1860:	18 40 00 00 	l.movhi r2,0x0
    1864:	b8 63 00 02 	l.slli r3,r3,0x2
    1868:	a8 42 5e e8 	l.ori r2,r2,0x5ee8
    186c:	a4 84 00 ff 	l.andi r4,r4,0xff
    1870:	e0 63 10 00 	l.add r3,r3,r2
        WAIT_FOR_XMITR(core);
}

// Only used when we know THRE is empty, typically in interrupt
void uart_putc_noblock(int core, char c)
{
    1874:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  REG8(UART_BASE_ADR[core] + UART_TX) = c;
    1878:	84 63 00 00 	l.lwz r3,0x0(r3)
    187c:	d8 03 20 00 	l.sb 0x0(r3),r4
}
    1880:	9c 21 00 04 	l.addi r1,r1,0x4
    1884:	44 00 48 00 	l.jr r9
    1888:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

0000188c <uart_getc>:


char uart_getc(int core)
{
    188c:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
    1890:	18 40 00 00 	l.movhi r2,0x0
    1894:	b8 63 00 02 	l.slli r3,r3,0x2
    1898:	a8 42 5e e8 	l.ori r2,r2,0x5ee8
    189c:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
    18a0:	e0 63 10 00 	l.add r3,r3,r2
    18a4:	84 a3 00 00 	l.lwz r5,0x0(r3)
    18a8:	9c 85 00 05 	l.addi r4,r5,0x5
        unsigned char lsr;
        char c;

        WAIT_FOR_CHAR(core);
    18ac:	8c 64 00 00 	l.lbz r3,0x0(r4)
    18b0:	a4 63 00 01 	l.andi r3,r3,0x1
    18b4:	bc 03 00 00 	l.sfeqi r3,0x0
    18b8:	13 ff ff fd 	l.bf 18ac <uart_getc+0x20>
    18bc:	15 00 00 00 	l.nop 0x0
        c = REG8(UART_BASE_ADR[core] + UART_RX);
    18c0:	8d 65 00 00 	l.lbz r11,0x0(r5)
    18c4:	b9 6b 00 18 	l.slli r11,r11,0x18
        return c;
}
    18c8:	9c 21 00 04 	l.addi r1,r1,0x4
    18cc:	b9 6b 00 98 	l.srai r11,r11,0x18
    18d0:	44 00 48 00 	l.jr r9
    18d4:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

000018d8 <uart_check_for_char>:

int uart_check_for_char(int core)
{
    18d8:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
  return CHECK_FOR_CHAR(core);
    18dc:	18 40 00 00 	l.movhi r2,0x0
    18e0:	b8 63 00 02 	l.slli r3,r3,0x2
    18e4:	a8 42 5e e8 	l.ori r2,r2,0x5ee8
        c = REG8(UART_BASE_ADR[core] + UART_RX);
        return c;
}

int uart_check_for_char(int core)
{
    18e8:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  return CHECK_FOR_CHAR(core);
    18ec:	e0 63 10 00 	l.add r3,r3,r2
    18f0:	84 63 00 00 	l.lwz r3,0x0(r3)
    18f4:	9c 63 00 05 	l.addi r3,r3,0x5
    18f8:	8d 63 00 00 	l.lbz r11,0x0(r3)
}
    18fc:	9c 21 00 04 	l.addi r1,r1,0x4
    1900:	a5 6b 00 01 	l.andi r11,r11,0x1
    1904:	44 00 48 00 	l.jr r9
    1908:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

0000190c <uart_rxint_enable>:
    
void uart_rxint_enable(int core)
{
    190c:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
  REG8(UART_BASE_ADR[core] + UART_IER) |= UART_IER_RDI;
    1910:	18 40 00 00 	l.movhi r2,0x0
    1914:	b8 63 00 02 	l.slli r3,r3,0x2
    1918:	a8 42 5e e8 	l.ori r2,r2,0x5ee8
{
  return CHECK_FOR_CHAR(core);
}
    
void uart_rxint_enable(int core)
{
    191c:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  REG8(UART_BASE_ADR[core] + UART_IER) |= UART_IER_RDI;
    1920:	e0 63 10 00 	l.add r3,r3,r2
    1924:	84 63 00 00 	l.lwz r3,0x0(r3)
    1928:	9c 63 00 01 	l.addi r3,r3,0x1
    192c:	8c 83 00 00 	l.lbz r4,0x0(r3)
    1930:	a8 84 00 01 	l.ori r4,r4,0x1
    1934:	d8 03 20 00 	l.sb 0x0(r3),r4
}
    1938:	9c 21 00 04 	l.addi r1,r1,0x4
    193c:	44 00 48 00 	l.jr r9
    1940:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

00001944 <uart_rxint_disable>:

void uart_rxint_disable(int core)
{
    1944:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
  REG8(UART_BASE_ADR[core] + UART_IER) &= ~(UART_IER_RDI);
    1948:	18 40 00 00 	l.movhi r2,0x0
    194c:	b8 63 00 02 	l.slli r3,r3,0x2
    1950:	a8 42 5e e8 	l.ori r2,r2,0x5ee8
{
  REG8(UART_BASE_ADR[core] + UART_IER) |= UART_IER_RDI;
}

void uart_rxint_disable(int core)
{
    1954:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  REG8(UART_BASE_ADR[core] + UART_IER) &= ~(UART_IER_RDI);
    1958:	e0 63 10 00 	l.add r3,r3,r2
    195c:	84 63 00 00 	l.lwz r3,0x0(r3)
    1960:	9c 63 00 01 	l.addi r3,r3,0x1
    1964:	8c 83 00 00 	l.lbz r4,0x0(r3)
    1968:	a4 84 00 fe 	l.andi r4,r4,0xfe
    196c:	d8 03 20 00 	l.sb 0x0(r3),r4
}
    1970:	9c 21 00 04 	l.addi r1,r1,0x4
    1974:	44 00 48 00 	l.jr r9
    1978:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

0000197c <uart_txint_enable>:

void uart_txint_enable(int core)
{
    197c:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
  REG8(UART_BASE_ADR[core] + UART_IER) |= UART_IER_THRI;
    1980:	18 40 00 00 	l.movhi r2,0x0
    1984:	b8 63 00 02 	l.slli r3,r3,0x2
    1988:	a8 42 5e e8 	l.ori r2,r2,0x5ee8
{
  REG8(UART_BASE_ADR[core] + UART_IER) &= ~(UART_IER_RDI);
}

void uart_txint_enable(int core)
{
    198c:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  REG8(UART_BASE_ADR[core] + UART_IER) |= UART_IER_THRI;
    1990:	e0 63 10 00 	l.add r3,r3,r2
    1994:	84 63 00 00 	l.lwz r3,0x0(r3)
    1998:	9c 63 00 01 	l.addi r3,r3,0x1
    199c:	8c 83 00 00 	l.lbz r4,0x0(r3)
    19a0:	a8 84 00 02 	l.ori r4,r4,0x2
    19a4:	d8 03 20 00 	l.sb 0x0(r3),r4
}
    19a8:	9c 21 00 04 	l.addi r1,r1,0x4
    19ac:	44 00 48 00 	l.jr r9
    19b0:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

000019b4 <uart_txint_disable>:

void uart_txint_disable(int core)
{
    19b4:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
  REG8(UART_BASE_ADR[core] + UART_IER) &= ~(UART_IER_THRI);
    19b8:	18 40 00 00 	l.movhi r2,0x0
    19bc:	b8 63 00 02 	l.slli r3,r3,0x2
    19c0:	a8 42 5e e8 	l.ori r2,r2,0x5ee8
{
  REG8(UART_BASE_ADR[core] + UART_IER) |= UART_IER_THRI;
}

void uart_txint_disable(int core)
{
    19c4:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  REG8(UART_BASE_ADR[core] + UART_IER) &= ~(UART_IER_THRI);
    19c8:	e0 63 10 00 	l.add r3,r3,r2
    19cc:	84 63 00 00 	l.lwz r3,0x0(r3)
    19d0:	9c 63 00 01 	l.addi r3,r3,0x1
    19d4:	8c 83 00 00 	l.lbz r4,0x0(r3)
    19d8:	a4 84 00 fd 	l.andi r4,r4,0xfd
    19dc:	d8 03 20 00 	l.sb 0x0(r3),r4
}
    19e0:	9c 21 00 04 	l.addi r1,r1,0x4
    19e4:	44 00 48 00 	l.jr r9
    19e8:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

000019ec <uart_get_iir>:

char uart_get_iir(int core)
{
    19ec:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
  return REG8(UART_BASE_ADR[core] + UART_IIR);
    19f0:	18 40 00 00 	l.movhi r2,0x0
    19f4:	b8 63 00 02 	l.slli r3,r3,0x2
    19f8:	a8 42 5e e8 	l.ori r2,r2,0x5ee8
{
  REG8(UART_BASE_ADR[core] + UART_IER) &= ~(UART_IER_THRI);
}

char uart_get_iir(int core)
{
    19fc:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  return REG8(UART_BASE_ADR[core] + UART_IIR);
    1a00:	e0 63 10 00 	l.add r3,r3,r2
    1a04:	84 63 00 00 	l.lwz r3,0x0(r3)
    1a08:	9c 63 00 02 	l.addi r3,r3,0x2
    1a0c:	8d 63 00 00 	l.lbz r11,0x0(r3)
    1a10:	b9 6b 00 18 	l.slli r11,r11,0x18
}
    1a14:	9c 21 00 04 	l.addi r1,r1,0x4
    1a18:	b9 6b 00 98 	l.srai r11,r11,0x18
    1a1c:	44 00 48 00 	l.jr r9
    1a20:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

00001a24 <uart_get_lsr>:


char uart_get_lsr(int core)
{
    1a24:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
  return REG8(UART_BASE_ADR[core] + UART_LSR);
    1a28:	18 40 00 00 	l.movhi r2,0x0
    1a2c:	b8 63 00 02 	l.slli r3,r3,0x2
    1a30:	a8 42 5e e8 	l.ori r2,r2,0x5ee8
  return REG8(UART_BASE_ADR[core] + UART_IIR);
}


char uart_get_lsr(int core)
{
    1a34:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  return REG8(UART_BASE_ADR[core] + UART_LSR);
    1a38:	e0 63 10 00 	l.add r3,r3,r2
    1a3c:	84 63 00 00 	l.lwz r3,0x0(r3)
    1a40:	9c 63 00 05 	l.addi r3,r3,0x5
    1a44:	8d 63 00 00 	l.lbz r11,0x0(r3)
    1a48:	b9 6b 00 18 	l.slli r11,r11,0x18
}
    1a4c:	9c 21 00 04 	l.addi r1,r1,0x4
    1a50:	b9 6b 00 98 	l.srai r11,r11,0x18
    1a54:	44 00 48 00 	l.jr r9
    1a58:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

00001a5c <uart_get_msr>:


char uart_get_msr(int core)
{
    1a5c:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
  return REG8(UART_BASE_ADR[core] + UART_MSR);
    1a60:	18 40 00 00 	l.movhi r2,0x0
    1a64:	b8 63 00 02 	l.slli r3,r3,0x2
    1a68:	a8 42 5e e8 	l.ori r2,r2,0x5ee8
  return REG8(UART_BASE_ADR[core] + UART_LSR);
}


char uart_get_msr(int core)
{
    1a6c:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  return REG8(UART_BASE_ADR[core] + UART_MSR);
    1a70:	e0 63 10 00 	l.add r3,r3,r2
    1a74:	84 63 00 00 	l.lwz r3,0x0(r3)
    1a78:	9c 63 00 06 	l.addi r3,r3,0x6
    1a7c:	8d 63 00 00 	l.lbz r11,0x0(r3)
    1a80:	b9 6b 00 18 	l.slli r11,r11,0x18
}
    1a84:	9c 21 00 04 	l.addi r1,r1,0x4
    1a88:	b9 6b 00 98 	l.srai r11,r11,0x18
    1a8c:	44 00 48 00 	l.jr r9
    1a90:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

00001a94 <print_back_to_string>:

// Function which prints back to the buffer, ptr, len bytes
// returns 1 if it should finish up, otherwise 0 to continue
int 
print_back_to_string(char * ptr, int len, size_t * n, int * ret, char ** stream)
{
    1a94:	d7 e1 17 f0 	l.sw 0xfffffff0(r1),r2
#define MIN(a, b) ((a) < (b) ? (a) : (b))
  do {
    int length = MIN( (int) len, *n - *ret - 1);
    1a98:	84 45 00 00 	l.lwz r2,0x0(r5)
    1a9c:	84 a6 00 00 	l.lwz r5,0x0(r6)
    1aa0:	9c 42 ff ff 	l.addi r2,r2,0xffffffff

// Function which prints back to the buffer, ptr, len bytes
// returns 1 if it should finish up, otherwise 0 to continue
int 
print_back_to_string(char * ptr, int len, size_t * n, int * ret, char ** stream)
{
    1aa4:	d7 e1 77 f4 	l.sw 0xfffffff4(r1),r14
    1aa8:	d7 e1 87 f8 	l.sw 0xfffffff8(r1),r16
    1aac:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    1ab0:	aa 04 00 00 	l.ori r16,r4,0x0
#define MIN(a, b) ((a) < (b) ? (a) : (b))
  do {
    int length = MIN( (int) len, *n - *ret - 1);
    1ab4:	e0 42 28 02 	l.sub r2,r2,r5

// Function which prints back to the buffer, ptr, len bytes
// returns 1 if it should finish up, otherwise 0 to continue
int 
print_back_to_string(char * ptr, int len, size_t * n, int * ret, char ** stream)
{
    1ab8:	9c 21 ff f0 	l.addi r1,r1,0xfffffff0
    1abc:	a9 c6 00 00 	l.ori r14,r6,0x0
#define MIN(a, b) ((a) < (b) ? (a) : (b))
  do {
    int length = MIN( (int) len, *n - *ret - 1);
    1ac0:	e4 a2 80 00 	l.sfleu r2,r16
    1ac4:	10 00 00 03 	l.bf 1ad0 <print_back_to_string+0x3c>
    1ac8:	a8 83 00 00 	l.ori r4,r3,0x0
    1acc:	a8 50 00 00 	l.ori r2,r16,0x0
    memcpy(*stream + *ret, ptr, length);
    1ad0:	84 67 00 00 	l.lwz r3,0x0(r7)
    1ad4:	e0 63 28 00 	l.add r3,r3,r5
    1ad8:	04 00 03 b2 	l.jal 29a0 <memcpy>
    1adc:	a8 a2 00 00 	l.ori r5,r2,0x0
    if (length < (int)len) {
    1ae0:	e5 b0 10 00 	l.sfles r16,r2
    1ae4:	10 00 00 06 	l.bf 1afc <print_back_to_string+0x68>
    1ae8:	9d 60 00 00 	l.addi r11,r0,0x0
      *ret += length;
    1aec:	84 6e 00 00 	l.lwz r3,0x0(r14)
      return 1; // finish up
    1af0:	9d 60 00 01 	l.addi r11,r0,0x1
#define MIN(a, b) ((a) < (b) ? (a) : (b))
  do {
    int length = MIN( (int) len, *n - *ret - 1);
    memcpy(*stream + *ret, ptr, length);
    if (length < (int)len) {
      *ret += length;
    1af4:	e0 43 10 00 	l.add r2,r3,r2
    1af8:	d4 0e 10 00 	l.sw 0x0(r14),r2
    }

  } while(0);
    
    return 0;
}
    1afc:	9c 21 00 10 	l.addi r1,r1,0x10
    1b00:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    1b04:	84 41 ff f0 	l.lwz r2,0xfffffff0(r1)
    1b08:	85 c1 ff f4 	l.lwz r14,0xfffffff4(r1)
    1b0c:	44 00 48 00 	l.jr r9
    1b10:	86 01 ff f8 	l.lwz r16,0xfffffff8(r1)

00001b14 <vfnprintf>:

//externC int 
int
//vfnprintf ( FILE *stream, size_t n, const char *format, va_list arg) __THROW
vfnprintf ( char *stream, size_t n, const char *format, va_list arg)
{
    1b14:	d7 e1 17 d4 	l.sw 0xffffffd4(r1),r2
    1b18:	d7 e1 77 d8 	l.sw 0xffffffd8(r1),r14
    1b1c:	d7 e1 97 e0 	l.sw 0xffffffe0(r1),r18
    1b20:	d7 e1 a7 e4 	l.sw 0xffffffe4(r1),r20
    1b24:	d7 e1 e7 f4 	l.sw 0xfffffff4(r1),r28
    1b28:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    1b2c:	d7 e1 87 dc 	l.sw 0xffffffdc(r1),r16
    1b30:	d7 e1 b7 e8 	l.sw 0xffffffe8(r1),r22
    1b34:	d7 e1 c7 ec 	l.sw 0xffffffec(r1),r24
    1b38:	d7 e1 d7 f0 	l.sw 0xfffffff0(r1),r26
    1b3c:	d7 e1 f7 f8 	l.sw 0xfffffff8(r1),r30
    1b40:	9c 21 ff 80 	l.addi r1,r1,0xffffff80
   (unsigned long)va_arg(arg, unsigned int))

  
  xdigs = (char *) NULL;  // stop compiler whinging
  fmt = (char *)format;
  ret = 0;
    1b44:	9c 40 00 00 	l.addi r2,r0,0x0

//externC int 
int
//vfnprintf ( FILE *stream, size_t n, const char *format, va_list arg) __THROW
vfnprintf ( char *stream, size_t n, const char *format, va_list arg)
{
    1b48:	d4 01 18 20 	l.sw 0x20(r1),r3
   flags&SHORTINT ? (unsigned long)(unsigned short)va_arg(arg, int) :	\
   flags&SIZET ? va_arg(arg, size_t) :					\
   (unsigned long)va_arg(arg, unsigned int))

  
  xdigs = (char *) NULL;  // stop compiler whinging
    1b4c:	9c 60 00 00 	l.addi r3,r0,0x0
  fmt = (char *)format;
  ret = 0;
    1b50:	d4 01 10 4c 	l.sw 0x4c(r1),r2

//externC int 
int
//vfnprintf ( FILE *stream, size_t n, const char *format, va_list arg) __THROW
vfnprintf ( char *stream, size_t n, const char *format, va_list arg)
{
    1b54:	d4 01 20 1c 	l.sw 0x1c(r1),r4
    1b58:	ab 86 00 00 	l.ori r28,r6,0x0
   flags&SIZET ? va_arg(arg, size_t) :					\
   (unsigned long)va_arg(arg, unsigned int))

  
  xdigs = (char *) NULL;  // stop compiler whinging
  fmt = (char *)format;
    1b5c:	a8 45 00 00 	l.ori r2,r5,0x0
   flags&SHORTINT ? (unsigned long)(unsigned short)va_arg(arg, int) :	\
   flags&SIZET ? va_arg(arg, size_t) :					\
   (unsigned long)va_arg(arg, unsigned int))

  
  xdigs = (char *) NULL;  // stop compiler whinging
    1b60:	d4 01 18 18 	l.sw 0x18(r1),r3
	break;
      }
    }
    if ((y = fmt - cp) != 0) { // y is length of string to copy out just now
      //PRINT(cp, y); // Copy macro 
      if(print_back_to_string(cp, y, &n, &ret, &stream)) goto done; // Copy macro 
    1b64:	9e 81 00 1c 	l.addi r20,r1,0x1c
    1b68:	9d c1 00 4c 	l.addi r14,r1,0x4c
    1b6c:	9e 41 00 20 	l.addi r18,r1,0x20
  /*
   * Scan the format for conversions (`%' character).
   */
  for (;;) {
    cp = (char *)fmt; // char pointer - set to where we begin looking from
    while ((x = ((wc = *fmt) != 0))) { // While, wc=next char and x is one while there's still chars left
    1b70:	00 00 00 03 	l.j 1b7c <vfnprintf+0x68>
    1b74:	aa 02 00 00 	l.ori r16,r2,0x0
      fmt += x; // increment the pointer to the char
    1b78:	aa 05 00 00 	l.ori r16,r5,0x0
  /*
   * Scan the format for conversions (`%' character).
   */
  for (;;) {
    cp = (char *)fmt; // char pointer - set to where we begin looking from
    while ((x = ((wc = *fmt) != 0))) { // While, wc=next char and x is one while there's still chars left
    1b7c:	90 90 00 00 	l.lbs r4,0x0(r16)
    1b80:	bc 24 00 00 	l.sfnei r4,0x0
    1b84:	0c 00 00 bd 	l.bnf 1e78 <vfnprintf+0x364>
    1b88:	bc 04 00 25 	l.sfeqi r4,0x25
      fmt += x; // increment the pointer to the char
      if (wc == '%') { // check if it's the beginning of
    1b8c:	0f ff ff fb 	l.bnf 1b78 <vfnprintf+0x64>
    1b90:	9c b0 00 01 	l.addi r5,r16,0x1
  /*
   * Scan the format for conversions (`%' character).
   */
  for (;;) {
    cp = (char *)fmt; // char pointer - set to where we begin looking from
    while ((x = ((wc = *fmt) != 0))) { // While, wc=next char and x is one while there's still chars left
    1b94:	9f 00 00 01 	l.addi r24,r0,0x1
      if (wc == '%') { // check if it's the beginning of
	fmt--; // Decrement the char pointer, actually
	break;
      }
    }
    if ((y = fmt - cp) != 0) { // y is length of string to copy out just now
    1b98:	e2 d0 10 02 	l.sub r22,r16,r2
    1b9c:	bc 36 00 00 	l.sfnei r22,0x0
    1ba0:	10 00 00 96 	l.bf 1df8 <vfnprintf+0x2e4>
    1ba4:	84 c1 00 4c 	l.lwz r6,0x4c(r1)
    1ba8:	a9 66 00 00 	l.ori r11,r6,0x0
      //PRINT(cp, y); // Copy macro 
      if(print_back_to_string(cp, y, &n, &ret, &stream)) goto done; // Copy macro 
      ret += y; // increment return chars
    }
    if ((x <= 0) || (ret >= (int)n))  // @@@ this check with n isn't good enough
    1bac:	bc 38 00 00 	l.sfnei r24,0x0
    1bb0:	0c 00 02 f3 	l.bnf 277c <_min_stack+0x77c>
    1bb4:	84 41 00 1c 	l.lwz r2,0x1c(r1)
    1bb8:	e5 a2 58 00 	l.sfles r2,r11
    1bbc:	10 00 00 82 	l.bf 1dc4 <vfnprintf+0x2b0>
    1bc0:	9c 80 00 00 	l.addi r4,r0,0x0
    
    flags = 0;
    dprec = 0;
    width = 0;
    prec = -1;
    sign = '\0';
    1bc4:	9c a0 00 00 	l.addi r5,r0,0x0
      if(print_back_to_string(cp, y, &n, &ret, &stream)) goto done; // Copy macro 
      ret += y; // increment return chars
    }
    if ((x <= 0) || (ret >= (int)n))  // @@@ this check with n isn't good enough
      goto done;
    fmt++;          /* skip over '%' */
    1bc8:	9c 50 00 01 	l.addi r2,r16,0x1
    
    flags = 0;
    dprec = 0;
    width = 0;
    prec = -1;
    sign = '\0';
    1bcc:	d8 01 20 53 	l.sb 0x53(r1),r4
    fmt++;          /* skip over '%' */
    
    flags = 0;
    dprec = 0;
    width = 0;
    prec = -1;
    1bd0:	9f c0 ff ff 	l.addi r30,r0,0xffffffff
    sign = '\0';
    1bd4:	93 42 00 00 	l.lbs r26,0x0(r2)
    }
    if ((x <= 0) || (ret >= (int)n))  // @@@ this check with n isn't good enough
      goto done;
    fmt++;          /* skip over '%' */
    
    flags = 0;
    1bd8:	aa c5 00 00 	l.ori r22,r5,0x0
    dprec = 0;
    width = 0;
    1bdc:	d4 01 28 10 	l.sw 0x10(r1),r5
    prec = -1;
    sign = '\0';
    
  rflag:          ch = *fmt++;
    1be0:	9c 42 00 01 	l.addi r2,r2,0x1
  reswitch:       switch (ch) {
    1be4:	9c 9a ff e0 	l.addi r4,r26,0xffffffe0
    1be8:	bc 44 00 5a 	l.sfgtui r4,0x5a
    1bec:	0c 00 00 13 	l.bnf 1c38 <vfnprintf+0x124>
    1bf0:	19 00 00 00 	l.movhi r8,0x0
      break;
    case 'z':
      flags |= SIZET;
      goto rflag;
    default:        /* "%?" prints ?, unless ? is NUL */
      if (ch == '\0')
    1bf4:	bc 3a 00 00 	l.sfnei r26,0x0
    1bf8:	0c 00 02 e1 	l.bnf 277c <_min_stack+0x77c>
    1bfc:	9c 80 00 00 	l.addi r4,r0,0x0
	goto done;
      /* pretend it was %c with argument ch */
      cp = buf;
      *cp = ch;
      size = 1;
    1c00:	9d 00 00 01 	l.addi r8,r0,0x1
    default:        /* "%?" prints ?, unless ? is NUL */
      if (ch == '\0')
	goto done;
      /* pretend it was %c with argument ch */
      cp = buf;
      *cp = ch;
    1c04:	d8 01 d0 24 	l.sb 0x24(r1),r26
      size = 1;
      sign = '\0';
    1c08:	d8 01 20 53 	l.sb 0x53(r1),r4
      if (ch == '\0')
	goto done;
      /* pretend it was %c with argument ch */
      cp = buf;
      *cp = ch;
      size = 1;
    1c0c:	d4 01 40 04 	l.sw 0x4(r1),r8
      goto rflag;
    default:        /* "%?" prints ?, unless ? is NUL */
      if (ch == '\0')
	goto done;
      /* pretend it was %c with argument ch */
      cp = buf;
    1c10:	9f 01 00 24 	l.addi r24,r1,0x24
#ifdef CYGSEM_LIBC_STDIO_PRINTF_FLOATING_POINT
    fieldsz = size + fpprec;
#else
    fieldsz = size;
#endif
    if (sign)
    1c14:	9f c0 00 00 	l.addi r30,r0,0x0
      fieldsz++;
    else if (flags & HEXPREFIX)
    1c18:	85 01 00 04 	l.lwz r8,0x4(r1)
    1c1c:	a4 96 00 02 	l.andi r4,r22,0x2
    1c20:	bc 04 00 00 	l.sfeqi r4,0x0
    1c24:	10 00 00 47 	l.bf 1d40 <vfnprintf+0x22c>
    1c28:	d4 01 40 00 	l.sw 0x0(r1),r8
      fieldsz+= 2;
    1c2c:	9c 68 00 02 	l.addi r3,r8,0x2
    1c30:	00 00 00 44 	l.j 1d40 <vfnprintf+0x22c>
    1c34:	d4 01 18 00 	l.sw 0x0(r1),r3
    width = 0;
    prec = -1;
    sign = '\0';
    
  rflag:          ch = *fmt++;
  reswitch:       switch (ch) {
    1c38:	b8 84 00 02 	l.slli r4,r4,0x2
    1c3c:	a9 08 5e f0 	l.ori r8,r8,0x5ef0
    1c40:	e0 84 40 00 	l.add r4,r4,r8
    1c44:	84 84 00 00 	l.lwz r4,0x0(r4)
    1c48:	44 00 20 00 	l.jr r4
    1c4c:	15 00 00 00 	l.nop 0x0
	  *va_arg(arg, size_t *) = ret;
	else
	  *va_arg(arg, int *) = ret;
      continue;       /* no output */
    case 'O':
      flags |= LONGINT;
    1c50:	aa d6 00 10 	l.ori r22,r22,0x10
      /*FALLTHROUGH*/
    case 'o':
      _uquad = UARG();
    1c54:	a5 76 00 20 	l.andi r11,r22,0x20
    1c58:	bc 0b 00 00 	l.sfeqi r11,0x0
    1c5c:	10 00 00 89 	l.bf 1e80 <vfnprintf+0x36c>
    1c60:	a4 76 00 10 	l.andi r3,r22,0x10
    1c64:	85 7c 00 00 	l.lwz r11,0x0(r28)
    1c68:	86 1c 00 04 	l.lwz r16,0x4(r28)
      base = OCT;
    1c6c:	9c c0 00 00 	l.addi r6,r0,0x0
      break;
    case 'U':
      flags |= LONGINT;
      /*FALLTHROUGH*/
    case 'u':
      _uquad = UARG();
    1c70:	e0 6b 80 04 	l.or r3,r11,r16
    1c74:	9f 9c 00 08 	l.addi r28,r28,0x8
    1c78:	e0 80 18 02 	l.sub r4,r0,r3
    1c7c:	e0 64 18 04 	l.or r3,r4,r3
    1c80:	b8 83 00 5f 	l.srli r4,r3,0x1f
      /* leading 0x/X only if non-zero */
      if (flags & ALT && _uquad != 0)
	flags |= HEXPREFIX;
      
      /* unsigned conversions */
    nosign:                 sign = '\0';
    1c84:	9c 60 00 00 	l.addi r3,r0,0x0
    1c88:	9c a0 00 00 	l.addi r5,r0,0x0
    1c8c:	d8 01 18 53 	l.sb 0x53(r1),r3
      /*
       * ``... diouXx conversions ... if a precision is
       * specified, the 0 flag will be ignored.''
       *      -- ANSI X3J11
       */
    number:                 if ((dprec = prec) >= 0)
    1c90:	bd 9e 00 00 	l.sfltsi r30,0x0
    1c94:	10 00 00 03 	l.bf 1ca0 <vfnprintf+0x18c>
    1c98:	9d 00 ff 7f 	l.addi r8,r0,0xffffff7f
	flags &= ~ZEROPAD;
    1c9c:	e2 d6 40 03 	l.and r22,r22,r8
       * ``The result of converting a zero value with an
       * explicit precision of zero is no characters.''
       *      -- ANSI X3J11
       */
      cp = buf + BUF;
      if (_uquad != 0 || prec != 0) {
    1ca0:	e0 e0 f0 02 	l.sub r7,r0,r30
    1ca4:	e0 e7 f0 04 	l.or r7,r7,r30
    1ca8:	bd 87 00 00 	l.sfltsi r7,0x0
    1cac:	10 00 00 05 	l.bf 1cc0 <vfnprintf+0x1ac>
    1cb0:	bc 06 00 01 	l.sfeqi r6,0x1
    1cb4:	bc 04 00 00 	l.sfeqi r4,0x0
    1cb8:	10 00 01 c7 	l.bf 23d4 <_min_stack+0x3d4>
    1cbc:	bc 06 00 01 	l.sfeqi r6,0x1
	/*
	 * Unsigned mod is hard, and unsigned mod
	 * by a constant is easier than that by
	 * a variable; hence this switch.
	 */
	switch (base) {
    1cc0:	10 00 02 0e 	l.bf 24f8 <_min_stack+0x4f8>
    1cc4:	bc 06 00 02 	l.sfeqi r6,0x2
    1cc8:	10 00 01 fb 	l.bf 24b4 <_min_stack+0x4b4>
    1ccc:	ab 0e 00 00 	l.ori r24,r14,0x0
	case OCT:
	  do {
	    *--cp = to_char(_uquad & 7);
	    _uquad >>= 3;
    1cd0:	b8 b0 00 43 	l.srli r5,r16,0x3
    1cd4:	b8 cb 00 1d 	l.slli r6,r11,0x1d
	 * a variable; hence this switch.
	 */
	switch (base) {
	case OCT:
	  do {
	    *--cp = to_char(_uquad & 7);
    1cd8:	a6 10 00 07 	l.andi r16,r16,0x7
	    _uquad >>= 3;
    1cdc:	b9 6b 00 43 	l.srli r11,r11,0x3
	 * a variable; hence this switch.
	 */
	switch (base) {
	case OCT:
	  do {
	    *--cp = to_char(_uquad & 7);
    1ce0:	9c 90 00 30 	l.addi r4,r16,0x30
    1ce4:	9f 18 ff ff 	l.addi r24,r24,0xffffffff
	    _uquad >>= 3;
    1ce8:	e2 06 28 04 	l.or r16,r6,r5
	  } while (_uquad);
    1cec:	e0 ab 80 04 	l.or r5,r11,r16
    1cf0:	bc 25 00 00 	l.sfnei r5,0x0
    1cf4:	13 ff ff f7 	l.bf 1cd0 <vfnprintf+0x1bc>
    1cf8:	d8 18 20 00 	l.sb 0x0(r24),r4
	  /* handle octal leading 0 */
	  if (flags & ALT && *cp != '0')
    1cfc:	a4 76 00 01 	l.andi r3,r22,0x1
    1d00:	bc 23 00 00 	l.sfnei r3,0x0
    1d04:	0c 00 01 fa 	l.bnf 24ec <_min_stack+0x4ec>
    1d08:	e0 6e c0 02 	l.sub r3,r14,r24
    1d0c:	bc 24 00 30 	l.sfnei r4,0x30
    1d10:	0c 00 02 a5 	l.bnf 27a4 <_min_stack+0x7a4>
    1d14:	9d 00 00 30 	l.addi r8,r0,0x30
	    *--cp = '0';
    1d18:	9f 18 ff ff 	l.addi r24,r24,0xffffffff
    1d1c:	e0 6e c0 02 	l.sub r3,r14,r24
    1d20:	d8 18 40 00 	l.sb 0x0(r24),r8
    1d24:	d4 01 18 04 	l.sw 0x4(r1),r3
    1d28:	90 a1 00 53 	l.lbs r5,0x53(r1)
#ifdef CYGSEM_LIBC_STDIO_PRINTF_FLOATING_POINT
    fieldsz = size + fpprec;
#else
    fieldsz = size;
#endif
    if (sign)
    1d2c:	bc 05 00 00 	l.sfeqi r5,0x0
    1d30:	13 ff ff ba 	l.bf 1c18 <vfnprintf+0x104>
    1d34:	84 61 00 04 	l.lwz r3,0x4(r1)
      fieldsz++;
    1d38:	9c 63 00 01 	l.addi r3,r3,0x1
    1d3c:	d4 01 18 00 	l.sw 0x0(r1),r3
    else if (flags & HEXPREFIX)
      fieldsz+= 2;
    realsz = dprec > fieldsz ? dprec : fieldsz;
    1d40:	84 81 00 00 	l.lwz r4,0x0(r1)
    1d44:	e5 7e 20 00 	l.sfges r30,r4
    1d48:	10 00 00 03 	l.bf 1d54 <vfnprintf+0x240>
    1d4c:	d4 01 f0 0c 	l.sw 0xc(r1),r30
    1d50:	d4 01 20 0c 	l.sw 0xc(r1),r4
    
    /* right-adjusting blank padding */
    if ((flags & (LADJUST|ZEROPAD)) == 0) {
    1d54:	a5 16 00 84 	l.andi r8,r22,0x84
    1d58:	bc 28 00 00 	l.sfnei r8,0x0
    1d5c:	10 00 01 49 	l.bf 2280 <_min_stack+0x280>
    1d60:	d4 01 40 08 	l.sw 0x8(r1),r8
      if (width - realsz > 0) {
    1d64:	84 61 00 10 	l.lwz r3,0x10(r1)
    1d68:	84 81 00 0c 	l.lwz r4,0xc(r1)
    1d6c:	e0 63 20 02 	l.sub r3,r3,r4
    1d70:	bd a3 00 00 	l.sflesi r3,0x0
    1d74:	10 00 01 43 	l.bf 2280 <_min_stack+0x280>
    1d78:	d4 01 18 14 	l.sw 0x14(r1),r3
	PAD(width - realsz, blanks);
    1d7c:	bd a3 00 10 	l.sflesi r3,0x10
    1d80:	10 00 01 32 	l.bf 2248 <_min_stack+0x248>
    1d84:	aa 03 00 00 	l.ori r16,r3,0x0
    1d88:	00 00 00 05 	l.j 1d9c <vfnprintf+0x288>
    1d8c:	18 60 00 00 	l.movhi r3,0x0
    1d90:	bd 50 00 10 	l.sfgtsi r16,0x10
    1d94:	0c 00 01 2f 	l.bnf 2250 <_min_stack+0x250>
    1d98:	18 60 00 00 	l.movhi r3,0x0
    1d9c:	9c 80 00 10 	l.addi r4,r0,0x10
    1da0:	a8 63 63 dc 	l.ori r3,r3,0x63dc
    1da4:	a8 b4 00 00 	l.ori r5,r20,0x0
    1da8:	a8 ce 00 00 	l.ori r6,r14,0x0
    1dac:	07 ff ff 3a 	l.jal 1a94 <print_back_to_string>
    1db0:	a8 f2 00 00 	l.ori r7,r18,0x0
    1db4:	bc 0b 00 00 	l.sfeqi r11,0x0
    1db8:	13 ff ff f6 	l.bf 1d90 <vfnprintf+0x27c>
    1dbc:	9e 10 ff f0 	l.addi r16,r16,0xfffffff0
    
    /* left-adjusting padding (always blank) */
    if (flags & LADJUST) {
      if (width - realsz > 0) {
	PAD(width - realsz, blanks);
	ret += width - realsz;
    1dc0:	85 61 00 4c 	l.lwz r11,0x4c(r1)
  
 done:
 error:
  return ret;// remove this error stuff (((Cyg_OutputStream *) stream)->get_error() ? EOF : ret);
  /* NOTREACHED */
}
    1dc4:	9c 21 00 80 	l.addi r1,r1,0x80
    1dc8:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    1dcc:	84 41 ff d4 	l.lwz r2,0xffffffd4(r1)
    1dd0:	85 c1 ff d8 	l.lwz r14,0xffffffd8(r1)
    1dd4:	86 01 ff dc 	l.lwz r16,0xffffffdc(r1)
    1dd8:	86 41 ff e0 	l.lwz r18,0xffffffe0(r1)
    1ddc:	86 81 ff e4 	l.lwz r20,0xffffffe4(r1)
    1de0:	86 c1 ff e8 	l.lwz r22,0xffffffe8(r1)
    1de4:	87 01 ff ec 	l.lwz r24,0xffffffec(r1)
    1de8:	87 41 ff f0 	l.lwz r26,0xfffffff0(r1)
    1dec:	87 81 ff f4 	l.lwz r28,0xfffffff4(r1)
    1df0:	44 00 48 00 	l.jr r9
    1df4:	87 c1 ff f8 	l.lwz r30,0xfffffff8(r1)
	break;
      }
    }
    if ((y = fmt - cp) != 0) { // y is length of string to copy out just now
      //PRINT(cp, y); // Copy macro 
      if(print_back_to_string(cp, y, &n, &ret, &stream)) goto done; // Copy macro 
    1df8:	a8 62 00 00 	l.ori r3,r2,0x0
    1dfc:	a8 96 00 00 	l.ori r4,r22,0x0
    1e00:	a8 b4 00 00 	l.ori r5,r20,0x0
    1e04:	a8 ce 00 00 	l.ori r6,r14,0x0
    1e08:	07 ff ff 23 	l.jal 1a94 <print_back_to_string>
    1e0c:	a8 f2 00 00 	l.ori r7,r18,0x0
    1e10:	bc 2b 00 00 	l.sfnei r11,0x0
    1e14:	13 ff ff eb 	l.bf 1dc0 <vfnprintf+0x2ac>
    1e18:	84 c1 00 4c 	l.lwz r6,0x4c(r1)
      ret += y; // increment return chars
    1e1c:	e1 76 30 00 	l.add r11,r22,r6
    1e20:	a8 cb 00 00 	l.ori r6,r11,0x0
    1e24:	03 ff ff 62 	l.j 1bac <vfnprintf+0x98>
    1e28:	d4 01 58 4c 	l.sw 0x4c(r1),r11
      } else
	size = strlen(cp);
      sign = '\0';
      break;
    case 'U':
      flags |= LONGINT;
    1e2c:	aa d6 00 10 	l.ori r22,r22,0x10
      /*FALLTHROUGH*/
    case 'u':
      _uquad = UARG();
    1e30:	a5 76 00 20 	l.andi r11,r22,0x20
    1e34:	bc 0b 00 00 	l.sfeqi r11,0x0
    1e38:	0c 00 00 20 	l.bnf 1eb8 <vfnprintf+0x3a4>
    1e3c:	a4 76 00 10 	l.andi r3,r22,0x10
    1e40:	bc 03 00 00 	l.sfeqi r3,0x0
    1e44:	0c 00 01 ef 	l.bnf 2600 <_min_stack+0x600>
    1e48:	15 00 00 00 	l.nop 0x0
    1e4c:	a4 96 00 40 	l.andi r4,r22,0x40
    1e50:	bc 04 00 00 	l.sfeqi r4,0x0
    1e54:	0c 00 02 2f 	l.bnf 2710 <_min_stack+0x710>
    1e58:	a9 63 00 00 	l.ori r11,r3,0x0
    1e5c:	a5 76 02 00 	l.andi r11,r22,0x200
    1e60:	bc 0b 00 00 	l.sfeqi r11,0x0
    1e64:	10 00 01 e7 	l.bf 2600 <_min_stack+0x600>
    1e68:	15 00 00 00 	l.nop 0x0
    1e6c:	86 1c 00 00 	l.lwz r16,0x0(r28)
    1e70:	00 00 01 e5 	l.j 2604 <_min_stack+0x604>
    1e74:	a9 64 00 00 	l.ori r11,r4,0x0
  /*
   * Scan the format for conversions (`%' character).
   */
  for (;;) {
    cp = (char *)fmt; // char pointer - set to where we begin looking from
    while ((x = ((wc = *fmt) != 0))) { // While, wc=next char and x is one while there's still chars left
    1e78:	03 ff ff 48 	l.j 1b98 <vfnprintf+0x84>
    1e7c:	ab 04 00 00 	l.ori r24,r4,0x0
      continue;       /* no output */
    case 'O':
      flags |= LONGINT;
      /*FALLTHROUGH*/
    case 'o':
      _uquad = UARG();
    1e80:	bc 03 00 00 	l.sfeqi r3,0x0
    1e84:	0c 00 01 d8 	l.bnf 25e4 <_min_stack+0x5e4>
    1e88:	15 00 00 00 	l.nop 0x0
    1e8c:	a4 96 00 40 	l.andi r4,r22,0x40
    1e90:	bc 04 00 00 	l.sfeqi r4,0x0
    1e94:	0c 00 02 26 	l.bnf 272c <_min_stack+0x72c>
    1e98:	a9 63 00 00 	l.ori r11,r3,0x0
    1e9c:	a5 76 02 00 	l.andi r11,r22,0x200
    1ea0:	bc 0b 00 00 	l.sfeqi r11,0x0
    1ea4:	10 00 01 d0 	l.bf 25e4 <_min_stack+0x5e4>
    1ea8:	15 00 00 00 	l.nop 0x0
    1eac:	86 1c 00 00 	l.lwz r16,0x0(r28)
    1eb0:	00 00 01 ce 	l.j 25e8 <_min_stack+0x5e8>
    1eb4:	a9 64 00 00 	l.ori r11,r4,0x0
      break;
    case 'U':
      flags |= LONGINT;
      /*FALLTHROUGH*/
    case 'u':
      _uquad = UARG();
    1eb8:	85 7c 00 00 	l.lwz r11,0x0(r28)
    1ebc:	86 1c 00 04 	l.lwz r16,0x4(r28)
      base = DEC;
    1ec0:	03 ff ff 6c 	l.j 1c70 <vfnprintf+0x15c>
    1ec4:	9c c0 00 01 	l.addi r6,r0,0x1
       * ``A negative field width argument is taken as a
       * - flag followed by a positive field width.''
       *      -- ANSI X3J11
       * They don't exclude field widths read from args.
       */
      if ((width = va_arg(arg, int)) >= 0)
    1ec8:	84 9c 00 00 	l.lwz r4,0x0(r28)
    1ecc:	9f 9c 00 04 	l.addi r28,r28,0x4
    1ed0:	bd 84 00 00 	l.sfltsi r4,0x0
    1ed4:	0c 00 00 93 	l.bnf 2120 <_min_stack+0x120>
    1ed8:	d4 01 20 10 	l.sw 0x10(r1),r4
	goto rflag;
      width = -width;
    1edc:	85 01 00 10 	l.lwz r8,0x10(r1)
    1ee0:	e1 00 40 02 	l.sub r8,r0,r8
    1ee4:	d4 01 40 10 	l.sw 0x10(r1),r8
      /* FALLTHROUGH */
    case '-':
      flags |= LADJUST;
    1ee8:	aa d6 00 04 	l.ori r22,r22,0x4
      goto rflag;
    1eec:	03 ff ff 3d 	l.j 1be0 <vfnprintf+0xcc>
    1ef0:	93 42 00 00 	l.lbs r26,0x0(r2)
      }
      size = buf + BUF - cp;
    skipsize:
      break;
    case 'z':
      flags |= SIZET;
    1ef4:	aa d6 02 00 	l.ori r22,r22,0x200
    1ef8:	03 ff ff 3a 	l.j 1be0 <vfnprintf+0xcc>
    1efc:	93 42 00 00 	l.lbs r26,0x0(r2)
      goto reswitch;
    case 'h':
      flags |= SHORTINT;
      goto rflag;
    case 'l':
      if (*fmt == 'l') {
    1f00:	93 42 00 00 	l.lbs r26,0x0(r2)
    1f04:	bc 3a 00 6c 	l.sfnei r26,0x6c
    1f08:	0c 00 02 1f 	l.bnf 2784 <_min_stack+0x784>
    1f0c:	15 00 00 00 	l.nop 0x0
	fmt++;
	flags |= QUADINT;
      } else {
	flags |= LONGINT;
    1f10:	03 ff ff 34 	l.j 1be0 <vfnprintf+0xcc>
    1f14:	aa d6 00 10 	l.ori r22,r22,0x10
      sign = '\0';
      break;
      
    case 'n':
#ifndef _NO_LONGLONG
      if (flags & QUADINT)
    1f18:	a4 76 00 20 	l.andi r3,r22,0x20
    1f1c:	bc 03 00 00 	l.sfeqi r3,0x0
    1f20:	10 00 01 e9 	l.bf 26c4 <_min_stack+0x6c4>
    1f24:	d8 01 28 53 	l.sb 0x53(r1),r5
	*va_arg(arg, quad_t *) = ret;
    1f28:	b8 86 00 9f 	l.srai r4,r6,0x1f
    1f2c:	84 7c 00 00 	l.lwz r3,0x0(r28)
    1f30:	9f 9c 00 04 	l.addi r28,r28,0x4
    1f34:	d4 03 30 04 	l.sw 0x4(r3),r6
    1f38:	03 ff ff 0e 	l.j 1b70 <vfnprintf+0x5c>
    1f3c:	d4 03 20 00 	l.sw 0x0(r3),r4
       * of printable characters, in an implementation-
       * defined manner.''
       *      -- ANSI X3J11
       */
      /* NOSTRICT */
      _uquad = (unsigned long)va_arg(arg, void *);
    1f40:	86 1c 00 00 	l.lwz r16,0x0(r28)
      base = HEX;
      xdigs = (char *)"0123456789abcdef";
    1f44:	18 60 00 00 	l.movhi r3,0x0
      flags |= HEXPREFIX;
    1f48:	e0 80 80 02 	l.sub r4,r0,r16
       *      -- ANSI X3J11
       */
      /* NOSTRICT */
      _uquad = (unsigned long)va_arg(arg, void *);
      base = HEX;
      xdigs = (char *)"0123456789abcdef";
    1f4c:	a8 63 62 e4 	l.ori r3,r3,0x62e4
      flags |= HEXPREFIX;
    1f50:	e0 84 80 04 	l.or r4,r4,r16
       * of printable characters, in an implementation-
       * defined manner.''
       *      -- ANSI X3J11
       */
      /* NOSTRICT */
      _uquad = (unsigned long)va_arg(arg, void *);
    1f54:	9d 60 00 00 	l.addi r11,r0,0x0
      base = HEX;
      xdigs = (char *)"0123456789abcdef";
      flags |= HEXPREFIX;
    1f58:	aa d6 00 02 	l.ori r22,r22,0x2
       * of printable characters, in an implementation-
       * defined manner.''
       *      -- ANSI X3J11
       */
      /* NOSTRICT */
      _uquad = (unsigned long)va_arg(arg, void *);
    1f5c:	9f 9c 00 04 	l.addi r28,r28,0x4
      base = HEX;
      xdigs = (char *)"0123456789abcdef";
      flags |= HEXPREFIX;
    1f60:	b8 84 00 5f 	l.srli r4,r4,0x1f
       *      -- ANSI X3J11
       */
      /* NOSTRICT */
      _uquad = (unsigned long)va_arg(arg, void *);
      base = HEX;
      xdigs = (char *)"0123456789abcdef";
    1f64:	d4 01 18 18 	l.sw 0x18(r1),r3
       * defined manner.''
       *      -- ANSI X3J11
       */
      /* NOSTRICT */
      _uquad = (unsigned long)va_arg(arg, void *);
      base = HEX;
    1f68:	9c c0 00 02 	l.addi r6,r0,0x2
      xdigs = (char *)"0123456789abcdef";
      flags |= HEXPREFIX;
      ch = 'x';
      goto nosign;
    1f6c:	03 ff ff 46 	l.j 1c84 <vfnprintf+0x170>
    1f70:	9f 40 00 78 	l.addi r26,r0,0x78
    1f74:	d8 01 28 53 	l.sb 0x53(r1),r5
    case 's':
      if ((cp = va_arg(arg, char *)) == NULL)
    1f78:	87 1c 00 00 	l.lwz r24,0x0(r28)
    1f7c:	bc 18 00 00 	l.sfeqi r24,0x0
    1f80:	10 00 02 0d 	l.bf 27b4 <_min_stack+0x7b4>
    1f84:	9e 1c 00 04 	l.addi r16,r28,0x4
	cp = (char *)"(null)";
      if (prec >= 0) {
    1f88:	bd 9e 00 00 	l.sfltsi r30,0x0
    1f8c:	10 00 02 02 	l.bf 2794 <_min_stack+0x794>
    1f90:	a8 78 00 00 	l.ori r3,r24,0x0
	/*
	 * can't use strlen; can only look for the
	 * NUL in the first `prec' characters, and
	 * strlen() will go further.
	 */
	char *p = (char *)memchr(cp, 0, prec);
    1f94:	9c 80 00 00 	l.addi r4,r0,0x0
    1f98:	a8 be 00 00 	l.ori r5,r30,0x0
    1f9c:	04 00 02 9c 	l.jal 2a0c <memchr>
    1fa0:	d4 01 f0 04 	l.sw 0x4(r1),r30
	
	if (p != NULL) {
    1fa4:	bc 0b 00 00 	l.sfeqi r11,0x0
    1fa8:	10 00 00 07 	l.bf 1fc4 <vfnprintf+0x4b0>
    1fac:	9c 80 00 00 	l.addi r4,r0,0x0
	  size = p - cp;
    1fb0:	e1 6b c0 02 	l.sub r11,r11,r24
    1fb4:	e5 ab f0 00 	l.sfles r11,r30
    1fb8:	0c 00 01 d2 	l.bnf 2700 <_min_stack+0x700>
    1fbc:	d4 01 58 04 	l.sw 0x4(r1),r11
	    size = prec;
	} else
	  size = prec;
      } else
	size = strlen(cp);
      sign = '\0';
    1fc0:	9c 80 00 00 	l.addi r4,r0,0x0
      xdigs = (char *)"0123456789abcdef";
      flags |= HEXPREFIX;
      ch = 'x';
      goto nosign;
    case 's':
      if ((cp = va_arg(arg, char *)) == NULL)
    1fc4:	ab 90 00 00 	l.ori r28,r16,0x0
	} else
	  size = prec;
      } else
	size = strlen(cp);
      sign = '\0';
      break;
    1fc8:	03 ff ff 13 	l.j 1c14 <vfnprintf+0x100>
    1fcc:	d8 01 20 53 	l.sb 0x53(r1),r4
      goto nosign;
    case 'X':
      xdigs = (char *)"0123456789ABCDEF";
      goto hex;
    case 'x':
      xdigs = (char *)"0123456789abcdef";
    1fd0:	19 00 00 00 	l.movhi r8,0x0
    hex:                    _uquad = UARG();
    1fd4:	a5 76 00 20 	l.andi r11,r22,0x20
      goto nosign;
    case 'X':
      xdigs = (char *)"0123456789ABCDEF";
      goto hex;
    case 'x':
      xdigs = (char *)"0123456789abcdef";
    1fd8:	a9 08 62 e4 	l.ori r8,r8,0x62e4
    hex:                    _uquad = UARG();
    1fdc:	bc 0b 00 00 	l.sfeqi r11,0x0
    1fe0:	10 00 00 71 	l.bf 21a4 <_min_stack+0x1a4>
    1fe4:	d4 01 40 18 	l.sw 0x18(r1),r8
    1fe8:	85 7c 00 00 	l.lwz r11,0x0(r28)
    1fec:	86 1c 00 04 	l.lwz r16,0x4(r28)
    1ff0:	9f 9c 00 08 	l.addi r28,r28,0x8
      base = HEX;
      /* leading 0x/X only if non-zero */
      if (flags & ALT && _uquad != 0)
    1ff4:	e0 6b 80 04 	l.or r3,r11,r16
    1ff8:	e0 80 18 02 	l.sub r4,r0,r3
    1ffc:	e0 64 18 04 	l.or r3,r4,r3
    2000:	b8 83 00 5f 	l.srli r4,r3,0x1f
    2004:	bc 04 00 00 	l.sfeqi r4,0x0
    2008:	13 ff ff 1f 	l.bf 1c84 <vfnprintf+0x170>
    200c:	9c c0 00 02 	l.addi r6,r0,0x2
    2010:	a4 76 00 01 	l.andi r3,r22,0x1
    2014:	bc 03 00 00 	l.sfeqi r3,0x0
    2018:	13 ff ff 1c 	l.bf 1c88 <vfnprintf+0x174>
    201c:	9c 60 00 00 	l.addi r3,r0,0x0
	flags |= HEXPREFIX;
    2020:	aa d6 00 02 	l.ori r22,r22,0x2
    2024:	03 ff ff 19 	l.j 1c88 <vfnprintf+0x174>
    2028:	9c 80 00 01 	l.addi r4,r0,0x1
      } else {
	flags |= LONGINT;
      }
      goto rflag;
    case 'q':
      flags |= QUADINT;
    202c:	aa d6 00 20 	l.ori r22,r22,0x20
      goto rflag;
    2030:	03 ff fe ec 	l.j 1be0 <vfnprintf+0xcc>
    2034:	93 42 00 00 	l.lbs r26,0x0(r2)
	ch = *fmt++;
      } while (is_digit(ch));
      width = x;
      goto reswitch;
    case 'h':
      flags |= SHORTINT;
    2038:	aa d6 00 40 	l.ori r22,r22,0x40
      goto rflag;
    203c:	03 ff fe e9 	l.j 1be0 <vfnprintf+0xcc>
    2040:	93 42 00 00 	l.lbs r26,0x0(r2)
      /*
       * ``If the space and + flags both appear, the space
       * flag will be ignored.''
       *      -- ANSI X3J11
       */
      if (!sign)
    2044:	bc 25 00 00 	l.sfnei r5,0x0
    2048:	10 00 00 36 	l.bf 2120 <_min_stack+0x120>
    204c:	15 00 00 00 	l.nop 0x0
    2050:	93 42 00 00 	l.lbs r26,0x0(r2)
	sign = ' ';
    2054:	03 ff fe e3 	l.j 1be0 <vfnprintf+0xcc>
    2058:	9c a0 00 20 	l.addi r5,r0,0x20
      goto rflag;
    case '#':
      flags |= ALT;
    205c:	aa d6 00 01 	l.ori r22,r22,0x1
      goto rflag;
    2060:	03 ff fe e0 	l.j 1be0 <vfnprintf+0xcc>
    2064:	93 42 00 00 	l.lbs r26,0x0(r2)
	goto rflag;
      width = -width;
      /* FALLTHROUGH */
    case '-':
      flags |= LADJUST;
      goto rflag;
    2068:	93 42 00 00 	l.lbs r26,0x0(r2)
    case '+':
      sign = '+';
      goto rflag;
    206c:	03 ff fe dd 	l.j 1be0 <vfnprintf+0xcc>
    2070:	9c a0 00 2b 	l.addi r5,r0,0x2b
      /*
       * ``Note that 0 is taken as a flag, not as the
       * beginning of a field width.''
       *      -- ANSI X3J11
       */
      flags |= ZEROPAD;
    2074:	aa d6 00 80 	l.ori r22,r22,0x80
      goto rflag;
    2078:	03 ff fe da 	l.j 1be0 <vfnprintf+0xcc>
    207c:	93 42 00 00 	l.lbs r26,0x0(r2)
    width = 0;
    prec = -1;
    sign = '\0';
    
  rflag:          ch = *fmt++;
  reswitch:       switch (ch) {
    2080:	9c e0 00 00 	l.addi r7,r0,0x0
    2084:	9c 9a ff d0 	l.addi r4,r26,0xffffffd0
      goto rflag;
    case '1': case '2': case '3': case '4':
    case '5': case '6': case '7': case '8': case '9':
      x = 0;
      do {
	x = 10 * x + to_digit(ch);
    2088:	b9 07 00 03 	l.slli r8,r7,0x3
    208c:	e0 e7 38 00 	l.add r7,r7,r7
	ch = *fmt++;
    2090:	93 42 00 00 	l.lbs r26,0x0(r2)
      goto rflag;
    case '1': case '2': case '3': case '4':
    case '5': case '6': case '7': case '8': case '9':
      x = 0;
      do {
	x = 10 * x + to_digit(ch);
    2094:	e0 e7 40 00 	l.add r7,r7,r8
    2098:	e0 e4 38 00 	l.add r7,r4,r7
	ch = *fmt++;
      } while (is_digit(ch));
    209c:	9c 9a ff d0 	l.addi r4,r26,0xffffffd0
    20a0:	bc a4 00 09 	l.sfleui r4,0x9
    20a4:	13 ff ff f9 	l.bf 2088 <_min_stack+0x88>
    20a8:	9c 42 00 01 	l.addi r2,r2,0x1
      goto rflag;
    case '1': case '2': case '3': case '4':
    case '5': case '6': case '7': case '8': case '9':
      x = 0;
      do {
	x = 10 * x + to_digit(ch);
    20ac:	03 ff fe ce 	l.j 1be4 <vfnprintf+0xd0>
    20b0:	d4 01 38 10 	l.sw 0x10(r1),r7
      goto rflag;
    case '+':
      sign = '+';
      goto rflag;
    case '.':
      if ((ch = *fmt++) == '*') {
    20b4:	93 42 00 00 	l.lbs r26,0x0(r2)
    20b8:	bc 1a 00 2a 	l.sfeqi r26,0x2a
    20bc:	10 00 00 14 	l.bf 210c <_min_stack+0x10c>
    20c0:	9c 42 00 01 	l.addi r2,r2,0x1
	x = va_arg(arg, int);
	prec = x < 0 ? -1 : x;
	goto rflag;
      }
      x = 0;
      while (is_digit(ch)) {
    20c4:	9c 9a ff d0 	l.addi r4,r26,0xffffffd0
    20c8:	bc a4 00 09 	l.sfleui r4,0x9
    20cc:	0f ff fe c6 	l.bnf 1be4 <vfnprintf+0xd0>
    20d0:	9f c0 00 00 	l.addi r30,r0,0x0
	x = 10 * x + to_digit(ch);
    20d4:	b8 fe 00 03 	l.slli r7,r30,0x3
    20d8:	e3 de f0 00 	l.add r30,r30,r30
	ch = *fmt++;
    20dc:	93 42 00 00 	l.lbs r26,0x0(r2)
	prec = x < 0 ? -1 : x;
	goto rflag;
      }
      x = 0;
      while (is_digit(ch)) {
	x = 10 * x + to_digit(ch);
    20e0:	e3 de 38 00 	l.add r30,r30,r7
    20e4:	e3 de 20 00 	l.add r30,r30,r4
	x = va_arg(arg, int);
	prec = x < 0 ? -1 : x;
	goto rflag;
      }
      x = 0;
      while (is_digit(ch)) {
    20e8:	9c 9a ff d0 	l.addi r4,r26,0xffffffd0
    20ec:	bc a4 00 09 	l.sfleui r4,0x9
    20f0:	13 ff ff f9 	l.bf 20d4 <_min_stack+0xd4>
    20f4:	9c 42 00 01 	l.addi r2,r2,0x1
    20f8:	bd 7e 00 00 	l.sfgesi r30,0x0
    20fc:	13 ff fe bb 	l.bf 1be8 <vfnprintf+0xd4>
    2100:	9c 9a ff e0 	l.addi r4,r26,0xffffffe0
    2104:	03 ff fe b9 	l.j 1be8 <vfnprintf+0xd4>
    2108:	9f c0 ff ff 	l.addi r30,r0,0xffffffff
      sign = '+';
      goto rflag;
    case '.':
      if ((ch = *fmt++) == '*') {
	x = va_arg(arg, int);
	prec = x < 0 ? -1 : x;
    210c:	87 dc 00 00 	l.lwz r30,0x0(r28)
    2110:	bd 7e 00 00 	l.sfgesi r30,0x0
    2114:	10 00 00 03 	l.bf 2120 <_min_stack+0x120>
    2118:	9f 9c 00 04 	l.addi r28,r28,0x4
    211c:	9f c0 ff ff 	l.addi r30,r0,0xffffffff
    
    flags = 0;
    dprec = 0;
    width = 0;
    prec = -1;
    sign = '\0';
    2120:	03 ff fe b0 	l.j 1be0 <vfnprintf+0xcc>
    2124:	93 42 00 00 	l.lbs r26,0x0(r2)
      *(cp = buf) = va_arg(arg, int);
      size = 1;
      sign = '\0';
      break;
    case 'D':
      flags |= LONGINT;
    2128:	aa d6 00 10 	l.ori r22,r22,0x10
      /*FALLTHROUGH*/
    case 'd':
    case 'i':
      _uquad = SARG();
    212c:	a4 76 00 20 	l.andi r3,r22,0x20
    2130:	bc 03 00 00 	l.sfeqi r3,0x0
    2134:	10 00 00 38 	l.bf 2214 <_min_stack+0x214>
    2138:	d8 01 28 53 	l.sb 0x53(r1),r5
    213c:	85 7c 00 00 	l.lwz r11,0x0(r28)
    2140:	86 1c 00 04 	l.lwz r16,0x4(r28)
    2144:	9f 9c 00 08 	l.addi r28,r28,0x8
#ifndef _NO_LONGLONG
      if ((quad_t)_uquad < 0)
    2148:	bd 8b 00 00 	l.sfltsi r11,0x0
    214c:	10 00 01 4f 	l.bf 2688 <_min_stack+0x688>
    2150:	e0 6b 80 04 	l.or r3,r11,r16
    2154:	90 a1 00 53 	l.lbs r5,0x53(r1)
    2158:	e0 80 18 02 	l.sub r4,r0,r3
	  {
	    
	    _uquad = -_uquad;
	    sign = '-';
	  }
      base = DEC;
    215c:	9c c0 00 01 	l.addi r6,r0,0x1
      /*FALLTHROUGH*/
    case 'd':
    case 'i':
      _uquad = SARG();
#ifndef _NO_LONGLONG
      if ((quad_t)_uquad < 0)
    2160:	e0 64 18 04 	l.or r3,r4,r3
    2164:	03 ff fe cb 	l.j 1c90 <vfnprintf+0x17c>
    2168:	b8 83 00 5f 	l.srli r4,r3,0x1f
    case 'G':
      // Output nothing at all
      (void) va_arg(arg, double); // take off arg anyway
      cp = "";
      size = 0;
      sign = '\0';
    216c:	9c 80 00 00 	l.addi r4,r0,0x0
    case 'g':
    case 'G':
      // Output nothing at all
      (void) va_arg(arg, double); // take off arg anyway
      cp = "";
      size = 0;
    2170:	9d 00 00 00 	l.addi r8,r0,0x0
    case 'f':
    case 'g':
    case 'G':
      // Output nothing at all
      (void) va_arg(arg, double); // take off arg anyway
      cp = "";
    2174:	1b 00 00 00 	l.movhi r24,0x0
    case 'E':
    case 'f':
    case 'g':
    case 'G':
      // Output nothing at all
      (void) va_arg(arg, double); // take off arg anyway
    2178:	9f 9c 00 08 	l.addi r28,r28,0x8
      cp = "";
      size = 0;
      sign = '\0';
    217c:	d8 01 20 53 	l.sb 0x53(r1),r4
    case 'g':
    case 'G':
      // Output nothing at all
      (void) va_arg(arg, double); // take off arg anyway
      cp = "";
      size = 0;
    2180:	d4 01 40 04 	l.sw 0x4(r1),r8
      sign = '\0';
      break;
    2184:	03 ff fe a4 	l.j 1c14 <vfnprintf+0x100>
    2188:	ab 18 61 a7 	l.ori r24,r24,0x61a7
    case 'u':
      _uquad = UARG();
      base = DEC;
      goto nosign;
    case 'X':
      xdigs = (char *)"0123456789ABCDEF";
    218c:	18 60 00 00 	l.movhi r3,0x0
      goto hex;
    case 'x':
      xdigs = (char *)"0123456789abcdef";
    hex:                    _uquad = UARG();
    2190:	a5 76 00 20 	l.andi r11,r22,0x20
    case 'u':
      _uquad = UARG();
      base = DEC;
      goto nosign;
    case 'X':
      xdigs = (char *)"0123456789ABCDEF";
    2194:	a8 63 62 d3 	l.ori r3,r3,0x62d3
      goto hex;
    case 'x':
      xdigs = (char *)"0123456789abcdef";
    hex:                    _uquad = UARG();
    2198:	bc 0b 00 00 	l.sfeqi r11,0x0
    219c:	0f ff ff 93 	l.bnf 1fe8 <vfnprintf+0x4d4>
    21a0:	d4 01 18 18 	l.sw 0x18(r1),r3
    21a4:	a4 76 00 10 	l.andi r3,r22,0x10
    21a8:	bc 03 00 00 	l.sfeqi r3,0x0
    21ac:	0c 00 01 1c 	l.bnf 261c <_min_stack+0x61c>
    21b0:	a4 96 00 40 	l.andi r4,r22,0x40
    21b4:	bc 04 00 00 	l.sfeqi r4,0x0
    21b8:	0c 00 01 64 	l.bnf 2748 <_min_stack+0x748>
    21bc:	a9 63 00 00 	l.ori r11,r3,0x0
    21c0:	a5 76 02 00 	l.andi r11,r22,0x200
    21c4:	bc 0b 00 00 	l.sfeqi r11,0x0
    21c8:	10 00 01 15 	l.bf 261c <_min_stack+0x61c>
    21cc:	15 00 00 00 	l.nop 0x0
    21d0:	86 1c 00 00 	l.lwz r16,0x0(r28)
    21d4:	a9 64 00 00 	l.ori r11,r4,0x0
    21d8:	03 ff ff 87 	l.j 1ff4 <vfnprintf+0x4e0>
    21dc:	9f 9c 00 04 	l.addi r28,r28,0x4
      goto rflag;
    case 'q':
      flags |= QUADINT;
      goto rflag;
    case 'c':
      *(cp = buf) = va_arg(arg, int);
    21e0:	84 7c 00 00 	l.lwz r3,0x0(r28)
      size = 1;
    21e4:	9c 80 00 01 	l.addi r4,r0,0x1
      sign = '\0';
    21e8:	9d 00 00 00 	l.addi r8,r0,0x0
    case 'q':
      flags |= QUADINT;
      goto rflag;
    case 'c':
      *(cp = buf) = va_arg(arg, int);
      size = 1;
    21ec:	d4 01 20 04 	l.sw 0x4(r1),r4
      goto rflag;
    case 'q':
      flags |= QUADINT;
      goto rflag;
    case 'c':
      *(cp = buf) = va_arg(arg, int);
    21f0:	d8 01 18 24 	l.sb 0x24(r1),r3
      size = 1;
      sign = '\0';
    21f4:	d8 01 40 53 	l.sb 0x53(r1),r8
      goto rflag;
    case 'q':
      flags |= QUADINT;
      goto rflag;
    case 'c':
      *(cp = buf) = va_arg(arg, int);
    21f8:	9f 9c 00 04 	l.addi r28,r28,0x4
      size = 1;
      sign = '\0';
      break;
    21fc:	03 ff fe 86 	l.j 1c14 <vfnprintf+0x100>
    2200:	9f 01 00 24 	l.addi r24,r1,0x24
    case 'D':
      flags |= LONGINT;
      /*FALLTHROUGH*/
    case 'd':
    case 'i':
      _uquad = SARG();
    2204:	a4 76 00 20 	l.andi r3,r22,0x20
    2208:	bc 03 00 00 	l.sfeqi r3,0x0
    220c:	0f ff ff cc 	l.bnf 213c <_min_stack+0x13c>
    2210:	d8 01 28 53 	l.sb 0x53(r1),r5
    2214:	a4 76 00 10 	l.andi r3,r22,0x10
    2218:	bc 03 00 00 	l.sfeqi r3,0x0
    221c:	0c 00 00 d4 	l.bnf 256c <_min_stack+0x56c>
    2220:	a4 76 00 40 	l.andi r3,r22,0x40
    2224:	bc 03 00 00 	l.sfeqi r3,0x0
    2228:	10 00 00 d1 	l.bf 256c <_min_stack+0x56c>
    222c:	15 00 00 00 	l.nop 0x0
    2230:	85 7c 00 00 	l.lwz r11,0x0(r28)
    2234:	9f 9c 00 04 	l.addi r28,r28,0x4
    2238:	b9 6b 00 10 	l.slli r11,r11,0x10
    223c:	ba 0b 00 90 	l.srai r16,r11,0x10
    2240:	03 ff ff c2 	l.j 2148 <_min_stack+0x148>
    2244:	b9 6b 00 9f 	l.srai r11,r11,0x1f
    realsz = dprec > fieldsz ? dprec : fieldsz;
    
    /* right-adjusting blank padding */
    if ((flags & (LADJUST|ZEROPAD)) == 0) {
      if (width - realsz > 0) {
	PAD(width - realsz, blanks);
    2248:	86 01 00 14 	l.lwz r16,0x14(r1)
    224c:	18 60 00 00 	l.movhi r3,0x0
    2250:	a8 90 00 00 	l.ori r4,r16,0x0
    2254:	a8 63 63 dc 	l.ori r3,r3,0x63dc
    2258:	a8 b4 00 00 	l.ori r5,r20,0x0
    225c:	a8 ce 00 00 	l.ori r6,r14,0x0
    2260:	07 ff fe 0d 	l.jal 1a94 <print_back_to_string>
    2264:	a8 f2 00 00 	l.ori r7,r18,0x0
    2268:	bc 0b 00 00 	l.sfeqi r11,0x0
    226c:	0f ff fe d5 	l.bnf 1dc0 <vfnprintf+0x2ac>
    2270:	84 61 00 4c 	l.lwz r3,0x4c(r1)
	ret += width - realsz;
    2274:	85 01 00 14 	l.lwz r8,0x14(r1)
    2278:	e0 63 40 00 	l.add r3,r3,r8
    227c:	d4 01 18 4c 	l.sw 0x4c(r1),r3
      }
    }
    
    /* prefix */
    if (sign) {
    2280:	90 81 00 53 	l.lbs r4,0x53(r1)
    2284:	bc 04 00 00 	l.sfeqi r4,0x0
    2288:	0c 00 00 56 	l.bnf 23e0 <_min_stack+0x3e0>
    228c:	a4 96 00 02 	l.andi r4,r22,0x2
      //PRINT(&sign, 1);
      if(print_back_to_string(&sign, 1, &n, &ret, &stream))goto done;
      ret++;
    } else if (flags & HEXPREFIX) {
    2290:	bc 04 00 00 	l.sfeqi r4,0x0
    2294:	0c 00 00 7a 	l.bnf 247c <_min_stack+0x47c>
    2298:	9d 00 00 30 	l.addi r8,r0,0x30
      if(print_back_to_string(ox, 2, &n, &ret, &stream))goto done;
      ret += 2;
    }
    
    /* right-adjusting zero padding */
    if ((flags & (LADJUST|ZEROPAD)) == ZEROPAD) {
    229c:	84 61 00 08 	l.lwz r3,0x8(r1)
    22a0:	bc 23 00 80 	l.sfnei r3,0x80
    22a4:	0c 00 00 5f 	l.bnf 2420 <_min_stack+0x420>
    22a8:	84 81 00 10 	l.lwz r4,0x10(r1)
	PAD(width - realsz, zeroes);
	ret += width - realsz;
      }
    }
    
    if (dprec - fieldsz > 0) {
    22ac:	84 61 00 00 	l.lwz r3,0x0(r1)
    22b0:	e3 de 18 02 	l.sub r30,r30,r3
    22b4:	bd be 00 00 	l.sflesi r30,0x0
    22b8:	10 00 00 20 	l.bf 2338 <_min_stack+0x338>
    22bc:	bd be 00 10 	l.sflesi r30,0x10
      /* leading zeroes from decimal precision */
      PAD(dprec - fieldsz, zeroes);
    22c0:	10 00 00 12 	l.bf 2308 <_min_stack+0x308>
    22c4:	aa 1e 00 00 	l.ori r16,r30,0x0
    22c8:	00 00 00 05 	l.j 22dc <_min_stack+0x2dc>
    22cc:	18 60 00 00 	l.movhi r3,0x0
    22d0:	bd 50 00 10 	l.sfgtsi r16,0x10
    22d4:	0c 00 00 0e 	l.bnf 230c <_min_stack+0x30c>
    22d8:	18 60 00 00 	l.movhi r3,0x0
    22dc:	9c 80 00 10 	l.addi r4,r0,0x10
    22e0:	a8 63 63 cc 	l.ori r3,r3,0x63cc
    22e4:	a8 b4 00 00 	l.ori r5,r20,0x0
    22e8:	a8 ce 00 00 	l.ori r6,r14,0x0
    22ec:	07 ff fd ea 	l.jal 1a94 <print_back_to_string>
    22f0:	a8 f2 00 00 	l.ori r7,r18,0x0
    22f4:	bc 0b 00 00 	l.sfeqi r11,0x0
    22f8:	13 ff ff f6 	l.bf 22d0 <_min_stack+0x2d0>
    22fc:	9e 10 ff f0 	l.addi r16,r16,0xfffffff0
    
    /* left-adjusting padding (always blank) */
    if (flags & LADJUST) {
      if (width - realsz > 0) {
	PAD(width - realsz, blanks);
	ret += width - realsz;
    2300:	03 ff fe b1 	l.j 1dc4 <vfnprintf+0x2b0>
    2304:	85 61 00 4c 	l.lwz r11,0x4c(r1)
      }
    }
    
    if (dprec - fieldsz > 0) {
      /* leading zeroes from decimal precision */
      PAD(dprec - fieldsz, zeroes);
    2308:	18 60 00 00 	l.movhi r3,0x0
    230c:	a8 90 00 00 	l.ori r4,r16,0x0
    2310:	a8 63 63 cc 	l.ori r3,r3,0x63cc
    2314:	a8 b4 00 00 	l.ori r5,r20,0x0
    2318:	a8 ce 00 00 	l.ori r6,r14,0x0
    231c:	07 ff fd de 	l.jal 1a94 <print_back_to_string>
    2320:	a8 f2 00 00 	l.ori r7,r18,0x0
    2324:	bc 0b 00 00 	l.sfeqi r11,0x0
    2328:	0f ff fe a6 	l.bnf 1dc0 <vfnprintf+0x2ac>
    232c:	84 61 00 4c 	l.lwz r3,0x4c(r1)
      ret += dprec - fieldsz;
    2330:	e3 c3 f0 00 	l.add r30,r3,r30
    2334:	d4 01 f0 4c 	l.sw 0x4c(r1),r30
    }
    
    /* the string or number proper */
    //PRINT(cp, size);
    if(print_back_to_string(cp,size, &n, &ret, &stream))goto done;
    2338:	a8 78 00 00 	l.ori r3,r24,0x0
    233c:	84 81 00 04 	l.lwz r4,0x4(r1)
    2340:	a8 b4 00 00 	l.ori r5,r20,0x0
    2344:	a8 ce 00 00 	l.ori r6,r14,0x0
    2348:	07 ff fd d3 	l.jal 1a94 <print_back_to_string>
    234c:	a8 f2 00 00 	l.ori r7,r18,0x0
    2350:	bc 0b 00 00 	l.sfeqi r11,0x0
    2354:	0f ff fe 9b 	l.bnf 1dc0 <vfnprintf+0x2ac>
    2358:	84 81 00 4c 	l.lwz r4,0x4c(r1)
    ret += size;
    235c:	85 01 00 04 	l.lwz r8,0x4(r1)
    PAD(fpprec, zeroes);
    ret += fpprec;
#endif
    
    /* left-adjusting padding (always blank) */
    if (flags & LADJUST) {
    2360:	a6 d6 00 04 	l.andi r22,r22,0x4
    }
    
    /* the string or number proper */
    //PRINT(cp, size);
    if(print_back_to_string(cp,size, &n, &ret, &stream))goto done;
    ret += size;
    2364:	e0 84 40 00 	l.add r4,r4,r8
    PAD(fpprec, zeroes);
    ret += fpprec;
#endif
    
    /* left-adjusting padding (always blank) */
    if (flags & LADJUST) {
    2368:	bc 16 00 00 	l.sfeqi r22,0x0
    236c:	13 ff fe 01 	l.bf 1b70 <vfnprintf+0x5c>
    2370:	d4 01 20 4c 	l.sw 0x4c(r1),r4
      if (width - realsz > 0) {
    2374:	84 61 00 10 	l.lwz r3,0x10(r1)
    2378:	84 81 00 0c 	l.lwz r4,0xc(r1)
    237c:	e2 c3 20 02 	l.sub r22,r3,r4
    2380:	bd b6 00 00 	l.sflesi r22,0x0
    2384:	13 ff fd fb 	l.bf 1b70 <vfnprintf+0x5c>
    2388:	bd b6 00 10 	l.sflesi r22,0x10
	PAD(width - realsz, blanks);
    238c:	10 00 00 7c 	l.bf 257c <_min_stack+0x57c>
    2390:	aa 16 00 00 	l.ori r16,r22,0x0
    2394:	00 00 00 05 	l.j 23a8 <_min_stack+0x3a8>
    2398:	18 60 00 00 	l.movhi r3,0x0
    239c:	bd 50 00 10 	l.sfgtsi r16,0x10
    23a0:	0c 00 00 78 	l.bnf 2580 <_min_stack+0x580>
    23a4:	18 60 00 00 	l.movhi r3,0x0
    23a8:	9c 80 00 10 	l.addi r4,r0,0x10
    23ac:	a8 63 63 dc 	l.ori r3,r3,0x63dc
    23b0:	a8 b4 00 00 	l.ori r5,r20,0x0
    23b4:	a8 ce 00 00 	l.ori r6,r14,0x0
    23b8:	07 ff fd b7 	l.jal 1a94 <print_back_to_string>
    23bc:	a8 f2 00 00 	l.ori r7,r18,0x0
    23c0:	bc 0b 00 00 	l.sfeqi r11,0x0
    23c4:	13 ff ff f6 	l.bf 239c <_min_stack+0x39c>
    23c8:	9e 10 ff f0 	l.addi r16,r16,0xfffffff0
	ret += width - realsz;
    23cc:	03 ff fe 7e 	l.j 1dc4 <vfnprintf+0x2b0>
    23d0:	85 61 00 4c 	l.lwz r11,0x4c(r1)
       * ``The result of converting a zero value with an
       * explicit precision of zero is no characters.''
       *      -- ANSI X3J11
       */
      cp = buf + BUF;
      if (_uquad != 0 || prec != 0) {
    23d4:	d4 01 20 04 	l.sw 0x4(r1),r4
      /*
       * ``The result of converting a zero value with an
       * explicit precision of zero is no characters.''
       *      -- ANSI X3J11
       */
      cp = buf + BUF;
    23d8:	03 ff fe 55 	l.j 1d2c <vfnprintf+0x218>
    23dc:	ab 0e 00 00 	l.ori r24,r14,0x0
    }
    
    /* prefix */
    if (sign) {
      //PRINT(&sign, 1);
      if(print_back_to_string(&sign, 1, &n, &ret, &stream))goto done;
    23e0:	9c 61 00 53 	l.addi r3,r1,0x53
    23e4:	9c 80 00 01 	l.addi r4,r0,0x1
    23e8:	a8 b4 00 00 	l.ori r5,r20,0x0
    23ec:	a8 ce 00 00 	l.ori r6,r14,0x0
    23f0:	07 ff fd a9 	l.jal 1a94 <print_back_to_string>
    23f4:	a8 f2 00 00 	l.ori r7,r18,0x0
    23f8:	bc 0b 00 00 	l.sfeqi r11,0x0
    23fc:	0f ff fe 71 	l.bnf 1dc0 <vfnprintf+0x2ac>
    2400:	84 61 00 4c 	l.lwz r3,0x4c(r1)
      ret++;
    2404:	9c 63 00 01 	l.addi r3,r3,0x1
    2408:	d4 01 18 4c 	l.sw 0x4c(r1),r3
      if(print_back_to_string(ox, 2, &n, &ret, &stream))goto done;
      ret += 2;
    }
    
    /* right-adjusting zero padding */
    if ((flags & (LADJUST|ZEROPAD)) == ZEROPAD) {
    240c:	84 61 00 08 	l.lwz r3,0x8(r1)
    2410:	bc 23 00 80 	l.sfnei r3,0x80
    2414:	13 ff ff a7 	l.bf 22b0 <_min_stack+0x2b0>
    2418:	84 61 00 00 	l.lwz r3,0x0(r1)
      if (width - realsz > 0) {
    241c:	84 81 00 10 	l.lwz r4,0x10(r1)
    2420:	85 01 00 0c 	l.lwz r8,0xc(r1)
    2424:	e3 44 40 02 	l.sub r26,r4,r8
    2428:	bd ba 00 00 	l.sflesi r26,0x0
    242c:	13 ff ff a0 	l.bf 22ac <_min_stack+0x2ac>
    2430:	bd ba 00 10 	l.sflesi r26,0x10
	PAD(width - realsz, zeroes);
    2434:	10 00 00 5f 	l.bf 25b0 <_min_stack+0x5b0>
    2438:	aa 1a 00 00 	l.ori r16,r26,0x0
    243c:	00 00 00 05 	l.j 2450 <_min_stack+0x450>
    2440:	18 60 00 00 	l.movhi r3,0x0
    2444:	bd 50 00 10 	l.sfgtsi r16,0x10
    2448:	0c 00 00 5b 	l.bnf 25b4 <_min_stack+0x5b4>
    244c:	18 60 00 00 	l.movhi r3,0x0
    2450:	9c 80 00 10 	l.addi r4,r0,0x10
    2454:	a8 63 63 cc 	l.ori r3,r3,0x63cc
    2458:	a8 b4 00 00 	l.ori r5,r20,0x0
    245c:	a8 ce 00 00 	l.ori r6,r14,0x0
    2460:	07 ff fd 8d 	l.jal 1a94 <print_back_to_string>
    2464:	a8 f2 00 00 	l.ori r7,r18,0x0
    2468:	bc 0b 00 00 	l.sfeqi r11,0x0
    246c:	13 ff ff f6 	l.bf 2444 <_min_stack+0x444>
    2470:	9e 10 ff f0 	l.addi r16,r16,0xfffffff0
    
    /* left-adjusting padding (always blank) */
    if (flags & LADJUST) {
      if (width - realsz > 0) {
	PAD(width - realsz, blanks);
	ret += width - realsz;
    2474:	03 ff fe 54 	l.j 1dc4 <vfnprintf+0x2b0>
    2478:	85 61 00 4c 	l.lwz r11,0x4c(r1)
      ret++;
    } else if (flags & HEXPREFIX) {
      ox[0] = '0';
      ox[1] = ch;
      //PRINT(ox, 2);
      if(print_back_to_string(ox, 2, &n, &ret, &stream))goto done;
    247c:	9c 61 00 50 	l.addi r3,r1,0x50
    2480:	9c 80 00 02 	l.addi r4,r0,0x2
    2484:	a8 b4 00 00 	l.ori r5,r20,0x0
    2488:	a8 ce 00 00 	l.ori r6,r14,0x0
    248c:	a8 f2 00 00 	l.ori r7,r18,0x0
    if (sign) {
      //PRINT(&sign, 1);
      if(print_back_to_string(&sign, 1, &n, &ret, &stream))goto done;
      ret++;
    } else if (flags & HEXPREFIX) {
      ox[0] = '0';
    2490:	d8 01 40 50 	l.sb 0x50(r1),r8
      ox[1] = ch;
      //PRINT(ox, 2);
      if(print_back_to_string(ox, 2, &n, &ret, &stream))goto done;
    2494:	07 ff fd 80 	l.jal 1a94 <print_back_to_string>
    2498:	d8 01 d0 51 	l.sb 0x51(r1),r26
    249c:	bc 0b 00 00 	l.sfeqi r11,0x0
    24a0:	0f ff fe 48 	l.bnf 1dc0 <vfnprintf+0x2ac>
    24a4:	84 61 00 4c 	l.lwz r3,0x4c(r1)
      ret += 2;
    24a8:	9c 63 00 02 	l.addi r3,r3,0x2
    24ac:	03 ff ff 7c 	l.j 229c <_min_stack+0x29c>
    24b0:	d4 01 18 4c 	l.sw 0x4c(r1),r3
	  break;
	  
	case HEX:
	  do {
	    *--cp = xdigs[_uquad & 15];
	    _uquad >>= 4;
    24b4:	b8 b0 00 44 	l.srli r5,r16,0x4
	  }
	  break;
	  
	case HEX:
	  do {
	    *--cp = xdigs[_uquad & 15];
    24b8:	85 01 00 18 	l.lwz r8,0x18(r1)
    24bc:	a6 10 00 0f 	l.andi r16,r16,0xf
	    _uquad >>= 4;
    24c0:	b8 cb 00 1c 	l.slli r6,r11,0x1c
	  }
	  break;
	  
	case HEX:
	  do {
	    *--cp = xdigs[_uquad & 15];
    24c4:	e0 88 80 00 	l.add r4,r8,r16
	    _uquad >>= 4;
    24c8:	b9 6b 00 44 	l.srli r11,r11,0x4
	  }
	  break;
	  
	case HEX:
	  do {
	    *--cp = xdigs[_uquad & 15];
    24cc:	8c 84 00 00 	l.lbz r4,0x0(r4)
    24d0:	9f 18 ff ff 	l.addi r24,r24,0xffffffff
	    _uquad >>= 4;
    24d4:	e2 06 28 04 	l.or r16,r6,r5
	  }
	  break;
	  
	case HEX:
	  do {
	    *--cp = xdigs[_uquad & 15];
    24d8:	d8 18 20 00 	l.sb 0x0(r24),r4
	    _uquad >>= 4;
	  } while (_uquad);
    24dc:	e0 8b 80 04 	l.or r4,r11,r16
    24e0:	bc 24 00 00 	l.sfnei r4,0x0
    24e4:	13 ff ff f4 	l.bf 24b4 <_min_stack+0x4b4>
    24e8:	e0 6e c0 02 	l.sub r3,r14,r24
    24ec:	90 a1 00 53 	l.lbs r5,0x53(r1)
    24f0:	03 ff fe 0f 	l.j 1d2c <vfnprintf+0x218>
    24f4:	d4 01 18 04 	l.sw 0x4(r1),r3
	  if (flags & ALT && *cp != '0')
	    *--cp = '0';
	  break;
	  
	case DEC:
	  if (!(flags & QUADINT)) {
    24f8:	a4 76 00 20 	l.andi r3,r22,0x20
    24fc:	bc 03 00 00 	l.sfeqi r3,0x0
    2500:	10 00 00 4a 	l.bf 2628 <_min_stack+0x628>
    2504:	bc b0 00 09 	l.sfleui r16,0x9
	      v = next;
	    }
	    *--cp = to_char(v);
	  }
	  else {
	    while (_uquad >= 10) {
    2508:	bc 2b 00 00 	l.sfnei r11,0x0
    250c:	0c 00 00 93 	l.bnf 2758 <_min_stack+0x758>
    2510:	bc 50 00 09 	l.sfgtui r16,0x9
      /*
       * ``The result of converting a zero value with an
       * explicit precision of zero is no characters.''
       *      -- ANSI X3J11
       */
      cp = buf + BUF;
    2514:	ab 0e 00 00 	l.ori r24,r14,0x0
	    *--cp = to_char(v);
	  }
	  else {
	    while (_uquad >= 10) {
	      /* The following is usually faster than using a modulo */
	      u_quad_t next = _uquad / 10;
    2518:	a8 90 00 00 	l.ori r4,r16,0x0
    251c:	9c a0 00 00 	l.addi r5,r0,0x0
    2520:	a8 6b 00 00 	l.ori r3,r11,0x0
    2524:	9c c0 00 0a 	l.addi r6,r0,0xa
    2528:	04 00 01 65 	l.jal 2abc <__udivdi3>
    252c:	9e 10 00 30 	l.addi r16,r16,0x30
	      *--cp = to_char(_uquad - (next * 10));
    2530:	e0 8c 60 00 	l.add r4,r12,r12
    2534:	9f 18 ff ff 	l.addi r24,r24,0xffffffff
    2538:	b8 a4 00 02 	l.slli r5,r4,0x2
	      v = next;
	    }
	    *--cp = to_char(v);
	  }
	  else {
	    while (_uquad >= 10) {
    253c:	bc 2b 00 00 	l.sfnei r11,0x0
	      /* The following is usually faster than using a modulo */
	      u_quad_t next = _uquad / 10;
	      *--cp = to_char(_uquad - (next * 10));
    2540:	e0 84 28 00 	l.add r4,r4,r5
    2544:	e0 90 20 02 	l.sub r4,r16,r4
	      v = next;
	    }
	    *--cp = to_char(v);
	  }
	  else {
	    while (_uquad >= 10) {
    2548:	0c 00 00 04 	l.bnf 2558 <_min_stack+0x558>
    254c:	d8 18 20 00 	l.sb 0x0(r24),r4
	      /* The following is usually faster than using a modulo */
	      u_quad_t next = _uquad / 10;
    2550:	03 ff ff f2 	l.j 2518 <_min_stack+0x518>
    2554:	aa 0c 00 00 	l.ori r16,r12,0x0
	      v = next;
	    }
	    *--cp = to_char(v);
	  }
	  else {
	    while (_uquad >= 10) {
    2558:	bc 4c 00 09 	l.sfgtui r12,0x9
    255c:	13 ff ff fd 	l.bf 2550 <_min_stack+0x550>
    2560:	15 00 00 00 	l.nop 0x0
	      /* The following is usually faster than using a modulo */
	      u_quad_t next = _uquad / 10;
    2564:	00 00 00 7f 	l.j 2760 <_min_stack+0x760>
    2568:	aa 0c 00 00 	l.ori r16,r12,0x0
    case 'D':
      flags |= LONGINT;
      /*FALLTHROUGH*/
    case 'd':
    case 'i':
      _uquad = SARG();
    256c:	86 1c 00 00 	l.lwz r16,0x0(r28)
    2570:	9f 9c 00 04 	l.addi r28,r28,0x4
    2574:	03 ff fe f5 	l.j 2148 <_min_stack+0x148>
    2578:	b9 70 00 9f 	l.srai r11,r16,0x1f
#endif
    
    /* left-adjusting padding (always blank) */
    if (flags & LADJUST) {
      if (width - realsz > 0) {
	PAD(width - realsz, blanks);
    257c:	18 60 00 00 	l.movhi r3,0x0
    2580:	a8 90 00 00 	l.ori r4,r16,0x0
    2584:	a8 63 63 dc 	l.ori r3,r3,0x63dc
    2588:	a8 b4 00 00 	l.ori r5,r20,0x0
    258c:	a8 ce 00 00 	l.ori r6,r14,0x0
    2590:	07 ff fd 41 	l.jal 1a94 <print_back_to_string>
    2594:	a8 f2 00 00 	l.ori r7,r18,0x0
    2598:	bc 0b 00 00 	l.sfeqi r11,0x0
    259c:	0f ff fe 09 	l.bnf 1dc0 <vfnprintf+0x2ac>
    25a0:	84 61 00 4c 	l.lwz r3,0x4c(r1)
	ret += width - realsz;
    25a4:	e2 c3 b0 00 	l.add r22,r3,r22
    25a8:	03 ff fd 72 	l.j 1b70 <vfnprintf+0x5c>
    25ac:	d4 01 b0 4c 	l.sw 0x4c(r1),r22
    }
    
    /* right-adjusting zero padding */
    if ((flags & (LADJUST|ZEROPAD)) == ZEROPAD) {
      if (width - realsz > 0) {
	PAD(width - realsz, zeroes);
    25b0:	18 60 00 00 	l.movhi r3,0x0
    25b4:	a8 90 00 00 	l.ori r4,r16,0x0
    25b8:	a8 63 63 cc 	l.ori r3,r3,0x63cc
    25bc:	a8 b4 00 00 	l.ori r5,r20,0x0
    25c0:	a8 ce 00 00 	l.ori r6,r14,0x0
    25c4:	07 ff fd 34 	l.jal 1a94 <print_back_to_string>
    25c8:	a8 f2 00 00 	l.ori r7,r18,0x0
    25cc:	bc 0b 00 00 	l.sfeqi r11,0x0
    25d0:	0f ff fd fc 	l.bnf 1dc0 <vfnprintf+0x2ac>
    25d4:	84 61 00 4c 	l.lwz r3,0x4c(r1)
	ret += width - realsz;
    25d8:	e3 43 d0 00 	l.add r26,r3,r26
    25dc:	03 ff ff 34 	l.j 22ac <_min_stack+0x2ac>
    25e0:	d4 01 d0 4c 	l.sw 0x4c(r1),r26
      continue;       /* no output */
    case 'O':
      flags |= LONGINT;
      /*FALLTHROUGH*/
    case 'o':
      _uquad = UARG();
    25e4:	86 1c 00 00 	l.lwz r16,0x0(r28)
    25e8:	e0 80 80 02 	l.sub r4,r0,r16
    25ec:	9f 9c 00 04 	l.addi r28,r28,0x4
    25f0:	e0 84 80 04 	l.or r4,r4,r16
      base = OCT;
    25f4:	a8 cb 00 00 	l.ori r6,r11,0x0
      continue;       /* no output */
    case 'O':
      flags |= LONGINT;
      /*FALLTHROUGH*/
    case 'o':
      _uquad = UARG();
    25f8:	03 ff fd a3 	l.j 1c84 <vfnprintf+0x170>
    25fc:	b8 84 00 5f 	l.srli r4,r4,0x1f
      break;
    case 'U':
      flags |= LONGINT;
      /*FALLTHROUGH*/
    case 'u':
      _uquad = UARG();
    2600:	86 1c 00 00 	l.lwz r16,0x0(r28)
    2604:	e0 80 80 02 	l.sub r4,r0,r16
    2608:	9f 9c 00 04 	l.addi r28,r28,0x4
    260c:	e0 84 80 04 	l.or r4,r4,r16
      base = DEC;
    2610:	9c c0 00 01 	l.addi r6,r0,0x1
      break;
    case 'U':
      flags |= LONGINT;
      /*FALLTHROUGH*/
    case 'u':
      _uquad = UARG();
    2614:	03 ff fd 9c 	l.j 1c84 <vfnprintf+0x170>
    2618:	b8 84 00 5f 	l.srli r4,r4,0x1f
    case 'X':
      xdigs = (char *)"0123456789ABCDEF";
      goto hex;
    case 'x':
      xdigs = (char *)"0123456789abcdef";
    hex:                    _uquad = UARG();
    261c:	86 1c 00 00 	l.lwz r16,0x0(r28)
    2620:	03 ff fe 75 	l.j 1ff4 <vfnprintf+0x4e0>
    2624:	9f 9c 00 04 	l.addi r28,r28,0x4
	  
	case DEC:
	  if (!(flags & QUADINT)) {
	    /* many numbers are 1 digit */
	    unsigned long v = (unsigned long)_uquad;
	    while (v >= 10) {
    2628:	0c 00 00 05 	l.bnf 263c <_min_stack+0x63c>
    262c:	ab 0e 00 00 	l.ori r24,r14,0x0
	      /* The following is usually faster than using a modulo */
	      unsigned long next = v / 10;
	      *--cp = to_char(v - (next * 10));
	      v = next;
	    }
	    *--cp = to_char(v);
    2630:	00 00 00 10 	l.j 2670 <_min_stack+0x670>
    2634:	9f 18 ff ff 	l.addi r24,r24,0xffffffff
	  if (!(flags & QUADINT)) {
	    /* many numbers are 1 digit */
	    unsigned long v = (unsigned long)_uquad;
	    while (v >= 10) {
	      /* The following is usually faster than using a modulo */
	      unsigned long next = v / 10;
    2638:	aa 04 00 00 	l.ori r16,r4,0x0
    263c:	9d 00 00 0a 	l.addi r8,r0,0xa
	      *--cp = to_char(v - (next * 10));
    2640:	9f 18 ff ff 	l.addi r24,r24,0xffffffff
	  if (!(flags & QUADINT)) {
	    /* many numbers are 1 digit */
	    unsigned long v = (unsigned long)_uquad;
	    while (v >= 10) {
	      /* The following is usually faster than using a modulo */
	      unsigned long next = v / 10;
    2644:	e0 90 43 0a 	l.divu r4,r16,r8
	      *--cp = to_char(v - (next * 10));
    2648:	e0 a4 20 00 	l.add r5,r4,r4
    264c:	9e 10 00 30 	l.addi r16,r16,0x30
    2650:	b8 c5 00 02 	l.slli r6,r5,0x2
	  
	case DEC:
	  if (!(flags & QUADINT)) {
	    /* many numbers are 1 digit */
	    unsigned long v = (unsigned long)_uquad;
	    while (v >= 10) {
    2654:	bc 44 00 09 	l.sfgtui r4,0x9
	      /* The following is usually faster than using a modulo */
	      unsigned long next = v / 10;
	      *--cp = to_char(v - (next * 10));
    2658:	e0 a5 30 00 	l.add r5,r5,r6
    265c:	e2 10 28 02 	l.sub r16,r16,r5
	  
	case DEC:
	  if (!(flags & QUADINT)) {
	    /* many numbers are 1 digit */
	    unsigned long v = (unsigned long)_uquad;
	    while (v >= 10) {
    2660:	13 ff ff f6 	l.bf 2638 <_min_stack+0x638>
    2664:	d8 18 80 00 	l.sb 0x0(r24),r16
	      /* The following is usually faster than using a modulo */
	      unsigned long next = v / 10;
    2668:	aa 04 00 00 	l.ori r16,r4,0x0
	      *--cp = to_char(v - (next * 10));
	      v = next;
	    }
	    *--cp = to_char(v);
    266c:	9f 18 ff ff 	l.addi r24,r24,0xffffffff
    2670:	9e 10 00 30 	l.addi r16,r16,0x30
    2674:	e0 6e c0 02 	l.sub r3,r14,r24
    2678:	d4 01 18 04 	l.sw 0x4(r1),r3
    267c:	d8 18 80 00 	l.sb 0x0(r24),r16
    2680:	03 ff fd ab 	l.j 1d2c <vfnprintf+0x218>
    2684:	90 a1 00 53 	l.lbs r5,0x53(r1)
#else
	if ((long) _uquad < 0)
#endif
	  {
	    
	    _uquad = -_uquad;
    2688:	e2 00 80 02 	l.sub r16,r0,r16
    268c:	bc 50 00 00 	l.sfgtui r16,0x0
    2690:	0c 00 00 1e 	l.bnf 2708 <_min_stack+0x708>
    2694:	9c 60 00 01 	l.addi r3,r0,0x1
    2698:	e1 60 58 02 	l.sub r11,r0,r11
	    sign = '-';
    269c:	9c a0 00 2d 	l.addi r5,r0,0x2d
#else
	if ((long) _uquad < 0)
#endif
	  {
	    
	    _uquad = -_uquad;
    26a0:	e1 6b 18 02 	l.sub r11,r11,r3
	    sign = '-';
    26a4:	9c 60 00 2d 	l.addi r3,r0,0x2d
	  }
      base = DEC;
    26a8:	9c c0 00 01 	l.addi r6,r0,0x1
	if ((long) _uquad < 0)
#endif
	  {
	    
	    _uquad = -_uquad;
	    sign = '-';
    26ac:	d8 01 18 53 	l.sb 0x53(r1),r3
    26b0:	e0 6b 80 04 	l.or r3,r11,r16
    26b4:	e0 80 18 02 	l.sub r4,r0,r3
    26b8:	e0 64 18 04 	l.or r3,r4,r3
    26bc:	03 ff fd 75 	l.j 1c90 <vfnprintf+0x17c>
    26c0:	b8 83 00 5f 	l.srli r4,r3,0x1f
#ifndef _NO_LONGLONG
      if (flags & QUADINT)
	*va_arg(arg, quad_t *) = ret;
      else 
#endif
	if (flags & LONGINT)
    26c4:	a4 76 00 10 	l.andi r3,r22,0x10
    26c8:	bc 03 00 00 	l.sfeqi r3,0x0
    26cc:	0c 00 00 09 	l.bnf 26f0 <_min_stack+0x6f0>
    26d0:	a4 76 00 40 	l.andi r3,r22,0x40
	  *va_arg(arg, long *) = ret;
	else if (flags & SHORTINT)
    26d4:	bc 03 00 00 	l.sfeqi r3,0x0
    26d8:	10 00 00 06 	l.bf 26f0 <_min_stack+0x6f0>
    26dc:	15 00 00 00 	l.nop 0x0
	  *va_arg(arg, short *) = ret;
    26e0:	84 7c 00 00 	l.lwz r3,0x0(r28)
    26e4:	9f 9c 00 04 	l.addi r28,r28,0x4
    26e8:	03 ff fd 22 	l.j 1b70 <vfnprintf+0x5c>
    26ec:	dc 03 30 00 	l.sh 0x0(r3),r6
	else if (flags & SIZET)
	  *va_arg(arg, size_t *) = ret;
	else
	  *va_arg(arg, int *) = ret;
    26f0:	84 7c 00 00 	l.lwz r3,0x0(r28)
    26f4:	9f 9c 00 04 	l.addi r28,r28,0x4
    26f8:	03 ff fd 1e 	l.j 1b70 <vfnprintf+0x5c>
    26fc:	d4 03 30 00 	l.sw 0x0(r3),r6
	 * strlen() will go further.
	 */
	char *p = (char *)memchr(cp, 0, prec);
	
	if (p != NULL) {
	  size = p - cp;
    2700:	03 ff fe 30 	l.j 1fc0 <vfnprintf+0x4ac>
    2704:	d4 01 f0 04 	l.sw 0x4(r1),r30
#else
	if ((long) _uquad < 0)
#endif
	  {
	    
	    _uquad = -_uquad;
    2708:	03 ff ff e4 	l.j 2698 <_min_stack+0x698>
    270c:	9c 60 00 00 	l.addi r3,r0,0x0
      break;
    case 'U':
      flags |= LONGINT;
      /*FALLTHROUGH*/
    case 'u':
      _uquad = UARG();
    2710:	86 1c 00 00 	l.lwz r16,0x0(r28)
    2714:	a6 10 ff ff 	l.andi r16,r16,0xffff
    2718:	9f 9c 00 04 	l.addi r28,r28,0x4
    271c:	e0 80 80 02 	l.sub r4,r0,r16
      base = DEC;
    2720:	9c c0 00 01 	l.addi r6,r0,0x1
      break;
    case 'U':
      flags |= LONGINT;
      /*FALLTHROUGH*/
    case 'u':
      _uquad = UARG();
    2724:	03 ff fd 58 	l.j 1c84 <vfnprintf+0x170>
    2728:	b8 84 00 5f 	l.srli r4,r4,0x1f
      continue;       /* no output */
    case 'O':
      flags |= LONGINT;
      /*FALLTHROUGH*/
    case 'o':
      _uquad = UARG();
    272c:	86 1c 00 00 	l.lwz r16,0x0(r28)
    2730:	a6 10 ff ff 	l.andi r16,r16,0xffff
    2734:	9f 9c 00 04 	l.addi r28,r28,0x4
    2738:	e0 80 80 02 	l.sub r4,r0,r16
      base = OCT;
    273c:	a8 c3 00 00 	l.ori r6,r3,0x0
      continue;       /* no output */
    case 'O':
      flags |= LONGINT;
      /*FALLTHROUGH*/
    case 'o':
      _uquad = UARG();
    2740:	03 ff fd 51 	l.j 1c84 <vfnprintf+0x170>
    2744:	b8 84 00 5f 	l.srli r4,r4,0x1f
    case 'X':
      xdigs = (char *)"0123456789ABCDEF";
      goto hex;
    case 'x':
      xdigs = (char *)"0123456789abcdef";
    hex:                    _uquad = UARG();
    2748:	86 1c 00 00 	l.lwz r16,0x0(r28)
    274c:	a6 10 ff ff 	l.andi r16,r16,0xffff
    2750:	03 ff fe 29 	l.j 1ff4 <vfnprintf+0x4e0>
    2754:	9f 9c 00 04 	l.addi r28,r28,0x4
	      v = next;
	    }
	    *--cp = to_char(v);
	  }
	  else {
	    while (_uquad >= 10) {
    2758:	13 ff ff 6f 	l.bf 2514 <_min_stack+0x514>
    275c:	ab 0e 00 00 	l.ori r24,r14,0x0
	      /* The following is usually faster than using a modulo */
	      u_quad_t next = _uquad / 10;
	      *--cp = to_char(_uquad - (next * 10));
	      _uquad = next;
	    }
	    *--cp = to_char(_uquad);
    2760:	9f 18 ff ff 	l.addi r24,r24,0xffffffff
    2764:	9e 10 00 30 	l.addi r16,r16,0x30
    2768:	e0 8e c0 02 	l.sub r4,r14,r24
    276c:	d4 01 20 04 	l.sw 0x4(r1),r4
    2770:	d8 18 80 00 	l.sb 0x0(r24),r16
    2774:	03 ff fd 6e 	l.j 1d2c <vfnprintf+0x218>
    2778:	90 a1 00 53 	l.lbs r5,0x53(r1)
      break;
    case 'z':
      flags |= SIZET;
      goto rflag;
    default:        /* "%?" prints ?, unless ? is NUL */
      if (ch == '\0')
    277c:	03 ff fd 92 	l.j 1dc4 <vfnprintf+0x2b0>
    2780:	a9 66 00 00 	l.ori r11,r6,0x0
    case 'h':
      flags |= SHORTINT;
      goto rflag;
    case 'l':
      if (*fmt == 'l') {
	fmt++;
    2784:	9c 42 00 01 	l.addi r2,r2,0x1
	flags |= QUADINT;
    2788:	aa d6 00 20 	l.ori r22,r22,0x20
    278c:	03 ff fd 15 	l.j 1be0 <vfnprintf+0xcc>
    2790:	93 42 00 00 	l.lbs r26,0x0(r2)
	  if (size > prec)
	    size = prec;
	} else
	  size = prec;
      } else
	size = strlen(cp);
    2794:	04 00 00 90 	l.jal 29d4 <strlen>
    2798:	a8 78 00 00 	l.ori r3,r24,0x0
    279c:	03 ff fe 09 	l.j 1fc0 <vfnprintf+0x4ac>
    27a0:	d4 01 58 04 	l.sw 0x4(r1),r11
	  do {
	    *--cp = to_char(_uquad & 7);
	    _uquad >>= 3;
	  } while (_uquad);
	  /* handle octal leading 0 */
	  if (flags & ALT && *cp != '0')
    27a4:	e0 8e c0 02 	l.sub r4,r14,r24
    27a8:	90 a1 00 53 	l.lbs r5,0x53(r1)
    27ac:	03 ff fd 60 	l.j 1d2c <vfnprintf+0x218>
    27b0:	d4 01 20 04 	l.sw 0x4(r1),r4
      flags |= HEXPREFIX;
      ch = 'x';
      goto nosign;
    case 's':
      if ((cp = va_arg(arg, char *)) == NULL)
	cp = (char *)"(null)";
    27b4:	1b 00 00 00 	l.movhi r24,0x0
    27b8:	03 ff fd f4 	l.j 1f88 <vfnprintf+0x474>
    27bc:	ab 18 62 cc 	l.ori r24,r24,0x62cc

000027c0 <sprintf>:
  /* NOTREACHED */
}

int
sprintf(char* str, const char *fmt, ...)
{
    27c0:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    27c4:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
    27c8:	a8 a4 00 00 	l.ori r5,r4,0x0
	va_list args;
	
	va_start(args, fmt);

	return vfnprintf(str, 1024, fmt, args);
    27cc:	9c c1 00 04 	l.addi r6,r1,0x4
    27d0:	07 ff fc d1 	l.jal 1b14 <vfnprintf>
    27d4:	9c 80 04 00 	l.addi r4,r0,0x400
	
}
    27d8:	9c 21 00 04 	l.addi r1,r1,0x4
    27dc:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    27e0:	44 00 48 00 	l.jr r9
    27e4:	15 00 00 00 	l.nop 0x0

000027e8 <printf_to_sim>:
// Actual printf function we call, with static buffer of 512 bytes
char PRINTFBUFFER[PRINTFBUFFER_SIZE]; // Declare a global printf buffer

int 
printf_to_sim(const char *fmt, ...)
{
    27e8:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    27ec:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    27f0:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    27f4:	a8 a3 00 00 	l.ori r5,r3,0x0
    27f8:	9c 21 ff f4 	l.addi r1,r1,0xfffffff4

  va_list args;
  va_start(args, fmt);
  
  int str_l = vfnprintf(PRINTFBUFFER, PRINTFBUFFER_SIZE, fmt, args);
    27fc:	18 60 00 00 	l.movhi r3,0x0
    2800:	9c 80 02 00 	l.addi r4,r0,0x200
    2804:	a8 63 65 2c 	l.ori r3,r3,0x652c
    2808:	07 ff fc c3 	l.jal 1b14 <vfnprintf>
    280c:	9c c1 00 0c 	l.addi r6,r1,0xc
  
  if (!str_l) return -1; // no length string - just return
    2810:	bc 0b 00 00 	l.sfeqi r11,0x0
    2814:	10 00 00 14 	l.bf 2864 <printf_to_sim+0x7c>
    2818:	a9 cb 00 00 	l.ori r14,r11,0x0

  char c;
  int i=0;
  while(i<str_l)  sim_putc(PRINTFBUFFER[i++]);
    281c:	bd ab 00 00 	l.sflesi r11,0x0
    2820:	10 00 00 0b 	l.bf 284c <printf_to_sim+0x64>
    2824:	9c 40 00 00 	l.addi r2,r0,0x0
#include "cpu-utils.h"
// Actual printf function we call, with static buffer of 512 bytes
char PRINTFBUFFER[PRINTFBUFFER_SIZE]; // Declare a global printf buffer

int 
printf_to_sim(const char *fmt, ...)
    2828:	18 80 00 00 	l.movhi r4,0x0
    282c:	a8 84 65 2c 	l.ori r4,r4,0x652c
    2830:	e0 62 20 00 	l.add r3,r2,r4
  
  if (!str_l) return -1; // no length string - just return

  char c;
  int i=0;
  while(i<str_l)  sim_putc(PRINTFBUFFER[i++]);
    2834:	9c 42 00 01 	l.addi r2,r2,0x1
    2838:	07 ff fb 29 	l.jal 14dc <sim_putc>
    283c:	8c 63 00 00 	l.lbz r3,0x0(r3)
    2840:	e5 4e 10 00 	l.sfgts r14,r2
    2844:	13 ff ff fa 	l.bf 282c <printf_to_sim+0x44>
    2848:	18 80 00 00 	l.movhi r4,0x0
  
  va_end(args);

  return str_l;
}
    284c:	9c 21 00 0c 	l.addi r1,r1,0xc
    2850:	a9 6e 00 00 	l.ori r11,r14,0x0
    2854:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    2858:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    285c:	44 00 48 00 	l.jr r9
    2860:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)
    2864:	9c 21 00 0c 	l.addi r1,r1,0xc
  va_list args;
  va_start(args, fmt);
  
  int str_l = vfnprintf(PRINTFBUFFER, PRINTFBUFFER_SIZE, fmt, args);
  
  if (!str_l) return -1; // no length string - just return
    2868:	9d c0 ff ff 	l.addi r14,r0,0xffffffff
  while(i<str_l)  sim_putc(PRINTFBUFFER[i++]);
  
  va_end(args);

  return str_l;
}
    286c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    2870:	a9 6e 00 00 	l.ori r11,r14,0x0
    2874:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    2878:	44 00 48 00 	l.jr r9
    287c:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

00002880 <puts_to_sim>:

int 
puts_to_sim(const char *str)
{
    2880:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    2884:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
  return printf_to_sim("%s\n", str);
    2888:	d4 01 18 00 	l.sw 0x0(r1),r3
    288c:	18 60 00 00 	l.movhi r3,0x0
    2890:	07 ff ff d6 	l.jal 27e8 <printf_to_sim>
    2894:	a8 63 62 f5 	l.ori r3,r3,0x62f5
}
    2898:	9c 21 00 08 	l.addi r1,r1,0x8
    289c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    28a0:	44 00 48 00 	l.jr r9
    28a4:	15 00 00 00 	l.nop 0x0

000028a8 <printf_to_uart>:
// required to compile everything.
#include "uart.h"

int
printf_to_uart(const char *fmt, ...)
{
    28a8:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    28ac:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    28b0:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    28b4:	a8 a3 00 00 	l.ori r5,r3,0x0
    28b8:	9c 21 ff f4 	l.addi r1,r1,0xfffffff4

  va_list args;
  va_start(args, fmt);
  
  int str_l = vfnprintf(PRINTFBUFFER, PRINTFBUFFER_SIZE, fmt, args);
    28bc:	18 60 00 00 	l.movhi r3,0x0
    28c0:	9c 80 02 00 	l.addi r4,r0,0x200
    28c4:	a8 63 65 2c 	l.ori r3,r3,0x652c
    28c8:	07 ff fc 93 	l.jal 1b14 <vfnprintf>
    28cc:	9c c1 00 0c 	l.addi r6,r1,0xc
  
  if (!str_l) return -1; // no length string - just return
    28d0:	bc 0b 00 00 	l.sfeqi r11,0x0
    28d4:	10 00 00 15 	l.bf 2928 <printf_to_uart+0x80>
    28d8:	a9 cb 00 00 	l.ori r14,r11,0x0

  // Assumes uart is initialised
  int i=0;while(i<str_l) uart_putc(DEFAULT_UART,PRINTFBUFFER[i++]);
    28dc:	bd ab 00 00 	l.sflesi r11,0x0
    28e0:	10 00 00 0c 	l.bf 2910 <printf_to_uart+0x68>
    28e4:	9c 40 00 00 	l.addi r2,r0,0x0
// Calls to the UART driver are always in the library - hence it is always
// required to compile everything.
#include "uart.h"

int
printf_to_uart(const char *fmt, ...)
    28e8:	18 60 00 00 	l.movhi r3,0x0
    28ec:	a8 63 65 2c 	l.ori r3,r3,0x652c
    28f0:	e0 82 18 00 	l.add r4,r2,r3
  int str_l = vfnprintf(PRINTFBUFFER, PRINTFBUFFER_SIZE, fmt, args);
  
  if (!str_l) return -1; // no length string - just return

  // Assumes uart is initialised
  int i=0;while(i<str_l) uart_putc(DEFAULT_UART,PRINTFBUFFER[i++]);
    28f4:	9c 60 00 00 	l.addi r3,r0,0x0
    28f8:	90 84 00 00 	l.lbs r4,0x0(r4)
    28fc:	07 ff fb b5 	l.jal 17d0 <uart_putc>
    2900:	9c 42 00 01 	l.addi r2,r2,0x1
    2904:	e5 4e 10 00 	l.sfgts r14,r2
    2908:	13 ff ff f9 	l.bf 28ec <printf_to_uart+0x44>
    290c:	18 60 00 00 	l.movhi r3,0x0

  va_end(args);

  return str_l;
  
}
    2910:	9c 21 00 0c 	l.addi r1,r1,0xc
    2914:	a9 6e 00 00 	l.ori r11,r14,0x0
    2918:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    291c:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    2920:	44 00 48 00 	l.jr r9
    2924:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)
    2928:	9c 21 00 0c 	l.addi r1,r1,0xc
  va_list args;
  va_start(args, fmt);
  
  int str_l = vfnprintf(PRINTFBUFFER, PRINTFBUFFER_SIZE, fmt, args);
  
  if (!str_l) return -1; // no length string - just return
    292c:	9d c0 ff ff 	l.addi r14,r0,0xffffffff

  va_end(args);

  return str_l;
  
}
    2930:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    2934:	a9 6e 00 00 	l.ori r11,r14,0x0
    2938:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    293c:	44 00 48 00 	l.jr r9
    2940:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

00002944 <putchar_to_uart>:

int 
putchar_to_uart(int c)
{
    2944:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
    2948:	a8 43 00 00 	l.ori r2,r3,0x0
  printf_to_uart("%c",c);
    294c:	18 60 00 00 	l.movhi r3,0x0
  
}

int 
putchar_to_uart(int c)
{
    2950:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
  printf_to_uart("%c",c);
    2954:	a8 63 62 f9 	l.ori r3,r3,0x62f9
  
}

int 
putchar_to_uart(int c)
{
    2958:	9c 21 ff f4 	l.addi r1,r1,0xfffffff4
  printf_to_uart("%c",c);
    295c:	07 ff ff d3 	l.jal 28a8 <printf_to_uart>
    2960:	d4 01 10 00 	l.sw 0x0(r1),r2
 
  return c;
}
    2964:	9c 21 00 0c 	l.addi r1,r1,0xc
    2968:	a9 62 00 00 	l.ori r11,r2,0x0
    296c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    2970:	44 00 48 00 	l.jr r9
    2974:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

00002978 <puts_to_uart>:

int 
puts_to_uart(const char *str)
{
    2978:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    297c:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
  return printf_to_uart("%s\n", str);
    2980:	d4 01 18 00 	l.sw 0x0(r1),r3
    2984:	18 60 00 00 	l.movhi r3,0x0
    2988:	07 ff ff c8 	l.jal 28a8 <printf_to_uart>
    298c:	a8 63 62 f5 	l.ori r3,r3,0x62f5
}
    2990:	9c 21 00 08 	l.addi r1,r1,0x8
    2994:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    2998:	44 00 48 00 	l.jr r9
    299c:	15 00 00 00 	l.nop 0x0

000029a0 <memcpy>:
#ifdef __BCC__
  while (n--) {
    *r1++ = *r2++;
  }
#else
  while (n) {
    29a0:	bc 05 00 00 	l.sfeqi r5,0x0
    29a4:	10 00 00 0a 	l.bf 29cc <memcpy+0x2c>
    29a8:	15 00 00 00 	l.nop 0x0
    29ac:	9c c0 00 00 	l.addi r6,r0,0x0

/* Simple C functions */

/* memcpy */

void* memcpy( void* s1, void* s2, size_t n)
    29b0:	e1 04 30 00 	l.add r8,r4,r6
    29b4:	e0 e3 30 00 	l.add r7,r3,r6
  while (n--) {
    *r1++ = *r2++;
  }
#else
  while (n) {
    *r1++ = *r2++;
    29b8:	8d 08 00 00 	l.lbz r8,0x0(r8)
    29bc:	9c c6 00 01 	l.addi r6,r6,0x1
#ifdef __BCC__
  while (n--) {
    *r1++ = *r2++;
  }
#else
  while (n) {
    29c0:	e4 26 28 00 	l.sfne r6,r5
    29c4:	13 ff ff fb 	l.bf 29b0 <memcpy+0x10>
    29c8:	d8 07 40 00 	l.sb 0x0(r7),r8
    *r1++ = *r2++;
    --n;
  }
#endif
  return s1;
}
    29cc:	44 00 48 00 	l.jr r9
    29d0:	a9 63 00 00 	l.ori r11,r3,0x0

000029d4 <strlen>:

/* strlen */
size_t strlen(const char*s)
{
  const char* p;
  for (p=s; *p; p++);
    29d4:	91 63 00 00 	l.lbs r11,0x0(r3)
    29d8:	bc 0b 00 00 	l.sfeqi r11,0x0
    29dc:	10 00 00 0a 	l.bf 2a04 <strlen+0x30>
    29e0:	15 00 00 00 	l.nop 0x0
    29e4:	a9 63 00 00 	l.ori r11,r3,0x0
    29e8:	9d 6b 00 01 	l.addi r11,r11,0x1
    29ec:	90 8b 00 00 	l.lbs r4,0x0(r11)
    29f0:	bc 24 00 00 	l.sfnei r4,0x0
    29f4:	13 ff ff fe 	l.bf 29ec <strlen+0x18>
    29f8:	9d 6b 00 01 	l.addi r11,r11,0x1
    29fc:	9d 6b ff ff 	l.addi r11,r11,0xffffffff
    2a00:	e1 6b 18 02 	l.sub r11,r11,r3
  return p - s;
}
    2a04:	44 00 48 00 	l.jr r9
    2a08:	15 00 00 00 	l.nop 0x0

00002a0c <memchr>:
        const char *np = (const char *) n;
#else
# define np n
#endif

        while (np) {
    2a0c:	bc 05 00 00 	l.sfeqi r5,0x0
    2a10:	10 00 00 12 	l.bf 2a58 <memchr+0x4c>
    2a14:	a9 65 00 00 	l.ori r11,r5,0x0
                if (*r == ((unsigned char)c)) {
    2a18:	8c c3 00 00 	l.lbz r6,0x0(r3)
    2a1c:	a4 84 00 ff 	l.andi r4,r4,0xff
    2a20:	e4 06 20 00 	l.sfeq r6,r4
    2a24:	0c 00 00 08 	l.bnf 2a44 <memchr+0x38>
    2a28:	a9 63 00 00 	l.ori r11,r3,0x0
    2a2c:	00 00 00 0b 	l.j 2a58 <memchr+0x4c>
    2a30:	15 00 00 00 	l.nop 0x0
    2a34:	8c c3 00 00 	l.lbz r6,0x0(r3)
    2a38:	e4 06 20 00 	l.sfeq r6,r4
    2a3c:	10 00 00 09 	l.bf 2a60 <memchr+0x54>
    2a40:	15 00 00 00 	l.nop 0x0
                        return (void *) r;     /* silence the warning */
                }
                ++r;
                --np;
    2a44:	9c a5 ff ff 	l.addi r5,r5,0xffffffff
        const char *np = (const char *) n;
#else
# define np n
#endif

        while (np) {
    2a48:	bc 25 00 00 	l.sfnei r5,0x0
    2a4c:	13 ff ff fa 	l.bf 2a34 <memchr+0x28>
    2a50:	9c 63 00 01 	l.addi r3,r3,0x1
                }
                ++r;
                --np;
        }

        return NULL;
    2a54:	a9 65 00 00 	l.ori r11,r5,0x0
}
    2a58:	44 00 48 00 	l.jr r9
    2a5c:	15 00 00 00 	l.nop 0x0
    2a60:	44 00 48 00 	l.jr r9
    2a64:	a9 63 00 00 	l.ori r11,r3,0x0

00002a68 <rand>:
rand ()
{
  static unsigned long int lfsr = RAND_LFSR_SEED;
  static int period = 0;
  /* taps: 32 31 29 1; characteristic polynomial: x^32 + x^31 + x^29 + x + 1 */
  lfsr = (lfsr >> 1) ^ (unsigned long int)((0 - (lfsr & 1u)) & 0xd0000001u); 
    2a68:	18 60 00 00 	l.movhi r3,0x0

   @return The next pseudo-random number                                     */
/* --------------------------------------------------------------------------*/
unsigned long int
rand ()
{
    2a6c:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
  static unsigned long int lfsr = RAND_LFSR_SEED;
  static int period = 0;
  /* taps: 32 31 29 1; characteristic polynomial: x^32 + x^31 + x^29 + x + 1 */
  lfsr = (lfsr >> 1) ^ (unsigned long int)((0 - (lfsr & 1u)) & 0xd0000001u); 
    2a70:	a8 63 63 ec 	l.ori r3,r3,0x63ec
  ++period;
    2a74:	18 80 00 00 	l.movhi r4,0x0
rand ()
{
  static unsigned long int lfsr = RAND_LFSR_SEED;
  static int period = 0;
  /* taps: 32 31 29 1; characteristic polynomial: x^32 + x^31 + x^29 + x + 1 */
  lfsr = (lfsr >> 1) ^ (unsigned long int)((0 - (lfsr & 1u)) & 0xd0000001u); 
    2a78:	84 a3 00 00 	l.lwz r5,0x0(r3)
    2a7c:	18 40 d0 00 	l.movhi r2,0xd000
    2a80:	a5 65 00 01 	l.andi r11,r5,0x1
  ++period;
    2a84:	a8 84 63 f0 	l.ori r4,r4,0x63f0
rand ()
{
  static unsigned long int lfsr = RAND_LFSR_SEED;
  static int period = 0;
  /* taps: 32 31 29 1; characteristic polynomial: x^32 + x^31 + x^29 + x + 1 */
  lfsr = (lfsr >> 1) ^ (unsigned long int)((0 - (lfsr & 1u)) & 0xd0000001u); 
    2a88:	a8 42 00 01 	l.ori r2,r2,0x1
    2a8c:	e1 60 58 02 	l.sub r11,r0,r11
    2a90:	b8 a5 00 41 	l.srli r5,r5,0x1
  ++period;
    2a94:	84 c4 00 00 	l.lwz r6,0x0(r4)
rand ()
{
  static unsigned long int lfsr = RAND_LFSR_SEED;
  static int period = 0;
  /* taps: 32 31 29 1; characteristic polynomial: x^32 + x^31 + x^29 + x + 1 */
  lfsr = (lfsr >> 1) ^ (unsigned long int)((0 - (lfsr & 1u)) & 0xd0000001u); 
    2a98:	e1 6b 10 03 	l.and r11,r11,r2
  ++period;
    2a9c:	9c c6 00 01 	l.addi r6,r6,0x1
rand ()
{
  static unsigned long int lfsr = RAND_LFSR_SEED;
  static int period = 0;
  /* taps: 32 31 29 1; characteristic polynomial: x^32 + x^31 + x^29 + x + 1 */
  lfsr = (lfsr >> 1) ^ (unsigned long int)((0 - (lfsr & 1u)) & 0xd0000001u); 
    2aa0:	e1 6b 28 05 	l.xor r11,r11,r5

   @return The next pseudo-random number                                     */
/* --------------------------------------------------------------------------*/
unsigned long int
rand ()
{
    2aa4:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  static unsigned long int lfsr = RAND_LFSR_SEED;
  static int period = 0;
  /* taps: 32 31 29 1; characteristic polynomial: x^32 + x^31 + x^29 + x + 1 */
  lfsr = (lfsr >> 1) ^ (unsigned long int)((0 - (lfsr & 1u)) & 0xd0000001u); 
  ++period;
    2aa8:	d4 04 30 00 	l.sw 0x0(r4),r6
rand ()
{
  static unsigned long int lfsr = RAND_LFSR_SEED;
  static int period = 0;
  /* taps: 32 31 29 1; characteristic polynomial: x^32 + x^31 + x^29 + x + 1 */
  lfsr = (lfsr >> 1) ^ (unsigned long int)((0 - (lfsr & 1u)) & 0xd0000001u); 
    2aac:	d4 03 58 00 	l.sw 0x0(r3),r11
  ++period;
  return lfsr;
}
    2ab0:	9c 21 00 04 	l.addi r1,r1,0x4
    2ab4:	44 00 48 00 	l.jr r9
    2ab8:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

00002abc <__udivdi3>:
    2abc:	d7 e1 17 d4 	l.sw 0xffffffd4(r1),r2
    2ac0:	d7 e1 77 d8 	l.sw 0xffffffd8(r1),r14
    2ac4:	d7 e1 87 dc 	l.sw 0xffffffdc(r1),r16
    2ac8:	d7 e1 97 e0 	l.sw 0xffffffe0(r1),r18
    2acc:	d7 e1 a7 e4 	l.sw 0xffffffe4(r1),r20
    2ad0:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    2ad4:	d7 e1 b7 e8 	l.sw 0xffffffe8(r1),r22
    2ad8:	d7 e1 c7 ec 	l.sw 0xffffffec(r1),r24
    2adc:	d7 e1 d7 f0 	l.sw 0xfffffff0(r1),r26
    2ae0:	d7 e1 e7 f4 	l.sw 0xfffffff4(r1),r28
    2ae4:	d7 e1 f7 f8 	l.sw 0xfffffff8(r1),r30
    2ae8:	a9 c3 00 00 	l.ori r14,r3,0x0
    2aec:	9c 21 ff d4 	l.addi r1,r1,0xffffffd4
    2af0:	aa 04 00 00 	l.ori r16,r4,0x0
    2af4:	a8 46 00 00 	l.ori r2,r6,0x0
    2af8:	aa 84 00 00 	l.ori r20,r4,0x0
    2afc:	bc 25 00 00 	l.sfnei r5,0x0
    2b00:	10 00 00 51 	l.bf 2c44 <__udivdi3+0x188>
    2b04:	aa 43 00 00 	l.ori r18,r3,0x0
    2b08:	e4 a2 18 00 	l.sfleu r2,r3
    2b0c:	10 00 00 85 	l.bf 2d20 <__udivdi3+0x264>
    2b10:	bc 22 00 00 	l.sfnei r2,0x0
    2b14:	a8 60 ff ff 	l.ori r3,r0,0xffff
    2b18:	e4 42 18 00 	l.sfgtu r2,r3
    2b1c:	0c 00 00 d3 	l.bnf 2e68 <__udivdi3+0x3ac>
    2b20:	bc 42 00 ff 	l.sfgtui r2,0xff
    2b24:	18 80 00 ff 	l.movhi r4,0xff
    2b28:	a8 84 ff ff 	l.ori r4,r4,0xffff
    2b2c:	e4 42 20 00 	l.sfgtu r2,r4
    2b30:	10 00 01 39 	l.bf 3014 <__udivdi3+0x558>
    2b34:	9c a0 00 18 	l.addi r5,r0,0x18
    2b38:	9c a0 00 10 	l.addi r5,r0,0x10
    2b3c:	a8 65 00 00 	l.ori r3,r5,0x0
    2b40:	18 80 00 00 	l.movhi r4,0x0
    2b44:	e0 a6 28 48 	l.srl r5,r6,r5
    2b48:	a8 84 60 80 	l.ori r4,r4,0x6080
    2b4c:	e0 a5 20 00 	l.add r5,r5,r4
    2b50:	8c 85 00 00 	l.lbz r4,0x0(r5)
    2b54:	e0 84 18 00 	l.add r4,r4,r3
    2b58:	9c 60 00 20 	l.addi r3,r0,0x20
    2b5c:	e0 63 20 02 	l.sub r3,r3,r4
    2b60:	bc 03 00 00 	l.sfeqi r3,0x0
    2b64:	10 00 00 06 	l.bf 2b7c <__udivdi3+0xc0>
    2b68:	e1 ce 18 08 	l.sll r14,r14,r3
    2b6c:	e0 90 20 48 	l.srl r4,r16,r4
    2b70:	e0 46 18 08 	l.sll r2,r6,r3
    2b74:	e2 90 18 08 	l.sll r20,r16,r3
    2b78:	e2 4e 20 04 	l.or r18,r14,r4
    2b7c:	b9 c2 00 50 	l.srli r14,r2,0x10
    2b80:	a8 72 00 00 	l.ori r3,r18,0x0
    2b84:	a6 c2 ff ff 	l.andi r22,r2,0xffff
    2b88:	04 00 0c 67 	l.jal 5d24 <__umodsi3>
    2b8c:	a8 8e 00 00 	l.ori r4,r14,0x0
    2b90:	a8 72 00 00 	l.ori r3,r18,0x0
    2b94:	a8 8e 00 00 	l.ori r4,r14,0x0
    2b98:	04 00 0c 24 	l.jal 5c28 <__udivsi3>
    2b9c:	ab 0b 00 00 	l.ori r24,r11,0x0
    2ba0:	e0 8b b3 06 	l.mul r4,r11,r22
    2ba4:	b8 78 00 10 	l.slli r3,r24,0x10
    2ba8:	b8 b4 00 50 	l.srli r5,r20,0x10
    2bac:	e0 63 28 04 	l.or r3,r3,r5
    2bb0:	e4 a4 18 00 	l.sfleu r4,r3
    2bb4:	10 00 00 09 	l.bf 2bd8 <__udivdi3+0x11c>
    2bb8:	aa 0b 00 00 	l.ori r16,r11,0x0
    2bbc:	e0 63 10 00 	l.add r3,r3,r2
    2bc0:	e4 42 18 00 	l.sfgtu r2,r3
    2bc4:	10 00 00 05 	l.bf 2bd8 <__udivdi3+0x11c>
    2bc8:	9e 0b ff ff 	l.addi r16,r11,0xffffffff
    2bcc:	e4 a4 18 00 	l.sfleu r4,r3
    2bd0:	0c 00 01 5c 	l.bnf 3140 <__udivdi3+0x684>
    2bd4:	15 00 00 00 	l.nop 0x0
    2bd8:	e2 43 20 02 	l.sub r18,r3,r4
    2bdc:	a8 8e 00 00 	l.ori r4,r14,0x0
    2be0:	a8 72 00 00 	l.ori r3,r18,0x0
    2be4:	04 00 0c 50 	l.jal 5d24 <__umodsi3>
    2be8:	a6 94 ff ff 	l.andi r20,r20,0xffff
    2bec:	a8 72 00 00 	l.ori r3,r18,0x0
    2bf0:	a8 8e 00 00 	l.ori r4,r14,0x0
    2bf4:	04 00 0c 0d 	l.jal 5c28 <__udivsi3>
    2bf8:	ab 0b 00 00 	l.ori r24,r11,0x0
    2bfc:	a8 6b 00 00 	l.ori r3,r11,0x0
    2c00:	b9 78 00 10 	l.slli r11,r24,0x10
    2c04:	e2 c3 b3 06 	l.mul r22,r3,r22
    2c08:	e2 8b a0 04 	l.or r20,r11,r20
    2c0c:	e4 b6 a0 00 	l.sfleu r22,r20
    2c10:	10 00 00 09 	l.bf 2c34 <__udivdi3+0x178>
    2c14:	e2 94 10 00 	l.add r20,r20,r2
    2c18:	e4 42 a0 00 	l.sfgtu r2,r20
    2c1c:	10 00 00 06 	l.bf 2c34 <__udivdi3+0x178>
    2c20:	9c 63 ff ff 	l.addi r3,r3,0xffffffff
    2c24:	e4 b6 a0 00 	l.sfleu r22,r20
    2c28:	10 00 00 03 	l.bf 2c34 <__udivdi3+0x178>
    2c2c:	15 00 00 00 	l.nop 0x0
    2c30:	9c 63 ff ff 	l.addi r3,r3,0xffffffff
    2c34:	b9 70 00 10 	l.slli r11,r16,0x10
    2c38:	9c 80 00 00 	l.addi r4,r0,0x0
    2c3c:	00 00 00 2a 	l.j 2ce4 <__udivdi3+0x228>
    2c40:	e1 63 58 04 	l.or r11,r3,r11
    2c44:	e4 45 18 00 	l.sfgtu r5,r3
    2c48:	10 00 00 81 	l.bf 2e4c <__udivdi3+0x390>
    2c4c:	a8 40 ff ff 	l.ori r2,r0,0xffff
    2c50:	e4 45 10 00 	l.sfgtu r5,r2
    2c54:	0c 00 00 80 	l.bnf 2e54 <__udivdi3+0x398>
    2c58:	bc 45 00 ff 	l.sfgtui r5,0xff
    2c5c:	18 60 00 ff 	l.movhi r3,0xff
    2c60:	a8 63 ff ff 	l.ori r3,r3,0xffff
    2c64:	e4 45 18 00 	l.sfgtu r5,r3
    2c68:	10 00 01 2a 	l.bf 3110 <__udivdi3+0x654>
    2c6c:	9c 40 00 18 	l.addi r2,r0,0x18
    2c70:	9c 40 00 10 	l.addi r2,r0,0x10
    2c74:	a8 62 00 00 	l.ori r3,r2,0x0
    2c78:	18 80 00 00 	l.movhi r4,0x0
    2c7c:	e0 45 10 48 	l.srl r2,r5,r2
    2c80:	a8 84 60 80 	l.ori r4,r4,0x6080
    2c84:	e0 42 20 00 	l.add r2,r2,r4
    2c88:	8c 82 00 00 	l.lbz r4,0x0(r2)
    2c8c:	9c 40 00 20 	l.addi r2,r0,0x20
    2c90:	e0 84 18 00 	l.add r4,r4,r3
    2c94:	e0 42 20 02 	l.sub r2,r2,r4
    2c98:	bc 22 00 00 	l.sfnei r2,0x0
    2c9c:	10 00 00 81 	l.bf 2ea0 <__udivdi3+0x3e4>
    2ca0:	e0 66 20 48 	l.srl r3,r6,r4
    2ca4:	e4 a6 80 00 	l.sfleu r6,r16
    2ca8:	10 00 00 03 	l.bf 2cb4 <__udivdi3+0x1f8>
    2cac:	9c 60 00 01 	l.addi r3,r0,0x1
    2cb0:	a8 62 00 00 	l.ori r3,r2,0x0
    2cb4:	a4 63 00 ff 	l.andi r3,r3,0xff
    2cb8:	bc 23 00 00 	l.sfnei r3,0x0
    2cbc:	10 00 00 77 	l.bf 2e98 <__udivdi3+0x3dc>
    2cc0:	9d 60 00 01 	l.addi r11,r0,0x1
    2cc4:	e4 85 70 00 	l.sfltu r5,r14
    2cc8:	0c 00 01 16 	l.bnf 3120 <__udivdi3+0x664>
    2ccc:	9d 60 00 01 	l.addi r11,r0,0x1
    2cd0:	a5 6b 00 ff 	l.andi r11,r11,0xff
    2cd4:	bc 2b 00 00 	l.sfnei r11,0x0
    2cd8:	10 00 00 6f 	l.bf 2e94 <__udivdi3+0x3d8>
    2cdc:	15 00 00 00 	l.nop 0x0
    2ce0:	a8 8b 00 00 	l.ori r4,r11,0x0
    2ce4:	9c 21 00 2c 	l.addi r1,r1,0x2c
    2ce8:	a9 8b 00 00 	l.ori r12,r11,0x0
    2cec:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    2cf0:	a9 64 00 00 	l.ori r11,r4,0x0
    2cf4:	84 41 ff d4 	l.lwz r2,0xffffffd4(r1)
    2cf8:	85 c1 ff d8 	l.lwz r14,0xffffffd8(r1)
    2cfc:	86 01 ff dc 	l.lwz r16,0xffffffdc(r1)
    2d00:	86 41 ff e0 	l.lwz r18,0xffffffe0(r1)
    2d04:	86 81 ff e4 	l.lwz r20,0xffffffe4(r1)
    2d08:	86 c1 ff e8 	l.lwz r22,0xffffffe8(r1)
    2d0c:	87 01 ff ec 	l.lwz r24,0xffffffec(r1)
    2d10:	87 41 ff f0 	l.lwz r26,0xfffffff0(r1)
    2d14:	87 81 ff f4 	l.lwz r28,0xfffffff4(r1)
    2d18:	44 00 48 00 	l.jr r9
    2d1c:	87 c1 ff f8 	l.lwz r30,0xfffffff8(r1)
    2d20:	0c 00 00 57 	l.bnf 2e7c <__udivdi3+0x3c0>
    2d24:	a8 82 00 00 	l.ori r4,r2,0x0
    2d28:	a8 a0 ff ff 	l.ori r5,r0,0xffff
    2d2c:	e4 42 28 00 	l.sfgtu r2,r5
    2d30:	0c 00 01 0a 	l.bnf 3158 <__udivdi3+0x69c>
    2d34:	18 60 00 ff 	l.movhi r3,0xff
    2d38:	a8 63 ff ff 	l.ori r3,r3,0xffff
    2d3c:	e4 42 18 00 	l.sfgtu r2,r3
    2d40:	10 00 00 f6 	l.bf 3118 <__udivdi3+0x65c>
    2d44:	9c 60 00 18 	l.addi r3,r0,0x18
    2d48:	9c 60 00 10 	l.addi r3,r0,0x10
    2d4c:	a8 83 00 00 	l.ori r4,r3,0x0
    2d50:	18 a0 00 00 	l.movhi r5,0x0
    2d54:	e0 62 18 48 	l.srl r3,r2,r3
    2d58:	a8 a5 60 80 	l.ori r5,r5,0x6080
    2d5c:	e0 63 28 00 	l.add r3,r3,r5
    2d60:	9c a0 00 20 	l.addi r5,r0,0x20
    2d64:	8c 63 00 00 	l.lbz r3,0x0(r3)
    2d68:	e0 83 20 00 	l.add r4,r3,r4
    2d6c:	e0 a5 20 02 	l.sub r5,r5,r4
    2d70:	bc 25 00 00 	l.sfnei r5,0x0
    2d74:	10 00 00 aa 	l.bf 301c <__udivdi3+0x560>
    2d78:	e2 ce 20 48 	l.srl r22,r14,r4
    2d7c:	ba 42 00 50 	l.srli r18,r2,0x10
    2d80:	e1 ce 10 02 	l.sub r14,r14,r2
    2d84:	a6 02 ff ff 	l.andi r16,r2,0xffff
    2d88:	9f 00 00 01 	l.addi r24,r0,0x1
    2d8c:	a8 6e 00 00 	l.ori r3,r14,0x0
    2d90:	04 00 0b e5 	l.jal 5d24 <__umodsi3>
    2d94:	a8 92 00 00 	l.ori r4,r18,0x0
    2d98:	a8 6e 00 00 	l.ori r3,r14,0x0
    2d9c:	a8 92 00 00 	l.ori r4,r18,0x0
    2da0:	04 00 0b a2 	l.jal 5c28 <__udivsi3>
    2da4:	aa cb 00 00 	l.ori r22,r11,0x0
    2da8:	e0 ab 83 06 	l.mul r5,r11,r16
    2dac:	b8 76 00 10 	l.slli r3,r22,0x10
    2db0:	b8 94 00 50 	l.srli r4,r20,0x10
    2db4:	e0 63 20 04 	l.or r3,r3,r4
    2db8:	e4 a5 18 00 	l.sfleu r5,r3
    2dbc:	10 00 00 09 	l.bf 2de0 <__udivdi3+0x324>
    2dc0:	a9 cb 00 00 	l.ori r14,r11,0x0
    2dc4:	e0 63 10 00 	l.add r3,r3,r2
    2dc8:	e4 42 18 00 	l.sfgtu r2,r3
    2dcc:	10 00 00 05 	l.bf 2de0 <__udivdi3+0x324>
    2dd0:	9d cb ff ff 	l.addi r14,r11,0xffffffff
    2dd4:	e4 a5 18 00 	l.sfleu r5,r3
    2dd8:	0c 00 00 dd 	l.bnf 314c <__udivdi3+0x690>
    2ddc:	15 00 00 00 	l.nop 0x0
    2de0:	e2 c3 28 02 	l.sub r22,r3,r5
    2de4:	a8 92 00 00 	l.ori r4,r18,0x0
    2de8:	a8 76 00 00 	l.ori r3,r22,0x0
    2dec:	04 00 0b ce 	l.jal 5d24 <__umodsi3>
    2df0:	a6 94 ff ff 	l.andi r20,r20,0xffff
    2df4:	a8 76 00 00 	l.ori r3,r22,0x0
    2df8:	a8 92 00 00 	l.ori r4,r18,0x0
    2dfc:	04 00 0b 8b 	l.jal 5c28 <__udivsi3>
    2e00:	ab 4b 00 00 	l.ori r26,r11,0x0
    2e04:	a8 6b 00 00 	l.ori r3,r11,0x0
    2e08:	b9 7a 00 10 	l.slli r11,r26,0x10
    2e0c:	e2 03 83 06 	l.mul r16,r3,r16
    2e10:	e2 8b a0 04 	l.or r20,r11,r20
    2e14:	e4 b0 a0 00 	l.sfleu r16,r20
    2e18:	10 00 00 09 	l.bf 2e3c <__udivdi3+0x380>
    2e1c:	e2 94 10 00 	l.add r20,r20,r2
    2e20:	e4 42 a0 00 	l.sfgtu r2,r20
    2e24:	10 00 00 06 	l.bf 2e3c <__udivdi3+0x380>
    2e28:	9c 63 ff ff 	l.addi r3,r3,0xffffffff
    2e2c:	e4 b0 a0 00 	l.sfleu r16,r20
    2e30:	10 00 00 03 	l.bf 2e3c <__udivdi3+0x380>
    2e34:	15 00 00 00 	l.nop 0x0
    2e38:	9c 63 ff ff 	l.addi r3,r3,0xffffffff
    2e3c:	b9 6e 00 10 	l.slli r11,r14,0x10
    2e40:	a8 98 00 00 	l.ori r4,r24,0x0
    2e44:	03 ff ff a8 	l.j 2ce4 <__udivdi3+0x228>
    2e48:	e1 63 58 04 	l.or r11,r3,r11
    2e4c:	03 ff ff a5 	l.j 2ce0 <__udivdi3+0x224>
    2e50:	9d 60 00 00 	l.addi r11,r0,0x0
    2e54:	10 00 00 ac 	l.bf 3104 <__udivdi3+0x648>
    2e58:	15 00 00 00 	l.nop 0x0
    2e5c:	9c 40 00 00 	l.addi r2,r0,0x0
    2e60:	03 ff ff 86 	l.j 2c78 <__udivdi3+0x1bc>
    2e64:	a8 62 00 00 	l.ori r3,r2,0x0
    2e68:	0c 00 00 6b 	l.bnf 3014 <__udivdi3+0x558>
    2e6c:	15 00 00 00 	l.nop 0x0
    2e70:	9c a0 00 08 	l.addi r5,r0,0x8
    2e74:	03 ff ff 33 	l.j 2b40 <__udivdi3+0x84>
    2e78:	a8 65 00 00 	l.ori r3,r5,0x0
    2e7c:	04 00 0b 6b 	l.jal 5c28 <__udivsi3>
    2e80:	9c 60 00 01 	l.addi r3,r0,0x1
    2e84:	a8 4b 00 00 	l.ori r2,r11,0x0
    2e88:	9c 60 00 00 	l.addi r3,r0,0x0
    2e8c:	03 ff ff b1 	l.j 2d50 <__udivdi3+0x294>
    2e90:	a8 83 00 00 	l.ori r4,r3,0x0
    2e94:	9d 60 00 01 	l.addi r11,r0,0x1
    2e98:	03 ff ff 93 	l.j 2ce4 <__udivdi3+0x228>
    2e9c:	9c 80 00 00 	l.addi r4,r0,0x0
    2ea0:	e0 a5 10 08 	l.sll r5,r5,r2
    2ea4:	e2 ce 20 48 	l.srl r22,r14,r4
    2ea8:	e0 90 20 48 	l.srl r4,r16,r4
    2eac:	e2 45 18 04 	l.or r18,r5,r3
    2eb0:	e1 ce 10 08 	l.sll r14,r14,r2
    2eb4:	ba 92 00 50 	l.srli r20,r18,0x10
    2eb8:	a8 76 00 00 	l.ori r3,r22,0x0
    2ebc:	e1 ce 20 04 	l.or r14,r14,r4
    2ec0:	a8 94 00 00 	l.ori r4,r20,0x0
    2ec4:	04 00 0b 98 	l.jal 5d24 <__umodsi3>
    2ec8:	e3 46 10 08 	l.sll r26,r6,r2
    2ecc:	a8 76 00 00 	l.ori r3,r22,0x0
    2ed0:	a8 94 00 00 	l.ori r4,r20,0x0
    2ed4:	a7 92 ff ff 	l.andi r28,r18,0xffff
    2ed8:	04 00 0b 54 	l.jal 5c28 <__udivsi3>
    2edc:	ab 0b 00 00 	l.ori r24,r11,0x0
    2ee0:	e1 0b e3 06 	l.mul r8,r11,r28
    2ee4:	b8 b8 00 10 	l.slli r5,r24,0x10
    2ee8:	b8 6e 00 50 	l.srli r3,r14,0x10
    2eec:	e0 a5 18 04 	l.or r5,r5,r3
    2ef0:	e4 a8 28 00 	l.sfleu r8,r5
    2ef4:	10 00 00 0b 	l.bf 2f20 <__udivdi3+0x464>
    2ef8:	aa cb 00 00 	l.ori r22,r11,0x0
    2efc:	e0 a5 90 00 	l.add r5,r5,r18
    2f00:	e4 52 28 00 	l.sfgtu r18,r5
    2f04:	10 00 00 07 	l.bf 2f20 <__udivdi3+0x464>
    2f08:	9e cb ff ff 	l.addi r22,r11,0xffffffff
    2f0c:	e4 a8 28 00 	l.sfleu r8,r5
    2f10:	10 00 00 05 	l.bf 2f24 <__udivdi3+0x468>
    2f14:	e3 05 40 02 	l.sub r24,r5,r8
    2f18:	9e d6 ff ff 	l.addi r22,r22,0xffffffff
    2f1c:	e0 a5 90 00 	l.add r5,r5,r18
    2f20:	e3 05 40 02 	l.sub r24,r5,r8
    2f24:	a8 94 00 00 	l.ori r4,r20,0x0
    2f28:	a8 78 00 00 	l.ori r3,r24,0x0
    2f2c:	04 00 0b 7e 	l.jal 5d24 <__umodsi3>
    2f30:	a5 ce ff ff 	l.andi r14,r14,0xffff
    2f34:	a8 78 00 00 	l.ori r3,r24,0x0
    2f38:	a8 94 00 00 	l.ori r4,r20,0x0
    2f3c:	04 00 0b 3b 	l.jal 5c28 <__udivsi3>
    2f40:	ab cb 00 00 	l.ori r30,r11,0x0
    2f44:	e0 eb e3 06 	l.mul r7,r11,r28
    2f48:	b8 7e 00 10 	l.slli r3,r30,0x10
    2f4c:	e0 63 70 04 	l.or r3,r3,r14
    2f50:	e4 a7 18 00 	l.sfleu r7,r3
    2f54:	10 00 00 06 	l.bf 2f6c <__udivdi3+0x4b0>
    2f58:	a8 ab 00 00 	l.ori r5,r11,0x0
    2f5c:	e0 63 90 00 	l.add r3,r3,r18
    2f60:	e4 52 18 00 	l.sfgtu r18,r3
    2f64:	0c 00 00 71 	l.bnf 3128 <__udivdi3+0x66c>
    2f68:	9c ab ff ff 	l.addi r5,r11,0xffffffff
    2f6c:	b9 76 00 10 	l.slli r11,r22,0x10
    2f70:	a5 9a ff ff 	l.andi r12,r26,0xffff
    2f74:	b8 da 00 50 	l.srli r6,r26,0x10
    2f78:	e1 65 58 04 	l.or r11,r5,r11
    2f7c:	e0 63 38 02 	l.sub r3,r3,r7
    2f80:	a4 8b ff ff 	l.andi r4,r11,0xffff
    2f84:	b9 0b 00 50 	l.srli r8,r11,0x10
    2f88:	e1 a4 63 06 	l.mul r13,r4,r12
    2f8c:	e0 a8 63 06 	l.mul r5,r8,r12
    2f90:	e0 84 33 06 	l.mul r4,r4,r6
    2f94:	b8 ed 00 50 	l.srli r7,r13,0x10
    2f98:	e0 85 20 00 	l.add r4,r5,r4
    2f9c:	e0 84 38 00 	l.add r4,r4,r7
    2fa0:	e4 a5 20 00 	l.sfleu r5,r4
    2fa4:	10 00 00 04 	l.bf 2fb4 <__udivdi3+0x4f8>
    2fa8:	e0 c8 33 06 	l.mul r6,r8,r6
    2fac:	18 a0 00 01 	l.movhi r5,0x1
    2fb0:	e0 c6 28 00 	l.add r6,r6,r5
    2fb4:	b8 a4 00 50 	l.srli r5,r4,0x10
    2fb8:	e0 c6 28 00 	l.add r6,r6,r5
    2fbc:	e4 83 30 00 	l.sfltu r3,r6
    2fc0:	10 00 00 12 	l.bf 3008 <__udivdi3+0x54c>
    2fc4:	e0 c3 30 05 	l.xor r6,r3,r6
    2fc8:	e0 60 30 02 	l.sub r3,r0,r6
    2fcc:	e0 c3 30 04 	l.or r6,r3,r6
    2fd0:	bd 86 00 00 	l.sfltsi r6,0x0
    2fd4:	13 ff ff b1 	l.bf 2e98 <__udivdi3+0x3dc>
    2fd8:	a5 ad ff ff 	l.andi r13,r13,0xffff
    2fdc:	b8 84 00 10 	l.slli r4,r4,0x10
    2fe0:	e0 50 10 08 	l.sll r2,r16,r2
    2fe4:	e0 84 68 00 	l.add r4,r4,r13
    2fe8:	e4 82 20 00 	l.sfltu r2,r4
    2fec:	10 00 00 03 	l.bf 2ff8 <__udivdi3+0x53c>
    2ff0:	9c 60 00 01 	l.addi r3,r0,0x1
    2ff4:	9c 60 00 00 	l.addi r3,r0,0x0
    2ff8:	a4 63 00 ff 	l.andi r3,r3,0xff
    2ffc:	bc 23 00 00 	l.sfnei r3,0x0
    3000:	0f ff ff a6 	l.bnf 2e98 <__udivdi3+0x3dc>
    3004:	15 00 00 00 	l.nop 0x0
    3008:	9d 6b ff ff 	l.addi r11,r11,0xffffffff
    300c:	03 ff ff 36 	l.j 2ce4 <__udivdi3+0x228>
    3010:	9c 80 00 00 	l.addi r4,r0,0x0
    3014:	03 ff fe cb 	l.j 2b40 <__udivdi3+0x84>
    3018:	a8 65 00 00 	l.ori r3,r5,0x0
    301c:	e0 42 28 08 	l.sll r2,r2,r5
    3020:	e0 d0 20 48 	l.srl r6,r16,r4
    3024:	ba 42 00 50 	l.srli r18,r2,0x10
    3028:	e1 ce 28 08 	l.sll r14,r14,r5
    302c:	a8 76 00 00 	l.ori r3,r22,0x0
    3030:	a8 92 00 00 	l.ori r4,r18,0x0
    3034:	e3 4e 30 04 	l.or r26,r14,r6
    3038:	04 00 0b 3b 	l.jal 5d24 <__umodsi3>
    303c:	e2 90 28 08 	l.sll r20,r16,r5
    3040:	a8 76 00 00 	l.ori r3,r22,0x0
    3044:	a8 92 00 00 	l.ori r4,r18,0x0
    3048:	a6 02 ff ff 	l.andi r16,r2,0xffff
    304c:	04 00 0a f7 	l.jal 5c28 <__udivsi3>
    3050:	a9 cb 00 00 	l.ori r14,r11,0x0
    3054:	e0 ab 83 06 	l.mul r5,r11,r16
    3058:	b8 6e 00 10 	l.slli r3,r14,0x10
    305c:	b8 9a 00 50 	l.srli r4,r26,0x10
    3060:	e0 63 20 04 	l.or r3,r3,r4
    3064:	e4 a5 18 00 	l.sfleu r5,r3
    3068:	10 00 00 0b 	l.bf 3094 <__udivdi3+0x5d8>
    306c:	aa cb 00 00 	l.ori r22,r11,0x0
    3070:	e0 63 10 00 	l.add r3,r3,r2
    3074:	e4 42 18 00 	l.sfgtu r2,r3
    3078:	10 00 00 07 	l.bf 3094 <__udivdi3+0x5d8>
    307c:	9e cb ff ff 	l.addi r22,r11,0xffffffff
    3080:	e4 a5 18 00 	l.sfleu r5,r3
    3084:	10 00 00 05 	l.bf 3098 <__udivdi3+0x5dc>
    3088:	e3 03 28 02 	l.sub r24,r3,r5
    308c:	9e d6 ff ff 	l.addi r22,r22,0xffffffff
    3090:	e0 63 10 00 	l.add r3,r3,r2
    3094:	e3 03 28 02 	l.sub r24,r3,r5
    3098:	a8 92 00 00 	l.ori r4,r18,0x0
    309c:	a8 78 00 00 	l.ori r3,r24,0x0
    30a0:	04 00 0b 21 	l.jal 5d24 <__umodsi3>
    30a4:	a7 5a ff ff 	l.andi r26,r26,0xffff
    30a8:	a8 78 00 00 	l.ori r3,r24,0x0
    30ac:	a8 92 00 00 	l.ori r4,r18,0x0
    30b0:	04 00 0a de 	l.jal 5c28 <__udivsi3>
    30b4:	a9 cb 00 00 	l.ori r14,r11,0x0
    30b8:	e0 ab 83 06 	l.mul r5,r11,r16
    30bc:	b9 ce 00 10 	l.slli r14,r14,0x10
    30c0:	e1 ce d0 04 	l.or r14,r14,r26
    30c4:	e4 a5 70 00 	l.sfleu r5,r14
    30c8:	10 00 00 0b 	l.bf 30f4 <__udivdi3+0x638>
    30cc:	a8 6b 00 00 	l.ori r3,r11,0x0
    30d0:	e1 ce 10 00 	l.add r14,r14,r2
    30d4:	e4 42 70 00 	l.sfgtu r2,r14
    30d8:	10 00 00 07 	l.bf 30f4 <__udivdi3+0x638>
    30dc:	9c 6b ff ff 	l.addi r3,r11,0xffffffff
    30e0:	e4 a5 70 00 	l.sfleu r5,r14
    30e4:	10 00 00 04 	l.bf 30f4 <__udivdi3+0x638>
    30e8:	15 00 00 00 	l.nop 0x0
    30ec:	9c 63 ff ff 	l.addi r3,r3,0xffffffff
    30f0:	e1 ce 10 00 	l.add r14,r14,r2
    30f4:	ba d6 00 10 	l.slli r22,r22,0x10
    30f8:	e1 ce 28 02 	l.sub r14,r14,r5
    30fc:	03 ff ff 24 	l.j 2d8c <__udivdi3+0x2d0>
    3100:	e3 03 b0 04 	l.or r24,r3,r22
    3104:	9c 40 00 08 	l.addi r2,r0,0x8
    3108:	03 ff fe dc 	l.j 2c78 <__udivdi3+0x1bc>
    310c:	a8 62 00 00 	l.ori r3,r2,0x0
    3110:	03 ff fe da 	l.j 2c78 <__udivdi3+0x1bc>
    3114:	a8 62 00 00 	l.ori r3,r2,0x0
    3118:	03 ff ff 0e 	l.j 2d50 <__udivdi3+0x294>
    311c:	a8 83 00 00 	l.ori r4,r3,0x0
    3120:	03 ff fe ec 	l.j 2cd0 <__udivdi3+0x214>
    3124:	a9 63 00 00 	l.ori r11,r3,0x0
    3128:	e4 a7 18 00 	l.sfleu r7,r3
    312c:	13 ff ff 91 	l.bf 2f70 <__udivdi3+0x4b4>
    3130:	b9 76 00 10 	l.slli r11,r22,0x10
    3134:	9c a5 ff ff 	l.addi r5,r5,0xffffffff
    3138:	03 ff ff 8e 	l.j 2f70 <__udivdi3+0x4b4>
    313c:	e0 63 90 00 	l.add r3,r3,r18
    3140:	9e 10 ff ff 	l.addi r16,r16,0xffffffff
    3144:	03 ff fe a5 	l.j 2bd8 <__udivdi3+0x11c>
    3148:	e0 63 10 00 	l.add r3,r3,r2
    314c:	9d ce ff ff 	l.addi r14,r14,0xffffffff
    3150:	03 ff ff 24 	l.j 2de0 <__udivdi3+0x324>
    3154:	e0 63 10 00 	l.add r3,r3,r2
    3158:	bc 42 00 ff 	l.sfgtui r2,0xff
    315c:	0f ff ff 4b 	l.bnf 2e88 <__udivdi3+0x3cc>
    3160:	15 00 00 00 	l.nop 0x0
    3164:	9c 60 00 08 	l.addi r3,r0,0x8
    3168:	03 ff fe fa 	l.j 2d50 <__udivdi3+0x294>
    316c:	a8 83 00 00 	l.ori r4,r3,0x0

00003170 <_fpadd_parts>:
    3170:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
    3174:	84 c3 00 00 	l.lwz r6,0x0(r3)
    3178:	bc a6 00 01 	l.sfleui r6,0x1
    317c:	10 00 00 4e 	l.bf 32b4 <_fpadd_parts+0x144>
    3180:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
    3184:	84 e4 00 00 	l.lwz r7,0x0(r4)
    3188:	bc a7 00 01 	l.sfleui r7,0x1
    318c:	10 00 00 6e 	l.bf 3344 <_fpadd_parts+0x1d4>
    3190:	bc 26 00 04 	l.sfnei r6,0x4
    3194:	0c 00 00 83 	l.bnf 33a0 <_fpadd_parts+0x230>
    3198:	bc 07 00 04 	l.sfeqi r7,0x4
    319c:	10 00 00 6a 	l.bf 3344 <_fpadd_parts+0x1d4>
    31a0:	bc 27 00 02 	l.sfnei r7,0x2
    31a4:	0c 00 00 55 	l.bnf 32f8 <_fpadd_parts+0x188>
    31a8:	bc 06 00 02 	l.sfeqi r6,0x2
    31ac:	10 00 00 66 	l.bf 3344 <_fpadd_parts+0x1d4>
    31b0:	15 00 00 00 	l.nop 0x0
    31b4:	84 e3 00 08 	l.lwz r7,0x8(r3)
    31b8:	85 a4 00 08 	l.lwz r13,0x8(r4)
    31bc:	85 83 00 0c 	l.lwz r12,0xc(r3)
    31c0:	e1 67 68 02 	l.sub r11,r7,r13
    31c4:	b9 eb 00 9f 	l.srai r15,r11,0x1f
    31c8:	e0 cf 58 05 	l.xor r6,r15,r11
    31cc:	e0 c6 78 02 	l.sub r6,r6,r15
    31d0:	bd 46 00 1f 	l.sfgtsi r6,0x1f
    31d4:	10 00 00 3c 	l.bf 32c4 <_fpadd_parts+0x154>
    31d8:	85 04 00 0c 	l.lwz r8,0xc(r4)
    31dc:	bd ab 00 00 	l.sflesi r11,0x0
    31e0:	10 00 00 64 	l.bf 3370 <_fpadd_parts+0x200>
    31e4:	9d a0 00 01 	l.addi r13,r0,0x1
    31e8:	e1 68 30 48 	l.srl r11,r8,r6
    31ec:	e0 cd 30 08 	l.sll r6,r13,r6
    31f0:	9c c6 ff ff 	l.addi r6,r6,0xffffffff
    31f4:	e1 06 40 03 	l.and r8,r6,r8
    31f8:	e0 c0 40 02 	l.sub r6,r0,r8
    31fc:	e1 06 40 04 	l.or r8,r6,r8
    3200:	b9 08 00 5f 	l.srli r8,r8,0x1f
    3204:	e1 08 58 04 	l.or r8,r8,r11
    3208:	84 63 00 04 	l.lwz r3,0x4(r3)
    320c:	84 84 00 04 	l.lwz r4,0x4(r4)
    3210:	e4 03 20 00 	l.sfeq r3,r4
    3214:	10 00 00 35 	l.bf 32e8 <_fpadd_parts+0x178>
    3218:	e0 88 60 00 	l.add r4,r8,r12
    321c:	bc 03 00 00 	l.sfeqi r3,0x0
    3220:	10 00 00 03 	l.bf 322c <_fpadd_parts+0xbc>
    3224:	e0 8c 40 02 	l.sub r4,r12,r8
    3228:	e0 88 60 02 	l.sub r4,r8,r12
    322c:	bd 84 00 00 	l.sfltsi r4,0x0
    3230:	10 00 00 4a 	l.bf 3358 <_fpadd_parts+0x1e8>
    3234:	9c 40 00 00 	l.addi r2,r0,0x0
    3238:	d4 05 38 08 	l.sw 0x8(r5),r7
    323c:	d4 05 10 04 	l.sw 0x4(r5),r2
    3240:	d4 05 20 0c 	l.sw 0xc(r5),r4
    3244:	18 40 3f ff 	l.movhi r2,0x3fff
    3248:	9c 64 ff ff 	l.addi r3,r4,0xffffffff
    324c:	a8 42 ff fe 	l.ori r2,r2,0xfffe
    3250:	e4 43 10 00 	l.sfgtu r3,r2
    3254:	10 00 00 0d 	l.bf 3288 <_fpadd_parts+0x118>
    3258:	9c c0 00 03 	l.addi r6,r0,0x3
    325c:	84 65 00 08 	l.lwz r3,0x8(r5)
    3260:	e0 84 20 00 	l.add r4,r4,r4
    3264:	18 40 3f ff 	l.movhi r2,0x3fff
    3268:	9c c4 ff ff 	l.addi r6,r4,0xffffffff
    326c:	a8 42 ff fe 	l.ori r2,r2,0xfffe
    3270:	e4 a6 10 00 	l.sfleu r6,r2
    3274:	13 ff ff fb 	l.bf 3260 <_fpadd_parts+0xf0>
    3278:	9c 63 ff ff 	l.addi r3,r3,0xffffffff
    327c:	d4 05 20 0c 	l.sw 0xc(r5),r4
    3280:	d4 05 18 08 	l.sw 0x8(r5),r3
    3284:	9c c0 00 03 	l.addi r6,r0,0x3
    3288:	a8 65 00 00 	l.ori r3,r5,0x0
    328c:	bd 64 00 00 	l.sfgesi r4,0x0
    3290:	10 00 00 09 	l.bf 32b4 <_fpadd_parts+0x144>
    3294:	d4 05 30 00 	l.sw 0x0(r5),r6
    3298:	b8 c4 00 41 	l.srli r6,r4,0x1
    329c:	84 a5 00 08 	l.lwz r5,0x8(r5)
    32a0:	a4 84 00 01 	l.andi r4,r4,0x1
    32a4:	9c a5 00 01 	l.addi r5,r5,0x1
    32a8:	e0 84 30 04 	l.or r4,r4,r6
    32ac:	d4 03 28 08 	l.sw 0x8(r3),r5
    32b0:	d4 03 20 0c 	l.sw 0xc(r3),r4
    32b4:	9c 21 00 04 	l.addi r1,r1,0x4
    32b8:	a9 63 00 00 	l.ori r11,r3,0x0
    32bc:	44 00 48 00 	l.jr r9
    32c0:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
    32c4:	e5 a7 68 00 	l.sfles r7,r13
    32c8:	10 00 00 1c 	l.bf 3338 <_fpadd_parts+0x1c8>
    32cc:	15 00 00 00 	l.nop 0x0
    32d0:	84 63 00 04 	l.lwz r3,0x4(r3)
    32d4:	84 84 00 04 	l.lwz r4,0x4(r4)
    32d8:	e4 03 20 00 	l.sfeq r3,r4
    32dc:	0f ff ff d0 	l.bnf 321c <_fpadd_parts+0xac>
    32e0:	9d 00 00 00 	l.addi r8,r0,0x0
    32e4:	e0 88 60 00 	l.add r4,r8,r12
    32e8:	d4 05 18 04 	l.sw 0x4(r5),r3
    32ec:	d4 05 38 08 	l.sw 0x8(r5),r7
    32f0:	03 ff ff e5 	l.j 3284 <_fpadd_parts+0x114>
    32f4:	d4 05 20 0c 	l.sw 0xc(r5),r4
    32f8:	bc 26 00 02 	l.sfnei r6,0x2
    32fc:	13 ff ff ee 	l.bf 32b4 <_fpadd_parts+0x144>
    3300:	15 00 00 00 	l.nop 0x0
    3304:	d4 05 30 00 	l.sw 0x0(r5),r6
    3308:	84 c3 00 04 	l.lwz r6,0x4(r3)
    330c:	d4 05 30 04 	l.sw 0x4(r5),r6
    3310:	84 c3 00 08 	l.lwz r6,0x8(r3)
    3314:	d4 05 30 08 	l.sw 0x8(r5),r6
    3318:	84 c3 00 0c 	l.lwz r6,0xc(r3)
    331c:	d4 05 30 0c 	l.sw 0xc(r5),r6
    3320:	84 c3 00 04 	l.lwz r6,0x4(r3)
    3324:	84 84 00 04 	l.lwz r4,0x4(r4)
    3328:	a8 65 00 00 	l.ori r3,r5,0x0
    332c:	e0 84 30 03 	l.and r4,r4,r6
    3330:	03 ff ff e1 	l.j 32b4 <_fpadd_parts+0x144>
    3334:	d4 05 20 04 	l.sw 0x4(r5),r4
    3338:	a8 ed 00 00 	l.ori r7,r13,0x0
    333c:	03 ff ff b3 	l.j 3208 <_fpadd_parts+0x98>
    3340:	9d 80 00 00 	l.addi r12,r0,0x0
    3344:	a8 64 00 00 	l.ori r3,r4,0x0
    3348:	9c 21 00 04 	l.addi r1,r1,0x4
    334c:	a9 63 00 00 	l.ori r11,r3,0x0
    3350:	44 00 48 00 	l.jr r9
    3354:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
    3358:	e0 80 20 02 	l.sub r4,r0,r4
    335c:	9c 60 00 01 	l.addi r3,r0,0x1
    3360:	d4 05 38 08 	l.sw 0x8(r5),r7
    3364:	d4 05 18 04 	l.sw 0x4(r5),r3
    3368:	03 ff ff b7 	l.j 3244 <_fpadd_parts+0xd4>
    336c:	d4 05 20 0c 	l.sw 0xc(r5),r4
    3370:	bc 0b 00 00 	l.sfeqi r11,0x0
    3374:	13 ff ff a5 	l.bf 3208 <_fpadd_parts+0x98>
    3378:	e1 6c 30 48 	l.srl r11,r12,r6
    337c:	e1 ad 30 08 	l.sll r13,r13,r6
    3380:	e0 e7 30 00 	l.add r7,r7,r6
    3384:	9c cd ff ff 	l.addi r6,r13,0xffffffff
    3388:	e1 86 60 03 	l.and r12,r6,r12
    338c:	e0 c0 60 02 	l.sub r6,r0,r12
    3390:	e1 86 60 04 	l.or r12,r6,r12
    3394:	b9 8c 00 5f 	l.srli r12,r12,0x1f
    3398:	03 ff ff 9c 	l.j 3208 <_fpadd_parts+0x98>
    339c:	e1 8c 58 04 	l.or r12,r12,r11
    33a0:	bc 27 00 04 	l.sfnei r7,0x4
    33a4:	13 ff ff c4 	l.bf 32b4 <_fpadd_parts+0x144>
    33a8:	15 00 00 00 	l.nop 0x0
    33ac:	84 a3 00 04 	l.lwz r5,0x4(r3)
    33b0:	84 84 00 04 	l.lwz r4,0x4(r4)
    33b4:	e4 25 20 00 	l.sfne r5,r4
    33b8:	0f ff ff bf 	l.bnf 32b4 <_fpadd_parts+0x144>
    33bc:	15 00 00 00 	l.nop 0x0
    33c0:	18 60 00 00 	l.movhi r3,0x0
    33c4:	03 ff ff bc 	l.j 32b4 <_fpadd_parts+0x144>
    33c8:	a8 63 60 5c 	l.ori r3,r3,0x605c

000033cc <__pack_f>:
    33cc:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
    33d0:	84 a3 00 00 	l.lwz r5,0x0(r3)
    33d4:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
    33d8:	84 83 00 0c 	l.lwz r4,0xc(r3)
    33dc:	bc 45 00 01 	l.sfgtui r5,0x1
    33e0:	0c 00 00 3d 	l.bnf 34d4 <__pack_f+0x108>
    33e4:	84 c3 00 04 	l.lwz r6,0x4(r3)
    33e8:	bc 05 00 04 	l.sfeqi r5,0x4
    33ec:	10 00 00 37 	l.bf 34c8 <__pack_f+0xfc>
    33f0:	bc 05 00 02 	l.sfeqi r5,0x2
    33f4:	10 00 00 24 	l.bf 3484 <__pack_f+0xb8>
    33f8:	bc 04 00 00 	l.sfeqi r4,0x0
    33fc:	10 00 00 1b 	l.bf 3468 <__pack_f+0x9c>
    3400:	15 00 00 00 	l.nop 0x0
    3404:	84 63 00 08 	l.lwz r3,0x8(r3)
    3408:	bd 63 ff 82 	l.sfgesi r3,0xffffff82
    340c:	0c 00 00 39 	l.bnf 34f0 <__pack_f+0x124>
    3410:	bd 43 00 7f 	l.sfgtsi r3,0x7f
    3414:	10 00 00 2d 	l.bf 34c8 <__pack_f+0xfc>
    3418:	a4 a4 00 7f 	l.andi r5,r4,0x7f
    341c:	bc 25 00 40 	l.sfnei r5,0x40
    3420:	0c 00 00 21 	l.bnf 34a4 <__pack_f+0xd8>
    3424:	9c 63 00 7f 	l.addi r3,r3,0x7f
    3428:	9c 84 00 3f 	l.addi r4,r4,0x3f
    342c:	bd 64 00 00 	l.sfgesi r4,0x0
    3430:	0c 00 00 23 	l.bnf 34bc <__pack_f+0xf0>
    3434:	15 00 00 00 	l.nop 0x0
    3438:	18 40 00 7f 	l.movhi r2,0x7f
    343c:	b8 a4 00 47 	l.srli r5,r4,0x7
    3440:	a8 42 ff ff 	l.ori r2,r2,0xffff
    3444:	a4 83 00 ff 	l.andi r4,r3,0xff
    3448:	e0 65 10 03 	l.and r3,r5,r2
    344c:	b8 84 00 17 	l.slli r4,r4,0x17
    3450:	b8 a6 00 1f 	l.slli r5,r6,0x1f
    3454:	e0 83 20 04 	l.or r4,r3,r4
    3458:	9c 21 00 04 	l.addi r1,r1,0x4
    345c:	e1 64 28 04 	l.or r11,r4,r5
    3460:	44 00 48 00 	l.jr r9
    3464:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
    3468:	a8 64 00 00 	l.ori r3,r4,0x0
    346c:	b8 a6 00 1f 	l.slli r5,r6,0x1f
    3470:	e0 83 20 04 	l.or r4,r3,r4
    3474:	9c 21 00 04 	l.addi r1,r1,0x4
    3478:	e1 64 28 04 	l.or r11,r4,r5
    347c:	44 00 48 00 	l.jr r9
    3480:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
    3484:	9c 80 00 00 	l.addi r4,r0,0x0
    3488:	b8 a6 00 1f 	l.slli r5,r6,0x1f
    348c:	a8 64 00 00 	l.ori r3,r4,0x0
    3490:	9c 21 00 04 	l.addi r1,r1,0x4
    3494:	e0 83 20 04 	l.or r4,r3,r4
    3498:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
    349c:	44 00 48 00 	l.jr r9
    34a0:	e1 64 28 04 	l.or r11,r4,r5
    34a4:	a4 a4 00 80 	l.andi r5,r4,0x80
    34a8:	bc 05 00 00 	l.sfeqi r5,0x0
    34ac:	13 ff ff e1 	l.bf 3430 <__pack_f+0x64>
    34b0:	bd 64 00 00 	l.sfgesi r4,0x0
    34b4:	03 ff ff de 	l.j 342c <__pack_f+0x60>
    34b8:	9c 84 00 40 	l.addi r4,r4,0x40
    34bc:	b8 84 00 41 	l.srli r4,r4,0x1
    34c0:	03 ff ff de 	l.j 3438 <__pack_f+0x6c>
    34c4:	9c 63 00 01 	l.addi r3,r3,0x1
    34c8:	18 80 7f 80 	l.movhi r4,0x7f80
    34cc:	03 ff ff e1 	l.j 3450 <__pack_f+0x84>
    34d0:	9c 60 00 00 	l.addi r3,r0,0x0
    34d4:	18 40 00 10 	l.movhi r2,0x10
    34d8:	e0 64 10 04 	l.or r3,r4,r2
    34dc:	18 40 00 7f 	l.movhi r2,0x7f
    34e0:	18 80 7f 80 	l.movhi r4,0x7f80
    34e4:	a8 42 ff ff 	l.ori r2,r2,0xffff
    34e8:	03 ff ff da 	l.j 3450 <__pack_f+0x84>
    34ec:	e0 63 10 03 	l.and r3,r3,r2
    34f0:	9c e0 ff 82 	l.addi r7,r0,0xffffff82
    34f4:	e0 67 18 02 	l.sub r3,r7,r3
    34f8:	bd 43 00 19 	l.sfgtsi r3,0x19
    34fc:	10 00 00 1f 	l.bf 3578 <__pack_f+0x1ac>
    3500:	9c a0 00 00 	l.addi r5,r0,0x0
    3504:	9c e0 00 01 	l.addi r7,r0,0x1
    3508:	e0 a4 18 48 	l.srl r5,r4,r3
    350c:	e0 67 18 08 	l.sll r3,r7,r3
    3510:	9c 63 ff ff 	l.addi r3,r3,0xffffffff
    3514:	e0 83 20 03 	l.and r4,r3,r4
    3518:	e0 60 20 02 	l.sub r3,r0,r4
    351c:	e0 63 20 04 	l.or r3,r3,r4
    3520:	b8 63 00 5f 	l.srli r3,r3,0x1f
    3524:	e0 a3 28 04 	l.or r5,r3,r5
    3528:	a4 65 00 7f 	l.andi r3,r5,0x7f
    352c:	bc 23 00 40 	l.sfnei r3,0x40
    3530:	10 00 00 12 	l.bf 3578 <__pack_f+0x1ac>
    3534:	15 00 00 00 	l.nop 0x0
    3538:	a4 65 00 80 	l.andi r3,r5,0x80
    353c:	bc 03 00 00 	l.sfeqi r3,0x0
    3540:	10 00 00 04 	l.bf 3550 <__pack_f+0x184>
    3544:	18 40 3f ff 	l.movhi r2,0x3fff
    3548:	9c a5 00 40 	l.addi r5,r5,0x40
    354c:	18 40 3f ff 	l.movhi r2,0x3fff
    3550:	b8 65 00 47 	l.srli r3,r5,0x7
    3554:	a8 42 ff ff 	l.ori r2,r2,0xffff
    3558:	9c 80 00 01 	l.addi r4,r0,0x1
    355c:	e4 45 10 00 	l.sfgtu r5,r2
    3560:	18 40 00 7f 	l.movhi r2,0x7f
    3564:	a8 42 ff ff 	l.ori r2,r2,0xffff
    3568:	13 ff ff b9 	l.bf 344c <__pack_f+0x80>
    356c:	e0 63 10 03 	l.and r3,r3,r2
    3570:	03 ff ff b7 	l.j 344c <__pack_f+0x80>
    3574:	9c 80 00 00 	l.addi r4,r0,0x0
    3578:	03 ff ff f5 	l.j 354c <__pack_f+0x180>
    357c:	9c a5 00 3f 	l.addi r5,r5,0x3f

00003580 <__unpack_f>:
    3580:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
    3584:	18 40 00 7f 	l.movhi r2,0x7f
    3588:	84 a3 00 00 	l.lwz r5,0x0(r3)
    358c:	a8 42 ff ff 	l.ori r2,r2,0xffff
    3590:	b8 c5 00 57 	l.srli r6,r5,0x17
    3594:	b8 e5 00 5f 	l.srli r7,r5,0x1f
    3598:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
    359c:	a4 c6 00 ff 	l.andi r6,r6,0xff
    35a0:	d4 04 38 04 	l.sw 0x4(r4),r7
    35a4:	bc 26 00 00 	l.sfnei r6,0x0
    35a8:	10 00 00 16 	l.bf 3600 <__unpack_f+0x80>
    35ac:	e0 65 10 03 	l.and r3,r5,r2
    35b0:	bc 23 00 00 	l.sfnei r3,0x0
    35b4:	0c 00 00 20 	l.bnf 3634 <__unpack_f+0xb4>
    35b8:	9c a0 ff 82 	l.addi r5,r0,0xffffff82
    35bc:	b8 63 00 07 	l.slli r3,r3,0x7
    35c0:	d4 04 28 08 	l.sw 0x8(r4),r5
    35c4:	9c a0 00 03 	l.addi r5,r0,0x3
    35c8:	d4 04 28 00 	l.sw 0x0(r4),r5
    35cc:	9c a0 ff 81 	l.addi r5,r0,0xffffff81
    35d0:	18 40 3f ff 	l.movhi r2,0x3fff
    35d4:	e0 63 18 00 	l.add r3,r3,r3
    35d8:	a8 42 ff ff 	l.ori r2,r2,0xffff
    35dc:	a8 c5 00 00 	l.ori r6,r5,0x0
    35e0:	e4 a3 10 00 	l.sfleu r3,r2
    35e4:	13 ff ff fb 	l.bf 35d0 <__unpack_f+0x50>
    35e8:	9c a5 ff ff 	l.addi r5,r5,0xffffffff
    35ec:	9c 21 00 04 	l.addi r1,r1,0x4
    35f0:	d4 04 30 08 	l.sw 0x8(r4),r6
    35f4:	d4 04 18 0c 	l.sw 0xc(r4),r3
    35f8:	44 00 48 00 	l.jr r9
    35fc:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
    3600:	bc 26 00 ff 	l.sfnei r6,0xff
    3604:	0c 00 00 11 	l.bnf 3648 <__unpack_f+0xc8>
    3608:	9c c6 ff 81 	l.addi r6,r6,0xffffff81
    360c:	b8 63 00 07 	l.slli r3,r3,0x7
    3610:	18 40 40 00 	l.movhi r2,0x4000
    3614:	d4 04 30 08 	l.sw 0x8(r4),r6
    3618:	e0 63 10 04 	l.or r3,r3,r2
    361c:	9c a0 00 03 	l.addi r5,r0,0x3
    3620:	d4 04 28 00 	l.sw 0x0(r4),r5
    3624:	d4 04 18 0c 	l.sw 0xc(r4),r3
    3628:	9c 21 00 04 	l.addi r1,r1,0x4
    362c:	44 00 48 00 	l.jr r9
    3630:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
    3634:	9c 60 00 02 	l.addi r3,r0,0x2
    3638:	9c 21 00 04 	l.addi r1,r1,0x4
    363c:	d4 04 18 00 	l.sw 0x0(r4),r3
    3640:	44 00 48 00 	l.jr r9
    3644:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
    3648:	bc 23 00 00 	l.sfnei r3,0x0
    364c:	0c 00 00 0a 	l.bnf 3674 <__unpack_f+0xf4>
    3650:	15 00 00 00 	l.nop 0x0
    3654:	18 40 00 10 	l.movhi r2,0x10
    3658:	e0 a5 10 03 	l.and r5,r5,r2
    365c:	bc 05 00 00 	l.sfeqi r5,0x0
    3660:	13 ff ff f0 	l.bf 3620 <__unpack_f+0xa0>
    3664:	15 00 00 00 	l.nop 0x0
    3668:	9c a0 00 01 	l.addi r5,r0,0x1
    366c:	03 ff ff ee 	l.j 3624 <__unpack_f+0xa4>
    3670:	d4 04 28 00 	l.sw 0x0(r4),r5
    3674:	9c 60 00 04 	l.addi r3,r0,0x4
    3678:	03 ff ff ec 	l.j 3628 <__unpack_f+0xa8>
    367c:	d4 04 18 00 	l.sw 0x0(r4),r3

00003680 <__addsf3>:
    3680:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    3684:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    3688:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    368c:	9c 21 ff bc 	l.addi r1,r1,0xffffffbc
    3690:	9d c1 00 20 	l.addi r14,r1,0x20
    3694:	d4 01 18 34 	l.sw 0x34(r1),r3
    3698:	d4 01 20 30 	l.sw 0x30(r1),r4
    369c:	9c 61 00 34 	l.addi r3,r1,0x34
    36a0:	a8 8e 00 00 	l.ori r4,r14,0x0
    36a4:	07 ff ff b7 	l.jal 3580 <__unpack_f>
    36a8:	9c 41 00 10 	l.addi r2,r1,0x10
    36ac:	9c 61 00 30 	l.addi r3,r1,0x30
    36b0:	07 ff ff b4 	l.jal 3580 <__unpack_f>
    36b4:	a8 82 00 00 	l.ori r4,r2,0x0
    36b8:	a8 6e 00 00 	l.ori r3,r14,0x0
    36bc:	a8 82 00 00 	l.ori r4,r2,0x0
    36c0:	07 ff fe ac 	l.jal 3170 <_fpadd_parts>
    36c4:	a8 a1 00 00 	l.ori r5,r1,0x0
    36c8:	07 ff ff 41 	l.jal 33cc <__pack_f>
    36cc:	a8 6b 00 00 	l.ori r3,r11,0x0
    36d0:	9c 21 00 44 	l.addi r1,r1,0x44
    36d4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    36d8:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    36dc:	44 00 48 00 	l.jr r9
    36e0:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

000036e4 <__subsf3>:
    36e4:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    36e8:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    36ec:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    36f0:	9c 21 ff bc 	l.addi r1,r1,0xffffffbc
    36f4:	9d c1 00 20 	l.addi r14,r1,0x20
    36f8:	d4 01 18 34 	l.sw 0x34(r1),r3
    36fc:	d4 01 20 30 	l.sw 0x30(r1),r4
    3700:	9c 61 00 34 	l.addi r3,r1,0x34
    3704:	a8 8e 00 00 	l.ori r4,r14,0x0
    3708:	07 ff ff 9e 	l.jal 3580 <__unpack_f>
    370c:	9c 41 00 10 	l.addi r2,r1,0x10
    3710:	9c 61 00 30 	l.addi r3,r1,0x30
    3714:	07 ff ff 9b 	l.jal 3580 <__unpack_f>
    3718:	a8 82 00 00 	l.ori r4,r2,0x0
    371c:	84 c1 00 14 	l.lwz r6,0x14(r1)
    3720:	a8 6e 00 00 	l.ori r3,r14,0x0
    3724:	ac c6 00 01 	l.xori r6,r6,0x1
    3728:	a8 82 00 00 	l.ori r4,r2,0x0
    372c:	a8 a1 00 00 	l.ori r5,r1,0x0
    3730:	07 ff fe 90 	l.jal 3170 <_fpadd_parts>
    3734:	d4 01 30 14 	l.sw 0x14(r1),r6
    3738:	07 ff ff 25 	l.jal 33cc <__pack_f>
    373c:	a8 6b 00 00 	l.ori r3,r11,0x0
    3740:	9c 21 00 44 	l.addi r1,r1,0x44
    3744:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    3748:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    374c:	44 00 48 00 	l.jr r9
    3750:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

00003754 <__mulsf3>:
    3754:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    3758:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    375c:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    3760:	9c 21 ff bc 	l.addi r1,r1,0xffffffbc
    3764:	9c 41 00 20 	l.addi r2,r1,0x20
    3768:	d4 01 18 34 	l.sw 0x34(r1),r3
    376c:	d4 01 20 30 	l.sw 0x30(r1),r4
    3770:	9c 61 00 34 	l.addi r3,r1,0x34
    3774:	a8 82 00 00 	l.ori r4,r2,0x0
    3778:	07 ff ff 82 	l.jal 3580 <__unpack_f>
    377c:	9d c1 00 10 	l.addi r14,r1,0x10
    3780:	9c 61 00 30 	l.addi r3,r1,0x30
    3784:	07 ff ff 7f 	l.jal 3580 <__unpack_f>
    3788:	a8 8e 00 00 	l.ori r4,r14,0x0
    378c:	84 a1 00 20 	l.lwz r5,0x20(r1)
    3790:	bc 45 00 01 	l.sfgtui r5,0x1
    3794:	0c 00 00 5e 	l.bnf 390c <__mulsf3+0x1b8>
    3798:	84 c1 00 10 	l.lwz r6,0x10(r1)
    379c:	bc 46 00 01 	l.sfgtui r6,0x1
    37a0:	0c 00 00 6d 	l.bnf 3954 <__mulsf3+0x200>
    37a4:	bc 25 00 04 	l.sfnei r5,0x4
    37a8:	0c 00 00 55 	l.bnf 38fc <__mulsf3+0x1a8>
    37ac:	bc 26 00 04 	l.sfnei r6,0x4
    37b0:	0c 00 00 65 	l.bnf 3944 <__mulsf3+0x1f0>
    37b4:	bc 25 00 02 	l.sfnei r5,0x2
    37b8:	0c 00 00 55 	l.bnf 390c <__mulsf3+0x1b8>
    37bc:	bc 26 00 02 	l.sfnei r6,0x2
    37c0:	0c 00 00 65 	l.bnf 3954 <__mulsf3+0x200>
    37c4:	9c 60 00 00 	l.addi r3,r0,0x0
    37c8:	84 81 00 1c 	l.lwz r4,0x1c(r1)
    37cc:	a8 a3 00 00 	l.ori r5,r3,0x0
    37d0:	04 00 09 5d 	l.jal 5d44 <__muldi3>
    37d4:	84 c1 00 2c 	l.lwz r6,0x2c(r1)
    37d8:	84 61 00 24 	l.lwz r3,0x24(r1)
    37dc:	84 41 00 14 	l.lwz r2,0x14(r1)
    37e0:	84 81 00 28 	l.lwz r4,0x28(r1)
    37e4:	e0 43 10 05 	l.xor r2,r3,r2
    37e8:	84 a1 00 18 	l.lwz r5,0x18(r1)
    37ec:	e0 60 10 02 	l.sub r3,r0,r2
    37f0:	e0 85 20 00 	l.add r4,r5,r4
    37f4:	e0 43 10 04 	l.or r2,r3,r2
    37f8:	9c 64 00 02 	l.addi r3,r4,0x2
    37fc:	b8 42 00 5f 	l.srli r2,r2,0x1f
    3800:	d4 01 18 08 	l.sw 0x8(r1),r3
    3804:	bd 6b 00 00 	l.sfgesi r11,0x0
    3808:	d4 01 10 04 	l.sw 0x4(r1),r2
    380c:	10 00 00 08 	l.bf 382c <__mulsf3+0xd8>
    3810:	a8 6b 00 00 	l.ori r3,r11,0x0
    3814:	a4 4b 00 01 	l.andi r2,r11,0x1
    3818:	bc 02 00 00 	l.sfeqi r2,0x0
    381c:	0c 00 00 2a 	l.bnf 38c4 <__mulsf3+0x170>
    3820:	9c 84 00 03 	l.addi r4,r4,0x3
    3824:	b8 6b 00 41 	l.srli r3,r11,0x1
    3828:	d4 01 20 08 	l.sw 0x8(r1),r4
    382c:	18 40 3f ff 	l.movhi r2,0x3fff
    3830:	a8 42 ff ff 	l.ori r2,r2,0xffff
    3834:	e4 43 10 00 	l.sfgtu r3,r2
    3838:	10 00 00 14 	l.bf 3888 <__mulsf3+0x134>
    383c:	84 81 00 08 	l.lwz r4,0x8(r1)
    3840:	00 00 00 08 	l.j 3860 <__mulsf3+0x10c>
    3844:	e0 63 18 00 	l.add r3,r3,r3
    3848:	18 40 3f ff 	l.movhi r2,0x3fff
    384c:	a8 42 ff ff 	l.ori r2,r2,0xffff
    3850:	e4 a3 10 00 	l.sfleu r3,r2
    3854:	0c 00 00 0c 	l.bnf 3884 <__mulsf3+0x130>
    3858:	e1 8c 60 00 	l.add r12,r12,r12
    385c:	e0 63 18 00 	l.add r3,r3,r3
    3860:	bd 6c 00 00 	l.sfgesi r12,0x0
    3864:	13 ff ff f9 	l.bf 3848 <__mulsf3+0xf4>
    3868:	9c 84 ff ff 	l.addi r4,r4,0xffffffff
    386c:	18 40 3f ff 	l.movhi r2,0x3fff
    3870:	a8 63 00 01 	l.ori r3,r3,0x1
    3874:	a8 42 ff ff 	l.ori r2,r2,0xffff
    3878:	e4 a3 10 00 	l.sfleu r3,r2
    387c:	13 ff ff f8 	l.bf 385c <__mulsf3+0x108>
    3880:	e1 8c 60 00 	l.add r12,r12,r12
    3884:	d4 01 20 08 	l.sw 0x8(r1),r4
    3888:	a4 43 00 7f 	l.andi r2,r3,0x7f
    388c:	bc 22 00 40 	l.sfnei r2,0x40
    3890:	0c 00 00 11 	l.bnf 38d4 <__mulsf3+0x180>
    3894:	a4 43 00 80 	l.andi r2,r3,0x80
    3898:	9c 40 00 03 	l.addi r2,r0,0x3
    389c:	d4 01 18 0c 	l.sw 0xc(r1),r3
    38a0:	d4 01 10 00 	l.sw 0x0(r1),r2
    38a4:	a8 61 00 00 	l.ori r3,r1,0x0
    38a8:	07 ff fe c9 	l.jal 33cc <__pack_f>
    38ac:	15 00 00 00 	l.nop 0x0
    38b0:	9c 21 00 44 	l.addi r1,r1,0x44
    38b4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    38b8:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    38bc:	44 00 48 00 	l.jr r9
    38c0:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)
    38c4:	b9 8c 00 41 	l.srli r12,r12,0x1
    38c8:	18 40 80 00 	l.movhi r2,0x8000
    38cc:	03 ff ff d6 	l.j 3824 <__mulsf3+0xd0>
    38d0:	e1 8c 10 04 	l.or r12,r12,r2
    38d4:	bc 22 00 00 	l.sfnei r2,0x0
    38d8:	13 ff ff f1 	l.bf 389c <__mulsf3+0x148>
    38dc:	9c 40 00 03 	l.addi r2,r0,0x3
    38e0:	bc 0c 00 00 	l.sfeqi r12,0x0
    38e4:	13 ff ff ee 	l.bf 389c <__mulsf3+0x148>
    38e8:	15 00 00 00 	l.nop 0x0
    38ec:	9c 63 00 40 	l.addi r3,r3,0x40
    38f0:	9c 40 ff 80 	l.addi r2,r0,0xffffff80
    38f4:	03 ff ff e9 	l.j 3898 <__mulsf3+0x144>
    38f8:	e0 63 10 03 	l.and r3,r3,r2
    38fc:	18 60 00 00 	l.movhi r3,0x0
    3900:	bc 06 00 02 	l.sfeqi r6,0x2
    3904:	13 ff ff e9 	l.bf 38a8 <__mulsf3+0x154>
    3908:	a8 63 60 5c 	l.ori r3,r3,0x605c
    390c:	84 81 00 24 	l.lwz r4,0x24(r1)
    3910:	a8 62 00 00 	l.ori r3,r2,0x0
    3914:	84 41 00 14 	l.lwz r2,0x14(r1)
    3918:	e0 44 10 05 	l.xor r2,r4,r2
    391c:	e0 80 10 02 	l.sub r4,r0,r2
    3920:	e0 44 10 04 	l.or r2,r4,r2
    3924:	b8 42 00 5f 	l.srli r2,r2,0x1f
    3928:	07 ff fe a9 	l.jal 33cc <__pack_f>
    392c:	d4 01 10 24 	l.sw 0x24(r1),r2
    3930:	9c 21 00 44 	l.addi r1,r1,0x44
    3934:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    3938:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    393c:	44 00 48 00 	l.jr r9
    3940:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)
    3944:	18 60 00 00 	l.movhi r3,0x0
    3948:	bc 05 00 02 	l.sfeqi r5,0x2
    394c:	13 ff ff d7 	l.bf 38a8 <__mulsf3+0x154>
    3950:	a8 63 60 5c 	l.ori r3,r3,0x605c
    3954:	84 41 00 14 	l.lwz r2,0x14(r1)
    3958:	84 81 00 24 	l.lwz r4,0x24(r1)
    395c:	a8 6e 00 00 	l.ori r3,r14,0x0
    3960:	e0 44 10 05 	l.xor r2,r4,r2
    3964:	e0 80 10 02 	l.sub r4,r0,r2
    3968:	e0 44 10 04 	l.or r2,r4,r2
    396c:	b8 42 00 5f 	l.srli r2,r2,0x1f
    3970:	07 ff fe 97 	l.jal 33cc <__pack_f>
    3974:	d4 01 10 14 	l.sw 0x14(r1),r2
    3978:	9c 21 00 44 	l.addi r1,r1,0x44
    397c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    3980:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    3984:	44 00 48 00 	l.jr r9
    3988:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

0000398c <__divsf3>:
    398c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    3990:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    3994:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    3998:	9c 21 ff cc 	l.addi r1,r1,0xffffffcc
    399c:	9c 41 00 10 	l.addi r2,r1,0x10
    39a0:	d4 01 18 24 	l.sw 0x24(r1),r3
    39a4:	d4 01 20 20 	l.sw 0x20(r1),r4
    39a8:	9c 61 00 24 	l.addi r3,r1,0x24
    39ac:	07 ff fe f5 	l.jal 3580 <__unpack_f>
    39b0:	a8 82 00 00 	l.ori r4,r2,0x0
    39b4:	9c 61 00 20 	l.addi r3,r1,0x20
    39b8:	07 ff fe f2 	l.jal 3580 <__unpack_f>
    39bc:	a8 81 00 00 	l.ori r4,r1,0x0
    39c0:	84 a1 00 10 	l.lwz r5,0x10(r1)
    39c4:	bc a5 00 01 	l.sfleui r5,0x1
    39c8:	10 00 00 2c 	l.bf 3a78 <__divsf3+0xec>
    39cc:	a8 62 00 00 	l.ori r3,r2,0x0
    39d0:	84 c1 00 00 	l.lwz r6,0x0(r1)
    39d4:	bc a6 00 01 	l.sfleui r6,0x1
    39d8:	10 00 00 28 	l.bf 3a78 <__divsf3+0xec>
    39dc:	a8 61 00 00 	l.ori r3,r1,0x0
    39e0:	84 81 00 14 	l.lwz r4,0x14(r1)
    39e4:	84 61 00 04 	l.lwz r3,0x4(r1)
    39e8:	bc 05 00 04 	l.sfeqi r5,0x4
    39ec:	e0 64 18 05 	l.xor r3,r4,r3
    39f0:	10 00 00 2d 	l.bf 3aa4 <__divsf3+0x118>
    39f4:	d4 01 18 14 	l.sw 0x14(r1),r3
    39f8:	bc 25 00 02 	l.sfnei r5,0x2
    39fc:	0c 00 00 2a 	l.bnf 3aa4 <__divsf3+0x118>
    3a00:	bc 26 00 04 	l.sfnei r6,0x4
    3a04:	0c 00 00 40 	l.bnf 3b04 <__divsf3+0x178>
    3a08:	bc 26 00 02 	l.sfnei r6,0x2
    3a0c:	0c 00 00 35 	l.bnf 3ae0 <__divsf3+0x154>
    3a10:	84 a1 00 18 	l.lwz r5,0x18(r1)
    3a14:	84 81 00 08 	l.lwz r4,0x8(r1)
    3a18:	84 61 00 1c 	l.lwz r3,0x1c(r1)
    3a1c:	e0 85 20 02 	l.sub r4,r5,r4
    3a20:	84 e1 00 0c 	l.lwz r7,0xc(r1)
    3a24:	e4 63 38 00 	l.sfgeu r3,r7
    3a28:	0c 00 00 1b 	l.bnf 3a94 <__divsf3+0x108>
    3a2c:	d4 01 20 18 	l.sw 0x18(r1),r4
    3a30:	9c a0 00 1f 	l.addi r5,r0,0x1f
    3a34:	18 c0 40 00 	l.movhi r6,0x4000
    3a38:	9d 00 00 00 	l.addi r8,r0,0x0
    3a3c:	e4 47 18 00 	l.sfgtu r7,r3
    3a40:	10 00 00 04 	l.bf 3a50 <__divsf3+0xc4>
    3a44:	9c a5 ff ff 	l.addi r5,r5,0xffffffff
    3a48:	e1 08 30 04 	l.or r8,r8,r6
    3a4c:	e0 63 38 02 	l.sub r3,r3,r7
    3a50:	b8 c6 00 41 	l.srli r6,r6,0x1
    3a54:	bc 25 00 00 	l.sfnei r5,0x0
    3a58:	13 ff ff f9 	l.bf 3a3c <__divsf3+0xb0>
    3a5c:	e0 63 18 00 	l.add r3,r3,r3
    3a60:	a4 88 00 7f 	l.andi r4,r8,0x7f
    3a64:	bc 24 00 40 	l.sfnei r4,0x40
    3a68:	0c 00 00 15 	l.bnf 3abc <__divsf3+0x130>
    3a6c:	a4 88 00 80 	l.andi r4,r8,0x80
    3a70:	d4 01 40 1c 	l.sw 0x1c(r1),r8
    3a74:	a8 62 00 00 	l.ori r3,r2,0x0
    3a78:	07 ff fe 55 	l.jal 33cc <__pack_f>
    3a7c:	15 00 00 00 	l.nop 0x0
    3a80:	9c 21 00 34 	l.addi r1,r1,0x34
    3a84:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    3a88:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    3a8c:	44 00 48 00 	l.jr r9
    3a90:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)
    3a94:	9c 84 ff ff 	l.addi r4,r4,0xffffffff
    3a98:	e0 63 18 00 	l.add r3,r3,r3
    3a9c:	03 ff ff e5 	l.j 3a30 <__divsf3+0xa4>
    3aa0:	d4 01 20 18 	l.sw 0x18(r1),r4
    3aa4:	18 60 00 00 	l.movhi r3,0x0
    3aa8:	e4 05 30 00 	l.sfeq r5,r6
    3aac:	0f ff ff f2 	l.bnf 3a74 <__divsf3+0xe8>
    3ab0:	a8 63 60 5c 	l.ori r3,r3,0x605c
    3ab4:	03 ff ff f1 	l.j 3a78 <__divsf3+0xec>
    3ab8:	15 00 00 00 	l.nop 0x0
    3abc:	bc 24 00 00 	l.sfnei r4,0x0
    3ac0:	13 ff ff ec 	l.bf 3a70 <__divsf3+0xe4>
    3ac4:	bc 03 00 00 	l.sfeqi r3,0x0
    3ac8:	13 ff ff ea 	l.bf 3a70 <__divsf3+0xe4>
    3acc:	9c 60 ff 80 	l.addi r3,r0,0xffffff80
    3ad0:	9d 08 00 40 	l.addi r8,r8,0x40
    3ad4:	e1 08 18 03 	l.and r8,r8,r3
    3ad8:	03 ff ff e7 	l.j 3a74 <__divsf3+0xe8>
    3adc:	d4 01 40 1c 	l.sw 0x1c(r1),r8
    3ae0:	a8 62 00 00 	l.ori r3,r2,0x0
    3ae4:	9c 40 00 04 	l.addi r2,r0,0x4
    3ae8:	07 ff fe 39 	l.jal 33cc <__pack_f>
    3aec:	d4 01 10 10 	l.sw 0x10(r1),r2
    3af0:	9c 21 00 34 	l.addi r1,r1,0x34
    3af4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    3af8:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    3afc:	44 00 48 00 	l.jr r9
    3b00:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)
    3b04:	9c 60 00 00 	l.addi r3,r0,0x0
    3b08:	d4 01 18 1c 	l.sw 0x1c(r1),r3
    3b0c:	d4 01 18 18 	l.sw 0x18(r1),r3
    3b10:	03 ff ff da 	l.j 3a78 <__divsf3+0xec>
    3b14:	a8 62 00 00 	l.ori r3,r2,0x0

00003b18 <__fpcmp_parts_f>:
    3b18:	84 a3 00 00 	l.lwz r5,0x0(r3)
    3b1c:	9d 60 00 01 	l.addi r11,r0,0x1
    3b20:	e4 a5 58 00 	l.sfleu r5,r11
    3b24:	10 00 00 16 	l.bf 3b7c <__fpcmp_parts_f+0x64>
    3b28:	15 00 00 00 	l.nop 0x0
    3b2c:	84 c4 00 00 	l.lwz r6,0x0(r4)
    3b30:	e4 a6 58 00 	l.sfleu r6,r11
    3b34:	10 00 00 12 	l.bf 3b7c <__fpcmp_parts_f+0x64>
    3b38:	bc 25 00 04 	l.sfnei r5,0x4
    3b3c:	0c 00 00 37 	l.bnf 3c18 <__fpcmp_parts_f+0x100>
    3b40:	bc 26 00 04 	l.sfnei r6,0x4
    3b44:	0c 00 00 19 	l.bnf 3ba8 <__fpcmp_parts_f+0x90>
    3b48:	bc 25 00 02 	l.sfnei r5,0x2
    3b4c:	0c 00 00 14 	l.bnf 3b9c <__fpcmp_parts_f+0x84>
    3b50:	bc 26 00 02 	l.sfnei r6,0x2
    3b54:	0c 00 00 0c 	l.bnf 3b84 <__fpcmp_parts_f+0x6c>
    3b58:	15 00 00 00 	l.nop 0x0
    3b5c:	84 a3 00 04 	l.lwz r5,0x4(r3)
    3b60:	84 c4 00 04 	l.lwz r6,0x4(r4)
    3b64:	e4 05 30 00 	l.sfeq r5,r6
    3b68:	10 00 00 16 	l.bf 3bc0 <__fpcmp_parts_f+0xa8>
    3b6c:	15 00 00 00 	l.nop 0x0
    3b70:	bc 05 00 00 	l.sfeqi r5,0x0
    3b74:	0c 00 00 08 	l.bnf 3b94 <__fpcmp_parts_f+0x7c>
    3b78:	15 00 00 00 	l.nop 0x0
    3b7c:	44 00 48 00 	l.jr r9
    3b80:	15 00 00 00 	l.nop 0x0
    3b84:	84 63 00 04 	l.lwz r3,0x4(r3)
    3b88:	bc 03 00 00 	l.sfeqi r3,0x0
    3b8c:	13 ff ff fc 	l.bf 3b7c <__fpcmp_parts_f+0x64>
    3b90:	15 00 00 00 	l.nop 0x0
    3b94:	44 00 48 00 	l.jr r9
    3b98:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
    3b9c:	bc 06 00 02 	l.sfeqi r6,0x2
    3ba0:	13 ff ff f7 	l.bf 3b7c <__fpcmp_parts_f+0x64>
    3ba4:	9d 60 00 00 	l.addi r11,r0,0x0
    3ba8:	84 64 00 04 	l.lwz r3,0x4(r4)
    3bac:	bc 03 00 00 	l.sfeqi r3,0x0
    3bb0:	13 ff ff f3 	l.bf 3b7c <__fpcmp_parts_f+0x64>
    3bb4:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
    3bb8:	44 00 48 00 	l.jr r9
    3bbc:	9d 60 00 01 	l.addi r11,r0,0x1
    3bc0:	84 e3 00 08 	l.lwz r7,0x8(r3)
    3bc4:	84 c4 00 08 	l.lwz r6,0x8(r4)
    3bc8:	e5 a7 30 00 	l.sfles r7,r6
    3bcc:	0f ff ff ea 	l.bnf 3b74 <__fpcmp_parts_f+0x5c>
    3bd0:	bc 05 00 00 	l.sfeqi r5,0x0
    3bd4:	e5 67 30 00 	l.sfges r7,r6
    3bd8:	0c 00 00 0c 	l.bnf 3c08 <__fpcmp_parts_f+0xf0>
    3bdc:	bc 05 00 00 	l.sfeqi r5,0x0
    3be0:	84 c3 00 0c 	l.lwz r6,0xc(r3)
    3be4:	84 64 00 0c 	l.lwz r3,0xc(r4)
    3be8:	e4 a6 18 00 	l.sfleu r6,r3
    3bec:	10 00 00 04 	l.bf 3bfc <__fpcmp_parts_f+0xe4>
    3bf0:	e4 66 18 00 	l.sfgeu r6,r3
    3bf4:	03 ff ff df 	l.j 3b70 <__fpcmp_parts_f+0x58>
    3bf8:	9d 60 00 01 	l.addi r11,r0,0x1
    3bfc:	13 ff ff e0 	l.bf 3b7c <__fpcmp_parts_f+0x64>
    3c00:	9d 60 00 00 	l.addi r11,r0,0x0
    3c04:	bc 05 00 00 	l.sfeqi r5,0x0
    3c08:	0f ff ff ec 	l.bnf 3bb8 <__fpcmp_parts_f+0xa0>
    3c0c:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
    3c10:	44 00 48 00 	l.jr r9
    3c14:	15 00 00 00 	l.nop 0x0
    3c18:	13 ff ff db 	l.bf 3b84 <__fpcmp_parts_f+0x6c>
    3c1c:	15 00 00 00 	l.nop 0x0
    3c20:	85 64 00 04 	l.lwz r11,0x4(r4)
    3c24:	84 63 00 04 	l.lwz r3,0x4(r3)
    3c28:	44 00 48 00 	l.jr r9
    3c2c:	e1 6b 18 02 	l.sub r11,r11,r3

00003c30 <__cmpsf2>:
    3c30:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    3c34:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    3c38:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    3c3c:	9c 21 ff cc 	l.addi r1,r1,0xffffffcc
    3c40:	9d c1 00 10 	l.addi r14,r1,0x10
    3c44:	d4 01 18 24 	l.sw 0x24(r1),r3
    3c48:	d4 01 20 20 	l.sw 0x20(r1),r4
    3c4c:	9c 61 00 24 	l.addi r3,r1,0x24
    3c50:	07 ff fe 4c 	l.jal 3580 <__unpack_f>
    3c54:	a8 8e 00 00 	l.ori r4,r14,0x0
    3c58:	9c 61 00 20 	l.addi r3,r1,0x20
    3c5c:	07 ff fe 49 	l.jal 3580 <__unpack_f>
    3c60:	a8 81 00 00 	l.ori r4,r1,0x0
    3c64:	a8 6e 00 00 	l.ori r3,r14,0x0
    3c68:	07 ff ff ac 	l.jal 3b18 <__fpcmp_parts_f>
    3c6c:	a8 81 00 00 	l.ori r4,r1,0x0
    3c70:	9c 21 00 34 	l.addi r1,r1,0x34
    3c74:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    3c78:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    3c7c:	44 00 48 00 	l.jr r9
    3c80:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

00003c84 <__eqsf2>:
    3c84:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    3c88:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    3c8c:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    3c90:	9c 21 ff cc 	l.addi r1,r1,0xffffffcc
    3c94:	9d c1 00 10 	l.addi r14,r1,0x10
    3c98:	d4 01 18 24 	l.sw 0x24(r1),r3
    3c9c:	d4 01 20 20 	l.sw 0x20(r1),r4
    3ca0:	9c 61 00 24 	l.addi r3,r1,0x24
    3ca4:	07 ff fe 37 	l.jal 3580 <__unpack_f>
    3ca8:	a8 8e 00 00 	l.ori r4,r14,0x0
    3cac:	9c 61 00 20 	l.addi r3,r1,0x20
    3cb0:	07 ff fe 34 	l.jal 3580 <__unpack_f>
    3cb4:	a8 81 00 00 	l.ori r4,r1,0x0
    3cb8:	9d 60 00 01 	l.addi r11,r0,0x1
    3cbc:	84 61 00 10 	l.lwz r3,0x10(r1)
    3cc0:	e4 a3 58 00 	l.sfleu r3,r11
    3cc4:	10 00 00 07 	l.bf 3ce0 <__eqsf2+0x5c>
    3cc8:	84 61 00 00 	l.lwz r3,0x0(r1)
    3ccc:	e4 a3 58 00 	l.sfleu r3,r11
    3cd0:	10 00 00 04 	l.bf 3ce0 <__eqsf2+0x5c>
    3cd4:	a8 6e 00 00 	l.ori r3,r14,0x0
    3cd8:	07 ff ff 90 	l.jal 3b18 <__fpcmp_parts_f>
    3cdc:	a8 81 00 00 	l.ori r4,r1,0x0
    3ce0:	9c 21 00 34 	l.addi r1,r1,0x34
    3ce4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    3ce8:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    3cec:	44 00 48 00 	l.jr r9
    3cf0:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

00003cf4 <__nesf2>:
    3cf4:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    3cf8:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    3cfc:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    3d00:	9c 21 ff cc 	l.addi r1,r1,0xffffffcc
    3d04:	9d c1 00 10 	l.addi r14,r1,0x10
    3d08:	d4 01 18 24 	l.sw 0x24(r1),r3
    3d0c:	d4 01 20 20 	l.sw 0x20(r1),r4
    3d10:	9c 61 00 24 	l.addi r3,r1,0x24
    3d14:	07 ff fe 1b 	l.jal 3580 <__unpack_f>
    3d18:	a8 8e 00 00 	l.ori r4,r14,0x0
    3d1c:	9c 61 00 20 	l.addi r3,r1,0x20
    3d20:	07 ff fe 18 	l.jal 3580 <__unpack_f>
    3d24:	a8 81 00 00 	l.ori r4,r1,0x0
    3d28:	9d 60 00 01 	l.addi r11,r0,0x1
    3d2c:	84 61 00 10 	l.lwz r3,0x10(r1)
    3d30:	e4 a3 58 00 	l.sfleu r3,r11
    3d34:	10 00 00 07 	l.bf 3d50 <__nesf2+0x5c>
    3d38:	84 61 00 00 	l.lwz r3,0x0(r1)
    3d3c:	e4 a3 58 00 	l.sfleu r3,r11
    3d40:	10 00 00 04 	l.bf 3d50 <__nesf2+0x5c>
    3d44:	a8 6e 00 00 	l.ori r3,r14,0x0
    3d48:	07 ff ff 74 	l.jal 3b18 <__fpcmp_parts_f>
    3d4c:	a8 81 00 00 	l.ori r4,r1,0x0
    3d50:	9c 21 00 34 	l.addi r1,r1,0x34
    3d54:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    3d58:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    3d5c:	44 00 48 00 	l.jr r9
    3d60:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

00003d64 <__gtsf2>:
    3d64:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    3d68:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    3d6c:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    3d70:	9c 21 ff cc 	l.addi r1,r1,0xffffffcc
    3d74:	9d c1 00 10 	l.addi r14,r1,0x10
    3d78:	d4 01 18 24 	l.sw 0x24(r1),r3
    3d7c:	d4 01 20 20 	l.sw 0x20(r1),r4
    3d80:	9c 61 00 24 	l.addi r3,r1,0x24
    3d84:	07 ff fd ff 	l.jal 3580 <__unpack_f>
    3d88:	a8 8e 00 00 	l.ori r4,r14,0x0
    3d8c:	9c 61 00 20 	l.addi r3,r1,0x20
    3d90:	07 ff fd fc 	l.jal 3580 <__unpack_f>
    3d94:	a8 81 00 00 	l.ori r4,r1,0x0
    3d98:	84 61 00 10 	l.lwz r3,0x10(r1)
    3d9c:	bc a3 00 01 	l.sfleui r3,0x1
    3da0:	10 00 00 08 	l.bf 3dc0 <__gtsf2+0x5c>
    3da4:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
    3da8:	84 61 00 00 	l.lwz r3,0x0(r1)
    3dac:	bc a3 00 01 	l.sfleui r3,0x1
    3db0:	10 00 00 04 	l.bf 3dc0 <__gtsf2+0x5c>
    3db4:	a8 6e 00 00 	l.ori r3,r14,0x0
    3db8:	07 ff ff 58 	l.jal 3b18 <__fpcmp_parts_f>
    3dbc:	a8 81 00 00 	l.ori r4,r1,0x0
    3dc0:	9c 21 00 34 	l.addi r1,r1,0x34
    3dc4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    3dc8:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    3dcc:	44 00 48 00 	l.jr r9
    3dd0:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

00003dd4 <__gesf2>:
    3dd4:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    3dd8:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    3ddc:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    3de0:	9c 21 ff cc 	l.addi r1,r1,0xffffffcc
    3de4:	9d c1 00 10 	l.addi r14,r1,0x10
    3de8:	d4 01 18 24 	l.sw 0x24(r1),r3
    3dec:	d4 01 20 20 	l.sw 0x20(r1),r4
    3df0:	9c 61 00 24 	l.addi r3,r1,0x24
    3df4:	07 ff fd e3 	l.jal 3580 <__unpack_f>
    3df8:	a8 8e 00 00 	l.ori r4,r14,0x0
    3dfc:	9c 61 00 20 	l.addi r3,r1,0x20
    3e00:	07 ff fd e0 	l.jal 3580 <__unpack_f>
    3e04:	a8 81 00 00 	l.ori r4,r1,0x0
    3e08:	84 61 00 10 	l.lwz r3,0x10(r1)
    3e0c:	bc a3 00 01 	l.sfleui r3,0x1
    3e10:	10 00 00 08 	l.bf 3e30 <__gesf2+0x5c>
    3e14:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
    3e18:	84 61 00 00 	l.lwz r3,0x0(r1)
    3e1c:	bc a3 00 01 	l.sfleui r3,0x1
    3e20:	10 00 00 04 	l.bf 3e30 <__gesf2+0x5c>
    3e24:	a8 6e 00 00 	l.ori r3,r14,0x0
    3e28:	07 ff ff 3c 	l.jal 3b18 <__fpcmp_parts_f>
    3e2c:	a8 81 00 00 	l.ori r4,r1,0x0
    3e30:	9c 21 00 34 	l.addi r1,r1,0x34
    3e34:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    3e38:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    3e3c:	44 00 48 00 	l.jr r9
    3e40:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

00003e44 <__ltsf2>:
    3e44:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    3e48:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    3e4c:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    3e50:	9c 21 ff cc 	l.addi r1,r1,0xffffffcc
    3e54:	9d c1 00 10 	l.addi r14,r1,0x10
    3e58:	d4 01 18 24 	l.sw 0x24(r1),r3
    3e5c:	d4 01 20 20 	l.sw 0x20(r1),r4
    3e60:	9c 61 00 24 	l.addi r3,r1,0x24
    3e64:	07 ff fd c7 	l.jal 3580 <__unpack_f>
    3e68:	a8 8e 00 00 	l.ori r4,r14,0x0
    3e6c:	9c 61 00 20 	l.addi r3,r1,0x20
    3e70:	07 ff fd c4 	l.jal 3580 <__unpack_f>
    3e74:	a8 81 00 00 	l.ori r4,r1,0x0
    3e78:	9d 60 00 01 	l.addi r11,r0,0x1
    3e7c:	84 61 00 10 	l.lwz r3,0x10(r1)
    3e80:	e4 a3 58 00 	l.sfleu r3,r11
    3e84:	10 00 00 07 	l.bf 3ea0 <__ltsf2+0x5c>
    3e88:	84 61 00 00 	l.lwz r3,0x0(r1)
    3e8c:	e4 a3 58 00 	l.sfleu r3,r11
    3e90:	10 00 00 04 	l.bf 3ea0 <__ltsf2+0x5c>
    3e94:	a8 6e 00 00 	l.ori r3,r14,0x0
    3e98:	07 ff ff 20 	l.jal 3b18 <__fpcmp_parts_f>
    3e9c:	a8 81 00 00 	l.ori r4,r1,0x0
    3ea0:	9c 21 00 34 	l.addi r1,r1,0x34
    3ea4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    3ea8:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    3eac:	44 00 48 00 	l.jr r9
    3eb0:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

00003eb4 <__lesf2>:
    3eb4:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    3eb8:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    3ebc:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    3ec0:	9c 21 ff cc 	l.addi r1,r1,0xffffffcc
    3ec4:	9d c1 00 10 	l.addi r14,r1,0x10
    3ec8:	d4 01 18 24 	l.sw 0x24(r1),r3
    3ecc:	d4 01 20 20 	l.sw 0x20(r1),r4
    3ed0:	9c 61 00 24 	l.addi r3,r1,0x24
    3ed4:	07 ff fd ab 	l.jal 3580 <__unpack_f>
    3ed8:	a8 8e 00 00 	l.ori r4,r14,0x0
    3edc:	9c 61 00 20 	l.addi r3,r1,0x20
    3ee0:	07 ff fd a8 	l.jal 3580 <__unpack_f>
    3ee4:	a8 81 00 00 	l.ori r4,r1,0x0
    3ee8:	9d 60 00 01 	l.addi r11,r0,0x1
    3eec:	84 61 00 10 	l.lwz r3,0x10(r1)
    3ef0:	e4 a3 58 00 	l.sfleu r3,r11
    3ef4:	10 00 00 07 	l.bf 3f10 <__lesf2+0x5c>
    3ef8:	84 61 00 00 	l.lwz r3,0x0(r1)
    3efc:	e4 a3 58 00 	l.sfleu r3,r11
    3f00:	10 00 00 04 	l.bf 3f10 <__lesf2+0x5c>
    3f04:	a8 6e 00 00 	l.ori r3,r14,0x0
    3f08:	07 ff ff 04 	l.jal 3b18 <__fpcmp_parts_f>
    3f0c:	a8 81 00 00 	l.ori r4,r1,0x0
    3f10:	9c 21 00 34 	l.addi r1,r1,0x34
    3f14:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    3f18:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    3f1c:	44 00 48 00 	l.jr r9
    3f20:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

00003f24 <__unordsf2>:
    3f24:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    3f28:	9c 21 ff d4 	l.addi r1,r1,0xffffffd4
    3f2c:	d4 01 18 24 	l.sw 0x24(r1),r3
    3f30:	d4 01 20 20 	l.sw 0x20(r1),r4
    3f34:	9c 61 00 24 	l.addi r3,r1,0x24
    3f38:	07 ff fd 92 	l.jal 3580 <__unpack_f>
    3f3c:	9c 81 00 10 	l.addi r4,r1,0x10
    3f40:	9c 61 00 20 	l.addi r3,r1,0x20
    3f44:	07 ff fd 8f 	l.jal 3580 <__unpack_f>
    3f48:	a8 81 00 00 	l.ori r4,r1,0x0
    3f4c:	9d 60 00 01 	l.addi r11,r0,0x1
    3f50:	84 61 00 10 	l.lwz r3,0x10(r1)
    3f54:	e4 a3 58 00 	l.sfleu r3,r11
    3f58:	10 00 00 05 	l.bf 3f6c <__unordsf2+0x48>
    3f5c:	84 61 00 00 	l.lwz r3,0x0(r1)
    3f60:	e4 a3 58 00 	l.sfleu r3,r11
    3f64:	0c 00 00 06 	l.bnf 3f7c <__unordsf2+0x58>
    3f68:	15 00 00 00 	l.nop 0x0
    3f6c:	9c 21 00 2c 	l.addi r1,r1,0x2c
    3f70:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    3f74:	44 00 48 00 	l.jr r9
    3f78:	15 00 00 00 	l.nop 0x0
    3f7c:	9c 21 00 2c 	l.addi r1,r1,0x2c
    3f80:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    3f84:	44 00 48 00 	l.jr r9
    3f88:	9d 60 00 00 	l.addi r11,r0,0x0

00003f8c <__floatsisf>:
    3f8c:	b8 83 00 5f 	l.srli r4,r3,0x1f
    3f90:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
    3f94:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    3f98:	9c 40 00 03 	l.addi r2,r0,0x3
    3f9c:	9c 21 ff e8 	l.addi r1,r1,0xffffffe8
    3fa0:	bc 23 00 00 	l.sfnei r3,0x0
    3fa4:	d4 01 10 00 	l.sw 0x0(r1),r2
    3fa8:	10 00 00 0a 	l.bf 3fd0 <__floatsisf+0x44>
    3fac:	d4 01 20 04 	l.sw 0x4(r1),r4
    3fb0:	9c 40 00 02 	l.addi r2,r0,0x2
    3fb4:	d4 01 10 00 	l.sw 0x0(r1),r2
    3fb8:	07 ff fd 05 	l.jal 33cc <__pack_f>
    3fbc:	a8 61 00 00 	l.ori r3,r1,0x0
    3fc0:	9c 21 00 18 	l.addi r1,r1,0x18
    3fc4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    3fc8:	44 00 48 00 	l.jr r9
    3fcc:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)
    3fd0:	a8 43 00 00 	l.ori r2,r3,0x0
    3fd4:	9c 60 00 1e 	l.addi r3,r0,0x1e
    3fd8:	bc 04 00 00 	l.sfeqi r4,0x0
    3fdc:	10 00 00 07 	l.bf 3ff8 <__floatsisf+0x6c>
    3fe0:	d4 01 18 08 	l.sw 0x8(r1),r3
    3fe4:	18 60 80 00 	l.movhi r3,0x8000
    3fe8:	e4 02 18 00 	l.sfeq r2,r3
    3fec:	10 00 00 0f 	l.bf 4028 <__floatsisf+0x9c>
    3ff0:	15 00 00 00 	l.nop 0x0
    3ff4:	e0 40 10 02 	l.sub r2,r0,r2
    3ff8:	a8 62 00 00 	l.ori r3,r2,0x0
    3ffc:	04 00 07 97 	l.jal 5e58 <__clzsi2>
    4000:	d4 01 10 0c 	l.sw 0xc(r1),r2
    4004:	9d 6b ff ff 	l.addi r11,r11,0xffffffff
    4008:	bd ab 00 00 	l.sflesi r11,0x0
    400c:	13 ff ff eb 	l.bf 3fb8 <__floatsisf+0x2c>
    4010:	9c 60 00 1e 	l.addi r3,r0,0x1e
    4014:	e0 42 58 08 	l.sll r2,r2,r11
    4018:	e1 63 58 02 	l.sub r11,r3,r11
    401c:	d4 01 10 0c 	l.sw 0xc(r1),r2
    4020:	03 ff ff e6 	l.j 3fb8 <__floatsisf+0x2c>
    4024:	d4 01 58 08 	l.sw 0x8(r1),r11
    4028:	18 40 00 00 	l.movhi r2,0x0
    402c:	a8 42 62 fc 	l.ori r2,r2,0x62fc
    4030:	03 ff ff e4 	l.j 3fc0 <__floatsisf+0x34>
    4034:	85 62 00 00 	l.lwz r11,0x0(r2)

00004038 <__floatunsisf>:
    4038:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    403c:	9c 80 00 00 	l.addi r4,r0,0x0
    4040:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    4044:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    4048:	9c 21 ff e4 	l.addi r1,r1,0xffffffe4
    404c:	a8 43 00 00 	l.ori r2,r3,0x0
    4050:	e4 23 20 00 	l.sfne r3,r4
    4054:	0c 00 00 18 	l.bnf 40b4 <__floatunsisf+0x7c>
    4058:	d4 01 20 04 	l.sw 0x4(r1),r4
    405c:	9c 80 00 03 	l.addi r4,r0,0x3
    4060:	9d c0 00 1e 	l.addi r14,r0,0x1e
    4064:	d4 01 20 00 	l.sw 0x0(r1),r4
    4068:	d4 01 70 08 	l.sw 0x8(r1),r14
    406c:	04 00 07 7b 	l.jal 5e58 <__clzsi2>
    4070:	d4 01 18 0c 	l.sw 0xc(r1),r3
    4074:	9d 6b ff ff 	l.addi r11,r11,0xffffffff
    4078:	bd 6b 00 00 	l.sfgesi r11,0x0
    407c:	0c 00 00 17 	l.bnf 40d8 <__floatunsisf+0xa0>
    4080:	bc 0b 00 00 	l.sfeqi r11,0x0
    4084:	10 00 00 05 	l.bf 4098 <__floatunsisf+0x60>
    4088:	e0 42 58 08 	l.sll r2,r2,r11
    408c:	e1 6e 58 02 	l.sub r11,r14,r11
    4090:	d4 01 10 0c 	l.sw 0xc(r1),r2
    4094:	d4 01 58 08 	l.sw 0x8(r1),r11
    4098:	07 ff fc cd 	l.jal 33cc <__pack_f>
    409c:	a8 61 00 00 	l.ori r3,r1,0x0
    40a0:	9c 21 00 1c 	l.addi r1,r1,0x1c
    40a4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    40a8:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    40ac:	44 00 48 00 	l.jr r9
    40b0:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)
    40b4:	9c 40 00 02 	l.addi r2,r0,0x2
    40b8:	a8 61 00 00 	l.ori r3,r1,0x0
    40bc:	07 ff fc c4 	l.jal 33cc <__pack_f>
    40c0:	d4 01 10 00 	l.sw 0x0(r1),r2
    40c4:	9c 21 00 1c 	l.addi r1,r1,0x1c
    40c8:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    40cc:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    40d0:	44 00 48 00 	l.jr r9
    40d4:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)
    40d8:	e0 60 58 02 	l.sub r3,r0,r11
    40dc:	9c a0 00 01 	l.addi r5,r0,0x1
    40e0:	e0 82 18 48 	l.srl r4,r2,r3
    40e4:	e0 65 18 08 	l.sll r3,r5,r3
    40e8:	e1 6e 58 02 	l.sub r11,r14,r11
    40ec:	9c 63 ff ff 	l.addi r3,r3,0xffffffff
    40f0:	d4 01 58 08 	l.sw 0x8(r1),r11
    40f4:	e0 43 10 03 	l.and r2,r3,r2
    40f8:	e0 60 10 02 	l.sub r3,r0,r2
    40fc:	e0 43 10 04 	l.or r2,r3,r2
    4100:	a8 61 00 00 	l.ori r3,r1,0x0
    4104:	b8 42 00 5f 	l.srli r2,r2,0x1f
    4108:	e0 42 20 04 	l.or r2,r2,r4
    410c:	07 ff fc b0 	l.jal 33cc <__pack_f>
    4110:	d4 01 10 0c 	l.sw 0xc(r1),r2
    4114:	9c 21 00 1c 	l.addi r1,r1,0x1c
    4118:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    411c:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    4120:	44 00 48 00 	l.jr r9
    4124:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

00004128 <__fixsfsi>:
    4128:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    412c:	9c 21 ff e8 	l.addi r1,r1,0xffffffe8
    4130:	d4 01 18 10 	l.sw 0x10(r1),r3
    4134:	a8 81 00 00 	l.ori r4,r1,0x0
    4138:	07 ff fd 12 	l.jal 3580 <__unpack_f>
    413c:	9c 61 00 10 	l.addi r3,r1,0x10
    4140:	84 61 00 00 	l.lwz r3,0x0(r1)
    4144:	bc 03 00 02 	l.sfeqi r3,0x2
    4148:	10 00 00 12 	l.bf 4190 <__fixsfsi+0x68>
    414c:	9d 60 00 00 	l.addi r11,r0,0x0
    4150:	bc a3 00 01 	l.sfleui r3,0x1
    4154:	10 00 00 0f 	l.bf 4190 <__fixsfsi+0x68>
    4158:	bc 23 00 04 	l.sfnei r3,0x4
    415c:	0c 00 00 1d 	l.bnf 41d0 <__fixsfsi+0xa8>
    4160:	84 61 00 08 	l.lwz r3,0x8(r1)
    4164:	bd 83 00 00 	l.sfltsi r3,0x0
    4168:	10 00 00 0a 	l.bf 4190 <__fixsfsi+0x68>
    416c:	bd a3 00 1e 	l.sflesi r3,0x1e
    4170:	10 00 00 0c 	l.bf 41a0 <__fixsfsi+0x78>
    4174:	15 00 00 00 	l.nop 0x0
    4178:	84 61 00 04 	l.lwz r3,0x4(r1)
    417c:	bc 03 00 00 	l.sfeqi r3,0x0
    4180:	0c 00 00 18 	l.bnf 41e0 <__fixsfsi+0xb8>
    4184:	15 00 00 00 	l.nop 0x0
    4188:	19 60 7f ff 	l.movhi r11,0x7fff
    418c:	a9 6b ff ff 	l.ori r11,r11,0xffff
    4190:	9c 21 00 18 	l.addi r1,r1,0x18
    4194:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    4198:	44 00 48 00 	l.jr r9
    419c:	15 00 00 00 	l.nop 0x0
    41a0:	9d 60 00 1e 	l.addi r11,r0,0x1e
    41a4:	e0 6b 18 02 	l.sub r3,r11,r3
    41a8:	85 61 00 0c 	l.lwz r11,0xc(r1)
    41ac:	e1 6b 18 48 	l.srl r11,r11,r3
    41b0:	84 61 00 04 	l.lwz r3,0x4(r1)
    41b4:	bc 03 00 00 	l.sfeqi r3,0x0
    41b8:	13 ff ff f6 	l.bf 4190 <__fixsfsi+0x68>
    41bc:	15 00 00 00 	l.nop 0x0
    41c0:	9c 21 00 18 	l.addi r1,r1,0x18
    41c4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    41c8:	44 00 48 00 	l.jr r9
    41cc:	e1 60 58 02 	l.sub r11,r0,r11
    41d0:	84 61 00 04 	l.lwz r3,0x4(r1)
    41d4:	e4 03 58 00 	l.sfeq r3,r11
    41d8:	13 ff ff ec 	l.bf 4188 <__fixsfsi+0x60>
    41dc:	15 00 00 00 	l.nop 0x0
    41e0:	9c 21 00 18 	l.addi r1,r1,0x18
    41e4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    41e8:	44 00 48 00 	l.jr r9
    41ec:	19 60 80 00 	l.movhi r11,0x8000

000041f0 <__negsf2>:
    41f0:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    41f4:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
    41f8:	9c 21 ff e4 	l.addi r1,r1,0xffffffe4
    41fc:	d4 01 18 10 	l.sw 0x10(r1),r3
    4200:	a8 81 00 00 	l.ori r4,r1,0x0
    4204:	07 ff fc df 	l.jal 3580 <__unpack_f>
    4208:	9c 61 00 10 	l.addi r3,r1,0x10
    420c:	84 81 00 04 	l.lwz r4,0x4(r1)
    4210:	a8 61 00 00 	l.ori r3,r1,0x0
    4214:	e0 40 20 02 	l.sub r2,r0,r4
    4218:	e0 42 20 04 	l.or r2,r2,r4
    421c:	ac 42 ff ff 	l.xori r2,r2,0xffffffff
    4220:	b8 42 00 5f 	l.srli r2,r2,0x1f
    4224:	07 ff fc 6a 	l.jal 33cc <__pack_f>
    4228:	d4 01 10 04 	l.sw 0x4(r1),r2
    422c:	9c 21 00 1c 	l.addi r1,r1,0x1c
    4230:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    4234:	44 00 48 00 	l.jr r9
    4238:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

0000423c <__make_fp>:
    423c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    4240:	9c 21 ff ec 	l.addi r1,r1,0xffffffec
    4244:	d4 01 18 00 	l.sw 0x0(r1),r3
    4248:	a8 61 00 00 	l.ori r3,r1,0x0
    424c:	d4 01 20 04 	l.sw 0x4(r1),r4
    4250:	d4 01 28 08 	l.sw 0x8(r1),r5
    4254:	07 ff fc 5e 	l.jal 33cc <__pack_f>
    4258:	d4 01 30 0c 	l.sw 0xc(r1),r6
    425c:	9c 21 00 14 	l.addi r1,r1,0x14
    4260:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    4264:	44 00 48 00 	l.jr r9
    4268:	15 00 00 00 	l.nop 0x0

0000426c <__extendsfdf2>:
    426c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    4270:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
    4274:	9c 21 ff e4 	l.addi r1,r1,0xffffffe4
    4278:	d4 01 18 10 	l.sw 0x10(r1),r3
    427c:	a8 81 00 00 	l.ori r4,r1,0x0
    4280:	07 ff fc c0 	l.jal 3580 <__unpack_f>
    4284:	9c 61 00 10 	l.addi r3,r1,0x10
    4288:	85 01 00 0c 	l.lwz r8,0xc(r1)
    428c:	84 61 00 00 	l.lwz r3,0x0(r1)
    4290:	b8 e8 00 42 	l.srli r7,r8,0x2
    4294:	b9 08 00 1e 	l.slli r8,r8,0x1e
    4298:	84 81 00 04 	l.lwz r4,0x4(r1)
    429c:	04 00 06 36 	l.jal 5b74 <__make_dp>
    42a0:	84 a1 00 08 	l.lwz r5,0x8(r1)
    42a4:	9c 21 00 1c 	l.addi r1,r1,0x1c
    42a8:	a8 4b 00 00 	l.ori r2,r11,0x0
    42ac:	a8 6c 00 00 	l.ori r3,r12,0x0
    42b0:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    42b4:	e1 62 00 04 	l.or r11,r2,r0
    42b8:	e1 83 00 04 	l.or r12,r3,r0
    42bc:	44 00 48 00 	l.jr r9
    42c0:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

000042c4 <_fpadd_parts>:
    42c4:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
    42c8:	d7 e1 77 fc 	l.sw 0xfffffffc(r1),r14
    42cc:	84 43 00 00 	l.lwz r2,0x0(r3)
    42d0:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
    42d4:	bc a2 00 01 	l.sfleui r2,0x1
    42d8:	10 00 00 8c 	l.bf 4508 <_fpadd_parts+0x244>
    42dc:	a9 63 00 00 	l.ori r11,r3,0x0
    42e0:	84 64 00 00 	l.lwz r3,0x0(r4)
    42e4:	bc a3 00 01 	l.sfleui r3,0x1
    42e8:	10 00 00 cf 	l.bf 4624 <_fpadd_parts+0x360>
    42ec:	bc 22 00 04 	l.sfnei r2,0x4
    42f0:	0c 00 01 09 	l.bnf 4714 <_fpadd_parts+0x450>
    42f4:	bc 03 00 04 	l.sfeqi r3,0x4
    42f8:	10 00 00 cb 	l.bf 4624 <_fpadd_parts+0x360>
    42fc:	bc 23 00 02 	l.sfnei r3,0x2
    4300:	0c 00 00 9a 	l.bnf 4568 <_fpadd_parts+0x2a4>
    4304:	bc 02 00 02 	l.sfeqi r2,0x2
    4308:	10 00 00 c7 	l.bf 4624 <_fpadd_parts+0x360>
    430c:	15 00 00 00 	l.nop 0x0
    4310:	85 8b 00 08 	l.lwz r12,0x8(r11)
    4314:	85 e4 00 08 	l.lwz r15,0x8(r4)
    4318:	84 cb 00 0c 	l.lwz r6,0xc(r11)
    431c:	84 eb 00 10 	l.lwz r7,0x10(r11)
    4320:	e1 ac 78 02 	l.sub r13,r12,r15
    4324:	84 44 00 0c 	l.lwz r2,0xc(r4)
    4328:	84 64 00 10 	l.lwz r3,0x10(r4)
    432c:	ba 2d 00 9f 	l.srai r17,r13,0x1f
    4330:	e1 11 68 05 	l.xor r8,r17,r13
    4334:	e1 08 88 02 	l.sub r8,r8,r17
    4338:	bd 48 00 3f 	l.sfgtsi r8,0x3f
    433c:	10 00 00 77 	l.bf 4518 <_fpadd_parts+0x254>
    4340:	e5 ac 78 00 	l.sfles r12,r15
    4344:	bd ad 00 00 	l.sflesi r13,0x0
    4348:	10 00 00 bc 	l.bf 4638 <_fpadd_parts+0x374>
    434c:	bc 0d 00 00 	l.sfeqi r13,0x0
    4350:	9d a8 ff e0 	l.addi r13,r8,0xffffffe0
    4354:	bd 8d 00 00 	l.sfltsi r13,0x0
    4358:	10 00 00 d4 	l.bf 46a8 <_fpadd_parts+0x3e4>
    435c:	a9 c2 00 00 	l.ori r14,r2,0x0
    4360:	9e a0 00 00 	l.addi r21,r0,0x0
    4364:	e1 ee 68 48 	l.srl r15,r14,r13
    4368:	bd 8d 00 00 	l.sfltsi r13,0x0
    436c:	10 00 00 dc 	l.bf 46dc <_fpadd_parts+0x418>
    4370:	9e 20 00 01 	l.addi r17,r0,0x1
    4374:	9d 00 00 00 	l.addi r8,r0,0x0
    4378:	e1 b1 68 08 	l.sll r13,r17,r13
    437c:	9e 28 ff ff 	l.addi r17,r8,0xffffffff
    4380:	e4 91 40 00 	l.sfltu r17,r8
    4384:	10 00 00 03 	l.bf 4390 <_fpadd_parts+0xcc>
    4388:	9e 60 00 01 	l.addi r19,r0,0x1
    438c:	9e 60 00 00 	l.addi r19,r0,0x0
    4390:	9d 0d ff ff 	l.addi r8,r13,0xffffffff
    4394:	e2 31 18 03 	l.and r17,r17,r3
    4398:	e1 13 40 00 	l.add r8,r19,r8
    439c:	e1 08 10 03 	l.and r8,r8,r2
    43a0:	a8 55 00 00 	l.ori r2,r21,0x0
    43a4:	e1 08 88 04 	l.or r8,r8,r17
    43a8:	e1 a0 40 02 	l.sub r13,r0,r8
    43ac:	e1 0d 40 04 	l.or r8,r13,r8
    43b0:	b9 08 00 5f 	l.srli r8,r8,0x1f
    43b4:	e1 e8 78 04 	l.or r15,r8,r15
    43b8:	a8 6f 00 00 	l.ori r3,r15,0x0
    43bc:	85 0b 00 04 	l.lwz r8,0x4(r11)
    43c0:	84 84 00 04 	l.lwz r4,0x4(r4)
    43c4:	e4 08 20 00 	l.sfeq r8,r4
    43c8:	10 00 00 5d 	l.bf 453c <_fpadd_parts+0x278>
    43cc:	e0 83 38 00 	l.add r4,r3,r7
    43d0:	bc 08 00 00 	l.sfeqi r8,0x0
    43d4:	10 00 00 7f 	l.bf 45d0 <_fpadd_parts+0x30c>
    43d8:	e0 87 18 02 	l.sub r4,r7,r3
    43dc:	e0 83 38 02 	l.sub r4,r3,r7
    43e0:	e4 44 18 00 	l.sfgtu r4,r3
    43e4:	10 00 00 03 	l.bf 43f0 <_fpadd_parts+0x12c>
    43e8:	9d 00 00 01 	l.addi r8,r0,0x1
    43ec:	9d 00 00 00 	l.addi r8,r0,0x0
    43f0:	e0 62 30 02 	l.sub r3,r2,r6
    43f4:	e0 63 40 02 	l.sub r3,r3,r8
    43f8:	bd 83 00 00 	l.sfltsi r3,0x0
    43fc:	10 00 00 7f 	l.bf 45f8 <_fpadd_parts+0x334>
    4400:	9c 40 00 01 	l.addi r2,r0,0x1
    4404:	9d 60 00 00 	l.addi r11,r0,0x0
    4408:	d4 05 60 08 	l.sw 0x8(r5),r12
    440c:	d4 05 58 04 	l.sw 0x4(r5),r11
    4410:	d4 05 18 0c 	l.sw 0xc(r5),r3
    4414:	d4 05 20 10 	l.sw 0x10(r5),r4
    4418:	9c c4 ff ff 	l.addi r6,r4,0xffffffff
    441c:	e4 86 20 00 	l.sfltu r6,r4
    4420:	10 00 00 03 	l.bf 442c <_fpadd_parts+0x168>
    4424:	9c 40 00 01 	l.addi r2,r0,0x1
    4428:	9c 40 00 00 	l.addi r2,r0,0x0
    442c:	9c e3 ff ff 	l.addi r7,r3,0xffffffff
    4430:	19 a0 0f ff 	l.movhi r13,0xfff
    4434:	e0 42 38 00 	l.add r2,r2,r7
    4438:	a9 ad ff ff 	l.ori r13,r13,0xffff
    443c:	e4 42 68 00 	l.sfgtu r2,r13
    4440:	10 00 00 20 	l.bf 44c0 <_fpadd_parts+0x1fc>
    4444:	e4 22 68 00 	l.sfne r2,r13
    4448:	0c 00 00 a1 	l.bnf 46cc <_fpadd_parts+0x408>
    444c:	bc 46 ff fe 	l.sfgtui r6,0xfffffffe
    4450:	00 00 00 04 	l.j 4460 <_fpadd_parts+0x19c>
    4454:	84 45 00 08 	l.lwz r2,0x8(r5)
    4458:	0c 00 00 5a 	l.bnf 45c0 <_fpadd_parts+0x2fc>
    445c:	bc 4b ff fe 	l.sfgtui r11,0xfffffffe
    4460:	e0 c4 20 00 	l.add r6,r4,r4
    4464:	e0 63 18 00 	l.add r3,r3,r3
    4468:	9d 66 ff ff 	l.addi r11,r6,0xffffffff
    446c:	e4 86 20 00 	l.sfltu r6,r4
    4470:	10 00 00 03 	l.bf 447c <_fpadd_parts+0x1b8>
    4474:	9d 00 00 01 	l.addi r8,r0,0x1
    4478:	9d 00 00 00 	l.addi r8,r0,0x0
    447c:	e0 68 18 00 	l.add r3,r8,r3
    4480:	9c e0 00 01 	l.addi r7,r0,0x1
    4484:	e4 8b 30 00 	l.sfltu r11,r6
    4488:	9d 03 ff ff 	l.addi r8,r3,0xffffffff
    448c:	a8 86 00 00 	l.ori r4,r6,0x0
    4490:	10 00 00 03 	l.bf 449c <_fpadd_parts+0x1d8>
    4494:	9c 42 ff ff 	l.addi r2,r2,0xffffffff
    4498:	9c e0 00 00 	l.addi r7,r0,0x0
    449c:	e0 e7 40 00 	l.add r7,r7,r8
    44a0:	19 00 0f ff 	l.movhi r8,0xfff
    44a4:	a9 08 ff ff 	l.ori r8,r8,0xffff
    44a8:	e4 47 40 00 	l.sfgtu r7,r8
    44ac:	0f ff ff eb 	l.bnf 4458 <_fpadd_parts+0x194>
    44b0:	e4 27 40 00 	l.sfne r7,r8
    44b4:	d4 05 18 0c 	l.sw 0xc(r5),r3
    44b8:	d4 05 30 10 	l.sw 0x10(r5),r6
    44bc:	d4 05 10 08 	l.sw 0x8(r5),r2
    44c0:	19 a0 1f ff 	l.movhi r13,0x1fff
    44c4:	9c 40 00 03 	l.addi r2,r0,0x3
    44c8:	a9 ad ff ff 	l.ori r13,r13,0xffff
    44cc:	e4 43 68 00 	l.sfgtu r3,r13
    44d0:	0c 00 00 0d 	l.bnf 4504 <_fpadd_parts+0x240>
    44d4:	d4 05 10 00 	l.sw 0x0(r5),r2
    44d8:	b8 e3 00 1f 	l.slli r7,r3,0x1f
    44dc:	b8 44 00 41 	l.srli r2,r4,0x1
    44e0:	84 c5 00 08 	l.lwz r6,0x8(r5)
    44e4:	a4 84 00 01 	l.andi r4,r4,0x1
    44e8:	e0 47 10 04 	l.or r2,r7,r2
    44ec:	b8 63 00 41 	l.srli r3,r3,0x1
    44f0:	e0 44 10 04 	l.or r2,r4,r2
    44f4:	9c c6 00 01 	l.addi r6,r6,0x1
    44f8:	d4 05 18 0c 	l.sw 0xc(r5),r3
    44fc:	d4 05 10 10 	l.sw 0x10(r5),r2
    4500:	d4 05 30 08 	l.sw 0x8(r5),r6
    4504:	a9 65 00 00 	l.ori r11,r5,0x0
    4508:	9c 21 00 08 	l.addi r1,r1,0x8
    450c:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)
    4510:	44 00 48 00 	l.jr r9
    4514:	85 c1 ff fc 	l.lwz r14,0xfffffffc(r1)
    4518:	10 00 00 26 	l.bf 45b0 <_fpadd_parts+0x2ec>
    451c:	15 00 00 00 	l.nop 0x0
    4520:	85 0b 00 04 	l.lwz r8,0x4(r11)
    4524:	84 84 00 04 	l.lwz r4,0x4(r4)
    4528:	9c 40 00 00 	l.addi r2,r0,0x0
    452c:	e4 08 20 00 	l.sfeq r8,r4
    4530:	0f ff ff a8 	l.bnf 43d0 <_fpadd_parts+0x10c>
    4534:	9c 60 00 00 	l.addi r3,r0,0x0
    4538:	e0 83 38 00 	l.add r4,r3,r7
    453c:	d4 05 40 04 	l.sw 0x4(r5),r8
    4540:	d4 05 60 08 	l.sw 0x8(r5),r12
    4544:	e4 84 18 00 	l.sfltu r4,r3
    4548:	10 00 00 03 	l.bf 4554 <_fpadd_parts+0x290>
    454c:	9d 00 00 01 	l.addi r8,r0,0x1
    4550:	9d 00 00 00 	l.addi r8,r0,0x0
    4554:	e0 42 30 00 	l.add r2,r2,r6
    4558:	d4 05 20 10 	l.sw 0x10(r5),r4
    455c:	e0 68 10 00 	l.add r3,r8,r2
    4560:	03 ff ff d8 	l.j 44c0 <_fpadd_parts+0x1fc>
    4564:	d4 05 18 0c 	l.sw 0xc(r5),r3
    4568:	bc 22 00 02 	l.sfnei r2,0x2
    456c:	13 ff ff e7 	l.bf 4508 <_fpadd_parts+0x244>
    4570:	15 00 00 00 	l.nop 0x0
    4574:	d4 05 10 00 	l.sw 0x0(r5),r2
    4578:	84 4b 00 04 	l.lwz r2,0x4(r11)
    457c:	d4 05 10 04 	l.sw 0x4(r5),r2
    4580:	84 4b 00 08 	l.lwz r2,0x8(r11)
    4584:	d4 05 10 08 	l.sw 0x8(r5),r2
    4588:	84 4b 00 0c 	l.lwz r2,0xc(r11)
    458c:	d4 05 10 0c 	l.sw 0xc(r5),r2
    4590:	84 4b 00 10 	l.lwz r2,0x10(r11)
    4594:	d4 05 10 10 	l.sw 0x10(r5),r2
    4598:	84 4b 00 04 	l.lwz r2,0x4(r11)
    459c:	84 64 00 04 	l.lwz r3,0x4(r4)
    45a0:	a9 65 00 00 	l.ori r11,r5,0x0
    45a4:	e0 43 10 03 	l.and r2,r3,r2
    45a8:	03 ff ff d8 	l.j 4508 <_fpadd_parts+0x244>
    45ac:	d4 05 10 04 	l.sw 0x4(r5),r2
    45b0:	a9 8f 00 00 	l.ori r12,r15,0x0
    45b4:	9c c0 00 00 	l.addi r6,r0,0x0
    45b8:	03 ff ff 81 	l.j 43bc <_fpadd_parts+0xf8>
    45bc:	9c e0 00 00 	l.addi r7,r0,0x0
    45c0:	0f ff ff a8 	l.bnf 4460 <_fpadd_parts+0x19c>
    45c4:	15 00 00 00 	l.nop 0x0
    45c8:	03 ff ff bc 	l.j 44b8 <_fpadd_parts+0x1f4>
    45cc:	d4 05 18 0c 	l.sw 0xc(r5),r3
    45d0:	e4 44 38 00 	l.sfgtu r4,r7
    45d4:	10 00 00 03 	l.bf 45e0 <_fpadd_parts+0x31c>
    45d8:	9d 60 00 01 	l.addi r11,r0,0x1
    45dc:	a9 68 00 00 	l.ori r11,r8,0x0
    45e0:	e0 66 10 02 	l.sub r3,r6,r2
    45e4:	e0 63 58 02 	l.sub r3,r3,r11
    45e8:	bd 83 00 00 	l.sfltsi r3,0x0
    45ec:	0f ff ff 87 	l.bnf 4408 <_fpadd_parts+0x144>
    45f0:	9d 60 00 00 	l.addi r11,r0,0x0
    45f4:	9c 40 00 01 	l.addi r2,r0,0x1
    45f8:	e0 80 20 02 	l.sub r4,r0,r4
    45fc:	d4 05 10 04 	l.sw 0x4(r5),r2
    4600:	bc 44 00 00 	l.sfgtui r4,0x0
    4604:	10 00 00 03 	l.bf 4610 <_fpadd_parts+0x34c>
    4608:	d4 05 60 08 	l.sw 0x8(r5),r12
    460c:	9c 40 00 00 	l.addi r2,r0,0x0
    4610:	e0 60 18 02 	l.sub r3,r0,r3
    4614:	d4 05 20 10 	l.sw 0x10(r5),r4
    4618:	e0 63 10 02 	l.sub r3,r3,r2
    461c:	03 ff ff 7f 	l.j 4418 <_fpadd_parts+0x154>
    4620:	d4 05 18 0c 	l.sw 0xc(r5),r3
    4624:	9c 21 00 08 	l.addi r1,r1,0x8
    4628:	a9 64 00 00 	l.ori r11,r4,0x0
    462c:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)
    4630:	44 00 48 00 	l.jr r9
    4634:	85 c1 ff fc 	l.lwz r14,0xfffffffc(r1)
    4638:	13 ff ff 61 	l.bf 43bc <_fpadd_parts+0xf8>
    463c:	9d a8 ff e0 	l.addi r13,r8,0xffffffe0
    4640:	bd 8d 00 00 	l.sfltsi r13,0x0
    4644:	10 00 00 2c 	l.bf 46f4 <_fpadd_parts+0x430>
    4648:	e1 8c 40 00 	l.add r12,r12,r8
    464c:	e1 e6 68 48 	l.srl r15,r6,r13
    4650:	9e a0 00 00 	l.addi r21,r0,0x0
    4654:	bd 8d 00 00 	l.sfltsi r13,0x0
    4658:	10 00 00 24 	l.bf 46e8 <_fpadd_parts+0x424>
    465c:	9e 20 00 01 	l.addi r17,r0,0x1
    4660:	9d 00 00 00 	l.addi r8,r0,0x0
    4664:	e1 b1 68 08 	l.sll r13,r17,r13
    4668:	9e 28 ff ff 	l.addi r17,r8,0xffffffff
    466c:	e4 91 40 00 	l.sfltu r17,r8
    4670:	10 00 00 03 	l.bf 467c <_fpadd_parts+0x3b8>
    4674:	9e 60 00 01 	l.addi r19,r0,0x1
    4678:	9e 60 00 00 	l.addi r19,r0,0x0
    467c:	9d 0d ff ff 	l.addi r8,r13,0xffffffff
    4680:	e2 31 38 03 	l.and r17,r17,r7
    4684:	e1 13 40 00 	l.add r8,r19,r8
    4688:	e1 08 30 03 	l.and r8,r8,r6
    468c:	a8 d5 00 00 	l.ori r6,r21,0x0
    4690:	e1 08 88 04 	l.or r8,r8,r17
    4694:	e1 a0 40 02 	l.sub r13,r0,r8
    4698:	e1 0d 40 04 	l.or r8,r13,r8
    469c:	b9 08 00 5f 	l.srli r8,r8,0x1f
    46a0:	03 ff ff 47 	l.j 43bc <_fpadd_parts+0xf8>
    46a4:	e0 e8 78 04 	l.or r7,r8,r15
    46a8:	9e 20 00 1f 	l.addi r17,r0,0x1f
    46ac:	ba 6e 00 01 	l.slli r19,r14,0x1
    46b0:	e2 31 40 02 	l.sub r17,r17,r8
    46b4:	e1 e3 40 48 	l.srl r15,r3,r8
    46b8:	e2 33 88 08 	l.sll r17,r19,r17
    46bc:	a9 c2 00 00 	l.ori r14,r2,0x0
    46c0:	e1 f1 78 04 	l.or r15,r17,r15
    46c4:	03 ff ff 29 	l.j 4368 <_fpadd_parts+0xa4>
    46c8:	e2 ae 40 48 	l.srl r21,r14,r8
    46cc:	0f ff ff 61 	l.bnf 4450 <_fpadd_parts+0x18c>
    46d0:	15 00 00 00 	l.nop 0x0
    46d4:	03 ff ff 7c 	l.j 44c4 <_fpadd_parts+0x200>
    46d8:	19 a0 1f ff 	l.movhi r13,0x1fff
    46dc:	9d a0 00 00 	l.addi r13,r0,0x0
    46e0:	03 ff ff 27 	l.j 437c <_fpadd_parts+0xb8>
    46e4:	e1 11 40 08 	l.sll r8,r17,r8
    46e8:	9d a0 00 00 	l.addi r13,r0,0x0
    46ec:	03 ff ff df 	l.j 4668 <_fpadd_parts+0x3a4>
    46f0:	e1 11 40 08 	l.sll r8,r17,r8
    46f4:	9e 20 00 1f 	l.addi r17,r0,0x1f
    46f8:	ba 66 00 01 	l.slli r19,r6,0x1
    46fc:	e2 31 40 02 	l.sub r17,r17,r8
    4700:	e1 e7 40 48 	l.srl r15,r7,r8
    4704:	e2 33 88 08 	l.sll r17,r19,r17
    4708:	e2 a6 40 48 	l.srl r21,r6,r8
    470c:	03 ff ff d2 	l.j 4654 <_fpadd_parts+0x390>
    4710:	e1 f1 78 04 	l.or r15,r17,r15
    4714:	bc 23 00 04 	l.sfnei r3,0x4
    4718:	13 ff ff 7c 	l.bf 4508 <_fpadd_parts+0x244>
    471c:	15 00 00 00 	l.nop 0x0
    4720:	84 6b 00 04 	l.lwz r3,0x4(r11)
    4724:	84 44 00 04 	l.lwz r2,0x4(r4)
    4728:	e4 23 10 00 	l.sfne r3,r2
    472c:	0f ff ff 77 	l.bnf 4508 <_fpadd_parts+0x244>
    4730:	15 00 00 00 	l.nop 0x0
    4734:	19 60 00 00 	l.movhi r11,0x0
    4738:	03 ff ff 74 	l.j 4508 <_fpadd_parts+0x244>
    473c:	a9 6b 60 6c 	l.ori r11,r11,0x606c

00004740 <__pack_d>:
    4740:	d7 e1 87 ec 	l.sw 0xffffffec(r1),r16
    4744:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    4748:	d7 e1 17 e4 	l.sw 0xffffffe4(r1),r2
    474c:	d7 e1 77 e8 	l.sw 0xffffffe8(r1),r14
    4750:	d7 e1 97 f0 	l.sw 0xfffffff0(r1),r18
    4754:	d7 e1 a7 f4 	l.sw 0xfffffff4(r1),r20
    4758:	d7 e1 b7 f8 	l.sw 0xfffffff8(r1),r22
    475c:	84 83 00 00 	l.lwz r4,0x0(r3)
    4760:	9c 21 ff dc 	l.addi r1,r1,0xffffffdc
    4764:	84 43 00 0c 	l.lwz r2,0xc(r3)
    4768:	85 c3 00 10 	l.lwz r14,0x10(r3)
    476c:	bc 44 00 01 	l.sfgtui r4,0x1
    4770:	0c 00 00 51 	l.bnf 48b4 <__pack_d+0x174>
    4774:	86 03 00 04 	l.lwz r16,0x4(r3)
    4778:	bc 04 00 04 	l.sfeqi r4,0x4
    477c:	10 00 00 49 	l.bf 48a0 <__pack_d+0x160>
    4780:	bc 04 00 02 	l.sfeqi r4,0x2
    4784:	10 00 00 2a 	l.bf 482c <__pack_d+0xec>
    4788:	e0 82 70 04 	l.or r4,r2,r14
    478c:	bc 04 00 00 	l.sfeqi r4,0x0
    4790:	10 00 00 27 	l.bf 482c <__pack_d+0xec>
    4794:	15 00 00 00 	l.nop 0x0
    4798:	84 63 00 08 	l.lwz r3,0x8(r3)
    479c:	bd 63 fc 02 	l.sfgesi r3,0xfffffc02
    47a0:	0c 00 00 4e 	l.bnf 48d8 <__pack_d+0x198>
    47a4:	bd 43 03 ff 	l.sfgtsi r3,0x3ff
    47a8:	10 00 00 3e 	l.bf 48a0 <__pack_d+0x160>
    47ac:	a4 8e 00 ff 	l.andi r4,r14,0xff
    47b0:	bc 24 00 80 	l.sfnei r4,0x80
    47b4:	0c 00 00 31 	l.bnf 4878 <__pack_d+0x138>
    47b8:	9c 63 03 ff 	l.addi r3,r3,0x3ff
    47bc:	9c 8e 00 7f 	l.addi r4,r14,0x7f
    47c0:	e4 84 70 00 	l.sfltu r4,r14
    47c4:	0c 00 00 35 	l.bnf 4898 <__pack_d+0x158>
    47c8:	9c a0 00 01 	l.addi r5,r0,0x1
    47cc:	e0 45 10 00 	l.add r2,r5,r2
    47d0:	a9 c4 00 00 	l.ori r14,r4,0x0
    47d4:	18 a0 1f ff 	l.movhi r5,0x1fff
    47d8:	a8 a5 ff ff 	l.ori r5,r5,0xffff
    47dc:	e4 42 28 00 	l.sfgtu r2,r5
    47e0:	0c 00 00 06 	l.bnf 47f8 <__pack_d+0xb8>
    47e4:	b8 82 00 1f 	l.slli r4,r2,0x1f
    47e8:	b9 ce 00 41 	l.srli r14,r14,0x1
    47ec:	b8 42 00 41 	l.srli r2,r2,0x1
    47f0:	9c 63 00 01 	l.addi r3,r3,0x1
    47f4:	e1 c4 70 04 	l.or r14,r4,r14
    47f8:	a4 a3 07 ff 	l.andi r5,r3,0x7ff
    47fc:	19 00 00 0f 	l.movhi r8,0xf
    4800:	b8 e2 00 48 	l.srli r7,r2,0x8
    4804:	b8 a5 00 14 	l.slli r5,r5,0x14
    4808:	a9 08 ff ff 	l.ori r8,r8,0xffff
    480c:	b8 82 00 18 	l.slli r4,r2,0x18
    4810:	b9 ce 00 48 	l.srli r14,r14,0x8
    4814:	a8 45 00 00 	l.ori r2,r5,0x0
    4818:	e0 a7 40 03 	l.and r5,r7,r8
    481c:	9c e0 00 00 	l.addi r7,r0,0x0
    4820:	e0 c4 70 04 	l.or r6,r4,r14
    4824:	00 00 00 06 	l.j 483c <__pack_d+0xfc>
    4828:	a8 67 00 00 	l.ori r3,r7,0x0
    482c:	9c 40 00 00 	l.addi r2,r0,0x0
    4830:	9c 60 00 00 	l.addi r3,r0,0x0
    4834:	e0 a2 00 04 	l.or r5,r2,r0
    4838:	e0 c3 00 04 	l.or r6,r3,r0
    483c:	b8 90 00 1f 	l.slli r4,r16,0x1f
    4840:	9c 21 00 24 	l.addi r1,r1,0x24
    4844:	e0 e5 10 04 	l.or r7,r5,r2
    4848:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    484c:	e0 46 18 04 	l.or r2,r6,r3
    4850:	e0 67 20 04 	l.or r3,r7,r4
    4854:	a9 82 00 00 	l.ori r12,r2,0x0
    4858:	a9 63 00 00 	l.ori r11,r3,0x0
    485c:	84 41 ff e4 	l.lwz r2,0xffffffe4(r1)
    4860:	85 c1 ff e8 	l.lwz r14,0xffffffe8(r1)
    4864:	86 01 ff ec 	l.lwz r16,0xffffffec(r1)
    4868:	86 41 ff f0 	l.lwz r18,0xfffffff0(r1)
    486c:	86 81 ff f4 	l.lwz r20,0xfffffff4(r1)
    4870:	44 00 48 00 	l.jr r9
    4874:	86 c1 ff f8 	l.lwz r22,0xfffffff8(r1)
    4878:	a4 8e 01 00 	l.andi r4,r14,0x100
    487c:	bc 04 00 00 	l.sfeqi r4,0x0
    4880:	13 ff ff d6 	l.bf 47d8 <__pack_d+0x98>
    4884:	18 a0 1f ff 	l.movhi r5,0x1fff
    4888:	9c 8e 00 80 	l.addi r4,r14,0x80
    488c:	e4 84 70 00 	l.sfltu r4,r14
    4890:	13 ff ff cf 	l.bf 47cc <__pack_d+0x8c>
    4894:	9c a0 00 01 	l.addi r5,r0,0x1
    4898:	03 ff ff cd 	l.j 47cc <__pack_d+0x8c>
    489c:	9c a0 00 00 	l.addi r5,r0,0x0
    48a0:	18 40 7f f0 	l.movhi r2,0x7ff0
    48a4:	9c 60 00 00 	l.addi r3,r0,0x0
    48a8:	9c a0 00 00 	l.addi r5,r0,0x0
    48ac:	03 ff ff e4 	l.j 483c <__pack_d+0xfc>
    48b0:	9c c0 00 00 	l.addi r6,r0,0x0
    48b4:	18 60 00 08 	l.movhi r3,0x8
    48b8:	18 80 00 0f 	l.movhi r4,0xf
    48bc:	e0 42 18 04 	l.or r2,r2,r3
    48c0:	a8 84 ff ff 	l.ori r4,r4,0xffff
    48c4:	9c 60 00 00 	l.addi r3,r0,0x0
    48c8:	e0 a2 20 03 	l.and r5,r2,r4
    48cc:	a8 ce 00 00 	l.ori r6,r14,0x0
    48d0:	03 ff ff db 	l.j 483c <__pack_d+0xfc>
    48d4:	18 40 7f f0 	l.movhi r2,0x7ff0
    48d8:	9e 40 fc 02 	l.addi r18,r0,0xfffffc02
    48dc:	9c e0 00 00 	l.addi r7,r0,0x0
    48e0:	9d 00 00 00 	l.addi r8,r0,0x0
    48e4:	e2 52 18 02 	l.sub r18,r18,r3
    48e8:	d4 01 38 00 	l.sw 0x0(r1),r7
    48ec:	d4 01 40 04 	l.sw 0x4(r1),r8
    48f0:	bd 52 00 38 	l.sfgtsi r18,0x38
    48f4:	10 00 00 46 	l.bf 4a0c <__pack_d+0x2cc>
    48f8:	85 01 00 04 	l.lwz r8,0x4(r1)
    48fc:	a8 62 00 00 	l.ori r3,r2,0x0
    4900:	a8 8e 00 00 	l.ori r4,r14,0x0
    4904:	04 00 05 2d 	l.jal 5db8 <__lshrdi3>
    4908:	a8 b2 00 00 	l.ori r5,r18,0x0
    490c:	a8 b2 00 00 	l.ori r5,r18,0x0
    4910:	9c 60 00 00 	l.addi r3,r0,0x0
    4914:	9c 80 00 01 	l.addi r4,r0,0x1
    4918:	aa cb 00 00 	l.ori r22,r11,0x0
    491c:	04 00 05 3b 	l.jal 5e08 <__ashldi3>
    4920:	aa 8c 00 00 	l.ori r20,r12,0x0
    4924:	9c 80 00 01 	l.addi r4,r0,0x1
    4928:	a8 6b 00 00 	l.ori r3,r11,0x0
    492c:	bc 2c 00 00 	l.sfnei r12,0x0
    4930:	10 00 00 03 	l.bf 493c <__pack_d+0x1fc>
    4934:	9c ac ff ff 	l.addi r5,r12,0xffffffff
    4938:	9c 80 00 00 	l.addi r4,r0,0x0
    493c:	9c 63 ff ff 	l.addi r3,r3,0xffffffff
    4940:	e1 c5 70 03 	l.and r14,r5,r14
    4944:	e0 84 18 00 	l.add r4,r4,r3
    4948:	d4 01 b0 00 	l.sw 0x0(r1),r22
    494c:	e0 44 10 03 	l.and r2,r4,r2
    4950:	e0 42 70 04 	l.or r2,r2,r14
    4954:	e0 60 10 02 	l.sub r3,r0,r2
    4958:	e0 43 10 04 	l.or r2,r3,r2
    495c:	b8 42 00 5f 	l.srli r2,r2,0x1f
    4960:	e2 82 a0 04 	l.or r20,r2,r20
    4964:	a4 54 00 ff 	l.andi r2,r20,0xff
    4968:	bc 22 00 80 	l.sfnei r2,0x80
    496c:	10 00 00 27 	l.bf 4a08 <__pack_d+0x2c8>
    4970:	d4 01 a0 04 	l.sw 0x4(r1),r20
    4974:	a4 54 01 00 	l.andi r2,r20,0x100
    4978:	bc 02 00 00 	l.sfeqi r2,0x0
    497c:	10 00 00 0e 	l.bf 49b4 <__pack_d+0x274>
    4980:	85 01 00 00 	l.lwz r8,0x0(r1)
    4984:	9c 54 00 80 	l.addi r2,r20,0x80
    4988:	e4 82 a0 00 	l.sfltu r2,r20
    498c:	0c 00 00 24 	l.bnf 4a1c <__pack_d+0x2dc>
    4990:	9c 60 00 01 	l.addi r3,r0,0x1
    4994:	84 e1 00 00 	l.lwz r7,0x0(r1)
    4998:	a8 82 00 00 	l.ori r4,r2,0x0
    499c:	e0 a3 38 00 	l.add r5,r3,r7
    49a0:	a8 64 00 00 	l.ori r3,r4,0x0
    49a4:	a8 45 00 00 	l.ori r2,r5,0x0
    49a8:	d4 01 10 00 	l.sw 0x0(r1),r2
    49ac:	d4 01 18 04 	l.sw 0x4(r1),r3
    49b0:	85 01 00 00 	l.lwz r8,0x0(r1)
    49b4:	84 a1 00 04 	l.lwz r5,0x4(r1)
    49b8:	b8 e8 00 18 	l.slli r7,r8,0x18
    49bc:	b8 85 00 48 	l.srli r4,r5,0x8
    49c0:	b8 48 00 48 	l.srli r2,r8,0x8
    49c4:	19 00 00 0f 	l.movhi r8,0xf
    49c8:	e0 c7 20 04 	l.or r6,r7,r4
    49cc:	18 e0 0f ff 	l.movhi r7,0xfff
    49d0:	a9 08 ff ff 	l.ori r8,r8,0xffff
    49d4:	84 81 00 00 	l.lwz r4,0x0(r1)
    49d8:	a8 e7 ff ff 	l.ori r7,r7,0xffff
    49dc:	e0 a2 40 03 	l.and r5,r2,r8
    49e0:	e4 44 38 00 	l.sfgtu r4,r7
    49e4:	10 00 00 03 	l.bf 49f0 <__pack_d+0x2b0>
    49e8:	9c 60 00 01 	l.addi r3,r0,0x1
    49ec:	9c 60 00 00 	l.addi r3,r0,0x0
    49f0:	a4 83 07 ff 	l.andi r4,r3,0x7ff
    49f4:	b8 84 00 14 	l.slli r4,r4,0x14
    49f8:	a8 44 00 00 	l.ori r2,r4,0x0
    49fc:	9c 80 00 00 	l.addi r4,r0,0x0
    4a00:	03 ff ff 8f 	l.j 483c <__pack_d+0xfc>
    4a04:	a8 64 00 00 	l.ori r3,r4,0x0
    4a08:	85 01 00 04 	l.lwz r8,0x4(r1)
    4a0c:	9c 48 00 7f 	l.addi r2,r8,0x7f
    4a10:	e4 82 40 00 	l.sfltu r2,r8
    4a14:	13 ff ff e0 	l.bf 4994 <__pack_d+0x254>
    4a18:	9c 60 00 01 	l.addi r3,r0,0x1
    4a1c:	03 ff ff de 	l.j 4994 <__pack_d+0x254>
    4a20:	9c 60 00 00 	l.addi r3,r0,0x0

00004a24 <__unpack_d>:
    4a24:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
    4a28:	18 40 00 0f 	l.movhi r2,0xf
    4a2c:	84 c3 00 00 	l.lwz r6,0x0(r3)
    4a30:	84 a3 00 04 	l.lwz r5,0x4(r3)
    4a34:	b8 e6 00 54 	l.srli r7,r6,0x14
    4a38:	b9 06 00 5f 	l.srli r8,r6,0x1f
    4a3c:	a8 42 ff ff 	l.ori r2,r2,0xffff
    4a40:	a4 e7 07 ff 	l.andi r7,r7,0x7ff
    4a44:	d4 04 40 04 	l.sw 0x4(r4),r8
    4a48:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
    4a4c:	bc 27 00 00 	l.sfnei r7,0x0
    4a50:	10 00 00 22 	l.bf 4ad8 <__unpack_d+0xb4>
    4a54:	e0 66 10 03 	l.and r3,r6,r2
    4a58:	e0 c3 28 04 	l.or r6,r3,r5
    4a5c:	bc 26 00 00 	l.sfnei r6,0x0
    4a60:	0c 00 00 2f 	l.bnf 4b1c <__unpack_d+0xf8>
    4a64:	b8 c5 00 58 	l.srli r6,r5,0x18
    4a68:	b8 63 00 08 	l.slli r3,r3,0x8
    4a6c:	9c e0 fc 02 	l.addi r7,r0,0xfffffc02
    4a70:	b8 a5 00 08 	l.slli r5,r5,0x8
    4a74:	e0 66 18 04 	l.or r3,r6,r3
    4a78:	9c c0 00 03 	l.addi r6,r0,0x3
    4a7c:	d4 04 38 08 	l.sw 0x8(r4),r7
    4a80:	d4 04 30 00 	l.sw 0x0(r4),r6
    4a84:	9c c0 fc 01 	l.addi r6,r0,0xfffffc01
    4a88:	e0 e5 28 00 	l.add r7,r5,r5
    4a8c:	e0 63 18 00 	l.add r3,r3,r3
    4a90:	e4 87 28 00 	l.sfltu r7,r5
    4a94:	10 00 00 03 	l.bf 4aa0 <__unpack_d+0x7c>
    4a98:	9d 00 00 01 	l.addi r8,r0,0x1
    4a9c:	9d 00 00 00 	l.addi r8,r0,0x0
    4aa0:	18 40 0f ff 	l.movhi r2,0xfff
    4aa4:	e0 68 18 00 	l.add r3,r8,r3
    4aa8:	a8 42 ff ff 	l.ori r2,r2,0xffff
    4aac:	a9 66 00 00 	l.ori r11,r6,0x0
    4ab0:	a8 a7 00 00 	l.ori r5,r7,0x0
    4ab4:	e4 43 10 00 	l.sfgtu r3,r2
    4ab8:	0f ff ff f4 	l.bnf 4a88 <__unpack_d+0x64>
    4abc:	9c c6 ff ff 	l.addi r6,r6,0xffffffff
    4ac0:	9c 21 00 04 	l.addi r1,r1,0x4
    4ac4:	d4 04 58 08 	l.sw 0x8(r4),r11
    4ac8:	d4 04 18 0c 	l.sw 0xc(r4),r3
    4acc:	d4 04 38 10 	l.sw 0x10(r4),r7
    4ad0:	44 00 48 00 	l.jr r9
    4ad4:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
    4ad8:	bc 27 07 ff 	l.sfnei r7,0x7ff
    4adc:	0c 00 00 15 	l.bnf 4b30 <__unpack_d+0x10c>
    4ae0:	9c e7 fc 01 	l.addi r7,r7,0xfffffc01
    4ae4:	b8 c5 00 58 	l.srli r6,r5,0x18
    4ae8:	b8 63 00 08 	l.slli r3,r3,0x8
    4aec:	18 40 10 00 	l.movhi r2,0x1000
    4af0:	e0 66 18 04 	l.or r3,r6,r3
    4af4:	b8 a5 00 08 	l.slli r5,r5,0x8
    4af8:	e0 63 10 04 	l.or r3,r3,r2
    4afc:	d4 04 38 08 	l.sw 0x8(r4),r7
    4b00:	9c c0 00 03 	l.addi r6,r0,0x3
    4b04:	d4 04 30 00 	l.sw 0x0(r4),r6
    4b08:	d4 04 18 0c 	l.sw 0xc(r4),r3
    4b0c:	d4 04 28 10 	l.sw 0x10(r4),r5
    4b10:	9c 21 00 04 	l.addi r1,r1,0x4
    4b14:	44 00 48 00 	l.jr r9
    4b18:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
    4b1c:	9c 60 00 02 	l.addi r3,r0,0x2
    4b20:	9c 21 00 04 	l.addi r1,r1,0x4
    4b24:	d4 04 18 00 	l.sw 0x0(r4),r3
    4b28:	44 00 48 00 	l.jr r9
    4b2c:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
    4b30:	e0 e3 28 04 	l.or r7,r3,r5
    4b34:	bc 27 00 00 	l.sfnei r7,0x0
    4b38:	0c 00 00 0a 	l.bnf 4b60 <__unpack_d+0x13c>
    4b3c:	15 00 00 00 	l.nop 0x0
    4b40:	18 40 00 08 	l.movhi r2,0x8
    4b44:	e0 c6 10 03 	l.and r6,r6,r2
    4b48:	bc 06 00 00 	l.sfeqi r6,0x0
    4b4c:	13 ff ff ee 	l.bf 4b04 <__unpack_d+0xe0>
    4b50:	15 00 00 00 	l.nop 0x0
    4b54:	9c c0 00 01 	l.addi r6,r0,0x1
    4b58:	03 ff ff ec 	l.j 4b08 <__unpack_d+0xe4>
    4b5c:	d4 04 30 00 	l.sw 0x0(r4),r6
    4b60:	9c 60 00 04 	l.addi r3,r0,0x4
    4b64:	03 ff ff eb 	l.j 4b10 <__unpack_d+0xec>
    4b68:	d4 04 18 00 	l.sw 0x0(r4),r3

00004b6c <__adddf3>:
    4b6c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    4b70:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    4b74:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    4b78:	9c 21 ff a8 	l.addi r1,r1,0xffffffa8
    4b7c:	9d c1 00 28 	l.addi r14,r1,0x28
    4b80:	d4 01 18 44 	l.sw 0x44(r1),r3
    4b84:	d4 01 20 48 	l.sw 0x48(r1),r4
    4b88:	9c 61 00 44 	l.addi r3,r1,0x44
    4b8c:	a8 8e 00 00 	l.ori r4,r14,0x0
    4b90:	d4 01 28 3c 	l.sw 0x3c(r1),r5
    4b94:	d4 01 30 40 	l.sw 0x40(r1),r6
    4b98:	07 ff ff a3 	l.jal 4a24 <__unpack_d>
    4b9c:	9c 41 00 14 	l.addi r2,r1,0x14
    4ba0:	9c 61 00 3c 	l.addi r3,r1,0x3c
    4ba4:	07 ff ff a0 	l.jal 4a24 <__unpack_d>
    4ba8:	a8 82 00 00 	l.ori r4,r2,0x0
    4bac:	a8 6e 00 00 	l.ori r3,r14,0x0
    4bb0:	a8 82 00 00 	l.ori r4,r2,0x0
    4bb4:	07 ff fd c4 	l.jal 42c4 <_fpadd_parts>
    4bb8:	a8 a1 00 00 	l.ori r5,r1,0x0
    4bbc:	07 ff fe e1 	l.jal 4740 <__pack_d>
    4bc0:	a8 6b 00 00 	l.ori r3,r11,0x0
    4bc4:	9c 21 00 58 	l.addi r1,r1,0x58
    4bc8:	a8 4b 00 00 	l.ori r2,r11,0x0
    4bcc:	a8 6c 00 00 	l.ori r3,r12,0x0
    4bd0:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    4bd4:	e1 62 00 04 	l.or r11,r2,r0
    4bd8:	e1 83 00 04 	l.or r12,r3,r0
    4bdc:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)
    4be0:	44 00 48 00 	l.jr r9
    4be4:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)

00004be8 <__subdf3>:
    4be8:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    4bec:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    4bf0:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    4bf4:	9c 21 ff a8 	l.addi r1,r1,0xffffffa8
    4bf8:	9c 41 00 28 	l.addi r2,r1,0x28
    4bfc:	d4 01 18 44 	l.sw 0x44(r1),r3
    4c00:	d4 01 20 48 	l.sw 0x48(r1),r4
    4c04:	9c 61 00 44 	l.addi r3,r1,0x44
    4c08:	a8 82 00 00 	l.ori r4,r2,0x0
    4c0c:	d4 01 28 3c 	l.sw 0x3c(r1),r5
    4c10:	d4 01 30 40 	l.sw 0x40(r1),r6
    4c14:	07 ff ff 84 	l.jal 4a24 <__unpack_d>
    4c18:	9d c1 00 14 	l.addi r14,r1,0x14
    4c1c:	9c 61 00 3c 	l.addi r3,r1,0x3c
    4c20:	07 ff ff 81 	l.jal 4a24 <__unpack_d>
    4c24:	a8 8e 00 00 	l.ori r4,r14,0x0
    4c28:	84 c1 00 18 	l.lwz r6,0x18(r1)
    4c2c:	a8 8e 00 00 	l.ori r4,r14,0x0
    4c30:	ac c6 00 01 	l.xori r6,r6,0x1
    4c34:	a8 a1 00 00 	l.ori r5,r1,0x0
    4c38:	a8 62 00 00 	l.ori r3,r2,0x0
    4c3c:	07 ff fd a2 	l.jal 42c4 <_fpadd_parts>
    4c40:	d4 01 30 18 	l.sw 0x18(r1),r6
    4c44:	07 ff fe bf 	l.jal 4740 <__pack_d>
    4c48:	a8 6b 00 00 	l.ori r3,r11,0x0
    4c4c:	9c 21 00 58 	l.addi r1,r1,0x58
    4c50:	a8 4b 00 00 	l.ori r2,r11,0x0
    4c54:	a8 6c 00 00 	l.ori r3,r12,0x0
    4c58:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    4c5c:	e1 62 00 04 	l.or r11,r2,r0
    4c60:	e1 83 00 04 	l.or r12,r3,r0
    4c64:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)
    4c68:	44 00 48 00 	l.jr r9
    4c6c:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)

00004c70 <__muldf3>:
    4c70:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    4c74:	d7 e1 17 dc 	l.sw 0xffffffdc(r1),r2
    4c78:	d7 e1 77 e0 	l.sw 0xffffffe0(r1),r14
    4c7c:	d7 e1 87 e4 	l.sw 0xffffffe4(r1),r16
    4c80:	d7 e1 97 e8 	l.sw 0xffffffe8(r1),r18
    4c84:	d7 e1 a7 ec 	l.sw 0xffffffec(r1),r20
    4c88:	d7 e1 b7 f0 	l.sw 0xfffffff0(r1),r22
    4c8c:	d7 e1 c7 f4 	l.sw 0xfffffff4(r1),r24
    4c90:	d7 e1 d7 f8 	l.sw 0xfffffff8(r1),r26
    4c94:	9c 21 ff 90 	l.addi r1,r1,0xffffff90
    4c98:	9d c1 00 28 	l.addi r14,r1,0x28
    4c9c:	d4 01 18 44 	l.sw 0x44(r1),r3
    4ca0:	d4 01 20 48 	l.sw 0x48(r1),r4
    4ca4:	9c 61 00 44 	l.addi r3,r1,0x44
    4ca8:	a8 8e 00 00 	l.ori r4,r14,0x0
    4cac:	d4 01 28 3c 	l.sw 0x3c(r1),r5
    4cb0:	d4 01 30 40 	l.sw 0x40(r1),r6
    4cb4:	07 ff ff 5c 	l.jal 4a24 <__unpack_d>
    4cb8:	9e 01 00 14 	l.addi r16,r1,0x14
    4cbc:	9c 61 00 3c 	l.addi r3,r1,0x3c
    4cc0:	07 ff ff 59 	l.jal 4a24 <__unpack_d>
    4cc4:	a8 90 00 00 	l.ori r4,r16,0x0
    4cc8:	84 41 00 28 	l.lwz r2,0x28(r1)
    4ccc:	bc 42 00 01 	l.sfgtui r2,0x1
    4cd0:	0c 00 00 c7 	l.bnf 4fec <__muldf3+0x37c>
    4cd4:	84 a1 00 14 	l.lwz r5,0x14(r1)
    4cd8:	bc 45 00 01 	l.sfgtui r5,0x1
    4cdc:	0c 00 00 df 	l.bnf 5058 <__muldf3+0x3e8>
    4ce0:	bc 22 00 04 	l.sfnei r2,0x4
    4ce4:	0c 00 00 be 	l.bnf 4fdc <__muldf3+0x36c>
    4ce8:	bc 25 00 04 	l.sfnei r5,0x4
    4cec:	0c 00 00 d7 	l.bnf 5048 <__muldf3+0x3d8>
    4cf0:	bc 22 00 02 	l.sfnei r2,0x2
    4cf4:	0c 00 00 be 	l.bnf 4fec <__muldf3+0x37c>
    4cf8:	bc 25 00 02 	l.sfnei r5,0x2
    4cfc:	0c 00 00 d7 	l.bnf 5058 <__muldf3+0x3e8>
    4d00:	84 41 00 38 	l.lwz r2,0x38(r1)
    4d04:	9c 60 00 00 	l.addi r3,r0,0x0
    4d08:	86 01 00 24 	l.lwz r16,0x24(r1)
    4d0c:	a8 a3 00 00 	l.ori r5,r3,0x0
    4d10:	a8 82 00 00 	l.ori r4,r2,0x0
    4d14:	a8 d0 00 00 	l.ori r6,r16,0x0
    4d18:	04 00 04 0b 	l.jal 5d44 <__muldi3>
    4d1c:	86 81 00 20 	l.lwz r20,0x20(r1)
    4d20:	9c 60 00 00 	l.addi r3,r0,0x0
    4d24:	a8 94 00 00 	l.ori r4,r20,0x0
    4d28:	a8 a3 00 00 	l.ori r5,r3,0x0
    4d2c:	a8 c2 00 00 	l.ori r6,r2,0x0
    4d30:	a9 cb 00 00 	l.ori r14,r11,0x0
    4d34:	04 00 04 04 	l.jal 5d44 <__muldi3>
    4d38:	ab 0c 00 00 	l.ori r24,r12,0x0
    4d3c:	9c 60 00 00 	l.addi r3,r0,0x0
    4d40:	87 41 00 34 	l.lwz r26,0x34(r1)
    4d44:	a8 a3 00 00 	l.ori r5,r3,0x0
    4d48:	a8 d4 00 00 	l.ori r6,r20,0x0
    4d4c:	a8 9a 00 00 	l.ori r4,r26,0x0
    4d50:	aa 4c 00 00 	l.ori r18,r12,0x0
    4d54:	04 00 03 fc 	l.jal 5d44 <__muldi3>
    4d58:	a8 4b 00 00 	l.ori r2,r11,0x0
    4d5c:	9c 60 00 00 	l.addi r3,r0,0x0
    4d60:	a8 9a 00 00 	l.ori r4,r26,0x0
    4d64:	a8 a3 00 00 	l.ori r5,r3,0x0
    4d68:	a8 d0 00 00 	l.ori r6,r16,0x0
    4d6c:	aa 8b 00 00 	l.ori r20,r11,0x0
    4d70:	04 00 03 f5 	l.jal 5d44 <__muldi3>
    4d74:	aa cc 00 00 	l.ori r22,r12,0x0
    4d78:	e0 ac 90 00 	l.add r5,r12,r18
    4d7c:	a9 0b 00 00 	l.ori r8,r11,0x0
    4d80:	e4 85 60 00 	l.sfltu r5,r12
    4d84:	0c 00 00 6d 	l.bnf 4f38 <__muldf3+0x2c8>
    4d88:	9d a0 00 01 	l.addi r13,r0,0x1
    4d8c:	e0 e8 10 00 	l.add r7,r8,r2
    4d90:	e0 ed 38 00 	l.add r7,r13,r7
    4d94:	e4 42 38 00 	l.sfgtu r2,r7
    4d98:	0c 00 00 63 	l.bnf 4f24 <__muldf3+0x2b4>
    4d9c:	e4 22 38 00 	l.sfne r2,r7
    4da0:	9c 40 00 01 	l.addi r2,r0,0x1
    4da4:	9c 60 00 00 	l.addi r3,r0,0x0
    4da8:	e0 a5 70 00 	l.add r5,r5,r14
    4dac:	e4 4e 28 00 	l.sfgtu r14,r5
    4db0:	0c 00 00 09 	l.bnf 4dd4 <__muldf3+0x164>
    4db4:	a8 d8 00 00 	l.ori r6,r24,0x0
    4db8:	9c 83 00 01 	l.addi r4,r3,0x1
    4dbc:	e4 84 18 00 	l.sfltu r4,r3
    4dc0:	0c 00 00 81 	l.bnf 4fc4 <__muldf3+0x354>
    4dc4:	9d 00 00 01 	l.addi r8,r0,0x1
    4dc8:	e1 08 10 00 	l.add r8,r8,r2
    4dcc:	a8 64 00 00 	l.ori r3,r4,0x0
    4dd0:	a8 48 00 00 	l.ori r2,r8,0x0
    4dd4:	e1 87 b0 00 	l.add r12,r7,r22
    4dd8:	e4 8c 38 00 	l.sfltu r12,r7
    4ddc:	10 00 00 03 	l.bf 4de8 <__muldf3+0x178>
    4de0:	9c 80 00 01 	l.addi r4,r0,0x1
    4de4:	9c 80 00 00 	l.addi r4,r0,0x0
    4de8:	e1 0c 18 00 	l.add r8,r12,r3
    4dec:	e0 84 a0 00 	l.add r4,r4,r20
    4df0:	e4 88 60 00 	l.sfltu r8,r12
    4df4:	10 00 00 03 	l.bf 4e00 <__muldf3+0x190>
    4df8:	9d a0 00 01 	l.addi r13,r0,0x1
    4dfc:	9d a0 00 00 	l.addi r13,r0,0x0
    4e00:	84 e1 00 18 	l.lwz r7,0x18(r1)
    4e04:	85 81 00 2c 	l.lwz r12,0x2c(r1)
    4e08:	85 c1 00 1c 	l.lwz r14,0x1c(r1)
    4e0c:	e1 8c 38 05 	l.xor r12,r12,r7
    4e10:	84 e1 00 30 	l.lwz r7,0x30(r1)
    4e14:	e1 60 60 02 	l.sub r11,r0,r12
    4e18:	e0 ee 38 00 	l.add r7,r14,r7
    4e1c:	e1 8b 60 04 	l.or r12,r11,r12
    4e20:	e0 84 10 00 	l.add r4,r4,r2
    4e24:	b9 8c 00 5f 	l.srli r12,r12,0x1f
    4e28:	9c 67 00 04 	l.addi r3,r7,0x4
    4e2c:	18 40 1f ff 	l.movhi r2,0x1fff
    4e30:	e0 8d 20 00 	l.add r4,r13,r4
    4e34:	d4 01 18 08 	l.sw 0x8(r1),r3
    4e38:	a8 42 ff ff 	l.ori r2,r2,0xffff
    4e3c:	d4 01 60 04 	l.sw 0x4(r1),r12
    4e40:	e4 44 10 00 	l.sfgtu r4,r2
    4e44:	0c 00 00 17 	l.bnf 4ea0 <__muldf3+0x230>
    4e48:	a8 68 00 00 	l.ori r3,r8,0x0
    4e4c:	9c e7 00 05 	l.addi r7,r7,0x5
    4e50:	b9 03 00 41 	l.srli r8,r3,0x1
    4e54:	a4 63 00 01 	l.andi r3,r3,0x1
    4e58:	b9 64 00 1f 	l.slli r11,r4,0x1f
    4e5c:	b9 85 00 1f 	l.slli r12,r5,0x1f
    4e60:	b8 46 00 41 	l.srli r2,r6,0x1
    4e64:	b9 a5 00 41 	l.srli r13,r5,0x1
    4e68:	b8 84 00 41 	l.srli r4,r4,0x1
    4e6c:	bc 03 00 00 	l.sfeqi r3,0x0
    4e70:	10 00 00 05 	l.bf 4e84 <__muldf3+0x214>
    4e74:	a9 e7 00 00 	l.ori r15,r7,0x0
    4e78:	18 60 80 00 	l.movhi r3,0x8000
    4e7c:	e0 cc 10 04 	l.or r6,r12,r2
    4e80:	e0 ad 18 04 	l.or r5,r13,r3
    4e84:	e0 6b 40 04 	l.or r3,r11,r8
    4e88:	19 00 1f ff 	l.movhi r8,0x1fff
    4e8c:	a9 08 ff ff 	l.ori r8,r8,0xffff
    4e90:	e4 44 40 00 	l.sfgtu r4,r8
    4e94:	13 ff ff ef 	l.bf 4e50 <__muldf3+0x1e0>
    4e98:	9c e7 00 01 	l.addi r7,r7,0x1
    4e9c:	d4 01 78 08 	l.sw 0x8(r1),r15
    4ea0:	19 60 0f ff 	l.movhi r11,0xfff
    4ea4:	a9 6b ff ff 	l.ori r11,r11,0xffff
    4ea8:	e4 44 58 00 	l.sfgtu r4,r11
    4eac:	10 00 00 2c 	l.bf 4f5c <__muldf3+0x2ec>
    4eb0:	84 e1 00 08 	l.lwz r7,0x8(r1)
    4eb4:	00 00 00 0d 	l.j 4ee8 <__muldf3+0x278>
    4eb8:	e1 63 18 00 	l.add r11,r3,r3
    4ebc:	e4 88 30 00 	l.sfltu r8,r6
    4ec0:	10 00 00 03 	l.bf 4ecc <__muldf3+0x25c>
    4ec4:	9c a0 00 01 	l.addi r5,r0,0x1
    4ec8:	9c a0 00 00 	l.addi r5,r0,0x0
    4ecc:	18 40 0f ff 	l.movhi r2,0xfff
    4ed0:	a8 c8 00 00 	l.ori r6,r8,0x0
    4ed4:	a8 42 ff ff 	l.ori r2,r2,0xffff
    4ed8:	e4 4b 10 00 	l.sfgtu r11,r2
    4edc:	10 00 00 1f 	l.bf 4f58 <__muldf3+0x2e8>
    4ee0:	e0 a5 68 00 	l.add r5,r5,r13
    4ee4:	e1 63 18 00 	l.add r11,r3,r3
    4ee8:	e0 84 20 00 	l.add r4,r4,r4
    4eec:	e1 06 30 00 	l.add r8,r6,r6
    4ef0:	e1 a5 28 00 	l.add r13,r5,r5
    4ef4:	9d 80 00 01 	l.addi r12,r0,0x1
    4ef8:	e4 8b 18 00 	l.sfltu r11,r3
    4efc:	10 00 00 03 	l.bf 4f08 <__muldf3+0x298>
    4f00:	9c e7 ff ff 	l.addi r7,r7,0xffffffff
    4f04:	9d 80 00 00 	l.addi r12,r0,0x0
    4f08:	e0 8c 20 00 	l.add r4,r12,r4
    4f0c:	a8 6b 00 00 	l.ori r3,r11,0x0
    4f10:	bd 85 00 00 	l.sfltsi r5,0x0
    4f14:	0f ff ff ea 	l.bnf 4ebc <__muldf3+0x24c>
    4f18:	a9 64 00 00 	l.ori r11,r4,0x0
    4f1c:	03 ff ff e8 	l.j 4ebc <__muldf3+0x24c>
    4f20:	a8 63 00 01 	l.ori r3,r3,0x1
    4f24:	0c 00 00 2a 	l.bnf 4fcc <__muldf3+0x35c>
    4f28:	e4 52 28 00 	l.sfgtu r18,r5
    4f2c:	9c 40 00 00 	l.addi r2,r0,0x0
    4f30:	03 ff ff 9e 	l.j 4da8 <__muldf3+0x138>
    4f34:	9c 60 00 00 	l.addi r3,r0,0x0
    4f38:	9d a0 00 00 	l.addi r13,r0,0x0
    4f3c:	e0 e8 10 00 	l.add r7,r8,r2
    4f40:	e0 ed 38 00 	l.add r7,r13,r7
    4f44:	e4 42 38 00 	l.sfgtu r2,r7
    4f48:	13 ff ff 96 	l.bf 4da0 <__muldf3+0x130>
    4f4c:	e4 22 38 00 	l.sfne r2,r7
    4f50:	03 ff ff f5 	l.j 4f24 <__muldf3+0x2b4>
    4f54:	15 00 00 00 	l.nop 0x0
    4f58:	d4 01 38 08 	l.sw 0x8(r1),r7
    4f5c:	a4 43 00 ff 	l.andi r2,r3,0xff
    4f60:	bc 22 00 80 	l.sfnei r2,0x80
    4f64:	0c 00 00 2b 	l.bnf 5010 <__muldf3+0x3a0>
    4f68:	a4 43 01 00 	l.andi r2,r3,0x100
    4f6c:	9c 40 00 03 	l.addi r2,r0,0x3
    4f70:	d4 01 18 10 	l.sw 0x10(r1),r3
    4f74:	d4 01 20 0c 	l.sw 0xc(r1),r4
    4f78:	d4 01 10 00 	l.sw 0x0(r1),r2
    4f7c:	a8 61 00 00 	l.ori r3,r1,0x0
    4f80:	07 ff fd f0 	l.jal 4740 <__pack_d>
    4f84:	15 00 00 00 	l.nop 0x0
    4f88:	9c 21 00 70 	l.addi r1,r1,0x70
    4f8c:	a8 4b 00 00 	l.ori r2,r11,0x0
    4f90:	a8 6c 00 00 	l.ori r3,r12,0x0
    4f94:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    4f98:	e1 62 00 04 	l.or r11,r2,r0
    4f9c:	e1 83 00 04 	l.or r12,r3,r0
    4fa0:	85 c1 ff e0 	l.lwz r14,0xffffffe0(r1)
    4fa4:	84 41 ff dc 	l.lwz r2,0xffffffdc(r1)
    4fa8:	86 01 ff e4 	l.lwz r16,0xffffffe4(r1)
    4fac:	86 41 ff e8 	l.lwz r18,0xffffffe8(r1)
    4fb0:	86 81 ff ec 	l.lwz r20,0xffffffec(r1)
    4fb4:	86 c1 ff f0 	l.lwz r22,0xfffffff0(r1)
    4fb8:	87 01 ff f4 	l.lwz r24,0xfffffff4(r1)
    4fbc:	44 00 48 00 	l.jr r9
    4fc0:	87 41 ff f8 	l.lwz r26,0xfffffff8(r1)
    4fc4:	03 ff ff 81 	l.j 4dc8 <__muldf3+0x158>
    4fc8:	9d 00 00 00 	l.addi r8,r0,0x0
    4fcc:	13 ff ff 75 	l.bf 4da0 <__muldf3+0x130>
    4fd0:	9c 40 00 00 	l.addi r2,r0,0x0
    4fd4:	03 ff ff 75 	l.j 4da8 <__muldf3+0x138>
    4fd8:	9c 60 00 00 	l.addi r3,r0,0x0
    4fdc:	18 60 00 00 	l.movhi r3,0x0
    4fe0:	bc 05 00 02 	l.sfeqi r5,0x2
    4fe4:	13 ff ff e7 	l.bf 4f80 <__muldf3+0x310>
    4fe8:	a8 63 60 6c 	l.ori r3,r3,0x606c
    4fec:	84 81 00 2c 	l.lwz r4,0x2c(r1)
    4ff0:	84 41 00 18 	l.lwz r2,0x18(r1)
    4ff4:	a8 6e 00 00 	l.ori r3,r14,0x0
    4ff8:	e0 44 10 05 	l.xor r2,r4,r2
    4ffc:	e0 80 10 02 	l.sub r4,r0,r2
    5000:	e0 44 10 04 	l.or r2,r4,r2
    5004:	b8 42 00 5f 	l.srli r2,r2,0x1f
    5008:	03 ff ff de 	l.j 4f80 <__muldf3+0x310>
    500c:	d4 01 10 2c 	l.sw 0x2c(r1),r2
    5010:	bc 22 00 00 	l.sfnei r2,0x0
    5014:	13 ff ff d6 	l.bf 4f6c <__muldf3+0x2fc>
    5018:	e0 a5 30 04 	l.or r5,r5,r6
    501c:	bc 05 00 00 	l.sfeqi r5,0x0
    5020:	13 ff ff d3 	l.bf 4f6c <__muldf3+0x2fc>
    5024:	9c a3 00 80 	l.addi r5,r3,0x80
    5028:	e4 85 18 00 	l.sfltu r5,r3
    502c:	10 00 00 03 	l.bf 5038 <__muldf3+0x3c8>
    5030:	9c c0 00 01 	l.addi r6,r0,0x1
    5034:	a8 c2 00 00 	l.ori r6,r2,0x0
    5038:	9c e0 ff 00 	l.addi r7,r0,0xffffff00
    503c:	e0 86 20 00 	l.add r4,r6,r4
    5040:	03 ff ff cb 	l.j 4f6c <__muldf3+0x2fc>
    5044:	e0 65 38 03 	l.and r3,r5,r7
    5048:	18 60 00 00 	l.movhi r3,0x0
    504c:	bc 02 00 02 	l.sfeqi r2,0x2
    5050:	13 ff ff cc 	l.bf 4f80 <__muldf3+0x310>
    5054:	a8 63 60 6c 	l.ori r3,r3,0x606c
    5058:	84 41 00 18 	l.lwz r2,0x18(r1)
    505c:	84 81 00 2c 	l.lwz r4,0x2c(r1)
    5060:	a8 70 00 00 	l.ori r3,r16,0x0
    5064:	e0 44 10 05 	l.xor r2,r4,r2
    5068:	e0 80 10 02 	l.sub r4,r0,r2
    506c:	e0 44 10 04 	l.or r2,r4,r2
    5070:	b8 42 00 5f 	l.srli r2,r2,0x1f
    5074:	03 ff ff c3 	l.j 4f80 <__muldf3+0x310>
    5078:	d4 01 10 18 	l.sw 0x18(r1),r2

0000507c <__divdf3>:
    507c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    5080:	d7 e1 17 f0 	l.sw 0xfffffff0(r1),r2
    5084:	d7 e1 77 f4 	l.sw 0xfffffff4(r1),r14
    5088:	d7 e1 87 f8 	l.sw 0xfffffff8(r1),r16
    508c:	9c 21 ff b8 	l.addi r1,r1,0xffffffb8
    5090:	9d c1 00 14 	l.addi r14,r1,0x14
    5094:	d4 01 18 30 	l.sw 0x30(r1),r3
    5098:	d4 01 20 34 	l.sw 0x34(r1),r4
    509c:	9c 61 00 30 	l.addi r3,r1,0x30
    50a0:	d4 01 28 28 	l.sw 0x28(r1),r5
    50a4:	d4 01 30 2c 	l.sw 0x2c(r1),r6
    50a8:	07 ff fe 5f 	l.jal 4a24 <__unpack_d>
    50ac:	a8 8e 00 00 	l.ori r4,r14,0x0
    50b0:	9c 61 00 28 	l.addi r3,r1,0x28
    50b4:	07 ff fe 5c 	l.jal 4a24 <__unpack_d>
    50b8:	a8 81 00 00 	l.ori r4,r1,0x0
    50bc:	84 41 00 14 	l.lwz r2,0x14(r1)
    50c0:	bc a2 00 01 	l.sfleui r2,0x1
    50c4:	10 00 00 59 	l.bf 5228 <__divdf3+0x1ac>
    50c8:	a8 6e 00 00 	l.ori r3,r14,0x0
    50cc:	84 a1 00 00 	l.lwz r5,0x0(r1)
    50d0:	bc a5 00 01 	l.sfleui r5,0x1
    50d4:	10 00 00 55 	l.bf 5228 <__divdf3+0x1ac>
    50d8:	a8 61 00 00 	l.ori r3,r1,0x0
    50dc:	84 81 00 18 	l.lwz r4,0x18(r1)
    50e0:	84 61 00 04 	l.lwz r3,0x4(r1)
    50e4:	bc 02 00 04 	l.sfeqi r2,0x4
    50e8:	e0 64 18 05 	l.xor r3,r4,r3
    50ec:	10 00 00 63 	l.bf 5278 <__divdf3+0x1fc>
    50f0:	d4 01 18 18 	l.sw 0x18(r1),r3
    50f4:	bc 22 00 02 	l.sfnei r2,0x2
    50f8:	0c 00 00 60 	l.bnf 5278 <__divdf3+0x1fc>
    50fc:	bc 25 00 04 	l.sfnei r5,0x4
    5100:	0c 00 00 80 	l.bnf 5300 <__divdf3+0x284>
    5104:	bc 25 00 02 	l.sfnei r5,0x2
    5108:	0c 00 00 7a 	l.bnf 52f0 <__divdf3+0x274>
    510c:	84 41 00 08 	l.lwz r2,0x8(r1)
    5110:	84 61 00 1c 	l.lwz r3,0x1c(r1)
    5114:	84 c1 00 20 	l.lwz r6,0x20(r1)
    5118:	e0 43 10 02 	l.sub r2,r3,r2
    511c:	86 21 00 0c 	l.lwz r17,0xc(r1)
    5120:	d4 01 10 1c 	l.sw 0x1c(r1),r2
    5124:	84 a1 00 24 	l.lwz r5,0x24(r1)
    5128:	e4 51 30 00 	l.sfgtu r17,r6
    512c:	0c 00 00 4b 	l.bnf 5258 <__divdf3+0x1dc>
    5130:	86 e1 00 10 	l.lwz r23,0x10(r1)
    5134:	e0 65 28 00 	l.add r3,r5,r5
    5138:	e4 83 28 00 	l.sfltu r3,r5
    513c:	0c 00 00 55 	l.bnf 5290 <__divdf3+0x214>
    5140:	9c 80 00 01 	l.addi r4,r0,0x1
    5144:	e0 c6 30 00 	l.add r6,r6,r6
    5148:	9c 42 ff ff 	l.addi r2,r2,0xffffffff
    514c:	e0 c4 30 00 	l.add r6,r4,r6
    5150:	a8 a3 00 00 	l.ori r5,r3,0x0
    5154:	d4 01 10 1c 	l.sw 0x1c(r1),r2
    5158:	9d a0 00 3d 	l.addi r13,r0,0x3d
    515c:	18 40 10 00 	l.movhi r2,0x1000
    5160:	9c 60 00 00 	l.addi r3,r0,0x0
    5164:	9d 60 00 00 	l.addi r11,r0,0x0
    5168:	9d 80 00 00 	l.addi r12,r0,0x0
    516c:	ba a2 00 1f 	l.slli r21,r2,0x1f
    5170:	b9 e3 00 41 	l.srli r15,r3,0x1
    5174:	ba 62 00 41 	l.srli r19,r2,0x1
    5178:	9d ad ff ff 	l.addi r13,r13,0xffffffff
    517c:	e1 f5 78 04 	l.or r15,r21,r15
    5180:	a8 f3 00 00 	l.ori r7,r19,0x0
    5184:	e4 51 30 00 	l.sfgtu r17,r6
    5188:	10 00 00 15 	l.bf 51dc <__divdf3+0x160>
    518c:	a9 0f 00 00 	l.ori r8,r15,0x0
    5190:	e1 eb 10 04 	l.or r15,r11,r2
    5194:	e2 ac 18 04 	l.or r21,r12,r3
    5198:	a8 4f 00 00 	l.ori r2,r15,0x0
    519c:	e2 66 88 02 	l.sub r19,r6,r17
    51a0:	e1 e5 b8 02 	l.sub r15,r5,r23
    51a4:	e4 31 30 00 	l.sfne r17,r6
    51a8:	10 00 00 05 	l.bf 51bc <__divdf3+0x140>
    51ac:	a8 75 00 00 	l.ori r3,r21,0x0
    51b0:	e4 57 28 00 	l.sfgtu r23,r5
    51b4:	10 00 00 0a 	l.bf 51dc <__divdf3+0x160>
    51b8:	15 00 00 00 	l.nop 0x0
    51bc:	e4 4f 28 00 	l.sfgtu r15,r5
    51c0:	9c c0 00 01 	l.addi r6,r0,0x1
    51c4:	e1 62 00 04 	l.or r11,r2,r0
    51c8:	e1 83 00 04 	l.or r12,r3,r0
    51cc:	10 00 00 03 	l.bf 51d8 <__divdf3+0x15c>
    51d0:	a8 af 00 00 	l.ori r5,r15,0x0
    51d4:	9c c0 00 00 	l.addi r6,r0,0x0
    51d8:	e0 d3 30 02 	l.sub r6,r19,r6
    51dc:	e1 e5 28 00 	l.add r15,r5,r5
    51e0:	e0 c6 30 00 	l.add r6,r6,r6
    51e4:	e4 8f 28 00 	l.sfltu r15,r5
    51e8:	e0 47 00 04 	l.or r2,r7,r0
    51ec:	e0 68 00 04 	l.or r3,r8,r0
    51f0:	10 00 00 03 	l.bf 51fc <__divdf3+0x180>
    51f4:	9e 60 00 01 	l.addi r19,r0,0x1
    51f8:	9e 60 00 00 	l.addi r19,r0,0x0
    51fc:	a8 af 00 00 	l.ori r5,r15,0x0
    5200:	bc 2d 00 00 	l.sfnei r13,0x0
    5204:	13 ff ff da 	l.bf 516c <__divdf3+0xf0>
    5208:	e0 d3 30 00 	l.add r6,r19,r6
    520c:	a4 6c 00 ff 	l.andi r3,r12,0xff
    5210:	bc 23 00 80 	l.sfnei r3,0x80
    5214:	0c 00 00 26 	l.bnf 52ac <__divdf3+0x230>
    5218:	a8 8b 00 00 	l.ori r4,r11,0x0
    521c:	a8 6e 00 00 	l.ori r3,r14,0x0
    5220:	d4 01 58 20 	l.sw 0x20(r1),r11
    5224:	d4 01 60 24 	l.sw 0x24(r1),r12
    5228:	07 ff fd 46 	l.jal 4740 <__pack_d>
    522c:	15 00 00 00 	l.nop 0x0
    5230:	9c 21 00 48 	l.addi r1,r1,0x48
    5234:	a8 4b 00 00 	l.ori r2,r11,0x0
    5238:	a8 6c 00 00 	l.ori r3,r12,0x0
    523c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    5240:	e1 62 00 04 	l.or r11,r2,r0
    5244:	e1 83 00 04 	l.or r12,r3,r0
    5248:	85 c1 ff f4 	l.lwz r14,0xfffffff4(r1)
    524c:	84 41 ff f0 	l.lwz r2,0xfffffff0(r1)
    5250:	44 00 48 00 	l.jr r9
    5254:	86 01 ff f8 	l.lwz r16,0xfffffff8(r1)
    5258:	e4 31 30 00 	l.sfne r17,r6
    525c:	13 ff ff c0 	l.bf 515c <__divdf3+0xe0>
    5260:	9d a0 00 3d 	l.addi r13,r0,0x3d
    5264:	e4 57 28 00 	l.sfgtu r23,r5
    5268:	0f ff ff bd 	l.bnf 515c <__divdf3+0xe0>
    526c:	e0 65 28 00 	l.add r3,r5,r5
    5270:	03 ff ff b3 	l.j 513c <__divdf3+0xc0>
    5274:	e4 83 28 00 	l.sfltu r3,r5
    5278:	18 60 00 00 	l.movhi r3,0x0
    527c:	e4 02 28 00 	l.sfeq r2,r5
    5280:	13 ff ff ea 	l.bf 5228 <__divdf3+0x1ac>
    5284:	a8 63 60 6c 	l.ori r3,r3,0x606c
    5288:	03 ff ff e8 	l.j 5228 <__divdf3+0x1ac>
    528c:	a8 6e 00 00 	l.ori r3,r14,0x0
    5290:	9c 80 00 00 	l.addi r4,r0,0x0
    5294:	e0 c6 30 00 	l.add r6,r6,r6
    5298:	9c 42 ff ff 	l.addi r2,r2,0xffffffff
    529c:	e0 c4 30 00 	l.add r6,r4,r6
    52a0:	a8 a3 00 00 	l.ori r5,r3,0x0
    52a4:	03 ff ff ad 	l.j 5158 <__divdf3+0xdc>
    52a8:	d4 01 10 1c 	l.sw 0x1c(r1),r2
    52ac:	a4 6c 01 00 	l.andi r3,r12,0x100
    52b0:	bc 23 00 00 	l.sfnei r3,0x0
    52b4:	13 ff ff db 	l.bf 5220 <__divdf3+0x1a4>
    52b8:	a8 6e 00 00 	l.ori r3,r14,0x0
    52bc:	e0 c6 78 04 	l.or r6,r6,r15
    52c0:	bc 06 00 00 	l.sfeqi r6,0x0
    52c4:	13 ff ff d7 	l.bf 5220 <__divdf3+0x1a4>
    52c8:	15 00 00 00 	l.nop 0x0
    52cc:	9c 6c 00 80 	l.addi r3,r12,0x80
    52d0:	e4 83 60 00 	l.sfltu r3,r12
    52d4:	10 00 00 03 	l.bf 52e0 <__divdf3+0x264>
    52d8:	9c a0 00 01 	l.addi r5,r0,0x1
    52dc:	a8 ad 00 00 	l.ori r5,r13,0x0
    52e0:	9c 40 ff 00 	l.addi r2,r0,0xffffff00
    52e4:	e1 65 20 00 	l.add r11,r5,r4
    52e8:	03 ff ff cd 	l.j 521c <__divdf3+0x1a0>
    52ec:	e1 83 10 03 	l.and r12,r3,r2
    52f0:	9c 40 00 04 	l.addi r2,r0,0x4
    52f4:	a8 6e 00 00 	l.ori r3,r14,0x0
    52f8:	03 ff ff cc 	l.j 5228 <__divdf3+0x1ac>
    52fc:	d4 01 10 14 	l.sw 0x14(r1),r2
    5300:	9c 60 00 00 	l.addi r3,r0,0x0
    5304:	9c 40 00 00 	l.addi r2,r0,0x0
    5308:	d4 01 10 20 	l.sw 0x20(r1),r2
    530c:	d4 01 18 24 	l.sw 0x24(r1),r3
    5310:	9c 60 00 00 	l.addi r3,r0,0x0
    5314:	d4 01 18 1c 	l.sw 0x1c(r1),r3
    5318:	03 ff ff c4 	l.j 5228 <__divdf3+0x1ac>
    531c:	a8 6e 00 00 	l.ori r3,r14,0x0

00005320 <__fpcmp_parts_d>:
    5320:	84 a3 00 00 	l.lwz r5,0x0(r3)
    5324:	9d 60 00 01 	l.addi r11,r0,0x1
    5328:	e4 a5 58 00 	l.sfleu r5,r11
    532c:	10 00 00 16 	l.bf 5384 <__fpcmp_parts_d+0x64>
    5330:	15 00 00 00 	l.nop 0x0
    5334:	84 c4 00 00 	l.lwz r6,0x0(r4)
    5338:	e4 a6 58 00 	l.sfleu r6,r11
    533c:	10 00 00 12 	l.bf 5384 <__fpcmp_parts_d+0x64>
    5340:	bc 25 00 04 	l.sfnei r5,0x4
    5344:	0c 00 00 44 	l.bnf 5454 <__fpcmp_parts_d+0x134>
    5348:	bc 26 00 04 	l.sfnei r6,0x4
    534c:	0c 00 00 19 	l.bnf 53b0 <__fpcmp_parts_d+0x90>
    5350:	bc 25 00 02 	l.sfnei r5,0x2
    5354:	0c 00 00 14 	l.bnf 53a4 <__fpcmp_parts_d+0x84>
    5358:	bc 26 00 02 	l.sfnei r6,0x2
    535c:	0c 00 00 0c 	l.bnf 538c <__fpcmp_parts_d+0x6c>
    5360:	15 00 00 00 	l.nop 0x0
    5364:	84 a3 00 04 	l.lwz r5,0x4(r3)
    5368:	84 c4 00 04 	l.lwz r6,0x4(r4)
    536c:	e4 05 30 00 	l.sfeq r5,r6
    5370:	10 00 00 16 	l.bf 53c8 <__fpcmp_parts_d+0xa8>
    5374:	15 00 00 00 	l.nop 0x0
    5378:	bc 05 00 00 	l.sfeqi r5,0x0
    537c:	0c 00 00 08 	l.bnf 539c <__fpcmp_parts_d+0x7c>
    5380:	15 00 00 00 	l.nop 0x0
    5384:	44 00 48 00 	l.jr r9
    5388:	15 00 00 00 	l.nop 0x0
    538c:	84 63 00 04 	l.lwz r3,0x4(r3)
    5390:	bc 03 00 00 	l.sfeqi r3,0x0
    5394:	13 ff ff fc 	l.bf 5384 <__fpcmp_parts_d+0x64>
    5398:	15 00 00 00 	l.nop 0x0
    539c:	44 00 48 00 	l.jr r9
    53a0:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
    53a4:	bc 06 00 02 	l.sfeqi r6,0x2
    53a8:	13 ff ff f7 	l.bf 5384 <__fpcmp_parts_d+0x64>
    53ac:	9d 60 00 00 	l.addi r11,r0,0x0
    53b0:	84 64 00 04 	l.lwz r3,0x4(r4)
    53b4:	bc 03 00 00 	l.sfeqi r3,0x0
    53b8:	13 ff ff f3 	l.bf 5384 <__fpcmp_parts_d+0x64>
    53bc:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
    53c0:	44 00 48 00 	l.jr r9
    53c4:	9d 60 00 01 	l.addi r11,r0,0x1
    53c8:	84 e3 00 08 	l.lwz r7,0x8(r3)
    53cc:	84 c4 00 08 	l.lwz r6,0x8(r4)
    53d0:	e5 a7 30 00 	l.sfles r7,r6
    53d4:	0f ff ff ea 	l.bnf 537c <__fpcmp_parts_d+0x5c>
    53d8:	bc 05 00 00 	l.sfeqi r5,0x0
    53dc:	e5 67 30 00 	l.sfges r7,r6
    53e0:	0c 00 00 15 	l.bnf 5434 <__fpcmp_parts_d+0x114>
    53e4:	bc 05 00 00 	l.sfeqi r5,0x0
    53e8:	84 c3 00 0c 	l.lwz r6,0xc(r3)
    53ec:	84 e4 00 0c 	l.lwz r7,0xc(r4)
    53f0:	84 63 00 10 	l.lwz r3,0x10(r3)
    53f4:	e4 46 38 00 	l.sfgtu r6,r7
    53f8:	10 00 00 13 	l.bf 5444 <__fpcmp_parts_d+0x124>
    53fc:	84 84 00 10 	l.lwz r4,0x10(r4)
    5400:	e4 26 38 00 	l.sfne r6,r7
    5404:	10 00 00 05 	l.bf 5418 <__fpcmp_parts_d+0xf8>
    5408:	e4 47 30 00 	l.sfgtu r7,r6
    540c:	e4 43 20 00 	l.sfgtu r3,r4
    5410:	10 00 00 0d 	l.bf 5444 <__fpcmp_parts_d+0x124>
    5414:	e4 47 30 00 	l.sfgtu r7,r6
    5418:	10 00 00 07 	l.bf 5434 <__fpcmp_parts_d+0x114>
    541c:	bc 05 00 00 	l.sfeqi r5,0x0
    5420:	e4 27 30 00 	l.sfne r7,r6
    5424:	10 00 00 0a 	l.bf 544c <__fpcmp_parts_d+0x12c>
    5428:	e4 44 18 00 	l.sfgtu r4,r3
    542c:	0c 00 00 08 	l.bnf 544c <__fpcmp_parts_d+0x12c>
    5430:	bc 05 00 00 	l.sfeqi r5,0x0
    5434:	0f ff ff e3 	l.bnf 53c0 <__fpcmp_parts_d+0xa0>
    5438:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
    543c:	44 00 48 00 	l.jr r9
    5440:	15 00 00 00 	l.nop 0x0
    5444:	03 ff ff cd 	l.j 5378 <__fpcmp_parts_d+0x58>
    5448:	9d 60 00 01 	l.addi r11,r0,0x1
    544c:	44 00 48 00 	l.jr r9
    5450:	9d 60 00 00 	l.addi r11,r0,0x0
    5454:	13 ff ff ce 	l.bf 538c <__fpcmp_parts_d+0x6c>
    5458:	15 00 00 00 	l.nop 0x0
    545c:	85 64 00 04 	l.lwz r11,0x4(r4)
    5460:	84 63 00 04 	l.lwz r3,0x4(r3)
    5464:	44 00 48 00 	l.jr r9
    5468:	e1 6b 18 02 	l.sub r11,r11,r3

0000546c <__cmpdf2>:
    546c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    5470:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    5474:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    5478:	9c 21 ff bc 	l.addi r1,r1,0xffffffbc
    547c:	9d c1 00 14 	l.addi r14,r1,0x14
    5480:	d4 01 18 30 	l.sw 0x30(r1),r3
    5484:	d4 01 20 34 	l.sw 0x34(r1),r4
    5488:	9c 61 00 30 	l.addi r3,r1,0x30
    548c:	d4 01 28 28 	l.sw 0x28(r1),r5
    5490:	d4 01 30 2c 	l.sw 0x2c(r1),r6
    5494:	07 ff fd 64 	l.jal 4a24 <__unpack_d>
    5498:	a8 8e 00 00 	l.ori r4,r14,0x0
    549c:	9c 61 00 28 	l.addi r3,r1,0x28
    54a0:	07 ff fd 61 	l.jal 4a24 <__unpack_d>
    54a4:	a8 81 00 00 	l.ori r4,r1,0x0
    54a8:	a8 6e 00 00 	l.ori r3,r14,0x0
    54ac:	07 ff ff 9d 	l.jal 5320 <__fpcmp_parts_d>
    54b0:	a8 81 00 00 	l.ori r4,r1,0x0
    54b4:	9c 21 00 44 	l.addi r1,r1,0x44
    54b8:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    54bc:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    54c0:	44 00 48 00 	l.jr r9
    54c4:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

000054c8 <__eqdf2>:
    54c8:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    54cc:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    54d0:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    54d4:	9c 21 ff bc 	l.addi r1,r1,0xffffffbc
    54d8:	9d c1 00 14 	l.addi r14,r1,0x14
    54dc:	d4 01 18 30 	l.sw 0x30(r1),r3
    54e0:	d4 01 20 34 	l.sw 0x34(r1),r4
    54e4:	9c 61 00 30 	l.addi r3,r1,0x30
    54e8:	d4 01 28 28 	l.sw 0x28(r1),r5
    54ec:	d4 01 30 2c 	l.sw 0x2c(r1),r6
    54f0:	07 ff fd 4d 	l.jal 4a24 <__unpack_d>
    54f4:	a8 8e 00 00 	l.ori r4,r14,0x0
    54f8:	9c 61 00 28 	l.addi r3,r1,0x28
    54fc:	07 ff fd 4a 	l.jal 4a24 <__unpack_d>
    5500:	a8 81 00 00 	l.ori r4,r1,0x0
    5504:	9d 60 00 01 	l.addi r11,r0,0x1
    5508:	84 61 00 14 	l.lwz r3,0x14(r1)
    550c:	e4 a3 58 00 	l.sfleu r3,r11
    5510:	10 00 00 07 	l.bf 552c <__eqdf2+0x64>
    5514:	84 61 00 00 	l.lwz r3,0x0(r1)
    5518:	e4 a3 58 00 	l.sfleu r3,r11
    551c:	10 00 00 04 	l.bf 552c <__eqdf2+0x64>
    5520:	a8 6e 00 00 	l.ori r3,r14,0x0
    5524:	07 ff ff 7f 	l.jal 5320 <__fpcmp_parts_d>
    5528:	a8 81 00 00 	l.ori r4,r1,0x0
    552c:	9c 21 00 44 	l.addi r1,r1,0x44
    5530:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    5534:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    5538:	44 00 48 00 	l.jr r9
    553c:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

00005540 <__nedf2>:
    5540:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    5544:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    5548:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    554c:	9c 21 ff bc 	l.addi r1,r1,0xffffffbc
    5550:	9d c1 00 14 	l.addi r14,r1,0x14
    5554:	d4 01 18 30 	l.sw 0x30(r1),r3
    5558:	d4 01 20 34 	l.sw 0x34(r1),r4
    555c:	9c 61 00 30 	l.addi r3,r1,0x30
    5560:	d4 01 28 28 	l.sw 0x28(r1),r5
    5564:	d4 01 30 2c 	l.sw 0x2c(r1),r6
    5568:	07 ff fd 2f 	l.jal 4a24 <__unpack_d>
    556c:	a8 8e 00 00 	l.ori r4,r14,0x0
    5570:	9c 61 00 28 	l.addi r3,r1,0x28
    5574:	07 ff fd 2c 	l.jal 4a24 <__unpack_d>
    5578:	a8 81 00 00 	l.ori r4,r1,0x0
    557c:	9d 60 00 01 	l.addi r11,r0,0x1
    5580:	84 61 00 14 	l.lwz r3,0x14(r1)
    5584:	e4 a3 58 00 	l.sfleu r3,r11
    5588:	10 00 00 07 	l.bf 55a4 <__nedf2+0x64>
    558c:	84 61 00 00 	l.lwz r3,0x0(r1)
    5590:	e4 a3 58 00 	l.sfleu r3,r11
    5594:	10 00 00 04 	l.bf 55a4 <__nedf2+0x64>
    5598:	a8 6e 00 00 	l.ori r3,r14,0x0
    559c:	07 ff ff 61 	l.jal 5320 <__fpcmp_parts_d>
    55a0:	a8 81 00 00 	l.ori r4,r1,0x0
    55a4:	9c 21 00 44 	l.addi r1,r1,0x44
    55a8:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    55ac:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    55b0:	44 00 48 00 	l.jr r9
    55b4:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

000055b8 <__gtdf2>:
    55b8:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    55bc:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    55c0:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    55c4:	9c 21 ff bc 	l.addi r1,r1,0xffffffbc
    55c8:	9d c1 00 14 	l.addi r14,r1,0x14
    55cc:	d4 01 18 30 	l.sw 0x30(r1),r3
    55d0:	d4 01 20 34 	l.sw 0x34(r1),r4
    55d4:	9c 61 00 30 	l.addi r3,r1,0x30
    55d8:	d4 01 28 28 	l.sw 0x28(r1),r5
    55dc:	d4 01 30 2c 	l.sw 0x2c(r1),r6
    55e0:	07 ff fd 11 	l.jal 4a24 <__unpack_d>
    55e4:	a8 8e 00 00 	l.ori r4,r14,0x0
    55e8:	9c 61 00 28 	l.addi r3,r1,0x28
    55ec:	07 ff fd 0e 	l.jal 4a24 <__unpack_d>
    55f0:	a8 81 00 00 	l.ori r4,r1,0x0
    55f4:	84 61 00 14 	l.lwz r3,0x14(r1)
    55f8:	bc a3 00 01 	l.sfleui r3,0x1
    55fc:	10 00 00 08 	l.bf 561c <__gtdf2+0x64>
    5600:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
    5604:	84 61 00 00 	l.lwz r3,0x0(r1)
    5608:	bc a3 00 01 	l.sfleui r3,0x1
    560c:	10 00 00 04 	l.bf 561c <__gtdf2+0x64>
    5610:	a8 6e 00 00 	l.ori r3,r14,0x0
    5614:	07 ff ff 43 	l.jal 5320 <__fpcmp_parts_d>
    5618:	a8 81 00 00 	l.ori r4,r1,0x0
    561c:	9c 21 00 44 	l.addi r1,r1,0x44
    5620:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    5624:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    5628:	44 00 48 00 	l.jr r9
    562c:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

00005630 <__gedf2>:
    5630:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    5634:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    5638:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    563c:	9c 21 ff bc 	l.addi r1,r1,0xffffffbc
    5640:	9d c1 00 14 	l.addi r14,r1,0x14
    5644:	d4 01 18 30 	l.sw 0x30(r1),r3
    5648:	d4 01 20 34 	l.sw 0x34(r1),r4
    564c:	9c 61 00 30 	l.addi r3,r1,0x30
    5650:	d4 01 28 28 	l.sw 0x28(r1),r5
    5654:	d4 01 30 2c 	l.sw 0x2c(r1),r6
    5658:	07 ff fc f3 	l.jal 4a24 <__unpack_d>
    565c:	a8 8e 00 00 	l.ori r4,r14,0x0
    5660:	9c 61 00 28 	l.addi r3,r1,0x28
    5664:	07 ff fc f0 	l.jal 4a24 <__unpack_d>
    5668:	a8 81 00 00 	l.ori r4,r1,0x0
    566c:	84 61 00 14 	l.lwz r3,0x14(r1)
    5670:	bc a3 00 01 	l.sfleui r3,0x1
    5674:	10 00 00 08 	l.bf 5694 <__gedf2+0x64>
    5678:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
    567c:	84 61 00 00 	l.lwz r3,0x0(r1)
    5680:	bc a3 00 01 	l.sfleui r3,0x1
    5684:	10 00 00 04 	l.bf 5694 <__gedf2+0x64>
    5688:	a8 6e 00 00 	l.ori r3,r14,0x0
    568c:	07 ff ff 25 	l.jal 5320 <__fpcmp_parts_d>
    5690:	a8 81 00 00 	l.ori r4,r1,0x0
    5694:	9c 21 00 44 	l.addi r1,r1,0x44
    5698:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    569c:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    56a0:	44 00 48 00 	l.jr r9
    56a4:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

000056a8 <__ltdf2>:
    56a8:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    56ac:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    56b0:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    56b4:	9c 21 ff bc 	l.addi r1,r1,0xffffffbc
    56b8:	9d c1 00 14 	l.addi r14,r1,0x14
    56bc:	d4 01 18 30 	l.sw 0x30(r1),r3
    56c0:	d4 01 20 34 	l.sw 0x34(r1),r4
    56c4:	9c 61 00 30 	l.addi r3,r1,0x30
    56c8:	d4 01 28 28 	l.sw 0x28(r1),r5
    56cc:	d4 01 30 2c 	l.sw 0x2c(r1),r6
    56d0:	07 ff fc d5 	l.jal 4a24 <__unpack_d>
    56d4:	a8 8e 00 00 	l.ori r4,r14,0x0
    56d8:	9c 61 00 28 	l.addi r3,r1,0x28
    56dc:	07 ff fc d2 	l.jal 4a24 <__unpack_d>
    56e0:	a8 81 00 00 	l.ori r4,r1,0x0
    56e4:	9d 60 00 01 	l.addi r11,r0,0x1
    56e8:	84 61 00 14 	l.lwz r3,0x14(r1)
    56ec:	e4 a3 58 00 	l.sfleu r3,r11
    56f0:	10 00 00 07 	l.bf 570c <__ltdf2+0x64>
    56f4:	84 61 00 00 	l.lwz r3,0x0(r1)
    56f8:	e4 a3 58 00 	l.sfleu r3,r11
    56fc:	10 00 00 04 	l.bf 570c <__ltdf2+0x64>
    5700:	a8 6e 00 00 	l.ori r3,r14,0x0
    5704:	07 ff ff 07 	l.jal 5320 <__fpcmp_parts_d>
    5708:	a8 81 00 00 	l.ori r4,r1,0x0
    570c:	9c 21 00 44 	l.addi r1,r1,0x44
    5710:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    5714:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    5718:	44 00 48 00 	l.jr r9
    571c:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

00005720 <__ledf2>:
    5720:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    5724:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
    5728:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
    572c:	9c 21 ff bc 	l.addi r1,r1,0xffffffbc
    5730:	9d c1 00 14 	l.addi r14,r1,0x14
    5734:	d4 01 18 30 	l.sw 0x30(r1),r3
    5738:	d4 01 20 34 	l.sw 0x34(r1),r4
    573c:	9c 61 00 30 	l.addi r3,r1,0x30
    5740:	d4 01 28 28 	l.sw 0x28(r1),r5
    5744:	d4 01 30 2c 	l.sw 0x2c(r1),r6
    5748:	07 ff fc b7 	l.jal 4a24 <__unpack_d>
    574c:	a8 8e 00 00 	l.ori r4,r14,0x0
    5750:	9c 61 00 28 	l.addi r3,r1,0x28
    5754:	07 ff fc b4 	l.jal 4a24 <__unpack_d>
    5758:	a8 81 00 00 	l.ori r4,r1,0x0
    575c:	9d 60 00 01 	l.addi r11,r0,0x1
    5760:	84 61 00 14 	l.lwz r3,0x14(r1)
    5764:	e4 a3 58 00 	l.sfleu r3,r11
    5768:	10 00 00 07 	l.bf 5784 <__ledf2+0x64>
    576c:	84 61 00 00 	l.lwz r3,0x0(r1)
    5770:	e4 a3 58 00 	l.sfleu r3,r11
    5774:	10 00 00 04 	l.bf 5784 <__ledf2+0x64>
    5778:	a8 6e 00 00 	l.ori r3,r14,0x0
    577c:	07 ff fe e9 	l.jal 5320 <__fpcmp_parts_d>
    5780:	a8 81 00 00 	l.ori r4,r1,0x0
    5784:	9c 21 00 44 	l.addi r1,r1,0x44
    5788:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    578c:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
    5790:	44 00 48 00 	l.jr r9
    5794:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

00005798 <__unorddf2>:
    5798:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    579c:	9c 21 ff c4 	l.addi r1,r1,0xffffffc4
    57a0:	d4 01 18 30 	l.sw 0x30(r1),r3
    57a4:	d4 01 20 34 	l.sw 0x34(r1),r4
    57a8:	9c 61 00 30 	l.addi r3,r1,0x30
    57ac:	d4 01 28 28 	l.sw 0x28(r1),r5
    57b0:	d4 01 30 2c 	l.sw 0x2c(r1),r6
    57b4:	07 ff fc 9c 	l.jal 4a24 <__unpack_d>
    57b8:	9c 81 00 14 	l.addi r4,r1,0x14
    57bc:	9c 61 00 28 	l.addi r3,r1,0x28
    57c0:	07 ff fc 99 	l.jal 4a24 <__unpack_d>
    57c4:	a8 81 00 00 	l.ori r4,r1,0x0
    57c8:	9d 60 00 01 	l.addi r11,r0,0x1
    57cc:	84 61 00 14 	l.lwz r3,0x14(r1)
    57d0:	e4 a3 58 00 	l.sfleu r3,r11
    57d4:	10 00 00 05 	l.bf 57e8 <__unorddf2+0x50>
    57d8:	84 61 00 00 	l.lwz r3,0x0(r1)
    57dc:	e4 a3 58 00 	l.sfleu r3,r11
    57e0:	0c 00 00 06 	l.bnf 57f8 <__unorddf2+0x60>
    57e4:	15 00 00 00 	l.nop 0x0
    57e8:	9c 21 00 3c 	l.addi r1,r1,0x3c
    57ec:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    57f0:	44 00 48 00 	l.jr r9
    57f4:	15 00 00 00 	l.nop 0x0
    57f8:	9c 21 00 3c 	l.addi r1,r1,0x3c
    57fc:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    5800:	44 00 48 00 	l.jr r9
    5804:	9d 60 00 00 	l.addi r11,r0,0x0

00005808 <__floatsidf>:
    5808:	b8 83 00 5f 	l.srli r4,r3,0x1f
    580c:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
    5810:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    5814:	9c 40 00 03 	l.addi r2,r0,0x3
    5818:	9c 21 ff e4 	l.addi r1,r1,0xffffffe4
    581c:	bc 23 00 00 	l.sfnei r3,0x0
    5820:	d4 01 10 00 	l.sw 0x0(r1),r2
    5824:	10 00 00 0a 	l.bf 584c <__floatsidf+0x44>
    5828:	d4 01 20 04 	l.sw 0x4(r1),r4
    582c:	9c 40 00 02 	l.addi r2,r0,0x2
    5830:	d4 01 10 00 	l.sw 0x0(r1),r2
    5834:	07 ff fb c3 	l.jal 4740 <__pack_d>
    5838:	a8 61 00 00 	l.ori r3,r1,0x0
    583c:	9c 21 00 1c 	l.addi r1,r1,0x1c
    5840:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    5844:	44 00 48 00 	l.jr r9
    5848:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)
    584c:	a8 43 00 00 	l.ori r2,r3,0x0
    5850:	9c 60 00 3c 	l.addi r3,r0,0x3c
    5854:	bc 04 00 00 	l.sfeqi r4,0x0
    5858:	0c 00 00 15 	l.bnf 58ac <__floatsidf+0xa4>
    585c:	d4 01 18 08 	l.sw 0x8(r1),r3
    5860:	9c 80 00 00 	l.addi r4,r0,0x0
    5864:	a8 62 00 00 	l.ori r3,r2,0x0
    5868:	d4 01 20 0c 	l.sw 0xc(r1),r4
    586c:	04 00 01 7b 	l.jal 5e58 <__clzsi2>
    5870:	d4 01 10 10 	l.sw 0x10(r1),r2
    5874:	9c 8b 00 1d 	l.addi r4,r11,0x1d
    5878:	bd a4 00 00 	l.sflesi r4,0x0
    587c:	13 ff ff ee 	l.bf 5834 <__floatsidf+0x2c>
    5880:	9d 6b ff fd 	l.addi r11,r11,0xfffffffd
    5884:	bd 8b 00 00 	l.sfltsi r11,0x0
    5888:	10 00 00 0f 	l.bf 58c4 <__floatsidf+0xbc>
    588c:	e1 62 58 08 	l.sll r11,r2,r11
    5890:	9c 40 00 00 	l.addi r2,r0,0x0
    5894:	d4 01 58 0c 	l.sw 0xc(r1),r11
    5898:	d4 01 10 10 	l.sw 0x10(r1),r2
    589c:	9c 40 00 3c 	l.addi r2,r0,0x3c
    58a0:	e0 82 20 02 	l.sub r4,r2,r4
    58a4:	03 ff ff e4 	l.j 5834 <__floatsidf+0x2c>
    58a8:	d4 01 20 08 	l.sw 0x8(r1),r4
    58ac:	18 60 80 00 	l.movhi r3,0x8000
    58b0:	e4 02 18 00 	l.sfeq r2,r3
    58b4:	10 00 00 0c 	l.bf 58e4 <__floatsidf+0xdc>
    58b8:	19 60 c1 e0 	l.movhi r11,0xc1e0
    58bc:	03 ff ff e9 	l.j 5860 <__floatsidf+0x58>
    58c0:	e0 40 10 02 	l.sub r2,r0,r2
    58c4:	9c a0 00 1f 	l.addi r5,r0,0x1f
    58c8:	b8 62 00 41 	l.srli r3,r2,0x1
    58cc:	e0 a5 20 02 	l.sub r5,r5,r4
    58d0:	e0 42 20 08 	l.sll r2,r2,r4
    58d4:	e0 a3 28 48 	l.srl r5,r3,r5
    58d8:	d4 01 10 10 	l.sw 0x10(r1),r2
    58dc:	03 ff ff f0 	l.j 589c <__floatsidf+0x94>
    58e0:	d4 01 28 0c 	l.sw 0xc(r1),r5
    58e4:	03 ff ff d6 	l.j 583c <__floatsidf+0x34>
    58e8:	9d 80 00 00 	l.addi r12,r0,0x0

000058ec <__floatunsidf>:
    58ec:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
    58f0:	9c 80 00 00 	l.addi r4,r0,0x0
    58f4:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    58f8:	9c 21 ff e4 	l.addi r1,r1,0xffffffe4
    58fc:	a8 43 00 00 	l.ori r2,r3,0x0
    5900:	e4 23 20 00 	l.sfne r3,r4
    5904:	0c 00 00 23 	l.bnf 5990 <__floatunsidf+0xa4>
    5908:	d4 01 20 04 	l.sw 0x4(r1),r4
    590c:	9c 80 00 03 	l.addi r4,r0,0x3
    5910:	9c a0 00 00 	l.addi r5,r0,0x0
    5914:	d4 01 20 00 	l.sw 0x0(r1),r4
    5918:	9c 80 00 3c 	l.addi r4,r0,0x3c
    591c:	d4 01 18 10 	l.sw 0x10(r1),r3
    5920:	d4 01 20 08 	l.sw 0x8(r1),r4
    5924:	04 00 01 4d 	l.jal 5e58 <__clzsi2>
    5928:	d4 01 28 0c 	l.sw 0xc(r1),r5
    592c:	9c 6b 00 1d 	l.addi r3,r11,0x1d
    5930:	bd 63 00 00 	l.sfgesi r3,0x0
    5934:	0c 00 00 1a 	l.bnf 599c <__floatunsidf+0xb0>
    5938:	bc 03 00 00 	l.sfeqi r3,0x0
    593c:	10 00 00 0b 	l.bf 5968 <__floatunsidf+0x7c>
    5940:	9d 6b ff fd 	l.addi r11,r11,0xfffffffd
    5944:	bd 8b 00 00 	l.sfltsi r11,0x0
    5948:	10 00 00 2a 	l.bf 59f0 <__floatunsidf+0x104>
    594c:	e1 62 58 08 	l.sll r11,r2,r11
    5950:	9c 40 00 00 	l.addi r2,r0,0x0
    5954:	d4 01 58 0c 	l.sw 0xc(r1),r11
    5958:	d4 01 10 10 	l.sw 0x10(r1),r2
    595c:	9c 40 00 3c 	l.addi r2,r0,0x3c
    5960:	e0 62 18 02 	l.sub r3,r2,r3
    5964:	d4 01 18 08 	l.sw 0x8(r1),r3
    5968:	07 ff fb 76 	l.jal 4740 <__pack_d>
    596c:	a8 61 00 00 	l.ori r3,r1,0x0
    5970:	9c 21 00 1c 	l.addi r1,r1,0x1c
    5974:	a8 4b 00 00 	l.ori r2,r11,0x0
    5978:	a8 6c 00 00 	l.ori r3,r12,0x0
    597c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    5980:	e1 62 00 04 	l.or r11,r2,r0
    5984:	e1 83 00 04 	l.or r12,r3,r0
    5988:	44 00 48 00 	l.jr r9
    598c:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)
    5990:	9c 40 00 02 	l.addi r2,r0,0x2
    5994:	03 ff ff f5 	l.j 5968 <__floatunsidf+0x7c>
    5998:	d4 01 10 00 	l.sw 0x0(r1),r2
    599c:	e0 80 18 02 	l.sub r4,r0,r3
    59a0:	9c c4 ff e0 	l.addi r6,r4,0xffffffe0
    59a4:	bd 86 00 00 	l.sfltsi r6,0x0
    59a8:	10 00 00 1a 	l.bf 5a10 <__floatunsidf+0x124>
    59ac:	9c a0 00 00 	l.addi r5,r0,0x0
    59b0:	9c a5 ff ff 	l.addi r5,r5,0xffffffff
    59b4:	e0 82 20 48 	l.srl r4,r2,r4
    59b8:	e0 a5 10 03 	l.and r5,r5,r2
    59bc:	b8 c6 00 9f 	l.srai r6,r6,0x1f
    59c0:	e0 40 28 02 	l.sub r2,r0,r5
    59c4:	e0 a2 28 04 	l.or r5,r2,r5
    59c8:	e0 84 30 03 	l.and r4,r4,r6
    59cc:	b8 45 00 5f 	l.srli r2,r5,0x1f
    59d0:	9c a0 00 3c 	l.addi r5,r0,0x3c
    59d4:	e0 42 20 04 	l.or r2,r2,r4
    59d8:	e0 65 18 02 	l.sub r3,r5,r3
    59dc:	9c a0 00 00 	l.addi r5,r0,0x0
    59e0:	d4 01 18 08 	l.sw 0x8(r1),r3
    59e4:	d4 01 28 0c 	l.sw 0xc(r1),r5
    59e8:	03 ff ff e0 	l.j 5968 <__floatunsidf+0x7c>
    59ec:	d4 01 10 10 	l.sw 0x10(r1),r2
    59f0:	9c 80 00 1f 	l.addi r4,r0,0x1f
    59f4:	b8 a2 00 41 	l.srli r5,r2,0x1
    59f8:	e0 84 18 02 	l.sub r4,r4,r3
    59fc:	e0 42 18 08 	l.sll r2,r2,r3
    5a00:	e0 85 20 48 	l.srl r4,r5,r4
    5a04:	d4 01 10 10 	l.sw 0x10(r1),r2
    5a08:	03 ff ff d5 	l.j 595c <__floatunsidf+0x70>
    5a0c:	d4 01 20 0c 	l.sw 0xc(r1),r4
    5a10:	9c a0 00 01 	l.addi r5,r0,0x1
    5a14:	03 ff ff e7 	l.j 59b0 <__floatunsidf+0xc4>
    5a18:	e0 a5 20 08 	l.sll r5,r5,r4

00005a1c <__fixdfsi>:
    5a1c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    5a20:	9c 21 ff e0 	l.addi r1,r1,0xffffffe0
    5a24:	d4 01 18 14 	l.sw 0x14(r1),r3
    5a28:	d4 01 20 18 	l.sw 0x18(r1),r4
    5a2c:	9c 61 00 14 	l.addi r3,r1,0x14
    5a30:	07 ff fb fd 	l.jal 4a24 <__unpack_d>
    5a34:	a8 81 00 00 	l.ori r4,r1,0x0
    5a38:	84 61 00 00 	l.lwz r3,0x0(r1)
    5a3c:	bc 03 00 02 	l.sfeqi r3,0x2
    5a40:	10 00 00 18 	l.bf 5aa0 <__fixdfsi+0x84>
    5a44:	9d 60 00 00 	l.addi r11,r0,0x0
    5a48:	bc a3 00 01 	l.sfleui r3,0x1
    5a4c:	10 00 00 15 	l.bf 5aa0 <__fixdfsi+0x84>
    5a50:	bc 23 00 04 	l.sfnei r3,0x4
    5a54:	0c 00 00 20 	l.bnf 5ad4 <__fixdfsi+0xb8>
    5a58:	84 61 00 08 	l.lwz r3,0x8(r1)
    5a5c:	bd 83 00 00 	l.sfltsi r3,0x0
    5a60:	10 00 00 10 	l.bf 5aa0 <__fixdfsi+0x84>
    5a64:	bd a3 00 1e 	l.sflesi r3,0x1e
    5a68:	0c 00 00 12 	l.bnf 5ab0 <__fixdfsi+0x94>
    5a6c:	9d 60 00 3c 	l.addi r11,r0,0x3c
    5a70:	e0 6b 18 02 	l.sub r3,r11,r3
    5a74:	9c 83 ff e0 	l.addi r4,r3,0xffffffe0
    5a78:	bd 84 00 00 	l.sfltsi r4,0x0
    5a7c:	10 00 00 1e 	l.bf 5af4 <__fixdfsi+0xd8>
    5a80:	84 a1 00 0c 	l.lwz r5,0xc(r1)
    5a84:	85 61 00 0c 	l.lwz r11,0xc(r1)
    5a88:	e1 6b 20 48 	l.srl r11,r11,r4
    5a8c:	84 61 00 04 	l.lwz r3,0x4(r1)
    5a90:	bc 03 00 00 	l.sfeqi r3,0x0
    5a94:	10 00 00 03 	l.bf 5aa0 <__fixdfsi+0x84>
    5a98:	15 00 00 00 	l.nop 0x0
    5a9c:	e1 60 58 02 	l.sub r11,r0,r11
    5aa0:	9c 21 00 20 	l.addi r1,r1,0x20
    5aa4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    5aa8:	44 00 48 00 	l.jr r9
    5aac:	15 00 00 00 	l.nop 0x0
    5ab0:	84 61 00 04 	l.lwz r3,0x4(r1)
    5ab4:	bc 03 00 00 	l.sfeqi r3,0x0
    5ab8:	0c 00 00 0b 	l.bnf 5ae4 <__fixdfsi+0xc8>
    5abc:	15 00 00 00 	l.nop 0x0
    5ac0:	9c 21 00 20 	l.addi r1,r1,0x20
    5ac4:	19 60 7f ff 	l.movhi r11,0x7fff
    5ac8:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    5acc:	44 00 48 00 	l.jr r9
    5ad0:	a9 6b ff ff 	l.ori r11,r11,0xffff
    5ad4:	84 61 00 04 	l.lwz r3,0x4(r1)
    5ad8:	e4 03 58 00 	l.sfeq r3,r11
    5adc:	13 ff ff f9 	l.bf 5ac0 <__fixdfsi+0xa4>
    5ae0:	15 00 00 00 	l.nop 0x0
    5ae4:	9c 21 00 20 	l.addi r1,r1,0x20
    5ae8:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    5aec:	44 00 48 00 	l.jr r9
    5af0:	19 60 80 00 	l.movhi r11,0x8000
    5af4:	9c 80 00 1f 	l.addi r4,r0,0x1f
    5af8:	b8 a5 00 01 	l.slli r5,r5,0x1
    5afc:	e0 84 18 02 	l.sub r4,r4,r3
    5b00:	85 61 00 10 	l.lwz r11,0x10(r1)
    5b04:	e0 85 20 08 	l.sll r4,r5,r4
    5b08:	e1 6b 18 48 	l.srl r11,r11,r3
    5b0c:	03 ff ff e0 	l.j 5a8c <__fixdfsi+0x70>
    5b10:	e1 64 58 04 	l.or r11,r4,r11

00005b14 <__negdf2>:
    5b14:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    5b18:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
    5b1c:	9c 21 ff dc 	l.addi r1,r1,0xffffffdc
    5b20:	d4 01 18 14 	l.sw 0x14(r1),r3
    5b24:	d4 01 20 18 	l.sw 0x18(r1),r4
    5b28:	9c 61 00 14 	l.addi r3,r1,0x14
    5b2c:	07 ff fb be 	l.jal 4a24 <__unpack_d>
    5b30:	a8 81 00 00 	l.ori r4,r1,0x0
    5b34:	84 81 00 04 	l.lwz r4,0x4(r1)
    5b38:	a8 61 00 00 	l.ori r3,r1,0x0
    5b3c:	e0 40 20 02 	l.sub r2,r0,r4
    5b40:	e0 42 20 04 	l.or r2,r2,r4
    5b44:	ac 42 ff ff 	l.xori r2,r2,0xffffffff
    5b48:	b8 42 00 5f 	l.srli r2,r2,0x1f
    5b4c:	07 ff fa fd 	l.jal 4740 <__pack_d>
    5b50:	d4 01 10 04 	l.sw 0x4(r1),r2
    5b54:	9c 21 00 24 	l.addi r1,r1,0x24
    5b58:	a8 4b 00 00 	l.ori r2,r11,0x0
    5b5c:	a8 6c 00 00 	l.ori r3,r12,0x0
    5b60:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    5b64:	e1 62 00 04 	l.or r11,r2,r0
    5b68:	e1 83 00 04 	l.or r12,r3,r0
    5b6c:	44 00 48 00 	l.jr r9
    5b70:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

00005b74 <__make_dp>:
    5b74:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    5b78:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
    5b7c:	9c 21 ff e4 	l.addi r1,r1,0xffffffe4
    5b80:	d4 01 18 00 	l.sw 0x0(r1),r3
    5b84:	d4 01 20 04 	l.sw 0x4(r1),r4
    5b88:	d4 01 28 08 	l.sw 0x8(r1),r5
    5b8c:	d4 01 38 0c 	l.sw 0xc(r1),r7
    5b90:	d4 01 40 10 	l.sw 0x10(r1),r8
    5b94:	07 ff fa eb 	l.jal 4740 <__pack_d>
    5b98:	a8 61 00 00 	l.ori r3,r1,0x0
    5b9c:	9c 21 00 1c 	l.addi r1,r1,0x1c
    5ba0:	a8 4b 00 00 	l.ori r2,r11,0x0
    5ba4:	a8 6c 00 00 	l.ori r3,r12,0x0
    5ba8:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    5bac:	e1 62 00 04 	l.or r11,r2,r0
    5bb0:	e1 83 00 04 	l.or r12,r3,r0
    5bb4:	44 00 48 00 	l.jr r9
    5bb8:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

00005bbc <__truncdfsf2>:
    5bbc:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
    5bc0:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
    5bc4:	9c 21 ff dc 	l.addi r1,r1,0xffffffdc
    5bc8:	18 40 3f ff 	l.movhi r2,0x3fff
    5bcc:	d4 01 18 14 	l.sw 0x14(r1),r3
    5bd0:	d4 01 20 18 	l.sw 0x18(r1),r4
    5bd4:	9c 61 00 14 	l.addi r3,r1,0x14
    5bd8:	a8 81 00 00 	l.ori r4,r1,0x0
    5bdc:	07 ff fb 92 	l.jal 4a24 <__unpack_d>
    5be0:	a8 42 ff ff 	l.ori r2,r2,0xffff
    5be4:	84 61 00 10 	l.lwz r3,0x10(r1)
    5be8:	84 c1 00 0c 	l.lwz r6,0xc(r1)
    5bec:	b8 83 00 5e 	l.srli r4,r3,0x1e
    5bf0:	b8 c6 00 02 	l.slli r6,r6,0x2
    5bf4:	e0 63 10 03 	l.and r3,r3,r2
    5bf8:	bc 03 00 00 	l.sfeqi r3,0x0
    5bfc:	10 00 00 03 	l.bf 5c08 <__truncdfsf2+0x4c>
    5c00:	e0 c6 20 04 	l.or r6,r6,r4
    5c04:	a8 c6 00 01 	l.ori r6,r6,0x1
    5c08:	84 61 00 00 	l.lwz r3,0x0(r1)
    5c0c:	84 81 00 04 	l.lwz r4,0x4(r1)
    5c10:	07 ff f9 8b 	l.jal 423c <__make_fp>
    5c14:	84 a1 00 08 	l.lwz r5,0x8(r1)
    5c18:	9c 21 00 24 	l.addi r1,r1,0x24
    5c1c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
    5c20:	44 00 48 00 	l.jr r9
    5c24:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

00005c28 <__udivsi3>:
    5c28:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
    5c2c:	d4 01 48 00 	l.sw 0x0(r1),r9
    5c30:	9d 60 00 00 	l.addi r11,r0,0x0
    5c34:	9d 04 00 00 	l.addi r8,r4,0x0
    5c38:	9c a3 00 00 	l.addi r5,r3,0x0
    5c3c:	e4 28 58 00 	l.sfne r8,r11
    5c40:	0c 00 00 36 	l.bnf 5d18 <__udivsi3+0xf0>
    5c44:	9c e0 00 00 	l.addi r7,r0,0x0
    5c48:	e4 48 28 00 	l.sfgtu r8,r5
    5c4c:	10 00 00 32 	l.bf 5d14 <__udivsi3+0xec>
    5c50:	e4 08 28 00 	l.sfeq r8,r5
    5c54:	10 00 00 2e 	l.bf 5d0c <__udivsi3+0xe4>
    5c58:	e4 8b 40 00 	l.sfltu r11,r8
    5c5c:	0c 00 00 0d 	l.bnf 5c90 <__udivsi3+0x68>
    5c60:	9d a0 00 20 	l.addi r13,r0,0x20
    5c64:	19 20 80 00 	l.movhi r9,0x8000
    5c68:	9c c0 ff ff 	l.addi r6,r0,0xffffffff
    5c6c:	e0 65 48 03 	l.and r3,r5,r9
    5c70:	b8 87 00 01 	l.slli r4,r7,0x1
    5c74:	9d e5 00 00 	l.addi r15,r5,0x0
    5c78:	b8 63 00 5f 	l.srli r3,r3,0x1f
    5c7c:	e1 ad 30 00 	l.add r13,r13,r6
    5c80:	e0 e4 18 04 	l.or r7,r4,r3
    5c84:	e4 87 40 00 	l.sfltu r7,r8
    5c88:	13 ff ff f9 	l.bf 5c6c <__udivsi3+0x44>
    5c8c:	b8 a5 00 01 	l.slli r5,r5,0x1
    5c90:	b8 e7 00 41 	l.srli r7,r7,0x1
    5c94:	9d ad 00 01 	l.addi r13,r13,0x1
    5c98:	9d 20 00 00 	l.addi r9,r0,0x0
    5c9c:	e4 89 68 00 	l.sfltu r9,r13
    5ca0:	0c 00 00 1e 	l.bnf 5d18 <__udivsi3+0xf0>
    5ca4:	9c af 00 00 	l.addi r5,r15,0x0
    5ca8:	19 e0 80 00 	l.movhi r15,0x8000
    5cac:	9e 20 00 00 	l.addi r17,r0,0x0
    5cb0:	e0 65 78 03 	l.and r3,r5,r15
    5cb4:	b8 87 00 01 	l.slli r4,r7,0x1
    5cb8:	b8 63 00 5f 	l.srli r3,r3,0x1f
    5cbc:	e0 e4 18 04 	l.or r7,r4,r3
    5cc0:	e0 c7 40 02 	l.sub r6,r7,r8
    5cc4:	e0 66 78 03 	l.and r3,r6,r15
    5cc8:	b8 63 00 5f 	l.srli r3,r3,0x1f
    5ccc:	9c 80 00 00 	l.addi r4,r0,0x0
    5cd0:	e4 23 20 00 	l.sfne r3,r4
    5cd4:	10 00 00 03 	l.bf 5ce0 <__udivsi3+0xb8>
    5cd8:	b8 6b 00 01 	l.slli r3,r11,0x1
    5cdc:	9c 80 00 01 	l.addi r4,r0,0x1
    5ce0:	b8 a5 00 01 	l.slli r5,r5,0x1
    5ce4:	e4 24 88 00 	l.sfne r4,r17
    5ce8:	0c 00 00 03 	l.bnf 5cf4 <__udivsi3+0xcc>
    5cec:	e1 63 20 04 	l.or r11,r3,r4
    5cf0:	9c e6 00 00 	l.addi r7,r6,0x0
    5cf4:	9d 29 00 01 	l.addi r9,r9,0x1
    5cf8:	e4 89 68 00 	l.sfltu r9,r13
    5cfc:	13 ff ff ed 	l.bf 5cb0 <__udivsi3+0x88>
    5d00:	15 00 00 00 	l.nop 0x0
    5d04:	00 00 00 05 	l.j 5d18 <__udivsi3+0xf0>
    5d08:	15 00 00 00 	l.nop 0x0
    5d0c:	00 00 00 03 	l.j 5d18 <__udivsi3+0xf0>
    5d10:	9d 60 00 01 	l.addi r11,r0,0x1
    5d14:	9c e5 00 00 	l.addi r7,r5,0x0
    5d18:	85 21 00 00 	l.lwz r9,0x0(r1)
    5d1c:	44 00 48 00 	l.jr r9
    5d20:	9c 21 00 04 	l.addi r1,r1,0x4

00005d24 <__umodsi3>:
    5d24:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
    5d28:	d4 01 48 00 	l.sw 0x0(r1),r9
    5d2c:	07 ff ff bf 	l.jal 5c28 <__udivsi3>
    5d30:	15 00 00 00 	l.nop 0x0
    5d34:	9d 67 00 00 	l.addi r11,r7,0x0
    5d38:	85 21 00 00 	l.lwz r9,0x0(r1)
    5d3c:	44 00 48 00 	l.jr r9
    5d40:	9c 21 00 04 	l.addi r1,r1,0x4

00005d44 <__muldi3>:
    5d44:	a4 e4 ff ff 	l.andi r7,r4,0xffff
    5d48:	b9 04 00 50 	l.srli r8,r4,0x10
    5d4c:	a5 66 ff ff 	l.andi r11,r6,0xffff
    5d50:	b9 86 00 50 	l.srli r12,r6,0x10
    5d54:	e1 ab 3b 06 	l.mul r13,r11,r7
    5d58:	e1 6b 43 06 	l.mul r11,r11,r8
    5d5c:	e0 ec 3b 06 	l.mul r7,r12,r7
    5d60:	b9 ed 00 50 	l.srli r15,r13,0x10
    5d64:	e0 eb 38 00 	l.add r7,r11,r7
    5d68:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
    5d6c:	e0 e7 78 00 	l.add r7,r7,r15
    5d70:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
    5d74:	e4 ab 38 00 	l.sfleu r11,r7
    5d78:	10 00 00 04 	l.bf 5d88 <__muldi3+0x44>
    5d7c:	e1 0c 43 06 	l.mul r8,r12,r8
    5d80:	18 40 00 01 	l.movhi r2,0x1
    5d84:	e1 08 10 00 	l.add r8,r8,r2
    5d88:	e0 c6 1b 06 	l.mul r6,r6,r3
    5d8c:	e0 84 2b 06 	l.mul r4,r4,r5
    5d90:	b8 67 00 50 	l.srli r3,r7,0x10
    5d94:	b8 e7 00 10 	l.slli r7,r7,0x10
    5d98:	a5 ad ff ff 	l.andi r13,r13,0xffff
    5d9c:	e1 08 18 00 	l.add r8,r8,r3
    5da0:	e1 64 30 00 	l.add r11,r4,r6
    5da4:	9c 21 00 04 	l.addi r1,r1,0x4
    5da8:	e1 87 68 00 	l.add r12,r7,r13
    5dac:	e1 6b 40 00 	l.add r11,r11,r8
    5db0:	44 00 48 00 	l.jr r9
    5db4:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

00005db8 <__lshrdi3>:
    5db8:	bc 05 00 00 	l.sfeqi r5,0x0
    5dbc:	10 00 00 0b 	l.bf 5de8 <__lshrdi3+0x30>
    5dc0:	9c c0 00 20 	l.addi r6,r0,0x20
    5dc4:	e0 c6 28 02 	l.sub r6,r6,r5
    5dc8:	bd 46 00 00 	l.sfgtsi r6,0x0
    5dcc:	0c 00 00 0a 	l.bnf 5df4 <__lshrdi3+0x3c>
    5dd0:	15 00 00 00 	l.nop 0x0
    5dd4:	e0 c3 30 08 	l.sll r6,r3,r6
    5dd8:	e0 84 28 48 	l.srl r4,r4,r5
    5ddc:	e0 a3 28 48 	l.srl r5,r3,r5
    5de0:	e0 86 20 04 	l.or r4,r6,r4
    5de4:	a8 65 00 00 	l.ori r3,r5,0x0
    5de8:	a9 63 00 00 	l.ori r11,r3,0x0
    5dec:	44 00 48 00 	l.jr r9
    5df0:	a9 84 00 00 	l.ori r12,r4,0x0
    5df4:	e0 80 30 02 	l.sub r4,r0,r6
    5df8:	9c a0 00 00 	l.addi r5,r0,0x0
    5dfc:	e0 83 20 48 	l.srl r4,r3,r4
    5e00:	03 ff ff fa 	l.j 5de8 <__lshrdi3+0x30>
    5e04:	a8 65 00 00 	l.ori r3,r5,0x0

00005e08 <__ashldi3>:
    5e08:	bc 05 00 00 	l.sfeqi r5,0x0
    5e0c:	10 00 00 0b 	l.bf 5e38 <__ashldi3+0x30>
    5e10:	9c c0 00 20 	l.addi r6,r0,0x20
    5e14:	e0 c6 28 02 	l.sub r6,r6,r5
    5e18:	bd 46 00 00 	l.sfgtsi r6,0x0
    5e1c:	0c 00 00 0a 	l.bnf 5e44 <__ashldi3+0x3c>
    5e20:	15 00 00 00 	l.nop 0x0
    5e24:	e0 c4 30 48 	l.srl r6,r4,r6
    5e28:	e0 63 28 08 	l.sll r3,r3,r5
    5e2c:	e0 a4 28 08 	l.sll r5,r4,r5
    5e30:	e0 66 18 04 	l.or r3,r6,r3
    5e34:	a8 85 00 00 	l.ori r4,r5,0x0
    5e38:	a9 63 00 00 	l.ori r11,r3,0x0
    5e3c:	44 00 48 00 	l.jr r9
    5e40:	a9 84 00 00 	l.ori r12,r4,0x0
    5e44:	e0 60 30 02 	l.sub r3,r0,r6
    5e48:	9c a0 00 00 	l.addi r5,r0,0x0
    5e4c:	e0 64 18 08 	l.sll r3,r4,r3
    5e50:	03 ff ff fa 	l.j 5e38 <__ashldi3+0x30>
    5e54:	a8 85 00 00 	l.ori r4,r5,0x0

00005e58 <__clzsi2>:
    5e58:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
    5e5c:	a8 40 ff ff 	l.ori r2,r0,0xffff
    5e60:	e4 43 10 00 	l.sfgtu r3,r2
    5e64:	10 00 00 10 	l.bf 5ea4 <__clzsi2+0x4c>
    5e68:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
    5e6c:	bc 43 00 ff 	l.sfgtui r3,0xff
    5e70:	0c 00 00 18 	l.bnf 5ed0 <__clzsi2+0x78>
    5e74:	9c 80 00 20 	l.addi r4,r0,0x20
    5e78:	9c 80 00 18 	l.addi r4,r0,0x18
    5e7c:	9c a0 00 08 	l.addi r5,r0,0x8
    5e80:	18 40 00 00 	l.movhi r2,0x0
    5e84:	e0 63 28 48 	l.srl r3,r3,r5
    5e88:	a8 42 60 80 	l.ori r2,r2,0x6080
    5e8c:	9c 21 00 04 	l.addi r1,r1,0x4
    5e90:	e0 63 10 00 	l.add r3,r3,r2
    5e94:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
    5e98:	8d 63 00 00 	l.lbz r11,0x0(r3)
    5e9c:	44 00 48 00 	l.jr r9
    5ea0:	e1 64 58 02 	l.sub r11,r4,r11
    5ea4:	18 40 00 ff 	l.movhi r2,0xff
    5ea8:	a8 42 ff ff 	l.ori r2,r2,0xffff
    5eac:	e4 43 10 00 	l.sfgtu r3,r2
    5eb0:	10 00 00 05 	l.bf 5ec4 <__clzsi2+0x6c>
    5eb4:	15 00 00 00 	l.nop 0x0
    5eb8:	9c 80 00 10 	l.addi r4,r0,0x10
    5ebc:	03 ff ff f1 	l.j 5e80 <__clzsi2+0x28>
    5ec0:	a8 a4 00 00 	l.ori r5,r4,0x0
    5ec4:	9c 80 00 08 	l.addi r4,r0,0x8
    5ec8:	03 ff ff ee 	l.j 5e80 <__clzsi2+0x28>
    5ecc:	9c a0 00 18 	l.addi r5,r0,0x18
    5ed0:	03 ff ff ec 	l.j 5e80 <__clzsi2+0x28>
    5ed4:	9c a0 00 00 	l.addi r5,r0,0x0

00005ed8 <__CTOR_LIST__>:
	...

00005ee0 <__CTOR_END__>:
	...
