// Seed: 3273659294
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = 1'd0;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  id_3(
      1, 1
  );
  assign id_3 = id_1[1'b0==1 : 1];
  tri id_4;
  id_5(
      .id_0(), .id_1(id_1[1]), .id_2(id_2), .id_3(1'b0), .id_4(('b0)), .id_5(id_6)
  );
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire id_7;
  assign id_4 = 1;
  wire id_8;
endmodule
