Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Wed Feb 24 21:31:00 2021
| Host         : hw-dev running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file tri_mode_ethernet_mac_0_example_design_timing_summary_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_timing_summary_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_timing_summary_routed.rpx -warn_on_violation
| Design       : tri_mode_ethernet_mac_0_example_design
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ip_layer_inst/rx/state_counter_logic/value_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ip_layer_inst/tx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ip_layer_inst/tx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nn/done_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tlast_int_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 7 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 4 ports with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.579        0.000                      0                10704        0.009        0.000                      0                10607        1.100        0.000                       0                  4216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_in_p    {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 4.000}        8.000           125.000         
  clkout1   {0.000 5.000}        10.000          100.000         
mii_rx_clk  {0.000 20.000}       40.000          25.000          
mii_tx_clk  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_p            3.642        0.000                      0                   10        0.122        0.000                      0                   10        1.100        0.000                       0                    14  
  clkfbout                                                                                                                                                      3.751        0.000                       0                     2  
  clkout0           0.579        0.000                      0                 3714        0.040        0.000                      0                 3714        2.750        0.000                       0                  1460  
  clkout1           3.280        0.000                      0                 3339        0.009        0.000                      0                 3339        3.750        0.000                       0                  1087  
mii_rx_clk         10.236        0.000                      0                 1866        0.086        0.000                      0                 1866       18.750        0.000                       0                   837  
mii_tx_clk         33.467        0.000                      0                 1672        0.090        0.000                      0                 1672       19.020        0.000                       0                   816  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1           clkout0                 2.148        0.000                      0                   74                                                                        
mii_rx_clk        clkout0                 2.227        0.000                      0                   41                                                                        
mii_tx_clk        clkout0                 1.845        0.000                      0                   36                                                                        
input port clock  clkout1                 1.472        0.000                      0                    1                                                                        
clkout0           clkout1                 3.617        0.000                      0                   33                                                                        
clkout0           mii_rx_clk              1.287        0.000                      0                    7                                                                        
clkout1           mii_rx_clk              4.222        0.000                      0                    6                                                                        
clkout0           mii_tx_clk              2.091        0.000                      0                    3                                                                        
mii_rx_clk        mii_tx_clk              5.139        0.000                      0                   18                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout0            clkout0                  3.756        0.000                      0                    5        1.413        0.000                      0                    5  
**async_default**  mii_rx_clk         mii_rx_clk              38.479        0.000                      0                    1        0.423        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_p
  To Clock:  clk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        3.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.716ns (53.202%)  route 0.630ns (46.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 9.665 - 5.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.898     4.946    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419     5.365 f  example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.630     5.995    example_clocks/dcm_locked_sync
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.297     6.292 r  example_clocks/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     6.292    example_clocks/dcm_locked_edge_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  example_clocks/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.769     9.665    example_clocks/clkin1_bufg
    SLICE_X0Y47          FDRE                                         r  example_clocks/dcm_locked_edge_reg/C
                         clock pessimism              0.281     9.946    
                         clock uncertainty           -0.043     9.902    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)        0.031     9.933    example_clocks/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.456ns (37.009%)  route 0.776ns (62.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 9.665 - 5.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.898     4.946    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.456     5.402 r  example_clocks/lock_sync/data_sync_reg3/Q
                         net (fo=1, routed)           0.776     6.178    example_clocks/lock_sync/data_sync3
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.769     9.665    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
                         clock pessimism              0.281     9.946    
                         clock uncertainty           -0.043     9.902    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.043     9.859    example_clocks/lock_sync/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          9.859    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.419ns (41.986%)  route 0.579ns (58.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 9.500 - 5.000 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.724     4.772    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDPE (Prop_fdpe_C_Q)         0.419     5.191 r  example_clocks/mmcm_reset_gen/reset_sync2/Q
                         net (fo=1, routed)           0.579     5.770    example_clocks/mmcm_reset_gen/reset_sync_reg2
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.603     9.500    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync3/C
                         clock pessimism              0.272     9.772    
                         clock uncertainty           -0.043     9.728    
    SLICE_X1Y52          FDPE (Setup_fdpe_C_D)       -0.265     9.463    example_clocks/mmcm_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.419ns (43.467%)  route 0.545ns (56.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 9.665 - 5.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.898     4.946    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419     5.365 r  example_clocks/lock_sync/data_sync_reg2/Q
                         net (fo=1, routed)           0.545     5.910    example_clocks/lock_sync/data_sync2
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.769     9.665    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg3/C
                         clock pessimism              0.281     9.946    
                         clock uncertainty           -0.043     9.902    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.265     9.637    example_clocks/lock_sync/data_sync_reg3
  -------------------------------------------------------------------
                         required time                          9.637    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 9.500 - 5.000 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.724     4.772    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDPE (Prop_fdpe_C_Q)         0.419     5.191 r  example_clocks/mmcm_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.382     5.573    example_clocks/mmcm_reset_gen/reset_sync_reg1
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.603     9.500    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync2/C
                         clock pessimism              0.272     9.772    
                         clock uncertainty           -0.043     9.728    
    SLICE_X1Y52          FDPE (Setup_fdpe_C_D)       -0.237     9.491    example_clocks/mmcm_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                          9.491    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 9.665 - 5.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.898     4.946    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419     5.365 r  example_clocks/lock_sync/data_sync_reg1/Q
                         net (fo=1, routed)           0.382     5.747    example_clocks/lock_sync/data_sync1
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.769     9.665    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg2/C
                         clock pessimism              0.281     9.946    
                         clock uncertainty           -0.043     9.902    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.237     9.665    example_clocks/lock_sync/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 9.500 - 5.000 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.724     4.772    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDPE (Prop_fdpe_C_Q)         0.456     5.228 r  example_clocks/mmcm_reset_gen/reset_sync3/Q
                         net (fo=1, routed)           0.519     5.747    example_clocks/mmcm_reset_gen/reset_sync_reg3
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.603     9.500    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync4/C
                         clock pessimism              0.272     9.772    
                         clock uncertainty           -0.043     9.728    
    SLICE_X1Y52          FDPE (Setup_fdpe_C_D)       -0.043     9.685    example_clocks/mmcm_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                          9.685    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.419ns (68.471%)  route 0.193ns (31.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 9.665 - 5.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.898     4.946    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.419     5.365 r  example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.193     5.558    example_clocks/dcm_locked_sync
    SLICE_X1Y47          FDRE                                         r  example_clocks/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.769     9.665    example_clocks/clkin1_bufg
    SLICE_X1Y47          FDRE                                         r  example_clocks/dcm_locked_reg_reg/C
                         clock pessimism              0.259     9.924    
                         clock uncertainty           -0.043     9.880    
    SLICE_X1Y47          FDRE (Setup_fdre_C_D)       -0.240     9.640    example_clocks/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                          9.640    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 9.665 - 5.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.898     4.946    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.456     5.402 r  example_clocks/lock_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.199     5.601    example_clocks/lock_sync/data_sync0
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.769     9.665    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg1/C
                         clock pessimism              0.281     9.946    
                         clock uncertainty           -0.043     9.902    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.047     9.855    example_clocks/lock_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -5.601    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 9.500 - 5.000 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.016     2.950    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.097     3.047 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.724     4.772    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDPE (Prop_fdpe_C_Q)         0.456     5.228 r  example_clocks/mmcm_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.190     5.418    example_clocks/mmcm_reset_gen/reset_sync_reg0
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    T14                                               0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     5.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.911     7.804    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.092     7.896 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.603     9.500    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync1/C
                         clock pessimism              0.272     9.772    
                         clock uncertainty           -0.043     9.728    
    SLICE_X1Y52          FDPE (Setup_fdpe_C_D)       -0.047     9.681    example_clocks/mmcm_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                  4.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.603     1.638    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDPE (Prop_fdpe_C_Q)         0.141     1.779 r  example_clocks/mmcm_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.835    example_clocks/mmcm_reset_gen/reset_sync_reg0
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.876     2.000    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync1/C
                         clock pessimism             -0.362     1.638    
    SLICE_X1Y52          FDPE (Hold_fdpe_C_D)         0.075     1.713    example_clocks/mmcm_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 example_clocks/lock_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.669     1.705    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141     1.846 r  example_clocks/lock_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.065     1.911    example_clocks/lock_sync/data_sync0
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.946     2.070    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg1/C
                         clock pessimism             -0.365     1.705    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.075     1.780    example_clocks/lock_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.669     1.705    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.128     1.833 r  example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.059     1.892    example_clocks/dcm_locked_sync
    SLICE_X1Y47          FDRE                                         r  example_clocks/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.946     2.070    example_clocks/clkin1_bufg
    SLICE_X1Y47          FDRE                                         r  example_clocks/dcm_locked_reg_reg/C
                         clock pessimism             -0.352     1.718    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.017     1.735    example_clocks/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 example_clocks/lock_sync/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.669     1.705    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.128     1.833 r  example_clocks/lock_sync/data_sync_reg1/Q
                         net (fo=1, routed)           0.119     1.952    example_clocks/lock_sync/data_sync1
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.946     2.070    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg2/C
                         clock pessimism             -0.365     1.705    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.017     1.722    example_clocks/lock_sync/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.603     1.638    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDPE (Prop_fdpe_C_Q)         0.128     1.766 r  example_clocks/mmcm_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.119     1.886    example_clocks/mmcm_reset_gen/reset_sync_reg1
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.876     2.000    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync2/C
                         clock pessimism             -0.362     1.638    
    SLICE_X1Y52          FDPE (Hold_fdpe_C_D)         0.017     1.655    example_clocks/mmcm_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.603     1.638    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDPE (Prop_fdpe_C_Q)         0.141     1.779 r  example_clocks/mmcm_reset_gen/reset_sync3/Q
                         net (fo=1, routed)           0.170     1.949    example_clocks/mmcm_reset_gen/reset_sync_reg3
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.876     2.000    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync4/C
                         clock pessimism             -0.362     1.638    
    SLICE_X1Y52          FDPE (Hold_fdpe_C_D)         0.076     1.714    example_clocks/mmcm_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 example_clocks/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.168%)  route 0.226ns (54.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.669     1.705    example_clocks/clkin1_bufg
    SLICE_X1Y47          FDRE                                         r  example_clocks/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.846 r  example_clocks/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.226     2.072    example_clocks/dcm_locked_reg
    SLICE_X0Y47          LUT2 (Prop_lut2_I0_O)        0.045     2.117 r  example_clocks/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     2.117    example_clocks/dcm_locked_edge_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  example_clocks/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.946     2.070    example_clocks/clkin1_bufg
    SLICE_X0Y47          FDRE                                         r  example_clocks/dcm_locked_edge_reg/C
                         clock pessimism             -0.352     1.718    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.092     1.810    example_clocks/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 example_clocks/lock_sync/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.770%)  route 0.186ns (59.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.669     1.705    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.128     1.833 r  example_clocks/lock_sync/data_sync_reg2/Q
                         net (fo=1, routed)           0.186     2.019    example_clocks/lock_sync/data_sync2
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.946     2.070    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg3/C
                         clock pessimism             -0.365     1.705    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)        -0.006     1.699    example_clocks/lock_sync/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 example_clocks/mmcm_reset_gen/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/mmcm_reset_gen/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.512%)  route 0.196ns (60.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.603     1.638    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDPE (Prop_fdpe_C_Q)         0.128     1.766 r  example_clocks/mmcm_reset_gen/reset_sync2/Q
                         net (fo=1, routed)           0.196     1.962    example_clocks/mmcm_reset_gen/reset_sync_reg2
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.876     2.000    example_clocks/mmcm_reset_gen/clk
    SLICE_X1Y52          FDPE                                         r  example_clocks/mmcm_reset_gen/reset_sync3/C
                         clock pessimism             -0.362     1.638    
    SLICE_X1Y52          FDPE (Hold_fdpe_C_D)        -0.006     1.632    example_clocks/mmcm_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 example_clocks/lock_sync/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.479%)  route 0.372ns (72.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.640     1.009    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.036 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.669     1.705    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141     1.846 r  example_clocks/lock_sync/data_sync_reg3/Q
                         net (fo=1, routed)           0.372     2.218    example_clocks/lock_sync/data_sync3
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.695     1.094    example_clocks/clkin1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.124 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.946     2.070    example_clocks/lock_sync/clk
    SLICE_X0Y47          FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
                         clock pessimism             -0.365     1.705    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.076     1.781    example_clocks/lock_sync/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.437    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    example_clocks/bufg_clkin1/I0
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y47      example_clocks/dcm_locked_edge_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X1Y47      example_clocks/dcm_locked_reg_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y47      example_clocks/lock_sync/data_sync_reg0/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y47      example_clocks/lock_sync/data_sync_reg1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y47      example_clocks/lock_sync/data_sync_reg2/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y47      example_clocks/lock_sync/data_sync_reg3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y47      example_clocks/lock_sync/data_sync_reg4/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X1Y52      example_clocks/mmcm_reset_gen/reset_sync0/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y52      example_clocks/mmcm_reset_gen/reset_sync0/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y52      example_clocks/mmcm_reset_gen/reset_sync1/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y52      example_clocks/mmcm_reset_gen/reset_sync2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y52      example_clocks/mmcm_reset_gen/reset_sync3/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y52      example_clocks/mmcm_reset_gen/reset_sync4/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y47      example_clocks/dcm_locked_edge_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y47      example_clocks/dcm_locked_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y47      example_clocks/lock_sync/data_sync_reg0/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y47      example_clocks/dcm_locked_edge_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X1Y47      example_clocks/dcm_locked_reg_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y47      example_clocks/lock_sync/data_sync_reg0/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y47      example_clocks/lock_sync/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y47      example_clocks/lock_sync/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y47      example_clocks/lock_sync/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y47      example_clocks/lock_sync/data_sync_reg4/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y52      example_clocks/mmcm_reset_gen/reset_sync0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 3.555ns (50.243%)  route 3.521ns (49.757%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 13.377 - 8.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.634     5.698    nn/CLK_OUT1
    SLICE_X45Y52         FDRE                                         r  nn/ip_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456     6.154 r  nn/ip_latch_reg[29]/Q
                         net (fo=5, routed)           0.833     6.987    ip_layer_inst/tx/Q[28]
    SLICE_X42Y52         LUT4 (Prop_lut4_I0_O)        0.153     7.140 r  ip_layer_inst/tx/sum__2_carry__2_i_1/O
                         net (fo=2, routed)           0.708     7.848    ip_layer_inst/tx/sum__2_carry__2_i_1_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.331     8.179 r  ip_layer_inst/tx/sum__2_carry__2_i_5/O
                         net (fo=1, routed)           0.000     8.179    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_8_0[3]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.555 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.555    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.712 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/CO[1]
                         net (fo=2, routed)           0.782     9.494    nn/wr_data_pipe_reg[0][3]_i_8[1]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.332     9.826 r  nn/get_checksum/wr_data_pipe[0][3]_i_13/O
                         net (fo=1, routed)           0.000     9.826    ip_layer_inst/tx/wr_data_pipe[0][0]_i_3[1]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.376 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.001    10.377    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.491 r  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.491    ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.730 f  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_9/O[2]
                         net (fo=1, routed)           0.428    11.157    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[10]
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.302    11.459 f  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][2]_i_10/O
                         net (fo=1, routed)           0.000    11.459    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][2]_i_10_n_0
    SLICE_X41Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    11.676 f  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe_reg[0][2]_i_4/O
                         net (fo=1, routed)           0.433    12.110    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe_reg[0][2]_i_4_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.328    12.438 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][2]_i_1/O
                         net (fo=1, routed)           0.336    12.773    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[2]
    SLICE_X41Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.516    13.377    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X41Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][2]/C
                         clock pessimism              0.283    13.660    
                         clock uncertainty           -0.064    13.595    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)       -0.243    13.352    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 3.230ns (48.057%)  route 3.491ns (51.943%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 13.377 - 8.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.634     5.698    nn/CLK_OUT1
    SLICE_X45Y52         FDRE                                         r  nn/ip_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456     6.154 r  nn/ip_latch_reg[29]/Q
                         net (fo=5, routed)           0.833     6.987    ip_layer_inst/tx/Q[28]
    SLICE_X42Y52         LUT4 (Prop_lut4_I0_O)        0.153     7.140 r  ip_layer_inst/tx/sum__2_carry__2_i_1/O
                         net (fo=2, routed)           0.708     7.848    ip_layer_inst/tx/sum__2_carry__2_i_1_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.331     8.179 r  ip_layer_inst/tx/sum__2_carry__2_i_5/O
                         net (fo=1, routed)           0.000     8.179    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_8_0[3]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.555 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.555    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.712 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/CO[1]
                         net (fo=2, routed)           0.782     9.494    nn/wr_data_pipe_reg[0][3]_i_8[1]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.332     9.826 r  nn/get_checksum/wr_data_pipe[0][3]_i_13/O
                         net (fo=1, routed)           0.000     9.826    ip_layer_inst/tx/wr_data_pipe[0][0]_i_3[1]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.376 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.001    10.377    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.491 r  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.491    ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.825 f  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_9/O[1]
                         net (fo=1, routed)           0.570    11.395    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[9]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.303    11.698 f  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][1]_i_3/O
                         net (fo=1, routed)           0.597    12.295    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][1]_i_3_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.124    12.419 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][1]_i_1/O
                         net (fo=1, routed)           0.000    12.419    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[1]
    SLICE_X40Y50         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.516    13.377    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X40Y50         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][1]/C
                         clock pessimism              0.283    13.660    
                         clock uncertainty           -0.064    13.595    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.031    13.626    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.626    
                         arrival time                         -12.419    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 3.212ns (48.400%)  route 3.424ns (51.600%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.634     5.698    nn/CLK_OUT1
    SLICE_X45Y52         FDRE                                         r  nn/ip_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456     6.154 r  nn/ip_latch_reg[29]/Q
                         net (fo=5, routed)           0.833     6.987    ip_layer_inst/tx/Q[28]
    SLICE_X42Y52         LUT4 (Prop_lut4_I0_O)        0.153     7.140 r  ip_layer_inst/tx/sum__2_carry__2_i_1/O
                         net (fo=2, routed)           0.708     7.848    ip_layer_inst/tx/sum__2_carry__2_i_1_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.331     8.179 r  ip_layer_inst/tx/sum__2_carry__2_i_5/O
                         net (fo=1, routed)           0.000     8.179    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_8_0[3]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.555 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.555    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.712 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/CO[1]
                         net (fo=2, routed)           0.782     9.494    nn/wr_data_pipe_reg[0][3]_i_8[1]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.332     9.826 r  nn/get_checksum/wr_data_pipe[0][3]_i_13/O
                         net (fo=1, routed)           0.000     9.826    ip_layer_inst/tx/wr_data_pipe[0][0]_i_3[1]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.376 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.001    10.377    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.491 r  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.491    ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.804 f  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_9/O[3]
                         net (fo=1, routed)           0.649    11.452    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[11]
    SLICE_X42Y54         LUT6 (Prop_lut6_I4_O)        0.306    11.758 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][3]_i_3/O
                         net (fo=1, routed)           0.452    12.210    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][3]_i_3_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I1_O)        0.124    12.334 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][3]_i_1/O
                         net (fo=1, routed)           0.000    12.334    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[3]
    SLICE_X42Y54         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.512    13.373    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X42Y54         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][3]/C
                         clock pessimism              0.299    13.672    
                         clock uncertainty           -0.064    13.607    
    SLICE_X42Y54         FDRE (Setup_fdre_C_D)        0.077    13.684    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.684    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 3.344ns (51.044%)  route 3.207ns (48.956%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 13.377 - 8.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.634     5.698    nn/CLK_OUT1
    SLICE_X45Y52         FDRE                                         r  nn/ip_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456     6.154 r  nn/ip_latch_reg[29]/Q
                         net (fo=5, routed)           0.833     6.987    ip_layer_inst/tx/Q[28]
    SLICE_X42Y52         LUT4 (Prop_lut4_I0_O)        0.153     7.140 r  ip_layer_inst/tx/sum__2_carry__2_i_1/O
                         net (fo=2, routed)           0.708     7.848    ip_layer_inst/tx/sum__2_carry__2_i_1_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.331     8.179 r  ip_layer_inst/tx/sum__2_carry__2_i_5/O
                         net (fo=1, routed)           0.000     8.179    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_8_0[3]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.555 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.555    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.712 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/CO[1]
                         net (fo=2, routed)           0.782     9.494    nn/wr_data_pipe_reg[0][3]_i_8[1]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.332     9.826 r  nn/get_checksum/wr_data_pipe[0][3]_i_13/O
                         net (fo=1, routed)           0.000     9.826    ip_layer_inst/tx/wr_data_pipe[0][0]_i_3[1]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.376 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.001    10.377    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.491 r  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.491    ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.605 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.605    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_9_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.939 f  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_8/O[1]
                         net (fo=1, routed)           0.298    11.237    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[13]
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.303    11.540 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][5]_i_4/O
                         net (fo=1, routed)           0.585    12.125    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][5]_i_4_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.249 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][5]_i_1/O
                         net (fo=1, routed)           0.000    12.249    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[5]
    SLICE_X41Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.516    13.377    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X41Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][5]/C
                         clock pessimism              0.283    13.660    
                         clock uncertainty           -0.064    13.595    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)        0.031    13.626    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.626    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 3.000ns (45.934%)  route 3.531ns (54.066%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 13.377 - 8.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.634     5.698    nn/CLK_OUT1
    SLICE_X45Y52         FDRE                                         r  nn/ip_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456     6.154 r  nn/ip_latch_reg[29]/Q
                         net (fo=5, routed)           0.833     6.987    ip_layer_inst/tx/Q[28]
    SLICE_X42Y52         LUT4 (Prop_lut4_I0_O)        0.153     7.140 r  ip_layer_inst/tx/sum__2_carry__2_i_1/O
                         net (fo=2, routed)           0.708     7.848    ip_layer_inst/tx/sum__2_carry__2_i_1_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.331     8.179 r  ip_layer_inst/tx/sum__2_carry__2_i_5/O
                         net (fo=1, routed)           0.000     8.179    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_8_0[3]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.555 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.555    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.712 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/CO[1]
                         net (fo=2, routed)           0.782     9.494    nn/wr_data_pipe_reg[0][3]_i_8[1]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.332     9.826 r  nn/get_checksum/wr_data_pipe[0][3]_i_13/O
                         net (fo=1, routed)           0.000     9.826    ip_layer_inst/tx/wr_data_pipe[0][0]_i_3[1]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.376 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.001    10.377    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.599 f  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/O[0]
                         net (fo=1, routed)           0.766    11.364    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[4]
    SLICE_X42Y54         LUT6 (Prop_lut6_I2_O)        0.299    11.663 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][4]_i_4/O
                         net (fo=1, routed)           0.442    12.105    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][4]_i_4_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.229 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][4]_i_1/O
                         net (fo=1, routed)           0.000    12.229    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[4]
    SLICE_X41Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.516    13.377    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X41Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][4]/C
                         clock pessimism              0.283    13.660    
                         clock uncertainty           -0.064    13.595    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.031    13.626    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.626    
                         arrival time                         -12.229    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 3.326ns (52.047%)  route 3.064ns (47.953%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.634     5.698    nn/CLK_OUT1
    SLICE_X45Y52         FDRE                                         r  nn/ip_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456     6.154 r  nn/ip_latch_reg[29]/Q
                         net (fo=5, routed)           0.833     6.987    ip_layer_inst/tx/Q[28]
    SLICE_X42Y52         LUT4 (Prop_lut4_I0_O)        0.153     7.140 r  ip_layer_inst/tx/sum__2_carry__2_i_1/O
                         net (fo=2, routed)           0.708     7.848    ip_layer_inst/tx/sum__2_carry__2_i_1_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.331     8.179 r  ip_layer_inst/tx/sum__2_carry__2_i_5/O
                         net (fo=1, routed)           0.000     8.179    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_8_0[3]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.555 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.555    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.712 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/CO[1]
                         net (fo=2, routed)           0.782     9.494    nn/wr_data_pipe_reg[0][3]_i_8[1]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.332     9.826 r  nn/get_checksum/wr_data_pipe[0][3]_i_13/O
                         net (fo=1, routed)           0.000     9.826    ip_layer_inst/tx/wr_data_pipe[0][0]_i_3[1]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.376 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.001    10.377    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.491 r  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.491    ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.605 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.605    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_9_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.918 f  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_8/O[3]
                         net (fo=1, routed)           0.310    11.228    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[15]
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.306    11.534 f  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][7]_i_2/O
                         net (fo=1, routed)           0.430    11.964    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][7]_i_2_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.088 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][7]_i_1/O
                         net (fo=1, routed)           0.000    12.088    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[7]
    SLICE_X43Y53         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.512    13.373    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X43Y53         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]/C
                         clock pessimism              0.299    13.672    
                         clock uncertainty           -0.064    13.607    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.029    13.636    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.636    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 3.020ns (48.388%)  route 3.221ns (51.612%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.634     5.698    nn/CLK_OUT1
    SLICE_X45Y52         FDRE                                         r  nn/ip_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456     6.154 r  nn/ip_latch_reg[29]/Q
                         net (fo=5, routed)           0.833     6.987    ip_layer_inst/tx/Q[28]
    SLICE_X42Y52         LUT4 (Prop_lut4_I0_O)        0.153     7.140 r  ip_layer_inst/tx/sum__2_carry__2_i_1/O
                         net (fo=2, routed)           0.708     7.848    ip_layer_inst/tx/sum__2_carry__2_i_1_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.331     8.179 r  ip_layer_inst/tx/sum__2_carry__2_i_5/O
                         net (fo=1, routed)           0.000     8.179    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_8_0[3]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.555 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.555    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.712 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/CO[1]
                         net (fo=2, routed)           0.782     9.494    nn/wr_data_pipe_reg[0][3]_i_8[1]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.332     9.826 r  nn/get_checksum/wr_data_pipe[0][3]_i_13/O
                         net (fo=1, routed)           0.000     9.826    ip_layer_inst/tx/wr_data_pipe[0][0]_i_3[1]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.376 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.001    10.377    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.616 f  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/O[2]
                         net (fo=1, routed)           0.743    11.359    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[6]
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.302    11.661 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][6]_i_3/O
                         net (fo=1, routed)           0.154    11.815    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][6]_i_3_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.124    11.939 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][6]_i_1/O
                         net (fo=1, routed)           0.000    11.939    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[6]
    SLICE_X43Y54         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.512    13.373    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X43Y54         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][6]/C
                         clock pessimism              0.299    13.672    
                         clock uncertainty           -0.064    13.607    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)        0.029    13.636    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.636    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.151ns  (logic 3.114ns (50.625%)  route 3.037ns (49.375%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 13.377 - 8.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.634     5.698    nn/CLK_OUT1
    SLICE_X45Y52         FDRE                                         r  nn/ip_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456     6.154 r  nn/ip_latch_reg[29]/Q
                         net (fo=5, routed)           0.833     6.987    ip_layer_inst/tx/Q[28]
    SLICE_X42Y52         LUT4 (Prop_lut4_I0_O)        0.153     7.140 r  ip_layer_inst/tx/sum__2_carry__2_i_1/O
                         net (fo=2, routed)           0.708     7.848    ip_layer_inst/tx/sum__2_carry__2_i_1_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.331     8.179 r  ip_layer_inst/tx/sum__2_carry__2_i_5/O
                         net (fo=1, routed)           0.000     8.179    ip_layer_inst/tx/get_checksum/wr_data_pipe_reg[0][7]_i_8_0[3]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.555 r  ip_layer_inst/tx/get_checksum/sum__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.555    ip_layer_inst/tx/get_checksum/sum__2_carry__2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.712 r  ip_layer_inst/tx/get_checksum/sum__2_carry__3/CO[1]
                         net (fo=2, routed)           0.782     9.494    nn/wr_data_pipe_reg[0][3]_i_8[1]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.332     9.826 r  nn/get_checksum/wr_data_pipe[0][3]_i_13/O
                         net (fo=1, routed)           0.000     9.826    ip_layer_inst/tx/wr_data_pipe[0][0]_i_3[1]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.376 r  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8/CO[3]
                         net (fo=1, routed)           0.001    10.377    ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_8_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.491 r  ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.491    ip_layer_inst/tx/wr_data_pipe_reg[0][7]_i_9_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.713 f  ip_layer_inst/tx/wr_data_pipe_reg[0][3]_i_9/O[0]
                         net (fo=1, routed)           0.306    11.019    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[8]
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.299    11.318 f  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][0]_i_2/O
                         net (fo=1, routed)           0.407    11.725    ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][0]_i_2_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.124    11.849 r  ip_layer_inst/tx/state_counter_business_logic/wr_data_pipe[0][0]_i_1/O
                         net (fo=1, routed)           0.000    11.849    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]_0[0]
    SLICE_X41Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.516    13.377    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X41Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][0]/C
                         clock pessimism              0.283    13.660    
                         clock uncertainty           -0.064    13.595    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)        0.031    13.626    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.626    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 nn/N2/M1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nn/N3/M0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 2.561ns (50.711%)  route 2.489ns (49.289%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 13.452 - 8.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.884     5.947    nn/N2/M1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y15          DSP48E1                                      r  nn/N2/M1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     6.381 r  nn/N2/M1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[9]
                         net (fo=3, routed)           1.003     7.385    nn/N2/mult_outs[1]_3[9]
    SLICE_X57Y32         LUT2 (Prop_lut2_I0_O)        0.124     7.509 r  nn/N2/M0_i_12/O
                         net (fo=1, routed)           0.000     7.509    nn/N2/M0_i_12_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.059 r  nn/N2/M0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.059    nn/N2/M0_i_11_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  nn/N2/M0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.173    nn/N2/M0_i_10_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.287 r  nn/N2/M0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.287    nn/N2/M0_i_9_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  nn/N2/M0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.401    nn/N2/M0_i_8_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  nn/N2/M0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.515    nn/N2/M0_i_7_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  nn/N2/M0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.629    nn/N2/M0_i_6_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  nn/N2/M0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.743    nn/N2/M0_i_5_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  nn/N2/M0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.857    nn/N2/M0_i_4_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  nn/N2/M0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.971    nn/N2/M0_i_3_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.210 f  nn/N2/M0_i_2/O[2]
                         net (fo=1, routed)           0.814    10.024    nn/N3/M0_0[0]
    SLICE_X56Y54         LUT1 (Prop_lut1_I0_O)        0.302    10.326 r  nn/N3/M0_i_1/O
                         net (fo=1, routed)           0.671    10.997    nn/N3/M0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[10]
    DSP48_X1Y22          DSP48E1                                      r  nn/N3/M0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.592    13.452    nn/N3/M0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X1Y22          DSP48E1                                      r  nn/N3/M0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.211    13.663    
                         clock uncertainty           -0.064    13.599    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.362    13.237    nn/N3/M0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         13.237    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 ip_layer_inst/rx/state_counter_logic/value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/eth_hdr_register/latched_value_reg[57]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.148ns (23.884%)  route 3.659ns (76.116%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.806     5.870    ip_layer_inst/rx/state_counter_logic/CLK_OUT1
    SLICE_X48Y47         FDRE                                         r  ip_layer_inst/rx/state_counter_logic/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     6.326 f  ip_layer_inst/rx/state_counter_logic/value_reg[13]/Q
                         net (fo=4, routed)           1.259     7.585    ip_layer_inst/rx/state_counter_logic/state_counter[13]
    SLICE_X49Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.709 f  ip_layer_inst/rx/state_counter_logic/FSM_sequential_nextstate_reg[2]_i_10/O
                         net (fo=7, routed)           0.587     8.296    ip_layer_inst/rx/state_counter_logic/FSM_sequential_nextstate_reg[2]_i_10_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I3_O)        0.118     8.414 r  ip_layer_inst/rx/state_counter_logic/latched_value[95]_i_4/O
                         net (fo=6, routed)           0.495     8.909    ip_layer_inst/rx/state_counter_logic/latched_value[95]_i_4_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.326     9.235 r  ip_layer_inst/rx/state_counter_logic/latched_value[63]_i_2/O
                         net (fo=9, routed)           0.637     9.872    ip_layer_inst/rx/eth_hdr_register/latched_value_reg[63]_0
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.124     9.996 r  ip_layer_inst/rx/eth_hdr_register/latched_value[63]_i_1/O
                         net (fo=8, routed)           0.680    10.676    ip_layer_inst/rx/eth_hdr_register/latched_value[63]_i_1_n_0
    SLICE_X56Y50         FDSE                                         r  ip_layer_inst/rx/eth_hdr_register/latched_value_reg[57]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.503    13.364    ip_layer_inst/rx/eth_hdr_register/CLK_OUT1
    SLICE_X56Y50         FDSE                                         r  ip_layer_inst/rx/eth_hdr_register/latched_value_reg[57]/C
                         clock pessimism              0.211    13.575    
                         clock uncertainty           -0.064    13.510    
    SLICE_X56Y50         FDSE (Setup_fdse_C_S)       -0.524    12.986    ip_layer_inst/rx/eth_hdr_register/latched_value_reg[57]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  2.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.564     1.944    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X39Y61         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     2.085 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/Q
                         net (fo=2, routed)           0.056     2.141    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/D
    SLICE_X38Y61         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.836     2.338    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/WCLK
    SLICE_X38Y61         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.381     1.957    
    SLICE_X38Y61         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.101    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.562     1.942    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X39Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     2.083 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/Q
                         net (fo=2, routed)           0.056     2.139    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/D
    SLICE_X38Y65         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.832     2.334    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/WCLK
    SLICE_X38Y65         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.379     1.955    
    SLICE_X38Y65         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.099    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.545%)  route 0.190ns (57.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.637     2.018    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X32Y47         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     2.159 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame_reg/Q
                         net (fo=3, routed)           0.190     2.349    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame
    SLICE_X33Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.841     2.343    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X33Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame_delay_reg/C
                         clock pessimism             -0.127     2.216    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.075     2.291    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_transmit_frame_delay_reg
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.563     1.943    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X39Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     2.084 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]/Q
                         net (fo=2, routed)           0.116     2.200    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/D
    SLICE_X42Y62         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.832     2.334    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/WCLK
    SLICE_X42Y62         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.356     1.978    
    SLICE_X42Y62         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.122    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.564     1.944    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X39Y61         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     2.085 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]/Q
                         net (fo=2, routed)           0.056     2.141    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/D
    SLICE_X38Y61         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.836     2.338    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/WCLK
    SLICE_X38Y61         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.381     1.957    
    SLICE_X38Y61         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     2.058    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.562     1.942    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X39Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     2.083 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]/Q
                         net (fo=2, routed)           0.056     2.139    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/D
    SLICE_X38Y65         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.832     2.334    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/WCLK
    SLICE_X38Y65         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.379     1.955    
    SLICE_X38Y65         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     2.056    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.541%)  route 0.189ns (50.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.668     2.049    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X5Y48          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     2.190 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[3]/Q
                         net (fo=1, routed)           0.189     2.379    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg_n_0_[3]
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.045     2.424 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_full_i_1/O
                         net (fo=1, routed)           0.000     2.424    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_full0__0
    SLICE_X4Y50          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.873     2.375    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X4Y50          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_full_reg/C
                         clock pessimism             -0.127     2.248    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.092     2.340    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_full_reg
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.287ns (54.080%)  route 0.244ns (45.920%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.602     1.982    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X4Y51          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141     2.123 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/Q
                         net (fo=2, routed)           0.244     2.367    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr[1]
    SLICE_X5Y48          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.513 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff0_carry/O[2]
                         net (fo=1, routed)           0.000     2.513    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff0[2]
    SLICE_X5Y48          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.945     2.447    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X5Y48          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[2]/C
                         clock pessimism             -0.127     2.320    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.105     2.425    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.558     1.938    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X43Y69         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     2.079 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[30]/Q
                         net (fo=2, routed)           0.110     2.189    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/D
    SLICE_X42Y70         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.825     2.327    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/WCLK
    SLICE_X42Y70         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.376     1.951    
    SLICE_X42Y70         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.097    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.349ns (65.211%)  route 0.186ns (34.789%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.602     1.982    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X4Y51          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.128     2.110 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/Q
                         net (fo=2, routed)           0.186     2.296    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr[3]
    SLICE_X5Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.167     2.463 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.463    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff0_carry_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.517 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.517    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff0[4]
    SLICE_X5Y49          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.945     2.447    trimac_fifo_block/user_side_FIFO/tx_fifo_i/CLK_OUT1
    SLICE_X5Y49          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[4]/C
                         clock pessimism             -0.127     2.320    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.105     2.425    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y11     trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y10     trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    example_clocks/clock_generator/clkout1_buf/I0
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y18      nn/N1/M1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y22      nn/N3/M0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y23      nn/N3/M1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y14      nn/N2/M0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y15      nn/N2/M1/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y17      nn/N1/M0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y61     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y61     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y61     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y61     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y65     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y65     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y65     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y65     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y66     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y66     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y62     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y62     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y62     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y62     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y62     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y62     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y62     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y62     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y65     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X46Y65     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 0.580ns (9.796%)  route 5.341ns (90.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 15.367 - 10.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.818     5.882    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X16Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=374, routed)         4.516    10.853    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/int_mgmt_host_reset
    SLICE_X44Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.977 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__1/O
                         net (fo=32, routed)          0.825    11.803    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[31]_0[0]
    SLICE_X44Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.506    15.367    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X44Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[14]/C
                         clock pessimism              0.211    15.578    
                         clock uncertainty           -0.066    15.511    
    SLICE_X44Y65         FDRE (Setup_fdre_C_R)       -0.429    15.082    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 0.580ns (9.796%)  route 5.341ns (90.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 15.367 - 10.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.818     5.882    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X16Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=374, routed)         4.516    10.853    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/int_mgmt_host_reset
    SLICE_X44Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.977 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__1/O
                         net (fo=32, routed)          0.825    11.803    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[31]_0[0]
    SLICE_X44Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.506    15.367    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X44Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[21]/C
                         clock pessimism              0.211    15.578    
                         clock uncertainty           -0.066    15.511    
    SLICE_X44Y65         FDRE (Setup_fdre_C_R)       -0.429    15.082    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[21]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 0.580ns (9.796%)  route 5.341ns (90.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 15.367 - 10.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.818     5.882    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X16Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=374, routed)         4.516    10.853    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/int_mgmt_host_reset
    SLICE_X44Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.977 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__1/O
                         net (fo=32, routed)          0.825    11.803    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[31]_0[0]
    SLICE_X44Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.506    15.367    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X44Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[22]/C
                         clock pessimism              0.211    15.578    
                         clock uncertainty           -0.066    15.511    
    SLICE_X44Y65         FDRE (Setup_fdre_C_R)       -0.429    15.082    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[22]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 0.580ns (9.796%)  route 5.341ns (90.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 15.367 - 10.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.818     5.882    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X16Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=374, routed)         4.516    10.853    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/int_mgmt_host_reset
    SLICE_X44Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.977 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__1/O
                         net (fo=32, routed)          0.825    11.803    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[31]_0[0]
    SLICE_X44Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.506    15.367    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X44Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[3]/C
                         clock pessimism              0.211    15.578    
                         clock uncertainty           -0.066    15.511    
    SLICE_X44Y65         FDRE (Setup_fdre_C_R)       -0.429    15.082    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 0.580ns (9.947%)  route 5.251ns (90.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 15.370 - 10.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.818     5.882    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X16Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=374, routed)         4.516    10.853    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/int_mgmt_host_reset
    SLICE_X44Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.977 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__1/O
                         net (fo=32, routed)          0.735    11.712    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[31]_0[0]
    SLICE_X41Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.509    15.370    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X41Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[23]/C
                         clock pessimism              0.211    15.581    
                         clock uncertainty           -0.066    15.514    
    SLICE_X41Y65         FDRE (Setup_fdre_C_R)       -0.429    15.085    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[23]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 0.580ns (9.947%)  route 5.251ns (90.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 15.370 - 10.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.818     5.882    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X16Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=374, routed)         4.516    10.853    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/int_mgmt_host_reset
    SLICE_X44Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.977 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__1/O
                         net (fo=32, routed)          0.735    11.712    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[31]_0[0]
    SLICE_X41Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.509    15.370    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X41Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[28]/C
                         clock pessimism              0.211    15.581    
                         clock uncertainty           -0.066    15.514    
    SLICE_X41Y65         FDRE (Setup_fdre_C_R)       -0.429    15.085    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[28]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 0.580ns (9.947%)  route 5.251ns (90.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 15.370 - 10.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.818     5.882    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X16Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=374, routed)         4.516    10.853    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/int_mgmt_host_reset
    SLICE_X44Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.977 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__1/O
                         net (fo=32, routed)          0.735    11.712    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[31]_0[0]
    SLICE_X41Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.509    15.370    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X41Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[31]/C
                         clock pessimism              0.211    15.581    
                         clock uncertainty           -0.066    15.514    
    SLICE_X41Y65         FDRE (Setup_fdre_C_R)       -0.429    15.085    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[31]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 0.580ns (9.947%)  route 5.251ns (90.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 15.370 - 10.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.818     5.882    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X16Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=374, routed)         4.516    10.853    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/int_mgmt_host_reset
    SLICE_X44Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.977 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__1/O
                         net (fo=32, routed)          0.735    11.712    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[31]_0[0]
    SLICE_X41Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.509    15.370    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X41Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[6]/C
                         clock pessimism              0.211    15.581    
                         clock uncertainty           -0.066    15.514    
    SLICE_X41Y65         FDRE (Setup_fdre_C_R)       -0.429    15.085    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.580ns (9.954%)  route 5.247ns (90.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 15.366 - 10.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.818     5.882    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X16Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=374, routed)         4.516    10.853    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/int_mgmt_host_reset
    SLICE_X44Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.977 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__1/O
                         net (fo=32, routed)          0.731    11.708    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[31]_0[0]
    SLICE_X47Y64         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.505    15.366    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X47Y64         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[27]/C
                         clock pessimism              0.211    15.577    
                         clock uncertainty           -0.066    15.510    
    SLICE_X47Y64         FDRE (Setup_fdre_C_R)       -0.429    15.081    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[27]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.580ns (9.954%)  route 5.247ns (90.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 15.366 - 10.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.818     5.882    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X16Y49         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.456     6.338 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=374, routed)         4.516    10.853    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/int_mgmt_host_reset
    SLICE_X44Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.977 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__1/O
                         net (fo=32, routed)          0.731    11.708    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[31]_0[0]
    SLICE_X47Y64         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    T14                                               0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    12.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    12.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    13.769    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.860 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        1.505    15.366    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X47Y64         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[2]/C
                         clock pessimism              0.211    15.577    
                         clock uncertainty           -0.066    15.510    
    SLICE_X47Y64         FDRE (Setup_fdre_C_R)       -0.429    15.081    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                  3.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 axi_lite_controller/s_axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (44.993%)  route 0.156ns (55.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.556     1.936    axi_lite_controller/CLK_OUT2
    SLICE_X53Y67         FDRE                                         r  axi_lite_controller/s_axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.128     2.064 r  axi_lite_controller/s_axi_wdata_reg[4]/Q
                         net (fo=1, routed)           0.156     2.221    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data[4]
    SLICE_X50Y66         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.826     2.328    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X50Y66         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[4]/C
                         clock pessimism             -0.127     2.201    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.010     2.211    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 axi_lite_controller/axi_wr_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_lite_controller/mdio_wr_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.351%)  route 0.217ns (60.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.559     1.939    axi_lite_controller/CLK_OUT2
    SLICE_X53Y62         FDRE                                         r  axi_lite_controller/axi_wr_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     2.080 r  axi_lite_controller/axi_wr_data_reg[9]/Q
                         net (fo=2, routed)           0.217     2.298    axi_lite_controller/axi_wr_data_reg_n_0_[9]
    SLICE_X50Y60         FDRE                                         r  axi_lite_controller/mdio_wr_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.831     2.333    axi_lite_controller/CLK_OUT2
    SLICE_X50Y60         FDRE                                         r  axi_lite_controller/mdio_wr_data_reg[9]/C
                         clock pessimism             -0.127     2.206    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.064     2.270    axi_lite_controller/mdio_wr_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 axi_lite_controller/axi_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_lite_controller/mdio_wr_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.037%)  route 0.240ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.559     1.939    axi_lite_controller/CLK_OUT2
    SLICE_X57Y63         FDRE                                         r  axi_lite_controller/axi_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     2.080 r  axi_lite_controller/axi_wr_data_reg[6]/Q
                         net (fo=2, routed)           0.240     2.320    axi_lite_controller/axi_wr_data_reg_n_0_[6]
    SLICE_X50Y60         FDRE                                         r  axi_lite_controller/mdio_wr_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.831     2.333    axi_lite_controller/CLK_OUT2
    SLICE_X50Y60         FDRE                                         r  axi_lite_controller/mdio_wr_data_reg[6]/C
                         clock pessimism             -0.127     2.206    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.076     2.282    axi_lite_controller/mdio_wr_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 axi_lite_controller/s_axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.898%)  route 0.178ns (58.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.556     1.936    axi_lite_controller/CLK_OUT2
    SLICE_X53Y67         FDRE                                         r  axi_lite_controller/s_axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.128     2.064 r  axi_lite_controller/s_axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.178     2.242    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data[3]
    SLICE_X50Y66         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.826     2.328    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X50Y66         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[3]/C
                         clock pessimism             -0.127     2.201    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)        -0.001     2.200    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 axi_lite_controller/axi_rd_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_lite_controller/serial_command_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.994%)  route 0.210ns (53.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.560     1.940    axi_lite_controller/CLK_OUT2
    SLICE_X48Y65         FDRE                                         r  axi_lite_controller/axi_rd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     2.081 r  axi_lite_controller/axi_rd_data_reg[6]/Q
                         net (fo=2, routed)           0.210     2.291    axi_lite_controller/axi_rd_data_reg_n_0_[6]
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.045     2.336 r  axi_lite_controller/serial_command_shift[8]_i_1/O
                         net (fo=1, routed)           0.000     2.336    axi_lite_controller/serial_command_shift[8]_i_1_n_0
    SLICE_X53Y64         FDRE                                         r  axi_lite_controller/serial_command_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.827     2.329    axi_lite_controller/CLK_OUT2
    SLICE_X53Y64         FDRE                                         r  axi_lite_controller/serial_command_shift_reg[8]/C
                         clock pessimism             -0.127     2.202    
    SLICE_X53Y64         FDRE (Hold_fdre_C_D)         0.092     2.294    axi_lite_controller/serial_command_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 axi_lite_controller/axi_rd_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_lite_controller/serial_command_shift_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.763%)  route 0.195ns (48.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.559     1.939    axi_lite_controller/CLK_OUT2
    SLICE_X50Y63         FDRE                                         r  axi_lite_controller/axi_rd_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.164     2.103 r  axi_lite_controller/axi_rd_data_reg[20]/Q
                         net (fo=1, routed)           0.195     2.298    axi_lite_controller/axi_rd_data_reg_n_0_[20]
    SLICE_X52Y61         LUT3 (Prop_lut3_I0_O)        0.045     2.343 r  axi_lite_controller/serial_command_shift[22]_i_1/O
                         net (fo=1, routed)           0.000     2.343    axi_lite_controller/serial_command_shift[22]_i_1_n_0
    SLICE_X52Y61         FDRE                                         r  axi_lite_controller/serial_command_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.830     2.332    axi_lite_controller/CLK_OUT2
    SLICE_X52Y61         FDRE                                         r  axi_lite_controller/serial_command_shift_reg[22]/C
                         clock pessimism             -0.127     2.205    
    SLICE_X52Y61         FDRE (Hold_fdre_C_D)         0.092     2.297    axi_lite_controller/serial_command_shift_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 axi_lite_controller/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.003%)  route 0.230ns (61.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.556     1.936    axi_lite_controller/CLK_OUT2
    SLICE_X53Y67         FDRE                                         r  axi_lite_controller/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  axi_lite_controller/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.230     2.307    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data[2]
    SLICE_X50Y66         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.826     2.328    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X50Y66         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[2]/C
                         clock pessimism             -0.127     2.201    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.059     2.260    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 axi_lite_controller/axi_rd_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_lite_controller/serial_command_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.192%)  route 0.255ns (57.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.562     1.942    axi_lite_controller/CLK_OUT2
    SLICE_X48Y61         FDRE                                         r  axi_lite_controller/axi_rd_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141     2.083 r  axi_lite_controller/axi_rd_data_reg[19]/Q
                         net (fo=1, routed)           0.255     2.338    axi_lite_controller/axi_rd_data_reg_n_0_[19]
    SLICE_X52Y61         LUT3 (Prop_lut3_I0_O)        0.045     2.383 r  axi_lite_controller/serial_command_shift[21]_i_1/O
                         net (fo=1, routed)           0.000     2.383    axi_lite_controller/serial_command_shift[21]_i_1_n_0
    SLICE_X52Y61         FDRE                                         r  axi_lite_controller/serial_command_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.830     2.332    axi_lite_controller/CLK_OUT2
    SLICE_X52Y61         FDRE                                         r  axi_lite_controller/serial_command_shift_reg[21]/C
                         clock pessimism             -0.127     2.205    
    SLICE_X52Y61         FDRE (Hold_fdre_C_D)         0.107     2.312    axi_lite_controller/serial_command_shift_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 axi_lite_controller/s_axi_araddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.299%)  route 0.244ns (56.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.561     1.941    axi_lite_controller/CLK_OUT2
    SLICE_X52Y58         FDRE                                         r  axi_lite_controller/s_axi_araddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.141     2.082 r  axi_lite_controller/s_axi_araddr_reg[0]/Q
                         net (fo=1, routed)           0.244     2.326    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_araddr[0]
    SLICE_X51Y57         LUT3 (Prop_lut3_I0_O)        0.045     2.371 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[0]_i_1/O
                         net (fo=1, routed)           0.000     2.371    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[0]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.832     2.334    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y57         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]/C
                         clock pessimism             -0.127     2.207    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.091     2.298    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 axi_lite_controller/s_axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.300%)  route 0.225ns (54.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.561     1.941    axi_lite_controller/CLK_OUT2
    SLICE_X53Y57         FDRE                                         r  axi_lite_controller/s_axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     2.082 r  axi_lite_controller/s_axi_awaddr_reg[3]/Q
                         net (fo=2, routed)           0.071     2.153    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_awaddr[3]
    SLICE_X52Y57         LUT3 (Prop_lut3_I1_O)        0.045     2.198 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1/O
                         net (fo=1, routed)           0.154     2.352    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=1085, routed)        0.832     2.334    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y57         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism             -0.127     2.207    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.070     2.277    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    example_clocks/clock_generator/clkout2_buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X54Y61     axi_lite_controller/FSM_onehot_axi_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y61     axi_lite_controller/FSM_onehot_axi_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y61     axi_lite_controller/FSM_onehot_axi_state_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y61     axi_lite_controller/FSM_onehot_axi_state_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y61     axi_lite_controller/FSM_onehot_axi_state_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y63     axi_lite_controller/FSM_onehot_axi_state_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y63     axi_lite_controller/FSM_onehot_axi_state_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y61     axi_lite_controller/FSM_onehot_axi_state_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y56     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y56     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y56     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y56     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y55     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y55     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y55     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y55     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y54     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y54     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y56     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y56     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y56     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y56     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y55     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y55     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y54     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y54     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y55     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y55     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk
  To Clock:  mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.236ns  (required time - arrival time)
  Source:                 mii_rx_dv
                            (input port clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.757ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.030ns = ( 41.030 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    R17                                               0.000    30.000 r  mii_rx_dv (IN)
                         net (fo=0)                   0.000    30.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv
    R17                  IBUF (Prop_ibuf_I_O)         0.757    30.757 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv_ibuf_i/O
                         net (fo=1, routed)           0.000    30.757    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv_ibuf
    ILOGIC_X0Y75         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406    40.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273    40.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092    40.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.259    41.030    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    ILOGIC_X0Y75         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/C
                         clock pessimism              0.000    41.030    
                         clock uncertainty           -0.035    40.995    
    ILOGIC_X0Y75         FDRE (Setup_fdre_C_D)       -0.002    40.993    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg
  -------------------------------------------------------------------
                         required time                         40.993    
                         arrival time                         -30.757    
  -------------------------------------------------------------------
                         slack                                 10.236    

Slack (MET) :             10.240ns  (required time - arrival time)
  Source:                 mii_rx_er
                            (input port clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.753ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.030ns = ( 41.030 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    P17                                               0.000    30.000 r  mii_rx_er (IN)
                         net (fo=0)                   0.000    30.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er
    P17                  IBUF (Prop_ibuf_I_O)         0.753    30.753 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er_ibuf_i/O
                         net (fo=1, routed)           0.000    30.753    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er_ibuf
    ILOGIC_X0Y76         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406    40.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273    40.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092    40.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.259    41.030    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    ILOGIC_X0Y76         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/C
                         clock pessimism              0.000    41.030    
                         clock uncertainty           -0.035    40.995    
    ILOGIC_X0Y76         FDRE (Setup_fdre_C_D)       -0.002    40.993    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg
  -------------------------------------------------------------------
                         required time                         40.993    
                         arrival time                         -30.753    
  -------------------------------------------------------------------
                         slack                                 10.240    

Slack (MET) :             10.249ns  (required time - arrival time)
  Source:                 mii_rxd[1]
                            (input port clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.747ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 41.033 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    R16                                               0.000    30.000 r  mii_rxd[1] (IN)
                         net (fo=0)                   0.000    30.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.747    30.747 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[1].mii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    30.747    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd_ibuf[1]
    ILOGIC_X0Y70         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406    40.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273    40.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092    40.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.262    41.033    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    ILOGIC_X0Y70         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/C
                         clock pessimism              0.000    41.033    
                         clock uncertainty           -0.035    40.998    
    ILOGIC_X0Y70         FDRE (Setup_fdre_C_D)       -0.002    40.996    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]
  -------------------------------------------------------------------
                         required time                         40.996    
                         arrival time                         -30.747    
  -------------------------------------------------------------------
                         slack                                 10.249    

Slack (MET) :             10.249ns  (required time - arrival time)
  Source:                 mii_rxd[3]
                            (input port clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.030ns = ( 41.030 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    P15                                               0.000    30.000 r  mii_rxd[3] (IN)
                         net (fo=0)                   0.000    30.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[3]
    P15                  IBUF (Prop_ibuf_I_O)         0.743    30.743 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[3].mii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    30.743    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd_ibuf[3]
    ILOGIC_X0Y74         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406    40.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273    40.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092    40.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.259    41.030    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    ILOGIC_X0Y74         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/C
                         clock pessimism              0.000    41.030    
                         clock uncertainty           -0.035    40.995    
    ILOGIC_X0Y74         FDRE (Setup_fdre_C_D)       -0.002    40.993    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]
  -------------------------------------------------------------------
                         required time                         40.993    
                         arrival time                         -30.743    
  -------------------------------------------------------------------
                         slack                                 10.249    

Slack (MET) :             10.251ns  (required time - arrival time)
  Source:                 mii_rxd[2]
                            (input port clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.742ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.030ns = ( 41.030 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    R15                                               0.000    30.000 r  mii_rxd[2] (IN)
                         net (fo=0)                   0.000    30.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[2]
    R15                  IBUF (Prop_ibuf_I_O)         0.742    30.742 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[2].mii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    30.742    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd_ibuf[2]
    ILOGIC_X0Y73         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406    40.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273    40.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092    40.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.259    41.030    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    ILOGIC_X0Y73         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/C
                         clock pessimism              0.000    41.030    
                         clock uncertainty           -0.035    40.995    
    ILOGIC_X0Y73         FDRE (Setup_fdre_C_D)       -0.002    40.993    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]
  -------------------------------------------------------------------
                         required time                         40.993    
                         arrival time                         -30.742    
  -------------------------------------------------------------------
                         slack                                 10.251    

Slack (MET) :             10.255ns  (required time - arrival time)
  Source:                 mii_rxd[0]
                            (input port clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.741ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.000ns
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 41.033 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    T16                                               0.000    30.000 r  mii_rxd[0] (IN)
                         net (fo=0)                   0.000    30.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[0]
    T16                  IBUF (Prop_ibuf_I_O)         0.741    30.741 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[0].mii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    30.741    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd_ibuf[0]
    ILOGIC_X0Y69         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406    40.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273    40.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092    40.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.262    41.033    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    ILOGIC_X0Y69         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/C
                         clock pessimism              0.000    41.033    
                         clock uncertainty           -0.035    40.998    
    ILOGIC_X0Y69         FDRE (Setup_fdre_C_D)       -0.002    40.996    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]
  -------------------------------------------------------------------
                         required time                         40.996    
                         arrival time                         -30.741    
  -------------------------------------------------------------------
                         slack                                 10.255    

Slack (MET) :             33.232ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.580ns (9.263%)  route 5.681ns (90.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 43.275 - 40.000 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.817     2.146    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.801     3.458    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y59          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.456     3.914 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=305, routed)         5.004     8.918    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/load_count_pipe_reg[0]
    SLICE_X13Y60         LUT5 (Prop_lut5_I4_O)        0.124     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/load_count[2]_i_1/O
                         net (fo=6, routed)           0.677     9.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe
    SLICE_X14Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.267    41.267 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.688    41.955    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.440 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.835    43.275    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X14Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                         clock pessimism              0.236    43.511    
                         clock uncertainty           -0.035    43.476    
    SLICE_X14Y62         FDRE (Setup_fdre_C_R)       -0.524    42.952    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         42.952    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                 33.232    

Slack (MET) :             33.232ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.580ns (9.263%)  route 5.681ns (90.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 43.275 - 40.000 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.817     2.146    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.801     3.458    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y59          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.456     3.914 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=305, routed)         5.004     8.918    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/load_count_pipe_reg[0]
    SLICE_X13Y60         LUT5 (Prop_lut5_I4_O)        0.124     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/load_count[2]_i_1/O
                         net (fo=6, routed)           0.677     9.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe
    SLICE_X14Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.267    41.267 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.688    41.955    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.440 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.835    43.275    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X14Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_reg[0]/C
                         clock pessimism              0.236    43.511    
                         clock uncertainty           -0.035    43.476    
    SLICE_X14Y62         FDRE (Setup_fdre_C_R)       -0.524    42.952    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.952    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                 33.232    

Slack (MET) :             33.232ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.580ns (9.263%)  route 5.681ns (90.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 43.275 - 40.000 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.817     2.146    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.801     3.458    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y59          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.456     3.914 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=305, routed)         5.004     8.918    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/load_count_pipe_reg[0]
    SLICE_X13Y60         LUT5 (Prop_lut5_I4_O)        0.124     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/load_count[2]_i_1/O
                         net (fo=6, routed)           0.677     9.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe
    SLICE_X14Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.267    41.267 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.688    41.955    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.440 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.835    43.275    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X14Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_reg[1]/C
                         clock pessimism              0.236    43.511    
                         clock uncertainty           -0.035    43.476    
    SLICE_X14Y62         FDRE (Setup_fdre_C_R)       -0.524    42.952    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.952    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                 33.232    

Slack (MET) :             33.232ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.580ns (9.263%)  route 5.681ns (90.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 43.275 - 40.000 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.817     2.146    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.801     3.458    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y59          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.456     3.914 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=305, routed)         5.004     8.918    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/load_count_pipe_reg[0]
    SLICE_X13Y60         LUT5 (Prop_lut5_I4_O)        0.124     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/load_count[2]_i_1/O
                         net (fo=6, routed)           0.677     9.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe
    SLICE_X14Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.267    41.267 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.688    41.955    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.440 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.835    43.275    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X14Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_reg[2]/C
                         clock pessimism              0.236    43.511    
                         clock uncertainty           -0.035    43.476    
    SLICE_X14Y62         FDRE (Setup_fdre_C_R)       -0.524    42.952    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_reg[2]
  -------------------------------------------------------------------
                         required time                         42.952    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                 33.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.262     1.033    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X5Y59          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.128     1.161 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/Q
                         net (fo=1, routed)           0.104     1.266    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_mac_tdata[7]
    SLICE_X6Y58          SRL16E                                       r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.299     1.621    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X6Y58          SRL16E                                       r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/CLK
                         clock pessimism             -0.572     1.049    
    SLICE_X6Y58          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.179    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.288     1.059    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.200 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.291     1.491    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/A0
    SLICE_X14Y60         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.326     1.648    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X14Y60         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.572     1.076    
    SLICE_X14Y60         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.288     1.059    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.200 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.291     1.491    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/A0
    SLICE_X14Y60         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.326     1.648    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X14Y60         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.572     1.076    
    SLICE_X14Y60         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.288     1.059    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.200 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.291     1.491    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/A0
    SLICE_X14Y60         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.326     1.648    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X14Y60         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.572     1.076    
    SLICE_X14Y60         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.648%)  route 0.291ns (67.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.288     1.059    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.200 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.291     1.491    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/A0
    SLICE_X14Y60         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.326     1.648    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X14Y60         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.572     1.076    
    SLICE_X14Y60         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.412%)  route 0.294ns (67.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.288     1.059    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.200 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.294     1.494    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/A0
    SLICE_X12Y61         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.326     1.648    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X12Y61         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.572     1.076    
    SLICE_X12Y61         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.412%)  route 0.294ns (67.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.288     1.059    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.200 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.294     1.494    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/A0
    SLICE_X12Y61         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.326     1.648    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X12Y61         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.572     1.076    
    SLICE_X12Y61         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.412%)  route 0.294ns (67.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.288     1.059    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.200 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.294     1.494    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/A0
    SLICE_X12Y61         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.326     1.648    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X12Y61         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.572     1.076    
    SLICE_X12Y61         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.412%)  route 0.294ns (67.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.288     1.059    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.200 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.294     1.494    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/A0
    SLICE_X12Y61         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.326     1.648    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X12Y61         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.572     1.076    
    SLICE_X12Y61         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.725%)  route 0.303ns (68.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.059ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.288     1.059    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y62         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.200 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.303     1.504    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A0
    SLICE_X14Y61         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.326     1.648    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X14Y61         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.572     1.076    
    SLICE_X14Y61         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.386    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mii_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y5     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y75  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y76  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y69  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y70  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y73  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y74  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y68  rx_statistics_valid_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y69   rx_stats_reg[0]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y61  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y61  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y60  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y61  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y61  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk
  To Clock:  mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       33.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.467ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 1.677ns (25.632%)  route 4.866ns (74.368%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 43.043 - 40.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.874     3.208    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X31Y78         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDSE (Prop_fdse_C_Q)         0.456     3.664 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/Q
                         net (fo=2, routed)           0.967     4.631    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.755 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.436     7.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X12Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2/O
                         net (fo=13, routed)          1.462     8.777    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2_n_0
    SLICE_X11Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.901 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3/O
                         net (fo=1, routed)           0.000     8.901    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.302 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.416    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.750 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.750    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1_n_6
    SLICE_X11Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.838    43.043    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]/C
                         clock pessimism              0.148    43.191    
                         clock uncertainty           -0.035    43.155    
    SLICE_X11Y52         FDRE (Setup_fdre_C_D)        0.062    43.217    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         43.217    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                 33.467    

Slack (MET) :             33.488ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 1.656ns (25.393%)  route 4.866ns (74.607%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 43.043 - 40.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.874     3.208    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X31Y78         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDSE (Prop_fdse_C_Q)         0.456     3.664 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/Q
                         net (fo=2, routed)           0.967     4.631    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.755 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.436     7.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X12Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2/O
                         net (fo=13, routed)          1.462     8.777    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2_n_0
    SLICE_X11Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.901 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3/O
                         net (fo=1, routed)           0.000     8.901    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.302 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.416    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.729 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.729    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1_n_4
    SLICE_X11Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.838    43.043    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/C
                         clock pessimism              0.148    43.191    
                         clock uncertainty           -0.035    43.155    
    SLICE_X11Y52         FDRE (Setup_fdre_C_D)        0.062    43.217    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         43.217    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                 33.488    

Slack (MET) :             33.562ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 1.582ns (24.536%)  route 4.866ns (75.463%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 43.043 - 40.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.874     3.208    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X31Y78         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDSE (Prop_fdse_C_Q)         0.456     3.664 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/Q
                         net (fo=2, routed)           0.967     4.631    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.755 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.436     7.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X12Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2/O
                         net (fo=13, routed)          1.462     8.777    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2_n_0
    SLICE_X11Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.901 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3/O
                         net (fo=1, routed)           0.000     8.901    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.302 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.416    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.655 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.655    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1_n_5
    SLICE_X11Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.838    43.043    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[10]/C
                         clock pessimism              0.148    43.191    
                         clock uncertainty           -0.035    43.155    
    SLICE_X11Y52         FDRE (Setup_fdre_C_D)        0.062    43.217    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         43.217    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                 33.562    

Slack (MET) :             33.578ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.566ns (24.349%)  route 4.866ns (75.651%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 43.043 - 40.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.874     3.208    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X31Y78         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDSE (Prop_fdse_C_Q)         0.456     3.664 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/Q
                         net (fo=2, routed)           0.967     4.631    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.755 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.436     7.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X12Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2/O
                         net (fo=13, routed)          1.462     8.777    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2_n_0
    SLICE_X11Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.901 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3/O
                         net (fo=1, routed)           0.000     8.901    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.302 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.416 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.416    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.639 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.639    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1_n_7
    SLICE_X11Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.838    43.043    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]/C
                         clock pessimism              0.148    43.191    
                         clock uncertainty           -0.035    43.155    
    SLICE_X11Y52         FDRE (Setup_fdre_C_D)        0.062    43.217    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         43.217    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                 33.578    

Slack (MET) :             33.581ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 1.563ns (24.313%)  route 4.866ns (75.687%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 43.043 - 40.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.874     3.208    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X31Y78         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDSE (Prop_fdse_C_Q)         0.456     3.664 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/Q
                         net (fo=2, routed)           0.967     4.631    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.755 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.436     7.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X12Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2/O
                         net (fo=13, routed)          1.462     8.777    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2_n_0
    SLICE_X11Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.901 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3/O
                         net (fo=1, routed)           0.000     8.901    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.302 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.636 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.636    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_6
    SLICE_X11Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.838    43.043    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]/C
                         clock pessimism              0.148    43.191    
                         clock uncertainty           -0.035    43.155    
    SLICE_X11Y51         FDRE (Setup_fdre_C_D)        0.062    43.217    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         43.217    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                 33.581    

Slack (MET) :             33.602ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 1.542ns (24.065%)  route 4.866ns (75.935%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 43.043 - 40.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.874     3.208    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X31Y78         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDSE (Prop_fdse_C_Q)         0.456     3.664 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/Q
                         net (fo=2, routed)           0.967     4.631    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.755 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.436     7.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X12Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2/O
                         net (fo=13, routed)          1.462     8.777    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2_n_0
    SLICE_X11Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.901 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3/O
                         net (fo=1, routed)           0.000     8.901    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.302 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.615 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.615    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_4
    SLICE_X11Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.838    43.043    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[7]/C
                         clock pessimism              0.148    43.191    
                         clock uncertainty           -0.035    43.155    
    SLICE_X11Y51         FDRE (Setup_fdre_C_D)        0.062    43.217    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         43.217    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                 33.602    

Slack (MET) :             33.676ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 1.468ns (23.178%)  route 4.866ns (76.822%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 43.043 - 40.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.874     3.208    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X31Y78         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDSE (Prop_fdse_C_Q)         0.456     3.664 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/Q
                         net (fo=2, routed)           0.967     4.631    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.755 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.436     7.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X12Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2/O
                         net (fo=13, routed)          1.462     8.777    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2_n_0
    SLICE_X11Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.901 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3/O
                         net (fo=1, routed)           0.000     8.901    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.302 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.541 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.541    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_5
    SLICE_X11Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.838    43.043    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/C
                         clock pessimism              0.148    43.191    
                         clock uncertainty           -0.035    43.155    
    SLICE_X11Y51         FDRE (Setup_fdre_C_D)        0.062    43.217    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         43.217    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                 33.676    

Slack (MET) :             33.692ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 1.452ns (22.984%)  route 4.866ns (77.016%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 43.043 - 40.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.874     3.208    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X31Y78         FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDSE (Prop_fdse_C_Q)         0.456     3.664 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep/Q
                         net (fo=2, routed)           0.967     4.631    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg_rep_n_0
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.124     4.755 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          2.436     7.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X12Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2/O
                         net (fo=13, routed)          1.462     8.777    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_2_n_0
    SLICE_X11Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.901 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3/O
                         net (fo=1, routed)           0.000     8.901    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.302 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.525 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.525    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_7
    SLICE_X11Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.838    43.043    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]/C
                         clock pessimism              0.148    43.191    
                         clock uncertainty           -0.035    43.155    
    SLICE_X11Y51         FDRE (Setup_fdre_C_D)        0.062    43.217    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         43.217    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                 33.692    

Slack (MET) :             33.769ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.518ns (9.048%)  route 5.207ns (90.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 42.949 - 40.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.803     3.137    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X2Y56          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.518     3.655 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=345, routed)         5.207     8.861    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg_reg_0
    SLICE_X1Y74          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.744    42.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X1Y74          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]/C
                         clock pessimism              0.146    43.095    
                         clock uncertainty           -0.035    43.059    
    SLICE_X1Y74          FDRE (Setup_fdre_C_R)       -0.429    42.630    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]
  -------------------------------------------------------------------
                         required time                         42.630    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                 33.769    

Slack (MET) :             33.769ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.518ns (9.048%)  route 5.207ns (90.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns = ( 42.949 - 40.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.511     2.334 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.803     3.137    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X2Y56          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.518     3.655 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=345, routed)         5.207     8.861    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg_reg_0
    SLICE_X1Y74          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         1.260    41.260 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.486    42.205 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.744    42.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X1Y74          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]/C
                         clock pessimism              0.146    43.095    
                         clock uncertainty           -0.035    43.059    
    SLICE_X1Y74          FDRE (Setup_fdre_C_R)       -0.429    42.630    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.630    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                 33.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.674%)  route 0.197ns (58.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.290     0.988    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     1.129 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[5]/Q
                         net (fo=5, routed)           0.197     1.326    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[5]
    RAMB36_X0Y10         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.369     1.662    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/tx_mac_aclk
    RAMB36_X0Y10         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.609     1.053    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.236    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.276     0.974    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X11Y74         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     1.115 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[11]/Q
                         net (fo=1, routed)           0.052     1.167    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/data3[3]
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.212 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/data_control[3]_i_1/O
                         net (fo=1, routed)           0.000     1.212    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/data_control_1[3]
    SLICE_X10Y74         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.311     1.604    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X10Y74         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[3]/C
                         clock pessimism             -0.617     0.987    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.121     1.108    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/data_control_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__78/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_MAX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.279     0.977    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X13Y76         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__78/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.141     1.118 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__78/Q
                         net (fo=1, routed)           0.054     1.172    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_MAX_reg[4]_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.217 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_MAX[4]_i_1/O
                         net (fo=1, routed)           0.000     1.217    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_MAX[4]_i_1_n_0
    SLICE_X12Y76         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_MAX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.313     1.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X12Y76         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_MAX_reg[4]/C
                         clock pessimism             -0.616     0.990    
    SLICE_X12Y76         FDRE (Hold_fdre_C_D)         0.121     1.111    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_MAX_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.253     0.951    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X5Y71          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     1.092 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.148    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X5Y71          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.288     1.581    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X5Y71          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.630     0.951    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.075     1.026    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.282     0.980    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X9Y81          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.121 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/Q
                         net (fo=1, routed)           0.056     1.177    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_TX_STATUS_VALID
    SLICE_X9Y81          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.317     1.610    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X9Y81          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/C
                         clock pessimism             -0.630     0.980    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.075     1.055    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.296     0.994    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X29Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.141     1.135 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.191    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync0
    SLICE_X29Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.334     1.627    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X29Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/C
                         clock pessimism             -0.633     0.994    
    SLICE_X29Y52         FDRE (Hold_fdre_C_D)         0.075     1.069    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.297     0.995    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X31Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.136 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.192    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync0
    SLICE_X31Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.335     1.628    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X31Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.633     0.995    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.075     1.070    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.277     0.975    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X9Y73          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.116 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/Q
                         net (fo=1, routed)           0.087     1.203    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[0]
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.045     1.248 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.248    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[0]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.311     1.604    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X8Y73          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/C
                         clock pessimism             -0.616     0.988    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.120     1.108    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.284     0.982    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X15Y68         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.141     1.123 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[35]/Q
                         net (fo=1, routed)           0.087     1.210    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[35]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.045     1.255 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[27]_i_1/O
                         net (fo=1, routed)           0.000     1.255    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift[27]_i_1_n_0
    SLICE_X14Y68         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.319     1.612    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X14Y68         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[27]/C
                         clock pessimism             -0.617     0.995    
    SLICE_X14Y68         FDRE (Hold_fdre_C_D)         0.120     1.115    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx/pause_source_shift_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.207%)  route 0.248ns (63.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.606    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.092     0.698 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.290     0.988    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     1.129 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[11]/Q
                         net (fo=4, routed)           0.248     1.377    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[11]
    RAMB36_X0Y10         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    N15                  IBUF (Prop_ibuf_I_O)         0.727     0.727 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     1.038    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y6            BUFR (Prop_bufr_I_O)         0.254     1.293 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=815, routed)         0.369     1.662    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/tx_mac_aclk
    RAMB36_X0Y10         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.609     1.053    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.236    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mii_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_tx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y6     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10  trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y83  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y84  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y79  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y80  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y81  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y82  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X36Y55  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X36Y55  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst3_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y76   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y76   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y55  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y55  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst3_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y55  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y56  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y59   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y60   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y56   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y77   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CAPTURE_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y76   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y76   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y55  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y55  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst3_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y55  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y56  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X36Y57  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y58   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst0_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y58   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst1_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y58   trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.148ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.790ns  (logic 0.580ns (15.302%)  route 3.210ns (84.698%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=105, routed)         2.886     3.342    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst/DPRA3
    SLICE_X38Y68         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     3.466 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.324     3.790    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[60].RAM64X1D_inst60_out
    SLICE_X40Y68         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y68         FDRE (Setup_fdre_C_D)       -0.062     5.938    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[67]
  -------------------------------------------------------------------
                         required time                          5.938    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.926ns  (logic 1.220ns (31.072%)  route 2.706ns (68.928%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=161, routed)         1.310     1.766    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/bus2ip_addr[1]
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.890 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_15/O
                         net (fo=1, routed)           1.087     2.977    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_15_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I1_O)        0.124     3.101 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_7/O
                         net (fo=1, routed)           0.000     3.101    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_7_n_0
    SLICE_X47Y72         MUXF7 (Prop_muxf7_I1_O)      0.217     3.318 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg_i_2/O
                         net (fo=1, routed)           0.310     3.627    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_reg
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.299     3.926 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_i_1/O
                         net (fo=1, routed)           0.000     3.926    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request_n_2
    SLICE_X46Y71         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X46Y71         FDRE (Setup_fdre_C_D)        0.077     6.077    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.782ns  (logic 0.580ns (15.337%)  route 3.202ns (84.663%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=105, routed)         2.731     3.187    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/DPRA3
    SLICE_X34Y68         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     3.311 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.471     3.782    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst62_out
    SLICE_X40Y68         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y68         FDRE (Setup_fdre_C_D)       -0.040     5.960    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[69]
  -------------------------------------------------------------------
                         required time                          5.960    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.736ns  (logic 0.580ns (15.526%)  route 3.156ns (84.474%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=105, routed)         2.542     2.998    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/DPRA3
    SLICE_X34Y68         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     3.122 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.613     3.736    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[63].RAM64X1D_inst63_out
    SLICE_X40Y66         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)       -0.040     5.960    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[70]
  -------------------------------------------------------------------
                         required time                          5.960    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.712ns  (logic 0.580ns (15.625%)  route 3.132ns (84.375%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=161, routed)         2.667     3.123    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/DPRA0
    SLICE_X38Y67         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     3.247 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.465     3.712    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst56_out
    SLICE_X40Y66         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)       -0.062     5.938    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]
  -------------------------------------------------------------------
                         required time                          5.938    
                         arrival time                          -3.712    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.828ns  (logic 0.580ns (15.153%)  route 3.248ns (84.847%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=105, routed)         3.248     3.704    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DPRA3
    SLICE_X38Y71         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     3.828 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.828    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst__0
    SLICE_X38Y71         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y71         FDRE (Setup_fdre_C_D)        0.077     6.077    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[5]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.645ns  (logic 0.580ns (15.913%)  route 3.065ns (84.087%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=161, routed)         2.621     3.077    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst/DPRA0
    SLICE_X46Y68         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     3.201 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.444     3.645    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[17].RAM64X1D_inst17_out
    SLICE_X45Y66         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X45Y66         FDRE (Setup_fdre_C_D)       -0.092     5.908    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[24]
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.775ns  (logic 0.580ns (15.364%)  route 3.195ns (84.636%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=105, routed)         3.195     3.651    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DPRA3
    SLICE_X38Y72         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     3.775 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     3.775    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst__0
    SLICE_X38Y72         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y72         FDRE (Setup_fdre_C_D)        0.079     6.079    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[0]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.608ns  (logic 0.580ns (16.076%)  route 3.028ns (83.924%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=161, routed)         2.538     2.994    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/DPRA0
    SLICE_X46Y70         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     3.118 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.490     3.608    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst27_out
    SLICE_X44Y68         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X44Y68         FDRE (Setup_fdre_C_D)       -0.081     5.919    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[34]
  -------------------------------------------------------------------
                         required time                          5.919    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.597ns  (logic 0.580ns (16.124%)  route 3.017ns (83.876%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=161, routed)         2.535     2.991    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/DPRA0
    SLICE_X46Y69         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     3.115 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.482     3.597    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst21_out
    SLICE_X45Y68         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X45Y68         FDRE (Setup_fdre_C_D)       -0.061     5.939    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[28]
  -------------------------------------------------------------------
                         required time                          5.939    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                  2.342    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.227ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.926ns  (logic 0.456ns (49.222%)  route 0.470ns (50.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/Q
                         net (fo=2, routed)           0.470     0.926    trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_in
    SLICE_X30Y48         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)       -0.047     3.153    trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.643ns  (logic 0.518ns (31.520%)  route 1.125ns (68.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[24]/C
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[24]/Q
                         net (fo=2, routed)           1.125     1.643    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X28Y75         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.643    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.462ns  (logic 0.478ns (32.688%)  route 0.984ns (67.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[21]/C
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[21]/Q
                         net (fo=2, routed)           0.984     1.462    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X12Y71         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X12Y71         FDRE (Setup_fdre_C_D)       -0.227     5.773    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.773    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.542ns  (logic 0.456ns (29.574%)  route 1.086ns (70.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[25]/C
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[25]/Q
                         net (fo=2, routed)           1.086     1.542    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X29Y71         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X29Y71         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.480ns  (logic 0.456ns (30.811%)  route 1.024ns (69.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[4]/C
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[4]/Q
                         net (fo=2, routed)           1.024     1.480    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X28Y72         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X28Y72         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.415ns  (logic 0.518ns (36.596%)  route 0.897ns (63.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[18]/C
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[18]/Q
                         net (fo=2, routed)           0.897     1.415    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X31Y70         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y70         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.415ns  (logic 0.518ns (36.596%)  route 0.897ns (63.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[19]/C
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[19]/Q
                         net (fo=2, routed)           0.897     1.415    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X31Y71         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y71         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.522ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.431ns  (logic 0.518ns (36.188%)  route 0.913ns (63.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[8]/C
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[8]/Q
                         net (fo=2, routed)           0.913     1.431    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X30Y72         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X30Y72         FDRE (Setup_fdre_C_D)       -0.047     5.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  4.522    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.341ns  (logic 0.456ns (34.002%)  route 0.885ns (65.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[5]/C
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[5]/Q
                         net (fo=2, routed)           0.885     1.341    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X28Y73         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.341    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.334ns  (logic 0.456ns (34.195%)  route 0.878ns (65.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[9]/C
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[9]/Q
                         net (fo=2, routed)           0.878     1.334    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X29Y72         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.334    
  -------------------------------------------------------------------
                         slack                                  4.571    





---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.260ns  (logic 0.518ns (41.113%)  route 0.742ns (58.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50                                       0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/Q
                         net (fo=2, routed)           0.742     1.260    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_in
    SLICE_X1Y53          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X1Y53          FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.260    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.062ns  (logic 0.419ns (39.438%)  route 0.643ns (60.562%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51                                       0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/Q
                         net (fo=1, routed)           0.643     1.062    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[4]
    SLICE_X4Y51          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)       -0.237     2.963    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          2.963    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.215ns  (logic 0.456ns (37.524%)  route 0.759ns (62.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51                                       0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/Q
                         net (fo=1, routed)           0.759     1.215    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[2]
    SLICE_X4Y49          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)       -0.067     3.133    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          3.133    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.047ns  (logic 0.419ns (40.015%)  route 0.628ns (59.985%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51                                       0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[9]/C
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[9]/Q
                         net (fo=1, routed)           0.628     1.047    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[9]
    SLICE_X4Y51          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)       -0.215     2.985    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          2.985    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.146%)  route 0.625ns (59.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51                                       0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/Q
                         net (fo=1, routed)           0.625     1.044    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[5]
    SLICE_X4Y51          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)       -0.215     2.985    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          2.985    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.154ns  (logic 0.518ns (44.871%)  route 0.636ns (55.129%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50                                       0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/Q
                         net (fo=1, routed)           0.636     1.154    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[1]
    SLICE_X4Y51          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)       -0.092     3.108    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          3.108    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.944ns  (logic 0.419ns (44.401%)  route 0.525ns (55.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51                                       0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/Q
                         net (fo=1, routed)           0.525     0.944    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[8]
    SLICE_X5Y52          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X5Y52          FDRE (Setup_fdre_C_D)       -0.254     2.946    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.195%)  route 0.580ns (52.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50                                       0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/Q
                         net (fo=1, routed)           0.580     1.098    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[0]
    SLICE_X4Y51          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X4Y51          FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.585%)  route 0.615ns (57.415%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/Q
                         net (fo=2, routed)           0.615     1.071    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_in
    SLICE_X30Y47         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X30Y47         FDRE (Setup_fdre_C_D)       -0.047     3.153    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.990ns  (logic 0.518ns (52.307%)  route 0.472ns (47.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50                                       0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/Q
                         net (fo=1, routed)           0.472     0.990    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[7]
    SLICE_X3Y50          FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)       -0.081     3.119    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          3.119    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  2.129    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.472ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 update_speed
                            (input port)
  Destination:            axi_lite_controller/update_speed_sync_inst/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.433ns  (logic 1.353ns (55.602%)  route 1.080ns (44.398%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  update_speed (IN)
                         net (fo=0)                   0.000     0.000    update_speed
    V16                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  update_speed_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.433    axi_lite_controller/update_speed_sync_inst/data_in
    SLICE_X0Y60          FDRE                                         r  axi_lite_controller/update_speed_sync_inst/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)       -0.095     3.905    axi_lite_controller/update_speed_sync_inst/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.905    
                         arrival time                          -2.433    
  -------------------------------------------------------------------
                         slack                                  1.472    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.617ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.412ns  (logic 0.642ns (26.619%)  route 1.770ns (73.381%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.770     2.288    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X40Y63         LUT6 (Prop_lut6_I4_O)        0.124     2.412 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.412    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1_n_0
    SLICE_X40Y63         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y63         FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -2.412    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.405ns  (logic 0.642ns (26.699%)  route 1.763ns (73.301%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.763     2.281    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X40Y63         LUT6 (Prop_lut6_I4_O)        0.124     2.405 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[18]_i_1__1/O
                         net (fo=1, routed)           0.000     2.405    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[18]_i_1__1_n_0
    SLICE_X40Y63         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y63         FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[18]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.364ns  (logic 0.642ns (27.163%)  route 1.722ns (72.837%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.722     2.240    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X45Y65         LUT6 (Prop_lut6_I4_O)        0.124     2.364 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1/O
                         net (fo=1, routed)           0.000     2.364    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1_n_0
    SLICE_X45Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X45Y65         FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.352ns  (logic 0.642ns (27.301%)  route 1.710ns (72.699%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.710     2.228    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X44Y63         LUT6 (Prop_lut6_I4_O)        0.124     2.352 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__1/O
                         net (fo=1, routed)           0.000     2.352    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__1_n_0
    SLICE_X44Y63         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.245ns  (logic 0.642ns (28.600%)  route 1.603ns (71.400%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.603     2.121    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X45Y64         LUT6 (Prop_lut6_I4_O)        0.124     2.245 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.245    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__1_n_0
    SLICE_X45Y64         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X45Y64         FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.245    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.199ns  (logic 0.642ns (29.198%)  route 1.557ns (70.802%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.557     2.075    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X45Y64         LUT6 (Prop_lut6_I4_O)        0.124     2.199 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1/O
                         net (fo=1, routed)           0.000     2.199    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1_n_0
    SLICE_X45Y64         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X45Y64         FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.199    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.178ns  (logic 0.642ns (29.480%)  route 1.536ns (70.520%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.536     2.054    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X45Y64         LUT6 (Prop_lut6_I4_O)        0.124     2.178 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__1/O
                         net (fo=1, routed)           0.000     2.178    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__1_n_0
    SLICE_X45Y64         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X45Y64         FDRE (Setup_fdre_C_D)        0.032     6.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.137ns  (logic 0.642ns (30.043%)  route 1.495ns (69.957%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.495     2.013    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X44Y63         LUT6 (Prop_lut6_I4_O)        0.124     2.137 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[26]_i_1__1/O
                         net (fo=1, routed)           0.000     2.137    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[26]_i_1__1_n_0
    SLICE_X44Y63         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -2.137    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.066ns  (logic 0.642ns (31.072%)  route 1.424ns (68.928%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.424     1.942    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X45Y65         LUT6 (Prop_lut6_I4_O)        0.124     2.066 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.066    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1_n_0
    SLICE_X45Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X45Y65         FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -2.066    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.672%)  route 1.385ns (68.328%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.385     1.903    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X40Y63         LUT6 (Prop_lut6_I4_O)        0.124     2.027 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.027    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[4]_i_1__1_n_0
    SLICE_X40Y63         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y63         FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.027    
  -------------------------------------------------------------------
                         slack                                  4.004    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.287ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.855ns  (logic 0.456ns (24.584%)  route 1.399ns (75.416%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/Q
                         net (fo=3, routed)           1.399     1.855    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[7]
    SLICE_X4Y55          FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X4Y55          FDRE (Setup_fdre_C_D)       -0.058     3.142    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          3.142    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.840ns  (logic 0.456ns (24.780%)  route 1.384ns (75.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/Q
                         net (fo=3, routed)           1.384     1.840    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[8]
    SLICE_X4Y55          FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X4Y55          FDRE (Setup_fdre_C_D)       -0.047     3.153    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -1.840    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.720ns  (logic 0.456ns (26.506%)  route 1.264ns (73.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/Q
                         net (fo=3, routed)           1.264     1.720    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[11]
    SLICE_X4Y55          FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X4Y55          FDRE (Setup_fdre_C_D)       -0.093     3.107    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          3.107    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.688ns  (logic 0.456ns (27.006%)  route 1.232ns (72.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/Q
                         net (fo=3, routed)           1.232     1.688    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[6]
    SLICE_X4Y55          FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X4Y55          FDRE (Setup_fdre_C_D)       -0.061     3.139    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          3.139    
                         arrival time                          -1.688    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.532ns  (logic 0.456ns (29.760%)  route 1.076ns (70.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/Q
                         net (fo=3, routed)           1.076     1.532    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[10]
    SLICE_X4Y55          FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X4Y55          FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.532    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.565ns  (logic 0.456ns (29.136%)  route 1.109ns (70.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/Q
                         net (fo=3, routed)           1.109     1.565    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[9]
    SLICE_X4Y55          FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X4Y55          FDRE (Setup_fdre_C_D)       -0.062     3.138    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.587%)  route 0.615ns (57.413%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50                                       0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/Q
                         net (fo=2, routed)           0.615     1.071    trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_in
    SLICE_X3Y52          FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  2.034    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.222ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.731ns  (logic 0.456ns (26.349%)  route 1.275ns (73.651%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           1.275     1.731    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X8Y60          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)       -0.047     5.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.319ns  (logic 0.456ns (34.561%)  route 0.863ns (65.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X17Y49         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.863     1.319    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/filter_enable_reg[0]
    SLICE_X15Y54         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.313ns  (logic 0.456ns (34.735%)  route 0.857ns (65.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X17Y49         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.857     1.313    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X13Y57         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X13Y57         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.308ns  (logic 0.456ns (34.872%)  route 0.852ns (65.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X17Y49         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.852     1.308    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/filter_enable_reg[0]
    SLICE_X15Y53         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.268ns  (logic 0.456ns (35.953%)  route 0.812ns (64.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X18Y49         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.812     1.268    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/filter_enable_reg[0]
    SLICE_X15Y56         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y56         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.891%)  route 0.607ns (57.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.607     1.063    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0_0
    SLICE_X28Y59         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                  4.842    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.091ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.889ns  (logic 0.419ns (47.109%)  route 0.470ns (52.891%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/Q
                         net (fo=1, routed)           0.470     0.889    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_in
    SLICE_X30Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X30Y51         FDRE (Setup_fdre_C_D)       -0.220     2.980    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          2.980    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.920ns  (logic 0.456ns (49.545%)  route 0.464ns (50.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/Q
                         net (fo=3, routed)           0.464     0.920    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_in
    SLICE_X31Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X31Y51         FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.434%)  route 0.448ns (49.566%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/Q
                         net (fo=2, routed)           0.448     0.904    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_in
    SLICE_X29Y52         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X29Y52         FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                  2.201    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk
  To Clock:  mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.139ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.766ns  (logic 0.456ns (59.542%)  route 0.310ns (40.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.310     0.766    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X5Y71          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X5Y71          FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             28.489ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.542ns  (logic 1.021ns (28.824%)  route 2.521ns (71.176%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           1.116     1.594    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[6]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.295     1.889 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_5/O
                         net (fo=1, routed)           0.670     2.559    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_5_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.124     2.683 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.735     3.418    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I3_O)        0.124     3.542 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.542    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X5Y74          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X5Y74          FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                 28.489    

Slack (MET) :             30.179ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.850ns  (logic 0.580ns (31.354%)  route 1.270ns (68.646%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/Q
                         net (fo=2, routed)           1.270     1.726    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[11]
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.124     1.850 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[11]_i_1/O
                         net (fo=1, routed)           0.000     1.850    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_9
    SLICE_X4Y74          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)        0.029    32.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.850    
  -------------------------------------------------------------------
                         slack                                 30.179    

Slack (MET) :             30.296ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.735ns  (logic 0.773ns (44.557%)  route 0.962ns (55.443%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           0.962     1.440    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.295     1.735 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.735    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X4Y74          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                 30.296    

Slack (MET) :             30.307ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.772ns  (logic 0.580ns (32.730%)  route 1.192ns (67.270%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/Q
                         net (fo=2, routed)           1.192     1.648    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[14]
    SLICE_X2Y75          LUT4 (Prop_lut4_I0_O)        0.124     1.772 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.772    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_6
    SLICE_X2Y75          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X2Y75          FDRE (Setup_fdre_C_D)        0.079    32.079    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[14]
  -------------------------------------------------------------------
                         required time                         32.079    
                         arrival time                          -1.772    
  -------------------------------------------------------------------
                         slack                                 30.307    

Slack (MET) :             30.352ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.677ns  (logic 0.718ns (42.807%)  route 0.959ns (57.193%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/Q
                         net (fo=2, routed)           0.959     1.378    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[15]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.299     1.677 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[15]_i_2/O
                         net (fo=1, routed)           0.000     1.677    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_5
    SLICE_X1Y74          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X1Y74          FDRE (Setup_fdre_C_D)        0.029    32.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[15]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.677    
  -------------------------------------------------------------------
                         slack                                 30.352    

Slack (MET) :             30.368ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.711ns  (logic 0.642ns (37.521%)  route 1.069ns (62.479%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/Q
                         net (fo=2, routed)           1.069     1.587    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[13]
    SLICE_X2Y75          LUT4 (Prop_lut4_I0_O)        0.124     1.711 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.711    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_7
    SLICE_X2Y75          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X2Y75          FDRE (Setup_fdre_C_D)        0.079    32.079    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]
  -------------------------------------------------------------------
                         required time                         32.079    
                         arrival time                          -1.711    
  -------------------------------------------------------------------
                         slack                                 30.368    

Slack (MET) :             30.508ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.573ns  (logic 0.580ns (36.877%)  route 0.993ns (63.123%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/Q
                         net (fo=2, routed)           0.993     1.449    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[12]
    SLICE_X2Y75          LUT4 (Prop_lut4_I0_O)        0.124     1.573 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.573    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_8
    SLICE_X2Y75          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X2Y75          FDRE (Setup_fdre_C_D)        0.081    32.081    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]
  -------------------------------------------------------------------
                         required time                         32.081    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                 30.508    

Slack (MET) :             30.630ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.449ns  (logic 0.642ns (44.304%)  route 0.807ns (55.696%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.807     1.325    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X2Y73          LUT4 (Prop_lut4_I0_O)        0.124     1.449 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.449    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X2Y73          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X2Y73          FDRE (Setup_fdre_C_D)        0.079    32.079    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.079    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                 30.630    

Slack (MET) :             30.632ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.449ns  (logic 0.642ns (44.295%)  route 0.807ns (55.705%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.807     1.325    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[2]
    SLICE_X2Y73          LUT4 (Prop_lut4_I0_O)        0.124     1.449 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.449    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_18
    SLICE_X2Y73          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X2Y73          FDRE (Setup_fdre_C_D)        0.081    32.081    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]
  -------------------------------------------------------------------
                         required time                         32.081    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                 30.632    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.705%)  route 2.960ns (79.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.535ns = ( 13.535 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.724     5.788    example_resets/CLK_OUT1
    SLICE_X2Y51          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.478     6.266 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          1.842     8.107    example_resets/tx_fifo_resetn
    SLICE_X46Y55         LUT1 (Prop_lut1_I0_O)        0.295     8.402 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         1.119     9.521    ip_layer_inst/rx/rx_fifo_reset
    SLICE_X47Y46         FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.675    13.535    ip_layer_inst/rx/CLK_OUT1
    SLICE_X47Y46         FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.211    13.746    
                         clock uncertainty           -0.064    13.682    
    SLICE_X47Y46         FDCE (Recov_fdce_C_CLR)     -0.405    13.277    ip_layer_inst/rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.277    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.705%)  route 2.960ns (79.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.535ns = ( 13.535 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.724     5.788    example_resets/CLK_OUT1
    SLICE_X2Y51          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.478     6.266 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          1.842     8.107    example_resets/tx_fifo_resetn
    SLICE_X46Y55         LUT1 (Prop_lut1_I0_O)        0.295     8.402 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         1.119     9.521    ip_layer_inst/rx/rx_fifo_reset
    SLICE_X47Y46         FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.675    13.535    ip_layer_inst/rx/CLK_OUT1
    SLICE_X47Y46         FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.211    13.746    
                         clock uncertainty           -0.064    13.682    
    SLICE_X47Y46         FDCE (Recov_fdce_C_CLR)     -0.405    13.277    ip_layer_inst/rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.277    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.773ns (20.705%)  route 2.960ns (79.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.535ns = ( 13.535 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.724     5.788    example_resets/CLK_OUT1
    SLICE_X2Y51          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.478     6.266 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          1.842     8.107    example_resets/tx_fifo_resetn
    SLICE_X46Y55         LUT1 (Prop_lut1_I0_O)        0.295     8.402 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         1.119     9.521    ip_layer_inst/rx/rx_fifo_reset
    SLICE_X47Y46         FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.675    13.535    ip_layer_inst/rx/CLK_OUT1
    SLICE_X47Y46         FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.211    13.746    
                         clock uncertainty           -0.064    13.682    
    SLICE_X47Y46         FDCE (Recov_fdce_C_CLR)     -0.405    13.277    ip_layer_inst/rx/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.277    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/tx/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.773ns (21.692%)  route 2.791ns (78.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.724     5.788    example_resets/CLK_OUT1
    SLICE_X2Y51          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.478     6.266 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          1.842     8.107    example_resets/tx_fifo_resetn
    SLICE_X46Y55         LUT1 (Prop_lut1_I0_O)        0.295     8.402 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.949     9.351    ip_layer_inst/tx/rx_fifo_reset
    SLICE_X36Y50         FDCE                                         f  ip_layer_inst/tx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.517    13.378    ip_layer_inst/tx/CLK_OUT1
    SLICE_X36Y50         FDCE                                         r  ip_layer_inst/tx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.283    13.661    
                         clock uncertainty           -0.064    13.596    
    SLICE_X36Y50         FDCE (Recov_fdce_C_CLR)     -0.405    13.191    ip_layer_inst/tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.191    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/tx/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.773ns (21.692%)  route 2.791ns (78.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.168    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.257 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.967    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.063 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.724     5.788    example_resets/CLK_OUT1
    SLICE_X2Y51          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.478     6.266 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          1.842     8.107    example_resets/tx_fifo_resetn
    SLICE_X46Y55         LUT1 (Prop_lut1_I0_O)        0.295     8.402 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.949     9.351    ip_layer_inst/tx/rx_fifo_reset
    SLICE_X36Y50         FDCE                                         f  ip_layer_inst/tx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    T14                                               0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893     8.893 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.162    10.055    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.139 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    11.769    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    11.860 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        1.517    13.378    ip_layer_inst/tx/CLK_OUT1
    SLICE_X36Y50         FDCE                                         r  ip_layer_inst/tx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.283    13.661    
                         clock uncertainty           -0.064    13.596    
    SLICE_X36Y50         FDCE (Recov_fdce_C_CLR)     -0.405    13.191    ip_layer_inst/tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.191    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  3.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.246ns (15.201%)  route 1.372ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.603     1.983    example_resets/CLK_OUT1
    SLICE_X2Y51          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.148     2.131 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          0.875     3.006    example_resets/tx_fifo_resetn
    SLICE_X46Y55         LUT1 (Prop_lut1_I0_O)        0.098     3.104 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.498     3.602    ip_layer_inst/rx/rx_fifo_reset
    SLICE_X47Y46         FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.905     2.407    ip_layer_inst/rx/CLK_OUT1
    SLICE_X47Y46         FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.127     2.280    
    SLICE_X47Y46         FDCE (Remov_fdce_C_CLR)     -0.092     2.188    ip_layer_inst/rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.246ns (15.201%)  route 1.372ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.603     1.983    example_resets/CLK_OUT1
    SLICE_X2Y51          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.148     2.131 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          0.875     3.006    example_resets/tx_fifo_resetn
    SLICE_X46Y55         LUT1 (Prop_lut1_I0_O)        0.098     3.104 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.498     3.602    ip_layer_inst/rx/rx_fifo_reset
    SLICE_X47Y46         FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.905     2.407    ip_layer_inst/rx/CLK_OUT1
    SLICE_X47Y46         FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.127     2.280    
    SLICE_X47Y46         FDCE (Remov_fdce_C_CLR)     -0.092     2.188    ip_layer_inst/rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.246ns (15.201%)  route 1.372ns (84.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.603     1.983    example_resets/CLK_OUT1
    SLICE_X2Y51          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.148     2.131 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          0.875     3.006    example_resets/tx_fifo_resetn
    SLICE_X46Y55         LUT1 (Prop_lut1_I0_O)        0.098     3.104 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.498     3.602    ip_layer_inst/rx/rx_fifo_reset
    SLICE_X47Y46         FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.905     2.407    ip_layer_inst/rx/CLK_OUT1
    SLICE_X47Y46         FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.127     2.280    
    SLICE_X47Y46         FDCE (Remov_fdce_C_CLR)     -0.092     2.188    ip_layer_inst/rx/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/tx/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.246ns (15.917%)  route 1.300ns (84.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.603     1.983    example_resets/CLK_OUT1
    SLICE_X2Y51          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.148     2.131 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          0.875     3.006    example_resets/tx_fifo_resetn
    SLICE_X46Y55         LUT1 (Prop_lut1_I0_O)        0.098     3.104 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.425     3.529    ip_layer_inst/tx/rx_fifo_reset
    SLICE_X36Y50         FDCE                                         f  ip_layer_inst/tx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.840     2.342    ip_layer_inst/tx/CLK_OUT1
    SLICE_X36Y50         FDCE                                         r  ip_layer_inst/tx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.356     1.986    
    SLICE_X36Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.894    ip_layer_inst/tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/tx/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.246ns (15.917%)  route 1.300ns (84.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.809    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.860 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.355    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.381 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.603     1.983    example_resets/CLK_OUT1
    SLICE_X2Y51          FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.148     2.131 r  example_resets/gtx_resetn_reg/Q
                         net (fo=36, routed)          0.875     3.006    example_resets/tx_fifo_resetn
    SLICE_X46Y55         LUT1 (Prop_lut1_I0_O)        0.098     3.104 f  example_resets/FSM_sequential_state[1]_i_1/O
                         net (fo=156, routed)         0.425     3.529    ip_layer_inst/tx/rx_fifo_reset
    SLICE_X36Y50         FDCE                                         f  ip_layer_inst/tx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    T14                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.880    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.934 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.473    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.502 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=1459, routed)        0.840     2.342    ip_layer_inst/tx/CLK_OUT1
    SLICE_X36Y50         FDCE                                         r  ip_layer_inst/tx/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.356     1.986    
    SLICE_X36Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.894    ip_layer_inst/tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  1.635    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_rx_clk
  To Clock:  mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.479ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.085%)  route 0.602ns (56.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 43.193 - 40.000 ) 
    Source Clock Delay      (SCD):    3.449ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.329     1.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.817     2.146    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.657 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.792     3.449    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y68          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     3.905 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.602     4.507    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y67          FDCE                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    N16                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         1.267    41.267 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.688    41.955    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.440 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.753    43.193    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y67          FDCE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.234    43.427    
                         clock uncertainty           -0.035    43.392    
    SLICE_X1Y67          FDCE (Recov_fdce_C_CLR)     -0.405    42.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                 38.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.708%)  route 0.205ns (59.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.273     0.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.771 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.255     1.026    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y68          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.167 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.205     1.372    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y67          FDCE                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    N16                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    N16                  IBUF (Prop_ibuf_I_O)         0.734     0.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.334     1.068    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.322 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=836, routed)         0.291     1.613    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y67          FDCE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.572     1.041    
    SLICE_X1Y67          FDCE (Remov_fdce_C_CLR)     -0.092     0.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.423    





