{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668250041778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668250041778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 16:17:21 2022 " "Processing started: Sat Nov 12 16:17:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668250041778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250041778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor_Design -c Processor_Design " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_Design -c Processor_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250041778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668250042152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668250042152 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "maindec.v(28) " "Verilog HDL warning at maindec.v(28): extended using \"x\" or \"z\"" {  } { { "maindec.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/maindec.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668250051217 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "maindec.v(32) " "Verilog HDL warning at maindec.v(32): extended using \"x\" or \"z\"" {  } { { "maindec.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/maindec.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668250051217 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "maindec.v(13) " "Verilog HDL information at maindec.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "maindec.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/maindec.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668250051217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.v 1 1 " "Found 1 design units, including 1 entities, in source file maindec.v" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/maindec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/aludec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.v 1 1 " "Found 1 design units, including 1 entities, in source file flopr.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/flopr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/signext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.v 1 1 " "Found 1 design units, including 1 entities, in source file sl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/sl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d divider.v(1) " "Verilog HDL Declaration information at divider.v(1): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_Bit_Full_Adder " "Found entity 1: One_Bit_Full_Adder" {  } { { "One_Bit_Full_Adder.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/One_Bit_Full_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_module.v 1 1 " "Found 1 design units, including 1 entities, in source file divide_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_module " "Found entity 1: divide_module" {  } { { "divide_module.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divide_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_full_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_full_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_Bit_Full_Subtractor " "Found entity 1: One_Bit_Full_Subtractor" {  } { { "One_Bit_Full_Subtractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/One_Bit_Full_Subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_one_mux " "Found entity 1: two_one_mux" {  } { { "two_one_mux.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/two_one_mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051319 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Full_Adder_Substract.v " "Can't analyze file -- file Full_Adder_Substract.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668250051326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextliok.v 1 1 " "Found 1 design units, including 1 entities, in source file signextliok.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextLiOk " "Found entity 1: signextLiOk" {  } { { "signextLiOk.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/signextLiOk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_isa.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_isa.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_ISA " "Found entity 1: Processor_ISA" {  } { { "Processor_ISA.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/Processor_ISA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250051332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668250051445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor_ISA Processor_ISA:Process " "Elaborating entity \"Processor_ISA\" for hierarchy \"Processor_ISA:Process\"" {  } { { "top.v" "Process" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller Processor_ISA:Process\|controller:c " "Elaborating entity \"controller\" for hierarchy \"Processor_ISA:Process\|controller:c\"" {  } { { "Processor_ISA.v" "c" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/Processor_ISA.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051476 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alucontrol controller.v(7) " "Output port \"alucontrol\" at controller.v(7) has no driver" {  } { { "controller.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/controller.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668250051477 "|top|Processor_ISA:Process|controller:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec Processor_ISA:Process\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"Processor_ISA:Process\|controller:c\|maindec:md\"" {  } { { "controller.v" "md" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/controller.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath Processor_ISA:Process\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"Processor_ISA:Process\|datapath:dp\"" {  } { { "Processor_ISA.v" "dp" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/Processor_ISA.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr Processor_ISA:Process\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.v" "pcreg" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Processor_ISA:Process\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.v" "pcadd1" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 Processor_ISA:Process\|datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|sl2:immsh\"" {  } { { "datapath.v" "immsh" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Processor_ISA:Process\|datapath:dp\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|mux2:pcbrmux\"" {  } { { "datapath.v" "pcbrmux" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile Processor_ISA:Process\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|regfile:rf\"" {  } { { "datapath.v" "rf" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(10) " "Verilog HDL assignment warning at regfile.v(10): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/regfile.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668250051499 "|top|Processor_ISA:mips|datapath:dp|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Processor_ISA:Process\|datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|mux2:wrmux\"" {  } { { "datapath.v" "wrmux" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextLiOk Processor_ISA:Process\|datapath:dp\|signextLiOk:sel " "Elaborating entity \"signextLiOk\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|signextLiOk:sel\"" {  } { { "datapath.v" "sel" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Processor_ISA:Process\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\"" {  } { { "datapath.v" "alu" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b0 B0 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b0\" differs only in case from object \"B0\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b1 B1 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b1\" differs only in case from object \"B1\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b2 B2 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b2\" differs only in case from object \"B2\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b3 B3 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b3\" differs only in case from object \"B3\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b4 B4 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b4\" differs only in case from object \"B4\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b5 B5 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b5\" differs only in case from object \"B5\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b6 B6 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b6\" differs only in case from object \"B6\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b7 B7 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b7\" differs only in case from object \"B7\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b8 B8 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b8\" differs only in case from object \"B8\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b9 B9 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b9\" differs only in case from object \"B9\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b10 B10 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b10\" differs only in case from object \"B10\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b11 B11 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b11\" differs only in case from object \"B11\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b12 B12 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b12\" differs only in case from object \"B12\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b13 B13 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b13\" differs only in case from object \"B13\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b14 B14 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b14\" differs only in case from object \"B14\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b15 B15 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b15\" differs only in case from object \"B15\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b16 B16 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b16\" differs only in case from object \"B16\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b17 B17 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b17\" differs only in case from object \"B17\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b18 B18 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b18\" differs only in case from object \"B18\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b19 B19 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b19\" differs only in case from object \"B19\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b20 B20 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b20\" differs only in case from object \"B20\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b21 B21 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b21\" differs only in case from object \"B21\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b22 B22 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b22\" differs only in case from object \"B22\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b23 B23 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b23\" differs only in case from object \"B23\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b24 B24 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b24\" differs only in case from object \"B24\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b25 B25 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b25\" differs only in case from object \"B25\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b26 B26 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b26\" differs only in case from object \"B26\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b27 B27 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b27\" differs only in case from object \"B27\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b28 B28 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b28\" differs only in case from object \"B28\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b29 B29 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b29\" differs only in case from object \"B29\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b30 B30 full_adder_substractor.v(8) " "Verilog HDL Declaration information at full_adder_substractor.v(8): object \"b30\" differs only in case from object \"B30\" in the same scope" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668250051534 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder_substractor.v 1 1 " "Using design file full_adder_substractor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_Substractor " "Found entity 1: Full_Adder_Substractor" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668250051534 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1668250051534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder_Substractor Processor_ISA:Process\|datapath:dp\|alu:alu\|Full_Adder_Substractor:add " "Elaborating entity \"Full_Adder_Substractor\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\|Full_Adder_Substractor:add\"" {  } { { "alu.v" "add" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/alu.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051536 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "error 0 full_adder_substractor.v(8) " "Net \"error\" at full_adder_substractor.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "full_adder_substractor.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051538 "|top|mips:mips|datapath:dp|alu:alu|Full_Adder_Substractor:add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One_Bit_Full_Adder Processor_ISA:Process\|datapath:dp\|alu:alu\|Full_Adder_Substractor:add\|One_Bit_Full_Adder:B0 " "Elaborating entity \"One_Bit_Full_Adder\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\|Full_Adder_Substractor:add\|One_Bit_Full_Adder:B0\"" {  } { { "full_adder_substractor.v" "B0" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/full_adder_substractor.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier Processor_ISA:Process\|datapath:dp\|alu:alu\|multiplier:mul " "Elaborating entity \"multiplier\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\|multiplier:mul\"" {  } { { "alu.v" "mul" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/alu.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div " "Elaborating entity \"divider\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div\"" {  } { { "alu.v" "div" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051778 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout1\[31\] 0 divider.v(6) " "Net \"dout1\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051805 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout2\[31\] 0 divider.v(6) " "Net \"dout2\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051806 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout3\[31\] 0 divider.v(6) " "Net \"dout3\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051806 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout4\[31\] 0 divider.v(6) " "Net \"dout4\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051806 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout5\[31\] 0 divider.v(6) " "Net \"dout5\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051806 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout6\[31\] 0 divider.v(6) " "Net \"dout6\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051806 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout7\[31\] 0 divider.v(6) " "Net \"dout7\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051806 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout8\[31\] 0 divider.v(6) " "Net \"dout8\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051806 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout9\[31\] 0 divider.v(6) " "Net \"dout9\[31\]\" at divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051806 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout10\[31\] 0 divider.v(7) " "Net \"dout10\[31\]\" at divider.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051806 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout11\[31\] 0 divider.v(7) " "Net \"dout11\[31\]\" at divider.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051806 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout12\[31\] 0 divider.v(7) " "Net \"dout12\[31\]\" at divider.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051806 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout13\[31\] 0 divider.v(7) " "Net \"dout13\[31\]\" at divider.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051806 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout14\[31\] 0 divider.v(7) " "Net \"dout14\[31\]\" at divider.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051806 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout15\[31\] 0 divider.v(7) " "Net \"dout15\[31\]\" at divider.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051806 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout16\[31\] 0 divider.v(7) " "Net \"dout16\[31\]\" at divider.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051807 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout17\[31\] 0 divider.v(8) " "Net \"dout17\[31\]\" at divider.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051807 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout18\[31\] 0 divider.v(8) " "Net \"dout18\[31\]\" at divider.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051807 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout19\[31\] 0 divider.v(8) " "Net \"dout19\[31\]\" at divider.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051807 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout20\[31\] 0 divider.v(8) " "Net \"dout20\[31\]\" at divider.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051807 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout21\[31\] 0 divider.v(8) " "Net \"dout21\[31\]\" at divider.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051807 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout22\[31\] 0 divider.v(8) " "Net \"dout22\[31\]\" at divider.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051807 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout23\[31\] 0 divider.v(8) " "Net \"dout23\[31\]\" at divider.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051807 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout24\[31\] 0 divider.v(9) " "Net \"dout24\[31\]\" at divider.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051807 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout25\[31\] 0 divider.v(9) " "Net \"dout25\[31\]\" at divider.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051807 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout26\[31\] 0 divider.v(9) " "Net \"dout26\[31\]\" at divider.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051807 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout27\[31\] 0 divider.v(9) " "Net \"dout27\[31\]\" at divider.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051807 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout28\[31\] 0 divider.v(9) " "Net \"dout28\[31\]\" at divider.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051807 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout29\[31\] 0 divider.v(9) " "Net \"dout29\[31\]\" at divider.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051807 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dout30\[31\] 0 divider.v(9) " "Net \"dout30\[31\]\" at divider.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250051807 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q\[31\] divider.v(3) " "Output port \"q\[31\]\" at divider.v(3) has no driver" {  } { { "divider.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1668250051808 "|top|mips:mips|datapath:dp|alu:alu|divider:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_module Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div\|divide_module:m00 " "Elaborating entity \"divide_module\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div\|divide_module:m00\"" {  } { { "divider.v" "m00" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divider.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One_Bit_Full_Subtractor Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div\|divide_module:m00\|One_Bit_Full_Subtractor:ss " "Elaborating entity \"One_Bit_Full_Subtractor\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div\|divide_module:m00\|One_Bit_Full_Subtractor:ss\"" {  } { { "divide_module.v" "ss" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divide_module.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div\|divide_module:m00\|two_one_mux:mm " "Elaborating entity \"two_one_mux\" for hierarchy \"Processor_ISA:Process\|datapath:dp\|alu:alu\|divider:div\|divide_module:m00\|two_one_mux:mm\"" {  } { { "divide_module.v" "mm" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/divide_module.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250051813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "top.v" "imem" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250053065 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 63 imem.v(5) " "Verilog HDL warning at imem.v(5): number of words (18) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/imem.v" 5 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1668250053066 "|top|imem:imem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 imem.v(6) " "Verilog HDL assignment warning at imem.v(6): truncated value with size 32 to match size of target (24)" {  } { { "imem.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/imem.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668250053066 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.v(3) " "Net \"RAM.data_a\" at imem.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/imem.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250053066 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.v(3) " "Net \"RAM.waddr_a\" at imem.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/imem.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250053066 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.v(3) " "Net \"RAM.we_a\" at imem.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/imem.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1668250053066 "|top|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "top.v" "dmem" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250053066 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[31\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[31\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[30\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[30\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[29\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[29\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[28\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[28\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[27\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[27\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[26\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[26\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[25\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[25\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[24\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[24\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[23\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[23\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[22\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[22\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[21\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[21\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[20\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[20\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[19\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[19\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[18\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[18\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[17\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[17\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[16\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[16\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[15\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[15\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[14\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[14\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[13\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[13\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[12\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[12\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[11\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[11\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[10\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[10\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[9\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[9\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[8\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[8\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[7\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[7\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[6\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[6\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor_ISA:Process\|datapath:dp\|signimm\[5\] " "Net \"Processor_ISA:Process\|datapath:dp\|signimm\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "signimm\[5\]" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/datapath.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668250053428 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1668250053428 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Nipun/Desktop/Computer ORganization/Final/db/Processor_Design.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Nipun/Desktop/Computer ORganization/Final/db/Processor_Design.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1668250054252 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Processor_ISA:Process\|datapath:dp\|regfile:rf\|rf " "RAM logic \"Processor_ISA:Process\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "rf" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/regfile.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668250054266 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "imem:imem\|RAM " "RAM logic \"imem:imem\|RAM\" is uninferred because MIF is not supported for the selected family" {  } { { "imem.v" "RAM" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/imem.v" 3 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1668250054266 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:dmem\|RAM " "RAM logic \"dmem:dmem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.v" "RAM" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/dmem.v" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668250054266 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668250054266 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Nipun/Desktop/Computer ORganization/Final/db/Processor_Design.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Nipun/Desktop/Computer ORganization/Final/db/Processor_Design.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1668250054267 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "21 " "21 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668250054539 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[5\] GND " "Pin \"writedata\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[6\] GND " "Pin \"writedata\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[7\] GND " "Pin \"writedata\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[8\] GND " "Pin \"writedata\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[9\] GND " "Pin \"writedata\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[10\] GND " "Pin \"writedata\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[11\] GND " "Pin \"writedata\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[12\] GND " "Pin \"writedata\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[13\] GND " "Pin \"writedata\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[14\] GND " "Pin \"writedata\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[15\] GND " "Pin \"writedata\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[16\] GND " "Pin \"writedata\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[17\] GND " "Pin \"writedata\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[18\] GND " "Pin \"writedata\[18\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[19\] GND " "Pin \"writedata\[19\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[20\] GND " "Pin \"writedata\[20\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[21\] GND " "Pin \"writedata\[21\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[22\] GND " "Pin \"writedata\[22\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[23\] GND " "Pin \"writedata\[23\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[24\] GND " "Pin \"writedata\[24\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[25\] GND " "Pin \"writedata\[25\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[26\] GND " "Pin \"writedata\[26\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[27\] GND " "Pin \"writedata\[27\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[28\] GND " "Pin \"writedata\[28\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[29\] GND " "Pin \"writedata\[29\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[30\] GND " "Pin \"writedata\[30\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[31\] GND " "Pin \"writedata\[31\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|writedata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[5\] GND " "Pin \"dataadr\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[6\] GND " "Pin \"dataadr\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[7\] GND " "Pin \"dataadr\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[8\] GND " "Pin \"dataadr\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[9\] GND " "Pin \"dataadr\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[10\] GND " "Pin \"dataadr\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[11\] GND " "Pin \"dataadr\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[12\] GND " "Pin \"dataadr\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[13\] GND " "Pin \"dataadr\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[14\] GND " "Pin \"dataadr\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[15\] GND " "Pin \"dataadr\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[16\] GND " "Pin \"dataadr\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[17\] GND " "Pin \"dataadr\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[18\] GND " "Pin \"dataadr\[18\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[19\] GND " "Pin \"dataadr\[19\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[20\] GND " "Pin \"dataadr\[20\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[21\] GND " "Pin \"dataadr\[21\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[22\] GND " "Pin \"dataadr\[22\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[23\] GND " "Pin \"dataadr\[23\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[24\] GND " "Pin \"dataadr\[24\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[25\] GND " "Pin \"dataadr\[25\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[26\] GND " "Pin \"dataadr\[26\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[27\] GND " "Pin \"dataadr\[27\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[28\] GND " "Pin \"dataadr\[28\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[29\] GND " "Pin \"dataadr\[29\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[30\] GND " "Pin \"dataadr\[30\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataadr\[31\] GND " "Pin \"dataadr\[31\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|dataadr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memwrite GND " "Pin \"memwrite\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668250054658 "|top|memwrite"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668250054658 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668250054728 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668250055155 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nipun/Desktop/Computer ORganization/Final/output_files/Processor_Design.map.smsg " "Generated suppressed messages file C:/Users/Nipun/Desktop/Computer ORganization/Final/output_files/Processor_Design.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250055215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668250055684 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668250055684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668250055752 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668250055752 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668250055752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668250055752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668250055818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 16:17:35 2022 " "Processing ended: Sat Nov 12 16:17:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668250055818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668250055818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668250055818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668250055818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1668250057160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668250057160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 16:17:36 2022 " "Processing started: Sat Nov 12 16:17:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668250057160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668250057160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor_Design -c Processor_Design " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor_Design -c Processor_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668250057161 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668250057258 ""}
{ "Info" "0" "" "Project  = Processor_Design" {  } {  } 0 0 "Project  = Processor_Design" 0 0 "Fitter" 0 0 1668250057258 ""}
{ "Info" "0" "" "Revision = Processor_Design" {  } {  } 0 0 "Revision = Processor_Design" 0 0 "Fitter" 0 0 1668250057258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668250057395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668250057396 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor_Design 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"Processor_Design\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668250057406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668250057451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668250057451 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668250057572 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668250057578 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668250057691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668250057691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668250057691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668250057691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668250057691 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668250057691 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668250057691 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Nipun/Desktop/Computer ORganization/Final/" { { 0 { 0 ""} 0 3557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668250057694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Nipun/Desktop/Computer ORganization/Final/" { { 0 { 0 ""} 0 3559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668250057694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Nipun/Desktop/Computer ORganization/Final/" { { 0 { 0 ""} 0 3561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668250057694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Nipun/Desktop/Computer ORganization/Final/" { { 0 { 0 ""} 0 3563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668250057694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Nipun/Desktop/Computer ORganization/Final/" { { 0 { 0 ""} 0 3565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668250057694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Nipun/Desktop/Computer ORganization/Final/" { { 0 { 0 ""} 0 3567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668250057694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Nipun/Desktop/Computer ORganization/Final/" { { 0 { 0 ""} 0 3569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668250057694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Nipun/Desktop/Computer ORganization/Final/" { { 0 { 0 ""} 0 3571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668250057694 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668250057694 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668250057695 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668250057695 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668250057695 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668250057695 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668250057696 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "No exact pin location assignment(s) for 67 pins of 67 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1668250057850 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor_Design.sdc " "Synopsys Design Constraints File file not found: 'Processor_Design.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668250058373 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668250058373 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1668250058378 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1668250058378 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668250058378 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668250058409 ""}  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Nipun/Desktop/Computer ORganization/Final/" { { 0 { 0 ""} 0 3550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668250058409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node reset~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668250058409 ""}  } { { "top.v" "" { Text "C:/Users/Nipun/Desktop/Computer ORganization/Final/top.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Nipun/Desktop/Computer ORganization/Final/" { { 0 { 0 ""} 0 3551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668250058409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668250058876 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668250058877 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668250058877 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668250058878 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668250058879 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668250058880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668250058880 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668250058881 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668250058881 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1668250058881 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668250058881 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "65 unused 2.5V 0 65 0 " "Number of I/O pins in group: 65 (unused VREF, 2.5V VCCIO, 0 input, 65 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1668250058885 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1668250058885 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1668250058885 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668250058886 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668250058886 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 22 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668250058886 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668250058886 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668250058886 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668250058886 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668250058886 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668250058886 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668250058886 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1668250058886 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1668250058886 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668250058998 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1668250059003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668250059667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668250059717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668250059728 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668250063212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668250063212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668250063842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "C:/Users/Nipun/Desktop/Computer ORganization/Final/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1668250064217 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668250064217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1668250064845 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668250064845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668250064848 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1668250065043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668250065053 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668250065387 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668250065387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668250065946 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668250066667 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nipun/Desktop/Computer ORganization/Final/output_files/Processor_Design.fit.smsg " "Generated suppressed messages file C:/Users/Nipun/Desktop/Computer ORganization/Final/output_files/Processor_Design.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668250066898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5569 " "Peak virtual memory: 5569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668250067365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 16:17:47 2022 " "Processing ended: Sat Nov 12 16:17:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668250067365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668250067365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668250067365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668250067365 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668250068508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668250068508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 16:17:48 2022 " "Processing started: Sat Nov 12 16:17:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668250068508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668250068508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processor_Design -c Processor_Design " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processor_Design -c Processor_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668250068508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1668250068804 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1668250069231 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668250069262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668250069567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 16:17:49 2022 " "Processing ended: Sat Nov 12 16:17:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668250069567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668250069567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668250069567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668250069567 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668250070257 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668250070841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668250070841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 16:17:50 2022 " "Processing started: Sat Nov 12 16:17:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668250070841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668250070841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor_Design -c Processor_Design " "Command: quartus_sta Processor_Design -c Processor_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668250070841 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668250070941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668250071178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668250071178 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668250071211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668250071211 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor_Design.sdc " "Synopsys Design Constraints File file not found: 'Processor_Design.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1668250071351 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668250071351 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668250071352 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668250071352 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668250071353 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668250071353 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668250071354 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668250071369 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1668250071373 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668250071375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.828 " "Worst-case setup slack is -5.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250071377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250071377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.828            -325.324 clk  " "   -5.828            -325.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250071377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668250071377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.944 " "Worst-case hold slack is 0.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250071380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250071380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 clk  " "    0.944               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250071380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668250071380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668250071384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668250071387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250071390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250071390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -101.142 clk  " "   -3.000            -101.142 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250071390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668250071390 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668250071399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668250071419 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668250072048 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668250072124 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668250072129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.574 " "Worst-case setup slack is -5.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.574            -306.667 clk  " "   -5.574            -306.667 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668250072131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.863 " "Worst-case hold slack is 0.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.863               0.000 clk  " "    0.863               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668250072135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668250072139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668250072142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -101.142 clk  " "   -3.000            -101.142 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668250072144 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668250072154 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668250072320 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668250072321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.711 " "Worst-case setup slack is -1.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.711             -87.805 clk  " "   -1.711             -87.805 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668250072324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk  " "    0.322               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668250072328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668250072331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668250072334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.030 clk  " "   -3.000             -72.030 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668250072337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668250072337 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668250073354 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668250073355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668250073412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 16:17:53 2022 " "Processing ended: Sat Nov 12 16:17:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668250073412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668250073412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668250073412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668250073412 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1668250074620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668250074620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 16:17:54 2022 " "Processing started: Sat Nov 12 16:17:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668250074620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668250074620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Processor_Design -c Processor_Design " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Processor_Design -c Processor_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668250074620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1668250075054 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_Design.vo C:/Users/Nipun/Desktop/Computer ORganization/Final/simulation/modelsim/ simulation " "Generated file Processor_Design.vo in folder \"C:/Users/Nipun/Desktop/Computer ORganization/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1668250075131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668250075176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 16:17:55 2022 " "Processing ended: Sat Nov 12 16:17:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668250075176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668250075176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668250075176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1668250075176 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 141 s " "Quartus Prime Full Compilation was successful. 0 errors, 141 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1668250075896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668250088191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668250088191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 16:18:08 2022 " "Processing started: Sat Nov 12 16:18:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668250088191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1668250088191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Processor_Design -c Processor_Design --netlist_type=sgate " "Command: quartus_npp Processor_Design -c Processor_Design --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1668250088191 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1668250088390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668250088865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 16:18:08 2022 " "Processing ended: Sat Nov 12 16:18:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668250088865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668250088865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668250088865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1668250088865 ""}
