

================================================================
== Vivado HLS Report for 'peaks'
================================================================
* Date:           Tue May 09 11:44:45 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        peaks
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.10|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  120013|  120013|  120014|  120014|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                    |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memset_shift_buf  |       5|       5|         2|          -|          -|       3|    no    |
        |- Local_Maxima      |  120005|  120005|         7|          1|          1|  120000|    yes   |
        +--------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     70|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     150|    496|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    151|
|Register         |        -|      -|     154|     83|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     304|    800|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP48E| FF | LUT |
    +-----------------------------+--------------------------+---------+-------+----+-----+
    |peaks_fcmp_32ns_32ns_1_4_U0  |peaks_fcmp_32ns_32ns_1_4  |        0|      0|  75|  248|
    |peaks_fcmp_32ns_32ns_1_4_U1  |peaks_fcmp_32ns_32ns_1_4  |        0|      0|  75|  248|
    +-----------------------------+--------------------------+---------+-------+----+-----+
    |Total                        |                          |        0|      0| 150|  496|
    +-----------------------------+--------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_190_p2          |     +    |      0|  0|  17|          17|           1|
    |indvarinc_fu_156_p2  |     +    |      0|  0|   2|           2|           1|
    |ap_sig_bdd_52        |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_327_p2    |    and   |      0|  0|   1|           1|           1|
    |tmp_11_fu_311_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_15_fu_317_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_17_fu_321_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_9_fu_307_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_184_p2   |   icmp   |      0|  0|   6|          17|          15|
    |notlhs4_fu_254_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs8_fu_289_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_218_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs5_fu_260_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs9_fu_295_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_224_p2     |   icmp   |      0|  0|   8|          23|           1|
    |tmp_1_fu_172_p2      |   icmp   |      0|  0|   2|           2|           3|
    |ap_sig_bdd_72        |    or    |      0|  0|   1|           1|           1|
    |tmp_14_fu_301_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_2_fu_230_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_7_fu_266_p2      |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  70|         141|          39|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   1|          6|    1|          6|
    |ap_reg_ppiten_pp0_it1        |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it2        |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it6        |   1|          2|    1|          2|
    |invdar_reg_100               |   2|          2|    2|          4|
    |shift_buf_1_2_phi_fu_125_p4  |  32|          2|   32|         64|
    |shift_buf_1_2_reg_122        |  32|          2|   32|         64|
    |shift_buf_1_9_phi_fu_137_p4  |  32|          2|   32|         64|
    |shift_buf_1_9_reg_132        |  32|          2|   32|         64|
    |tmp_6_reg_111                |  17|          2|   17|         34|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 151|         24|  151|        306|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   5|   0|    5|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6  |   1|   0|    1|          0|
    |exitcond_reg_362       |   1|   0|    1|          0|
    |indvarinc_reg_343      |   2|   0|    2|          0|
    |invdar_reg_100         |   2|   0|    2|          0|
    |or_cond_reg_409        |   1|   0|    1|          0|
    |shift_buf_1_2_reg_122  |  32|   0|   32|          0|
    |shift_buf_1_9_reg_132  |  32|   0|   32|          0|
    |tmp_11_reg_399         |   1|   0|    1|          0|
    |tmp_14_reg_394         |   1|   0|    1|          0|
    |tmp_17_reg_404         |   1|   0|    1|          0|
    |tmp_18_reg_371         |  17|   0|   32|         15|
    |tmp_1_reg_348          |   1|   0|    1|          0|
    |tmp_20_reg_376         |  32|   0|   32|          0|
    |tmp_2_reg_383          |   1|   0|    1|          0|
    |tmp_6_reg_111          |  17|   0|   17|          0|
    |tmp_7_reg_388          |   1|   0|    1|          0|
    |exitcond_reg_362       |   0|   1|    1|          0|
    |shift_buf_1_9_reg_132  |   0|  32|   32|          0|
    |tmp_18_reg_371         |   0|  17|   32|         15|
    |tmp_20_reg_376         |   0|  32|   32|          0|
    |tmp_2_reg_383          |   0|   1|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 154|  83|  267|         30|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     peaks    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     peaks    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     peaks    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     peaks    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     peaks    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     peaks    | return value |
|samples_V_dout      |  in |   32|   ap_fifo  |   samples_V  |    pointer   |
|samples_V_empty_n   |  in |    1|   ap_fifo  |   samples_V  |    pointer   |
|samples_V_read      | out |    1|   ap_fifo  |   samples_V  |    pointer   |
|amplitude_V_din     | out |   32|   ap_fifo  |  amplitude_V |    pointer   |
|amplitude_V_full_n  |  in |    1|   ap_fifo  |  amplitude_V |    pointer   |
|amplitude_V_write   | out |    1|   ap_fifo  |  amplitude_V |    pointer   |
|locations_V_din     | out |   32|   ap_fifo  |  locations_V |    pointer   |
|locations_V_full_n  |  in |    1|   ap_fifo  |  locations_V |    pointer   |
|locations_V_write   | out |    1|   ap_fifo  |  locations_V |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	2  / (!tmp_1)
	4  / (tmp_1)
4 --> 
	5  / true
5 --> 
	11  / (exitcond)
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: shift_buf [1/1] 0.00ns
:0  %shift_buf = alloca float

ST_1: shift_buf_1 [1/1] 0.00ns
:1  %shift_buf_1 = alloca float

ST_1: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %locations_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_6 [1/1] 0.00ns
:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(float* %amplitude_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_7 [1/1] 0.00ns
:4  %empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(float* %samples_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_17 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %samples_V), !map !7

ST_1: stg_18 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %amplitude_V), !map !11

ST_1: stg_19 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %locations_V), !map !15

ST_1: stg_20 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @peaks_str) nounwind

ST_1: stg_21 [1/1] 1.57ns
:9  br label %meminst


 <State 2>: 1.62ns
ST_2: invdar [1/1] 0.00ns
meminst:0  %invdar = phi i2 [ 0, %0 ], [ %indvarinc, %meminst15 ]

ST_2: indvarinc [1/1] 0.80ns
meminst:1  %indvarinc = add i2 %invdar, 1

ST_2: stg_24 [1/1] 1.62ns
meminst:2  switch i2 %invdar, label %meminst15 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

ST_2: stg_25 [1/1] 0.00ns
branch1:0  store float 0.000000e+00, float* %shift_buf_1

ST_2: stg_26 [1/1] 0.00ns
branch1:1  br label %meminst15

ST_2: stg_27 [1/1] 0.00ns
branch0:0  store float 0.000000e+00, float* %shift_buf

ST_2: stg_28 [1/1] 0.00ns
branch0:1  br label %meminst15

ST_2: tmp_1 [1/1] 1.36ns
meminst15:2  %tmp_1 = icmp eq i2 %invdar, -2


 <State 3>: 1.57ns
ST_3: shift_buf_load [1/1] 0.00ns
meminst15:0  %shift_buf_load = load float* %shift_buf

ST_3: shift_buf_1_load [1/1] 0.00ns
meminst15:1  %shift_buf_1_load = load float* %shift_buf_1

ST_3: stg_32 [1/1] 0.00ns
meminst15:3  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_shift_buf_str)

ST_3: empty_8 [1/1] 0.00ns
meminst15:4  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: stg_34 [1/1] 1.57ns
meminst15:5  br i1 %tmp_1, label %.preheader, label %meminst


 <State 4>: 2.30ns
ST_4: tmp_6 [1/1] 0.00ns
.preheader:2  %tmp_6 = phi i17 [ %i, %._crit_edge ], [ 0, %meminst15 ]

ST_4: exitcond [1/1] 2.30ns
.preheader:3  %exitcond = icmp eq i17 %tmp_6, -11072

ST_4: i [1/1] 2.08ns
.preheader:4  %i = add i17 %tmp_6, 1

ST_4: tmp_18 [1/1] 0.00ns
:0  %tmp_18 = zext i17 %tmp_6 to i32


 <State 5>: 3.76ns
ST_5: shift_buf_1_2 [1/1] 0.00ns
.preheader:0  %shift_buf_1_2 = phi float [ %shift_buf_1_9, %._crit_edge ], [ %shift_buf_1_load, %meminst15 ]

ST_5: shift_buf_1_9 [1/1] 0.00ns
.preheader:1  %shift_buf_1_9 = phi float [ %tmp_20, %._crit_edge ], [ %shift_buf_load, %meminst15 ]

ST_5: stg_41 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %3, label %1

ST_5: tmp_20 [1/1] 1.00ns
:5  %tmp_20 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %samples_V)

ST_5: shift_buf_1_2_to_int [1/1] 0.00ns
:6  %shift_buf_1_2_to_int = bitcast float %shift_buf_1_2 to i32

ST_5: tmp_3 [1/1] 0.00ns
:7  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %shift_buf_1_2_to_int, i32 23, i32 30)

ST_5: tmp_4 [1/1] 0.00ns
:8  %tmp_4 = trunc i32 %shift_buf_1_2_to_int to i23

ST_5: notlhs [1/1] 2.00ns
:12  %notlhs = icmp ne i8 %tmp_3, -1

ST_5: notrhs [1/1] 2.39ns
:13  %notrhs = icmp eq i23 %tmp_4, 0

ST_5: tmp_2 [1/1] 1.37ns
:14  %tmp_2 = or i1 %notrhs, %notlhs

ST_5: tmp_10 [4/4] 2.73ns
:19  %tmp_10 = fcmp olt float %shift_buf_1_2, %shift_buf_1_9

ST_5: tmp_16 [4/4] 2.73ns
:28  %tmp_16 = fcmp ogt float %shift_buf_1_9, %tmp_20


 <State 6>: 2.73ns
ST_6: tmp_10 [3/4] 2.73ns
:19  %tmp_10 = fcmp olt float %shift_buf_1_2, %shift_buf_1_9

ST_6: tmp_16 [3/4] 2.73ns
:28  %tmp_16 = fcmp ogt float %shift_buf_1_9, %tmp_20


 <State 7>: 3.76ns
ST_7: shift_buf_1_to_int [1/1] 0.00ns
:9  %shift_buf_1_to_int = bitcast float %shift_buf_1_9 to i32

ST_7: tmp_8 [1/1] 0.00ns
:10  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %shift_buf_1_to_int, i32 23, i32 30)

ST_7: tmp_5 [1/1] 0.00ns
:11  %tmp_5 = trunc i32 %shift_buf_1_to_int to i23

ST_7: notlhs4 [1/1] 2.00ns
:15  %notlhs4 = icmp ne i8 %tmp_8, -1

ST_7: notrhs5 [1/1] 2.39ns
:16  %notrhs5 = icmp eq i23 %tmp_5, 0

ST_7: tmp_7 [1/1] 1.37ns
:17  %tmp_7 = or i1 %notrhs5, %notlhs4

ST_7: tmp_10 [2/4] 2.73ns
:19  %tmp_10 = fcmp olt float %shift_buf_1_2, %shift_buf_1_9

ST_7: shift_buf_0_to_int [1/1] 0.00ns
:21  %shift_buf_0_to_int = bitcast float %tmp_20 to i32

ST_7: tmp_12 [1/1] 0.00ns
:22  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %shift_buf_0_to_int, i32 23, i32 30)

ST_7: tmp_13 [1/1] 0.00ns
:23  %tmp_13 = trunc i32 %shift_buf_0_to_int to i23

ST_7: notlhs8 [1/1] 2.00ns
:24  %notlhs8 = icmp ne i8 %tmp_12, -1

ST_7: notrhs9 [1/1] 2.39ns
:25  %notrhs9 = icmp eq i23 %tmp_13, 0

ST_7: tmp_14 [1/1] 1.37ns
:26  %tmp_14 = or i1 %notrhs9, %notlhs8

ST_7: tmp_16 [2/4] 2.73ns
:28  %tmp_16 = fcmp ogt float %shift_buf_1_9, %tmp_20


 <State 8>: 4.10ns
ST_8: tmp_9 [1/1] 1.37ns
:18  %tmp_9 = and i1 %tmp_2, %tmp_7

ST_8: tmp_10 [1/4] 2.73ns
:19  %tmp_10 = fcmp olt float %shift_buf_1_2, %shift_buf_1_9

ST_8: tmp_11 [1/1] 1.37ns
:20  %tmp_11 = and i1 %tmp_9, %tmp_10

ST_8: tmp_15 [1/1] 1.37ns
:27  %tmp_15 = and i1 %tmp_7, %tmp_14

ST_8: tmp_16 [1/4] 2.73ns
:28  %tmp_16 = fcmp ogt float %shift_buf_1_9, %tmp_20

ST_8: tmp_17 [1/1] 1.37ns
:29  %tmp_17 = and i1 %tmp_15, %tmp_16


 <State 9>: 1.37ns
ST_9: or_cond [1/1] 1.37ns
:30  %or_cond = and i1 %tmp_11, %tmp_17

ST_9: stg_74 [1/1] 0.00ns
:31  br i1 %or_cond, label %2, label %._crit_edge


 <State 10>: 1.00ns
ST_10: empty_10 [1/1] 0.00ns
:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120000, i64 120000, i64 120000)

ST_10: stg_76 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

ST_10: tmp [1/1] 0.00ns
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2)

ST_10: stg_78 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_10: stg_79 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %locations_V, i32 %tmp_18)

ST_10: stg_80 [1/1] 1.00ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %amplitude_V, float %shift_buf_1_9)

ST_10: stg_81 [1/1] 0.00ns
:2  br label %._crit_edge

ST_10: empty_11 [1/1] 0.00ns
._crit_edge:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp)

ST_10: stg_83 [1/1] 0.00ns
._crit_edge:1  br label %.preheader


 <State 11>: 0.00ns
ST_11: stg_84 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ samples_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x2137d370b80; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ amplitude_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x2137d3704c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ locations_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x2137d370ca0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shift_buf            (alloca           ) [ 001100000000]
shift_buf_1          (alloca           ) [ 001100000000]
empty                (specinterface    ) [ 000000000000]
empty_6              (specinterface    ) [ 000000000000]
empty_7              (specinterface    ) [ 000000000000]
stg_17               (specbitsmap      ) [ 000000000000]
stg_18               (specbitsmap      ) [ 000000000000]
stg_19               (specbitsmap      ) [ 000000000000]
stg_20               (spectopmodule    ) [ 000000000000]
stg_21               (br               ) [ 011100000000]
invdar               (phi              ) [ 001100000000]
indvarinc            (add              ) [ 011100000000]
stg_24               (switch           ) [ 000000000000]
stg_25               (store            ) [ 000000000000]
stg_26               (br               ) [ 000000000000]
stg_27               (store            ) [ 000000000000]
stg_28               (br               ) [ 000000000000]
tmp_1                (icmp             ) [ 000111111110]
shift_buf_load       (load             ) [ 001111111110]
shift_buf_1_load     (load             ) [ 001111111110]
stg_32               (specloopname     ) [ 000000000000]
empty_8              (speclooptripcount) [ 000000000000]
stg_34               (br               ) [ 011111111110]
tmp_6                (phi              ) [ 000010000000]
exitcond             (icmp             ) [ 000011111110]
i                    (add              ) [ 000111111110]
tmp_18               (zext             ) [ 000011111110]
shift_buf_1_2        (phi              ) [ 000011111000]
shift_buf_1_9        (phi              ) [ 001111111110]
stg_41               (br               ) [ 000000000000]
tmp_20               (read             ) [ 000111111110]
shift_buf_1_2_to_int (bitcast          ) [ 000000000000]
tmp_3                (partselect       ) [ 000000000000]
tmp_4                (trunc            ) [ 000000000000]
notlhs               (icmp             ) [ 000000000000]
notrhs               (icmp             ) [ 000000000000]
tmp_2                (or               ) [ 000010111000]
shift_buf_1_to_int   (bitcast          ) [ 000000000000]
tmp_8                (partselect       ) [ 000000000000]
tmp_5                (trunc            ) [ 000000000000]
notlhs4              (icmp             ) [ 000000000000]
notrhs5              (icmp             ) [ 000000000000]
tmp_7                (or               ) [ 000010001000]
shift_buf_0_to_int   (bitcast          ) [ 000000000000]
tmp_12               (partselect       ) [ 000000000000]
tmp_13               (trunc            ) [ 000000000000]
notlhs8              (icmp             ) [ 000000000000]
notrhs9              (icmp             ) [ 000000000000]
tmp_14               (or               ) [ 000010001000]
tmp_9                (and              ) [ 000000000000]
tmp_10               (fcmp             ) [ 000000000000]
tmp_11               (and              ) [ 000010000100]
tmp_15               (and              ) [ 000000000000]
tmp_16               (fcmp             ) [ 000000000000]
tmp_17               (and              ) [ 000010000100]
or_cond              (and              ) [ 000010000010]
stg_74               (br               ) [ 000000000000]
empty_10             (speclooptripcount) [ 000000000000]
stg_76               (specloopname     ) [ 000000000000]
tmp                  (specregionbegin  ) [ 000000000000]
stg_78               (specpipeline     ) [ 000000000000]
stg_79               (write            ) [ 000000000000]
stg_80               (write            ) [ 000000000000]
stg_81               (br               ) [ 000000000000]
empty_11             (specregionend    ) [ 000000000000]
stg_83               (br               ) [ 000111111110]
stg_84               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="samples_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="amplitude_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="amplitude_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="locations_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="locations_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="peaks_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_shift_buf_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="shift_buf_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_buf/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="shift_buf_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_buf_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_20_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="stg_79_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="17" slack="6"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_79/10 "/>
</bind>
</comp>

<comp id="93" class="1004" name="stg_80_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="32" slack="5"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_80/10 "/>
</bind>
</comp>

<comp id="100" class="1005" name="invdar_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="1"/>
<pin id="102" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="invdar_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="tmp_6_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="17" slack="1"/>
<pin id="113" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_6_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="17" slack="0"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="1" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="122" class="1005" name="shift_buf_1_2_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="shift_buf_1_2 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="shift_buf_1_2_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="32" slack="2"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_buf_1_2/5 "/>
</bind>
</comp>

<comp id="132" class="1005" name="shift_buf_1_9_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift_buf_1_9 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="shift_buf_1_9_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="32" slack="2"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_buf_1_9/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvarinc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="stg_25_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="1"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_25/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="stg_27_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_27/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="2" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="shift_buf_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2"/>
<pin id="180" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_buf_load/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="shift_buf_1_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2"/>
<pin id="183" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_buf_1_load/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="exitcond_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="17" slack="0"/>
<pin id="186" dir="0" index="1" bw="17" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="17" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_18_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="17" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shift_buf_1_2_to_int_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="shift_buf_1_2_to_int/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="0" index="3" bw="6" slack="0"/>
<pin id="209" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="notlhs_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="notrhs_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="23" slack="0"/>
<pin id="226" dir="0" index="1" bw="23" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="shift_buf_1_to_int_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="shift_buf_1_to_int/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_8_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_5_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="254" class="1004" name="notlhs4_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="notrhs5_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="23" slack="0"/>
<pin id="262" dir="0" index="1" bw="23" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs5/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_7_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="shift_buf_0_to_int_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="2"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="shift_buf_0_to_int/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_12_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="0" index="3" bw="6" slack="0"/>
<pin id="280" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_13_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="notlhs8_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs8/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="notrhs9_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="23" slack="0"/>
<pin id="297" dir="0" index="1" bw="23" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs9/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_14_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_9_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="3"/>
<pin id="309" dir="0" index="1" bw="1" slack="1"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_11_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_15_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="1" slack="1"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_17_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="327" class="1004" name="or_cond_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="1" slack="1"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/9 "/>
</bind>
</comp>

<comp id="331" class="1005" name="shift_buf_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_buf "/>
</bind>
</comp>

<comp id="337" class="1005" name="shift_buf_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_buf_1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="indvarinc_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="352" class="1005" name="shift_buf_load_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="2"/>
<pin id="354" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shift_buf_load "/>
</bind>
</comp>

<comp id="357" class="1005" name="shift_buf_1_load_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="2"/>
<pin id="359" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shift_buf_1_load "/>
</bind>
</comp>

<comp id="362" class="1005" name="exitcond_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="366" class="1005" name="i_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="17" slack="0"/>
<pin id="368" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_18_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="6"/>
<pin id="373" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_20_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="383" class="1005" name="tmp_2_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="3"/>
<pin id="385" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_7_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_14_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_11_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_17_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="409" class="1005" name="or_cond_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="66" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="68" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="131"><net_src comp="125" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="143"><net_src comp="137" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="148"><net_src comp="125" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="137" pin="4"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="137" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="80" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="104" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="104" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="188"><net_src comp="115" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="115" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="115" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="125" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="217"><net_src comp="200" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="204" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="214" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="218" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="132" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="253"><net_src comp="236" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="240" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="250" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="254" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="288"><net_src comp="272" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="275" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="52" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="285" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="289" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="144" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="325"><net_src comp="317" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="150" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="334"><net_src comp="72" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="340"><net_src comp="76" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="346"><net_src comp="156" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="351"><net_src comp="172" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="178" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="360"><net_src comp="181" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="365"><net_src comp="184" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="190" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="374"><net_src comp="196" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="379"><net_src comp="80" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="386"><net_src comp="230" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="391"><net_src comp="266" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="397"><net_src comp="301" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="402"><net_src comp="311" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="407"><net_src comp="321" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="412"><net_src comp="327" pin="2"/><net_sink comp="409" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: amplitude_V | {10 }
	Port: locations_V | {10 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		stg_24 : 1
		tmp_1 : 1
	State 3
	State 4
		exitcond : 1
		i : 1
		tmp_18 : 1
	State 5
		shift_buf_1_2_to_int : 1
		tmp_3 : 2
		tmp_4 : 2
		notlhs : 3
		notrhs : 3
		tmp_2 : 4
		tmp_10 : 1
	State 6
	State 7
		tmp_8 : 1
		tmp_5 : 1
		notlhs4 : 2
		notrhs5 : 2
		tmp_7 : 3
		tmp_12 : 1
		tmp_13 : 1
		notlhs8 : 2
		notrhs9 : 2
		tmp_14 : 3
	State 8
		tmp_11 : 1
		tmp_17 : 1
	State 9
	State 10
		empty_11 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |     grp_fu_144     |    0    |    75   |   248   |
|          |     grp_fu_150     |    0    |    75   |   248   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_1_fu_172    |    0    |    0    |    1    |
|          |   exitcond_fu_184  |    0    |    0    |    6    |
|          |    notlhs_fu_218   |    0    |    0    |    3    |
|   icmp   |    notrhs_fu_224   |    0    |    0    |    8    |
|          |   notlhs4_fu_254   |    0    |    0    |    3    |
|          |   notrhs5_fu_260   |    0    |    0    |    8    |
|          |   notlhs8_fu_289   |    0    |    0    |    3    |
|          |   notrhs9_fu_295   |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    add   |  indvarinc_fu_156  |    0    |    0    |    2    |
|          |      i_fu_190      |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_9_fu_307    |    0    |    0    |    1    |
|          |    tmp_11_fu_311   |    0    |    0    |    1    |
|    and   |    tmp_15_fu_317   |    0    |    0    |    1    |
|          |    tmp_17_fu_321   |    0    |    0    |    1    |
|          |   or_cond_fu_327   |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_2_fu_230    |    0    |    0    |    1    |
|    or    |    tmp_7_fu_266    |    0    |    0    |    1    |
|          |    tmp_14_fu_301   |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|   read   |  tmp_20_read_fu_80 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   write  | stg_79_write_fu_86 |    0    |    0    |    0    |
|          | stg_80_write_fu_93 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |    tmp_18_fu_196   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_3_fu_204    |    0    |    0    |    0    |
|partselect|    tmp_8_fu_240    |    0    |    0    |    0    |
|          |    tmp_12_fu_275   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_4_fu_214    |    0    |    0    |    0    |
|   trunc  |    tmp_5_fu_250    |    0    |    0    |    0    |
|          |    tmp_13_fu_285   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    0    |   150   |   563   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    exitcond_reg_362    |    1   |
|        i_reg_366       |   17   |
|    indvarinc_reg_343   |    2   |
|     invdar_reg_100     |    2   |
|     or_cond_reg_409    |    1   |
|  shift_buf_1_2_reg_122 |   32   |
|  shift_buf_1_9_reg_132 |   32   |
|shift_buf_1_load_reg_357|   32   |
|   shift_buf_1_reg_337  |   32   |
| shift_buf_load_reg_352 |   32   |
|    shift_buf_reg_331   |   32   |
|     tmp_11_reg_399     |    1   |
|     tmp_14_reg_394     |    1   |
|     tmp_17_reg_404     |    1   |
|     tmp_18_reg_371     |   32   |
|      tmp_1_reg_348     |    1   |
|     tmp_20_reg_376     |   32   |
|      tmp_2_reg_383     |    1   |
|      tmp_6_reg_111     |   17   |
|      tmp_7_reg_388     |    1   |
+------------------------+--------+
|          Total         |   302  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_150 |  p1  |   2  |  32  |   64   ||    32   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  1.571  ||    32   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   150  |   563  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   302  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   452  |   595  |
+-----------+--------+--------+--------+--------+
