{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590568185476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590568185483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 27 16:29:45 2020 " "Processing started: Wed May 27 16:29:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590568185483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590568185483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW3 -c HW3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW3 -c HW3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590568185483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590568186139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590568186139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "D:/QuartusCode/HW3/edge_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590568198684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590568198684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8051/m24aa256.v 1 1 " "Found 1 design units, including 1 entities, in source file 8051/m24aa256.v" { { "Info" "ISGN_ENTITY_NAME" "1 M24AA256 " "Found entity 1: M24AA256" {  } { { "8051/M24AA256.v" "" { Text "D:/QuartusCode/HW3/8051/M24AA256.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590568198687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590568198687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590568198690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590568198690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3.v 1 1 " "Found 1 design units, including 1 entities, in source file hw3.v" { { "Info" "ISGN_ENTITY_NAME" "1 HW3 " "Found entity 1: HW3" {  } { { "HW3.v" "" { Text "D:/QuartusCode/HW3/HW3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590568198693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590568198693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fail_pos_edge edge_detect.v(17) " "Verilog HDL Implicit Net warning at edge_detect.v(17): created implicit net for \"fail_pos_edge\"" {  } { { "edge_detect.v" "" { Text "D:/QuartusCode/HW3/edge_detect.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590568198693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C " "Elaborating entity \"I2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590568198736 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Status_wr I2C.v(41) " "Verilog HDL or VHDL warning at I2C.v(41): object \"Status_wr\" assigned a value but never read" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590568198738 "|I2C"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write I2C.v(44) " "Verilog HDL or VHDL warning at I2C.v(44): object \"write\" assigned a value but never read" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590568198738 "|I2C"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read I2C.v(45) " "Verilog HDL or VHDL warning at I2C.v(45): object \"read\" assigned a value but never read" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590568198738 "|I2C"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C.v(68) " "Verilog HDL assignment warning at I2C.v(68): truncated value with size 32 to match size of target (1)" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590568198738 "|I2C"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C.v(69) " "Verilog HDL assignment warning at I2C.v(69): truncated value with size 32 to match size of target (1)" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590568198739 "|I2C"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C.v(70) " "Verilog HDL assignment warning at I2C.v(70): truncated value with size 32 to match size of target (1)" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590568198739 "|I2C"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C.v(75) " "Verilog HDL assignment warning at I2C.v(75): truncated value with size 32 to match size of target (1)" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590568198739 "|I2C"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C.v(76) " "Verilog HDL assignment warning at I2C.v(76): truncated value with size 32 to match size of target (1)" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590568198739 "|I2C"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C.v(77) " "Verilog HDL assignment warning at I2C.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590568198739 "|I2C"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C.v(78) " "Verilog HDL assignment warning at I2C.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590568198740 "|I2C"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_data_out I2C.v(24) " "Output port \"I2C_data_out\" at I2C.v(24) has no driver" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590568198748 "|I2C"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 22 -1 0 } } { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 28 -1 0 } } { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1590568199333 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1590568199333 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_sfr_cs GND " "Pin \"I2C_sfr_cs\" is stuck at GND" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590568199374 "|I2C|I2C_sfr_cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_data_out\[0\] GND " "Pin \"I2C_data_out\[0\]\" is stuck at GND" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590568199374 "|I2C|I2C_data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_data_out\[1\] GND " "Pin \"I2C_data_out\[1\]\" is stuck at GND" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590568199374 "|I2C|I2C_data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_data_out\[2\] GND " "Pin \"I2C_data_out\[2\]\" is stuck at GND" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590568199374 "|I2C|I2C_data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_data_out\[3\] GND " "Pin \"I2C_data_out\[3\]\" is stuck at GND" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590568199374 "|I2C|I2C_data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_data_out\[4\] GND " "Pin \"I2C_data_out\[4\]\" is stuck at GND" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590568199374 "|I2C|I2C_data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_data_out\[5\] GND " "Pin \"I2C_data_out\[5\]\" is stuck at GND" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590568199374 "|I2C|I2C_data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_data_out\[6\] GND " "Pin \"I2C_data_out\[6\]\" is stuck at GND" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590568199374 "|I2C|I2C_data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_data_out\[7\] GND " "Pin \"I2C_data_out\[7\]\" is stuck at GND" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590568199374 "|I2C|I2C_data_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1590568199374 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590568199461 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1590568199815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590568200010 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590568200010 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sfr_addr " "No output dependent on input pin \"sfr_addr\"" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590568200119 "|I2C|sfr_addr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2C_data_in\[0\] " "No output dependent on input pin \"I2C_data_in\[0\]\"" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590568200119 "|I2C|I2C_data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2C_data_in\[1\] " "No output dependent on input pin \"I2C_data_in\[1\]\"" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590568200119 "|I2C|I2C_data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2C_data_in\[2\] " "No output dependent on input pin \"I2C_data_in\[2\]\"" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590568200119 "|I2C|I2C_data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2C_data_in\[3\] " "No output dependent on input pin \"I2C_data_in\[3\]\"" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590568200119 "|I2C|I2C_data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2C_data_in\[4\] " "No output dependent on input pin \"I2C_data_in\[4\]\"" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590568200119 "|I2C|I2C_data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2C_data_in\[5\] " "No output dependent on input pin \"I2C_data_in\[5\]\"" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590568200119 "|I2C|I2C_data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2C_data_in\[6\] " "No output dependent on input pin \"I2C_data_in\[6\]\"" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590568200119 "|I2C|I2C_data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2C_data_in\[7\] " "No output dependent on input pin \"I2C_data_in\[7\]\"" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590568200119 "|I2C|I2C_data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sfr_wr " "No output dependent on input pin \"sfr_wr\"" {  } { { "I2C.v" "" { Text "D:/QuartusCode/HW3/I2C.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590568200119 "|I2C|sfr_wr"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1590568200119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590568200119 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590568200119 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1590568200119 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590568200119 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590568200119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590568200177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 27 16:30:00 2020 " "Processing ended: Wed May 27 16:30:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590568200177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590568200177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590568200177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590568200177 ""}
