// Seed: 3628343879
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_7;
  always @(posedge 1 or 1);
  always @(id_3++
  )
  begin : LABEL_0
    id_3 = 1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output wand id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    output wor id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_4 = 0;
endmodule
