/* SPDX-License-Identifier: GPL-2.0-only OR BSD-3-Clause */
/*
 * Copyright (c) 2023 MediaTek Inc.
 * Author: Chong-ming Wei <chong-ming.wei@mediatek.com>
 */

#ifndef _DT_BINDINGS_CLK_MT6991_H
#define _DT_BINDINGS_CLK_MT6991_H

/* CKSYS */
#define CLK_CK_AXI_SEL					0
#define CLK_CK_MEM_SUB_SEL				1
#define CLK_CK_IO_NOC_SEL				2
#define CLK_CK_P_AXI_SEL				3
#define CLK_CK_PEXTP0_AXI_SEL				4
#define CLK_CK_PEXTP1_USB_AXI_SEL			5
#define CLK_CK_P_FMEM_SUB_SEL				6
#define CLK_CK_PEXPT0_MEM_SUB_SEL			7
#define CLK_CK_PEXTP1_USB_MEM_SUB_SEL			8
#define CLK_CK_P_NOC_SEL				9
#define CLK_CK_EMI_N_SEL				10
#define CLK_CK_EMI_S_SEL				11
#define CLK_CK_AP2CONN_HOST_SEL				12
#define CLK_CK_ATB_SEL					13
#define CLK_CK_CIRQ_SEL					14
#define CLK_CK_PBUS_156M_SEL				15
#define CLK_CK_EFUSE_SEL				16
#define CLK_CK_MCL3GIC_SEL				17
#define CLK_CK_MCINFRA_SEL				18
#define CLK_CK_DSP_SEL					19
#define CLK_CK_MFG_REF_SEL				20
#define CLK_CK_MFG_EB_SEL				21
#define CLK_CK_UART_SEL					22
#define CLK_CK_SPI0_BCLK_SEL				23
#define CLK_CK_SPI1_BCLK_SEL				24
#define CLK_CK_SPI2_BCLK_SEL				25
#define CLK_CK_SPI3_BCLK_SEL				26
#define CLK_CK_SPI4_BCLK_SEL				27
#define CLK_CK_SPI5_BCLK_SEL				28
#define CLK_CK_SPI6_BCLK_SEL				29
#define CLK_CK_SPI7_BCLK_SEL				30
#define CLK_CK_MSDC30_1_SEL				31
#define CLK_CK_MSDC30_2_SEL				32
#define CLK_CK_DISP_PWM_SEL				33
#define CLK_CK_USB_TOP_1P_SEL				34
#define CLK_CK_USB_XHCI_1P_SEL				35
#define CLK_CK_USB_FMCNT_P1_SEL				36
#define CLK_CK_I2C_P_SEL				37
#define CLK_CK_I2C_EAST_SEL				38
#define CLK_CK_I2C_WEST_SEL				39
#define CLK_CK_I2C_NORTH_SEL				40
#define CLK_CK_AES_UFSFDE_SEL				41
#define CLK_CK_SEL					42
#define CLK_CK_AUD_1_SEL				43
#define CLK_CK_AUD_2_SEL				44
#define CLK_CK_ADSP_SEL					45
#define CLK_CK_ADSP_UARTHUB_BCLK_SEL			46
#define CLK_CK_DPMAIF_MAIN_SEL				47
#define CLK_CK_PWM_SEL					48
#define CLK_CK_MCUPM_SEL				49
#define CLK_CK_IPSEAST_SEL				50
#define CLK_CK_TL_SEL					51
#define CLK_CK_TL_P1_SEL				52
#define CLK_CK_TL_P2_SEL				53
#define CLK_CK_EMI_INTERFACE_546_SEL			54
#define CLK_CK_SDF_SEL					55
#define CLK_CK_UARTHUB_BCLK_SEL				56
#define CLK_CK_DPSW_CMP_26M_SEL				57
#define CLK_CK_SMAPCK_SEL				58
#define CLK_CK_SSR_PKA_SEL				59
#define CLK_CK_SSR_DMA_SEL				60
#define CLK_CK_SSR_KDF_SEL				61
#define CLK_CK_SSR_RNG_SEL				62
#define CLK_CK_SPU0_SEL					63
#define CLK_CK_SPU1_SEL					64
#define CLK_CK_DXCC_SEL					65
#define CLK_CK_APLL_I2SIN0_MCK_SEL			66
#define CLK_CK_APLL_I2SIN1_MCK_SEL			67
#define CLK_CK_APLL_I2SIN2_MCK_SEL			68
#define CLK_CK_APLL_I2SIN3_MCK_SEL			69
#define CLK_CK_APLL_I2SIN4_MCK_SEL			70
#define CLK_CK_APLL_I2SIN6_MCK_SEL			71
#define CLK_CK_APLL_I2SOUT0_MCK_SEL			72
#define CLK_CK_APLL_I2SOUT1_MCK_SEL			73
#define CLK_CK_APLL_I2SOUT2_MCK_SEL			74
#define CLK_CK_APLL_I2SOUT3_MCK_SEL			75
#define CLK_CK_APLL_I2SOUT4_MCK_SEL			76
#define CLK_CK_APLL_I2SOUT6_MCK_SEL			77
#define CLK_CK_APLL_FMI2S_MCK_SEL			78
#define CLK_CK_APLL_TDMOUT_MCK_SEL			79
#define CLK_CK_APLL12_CK_DIV_I2SIN0			80
#define CLK_CK_APLL12_CK_DIV_I2SIN1			81
#define CLK_CK_APLL12_CK_DIV_I2SIN2			82
#define CLK_CK_APLL12_CK_DIV_I2SIN3			83
#define CLK_CK_APLL12_CK_DIV_I2SIN4			84
#define CLK_CK_APLL12_CK_DIV_I2SIN6			85
#define CLK_CK_APLL12_CK_DIV_I2SOUT0			86
#define CLK_CK_APLL12_CK_DIV_I2SOUT1			87
#define CLK_CK_APLL12_CK_DIV_I2SOUT2			88
#define CLK_CK_APLL12_CK_DIV_I2SOUT3			89
#define CLK_CK_APLL12_CK_DIV_I2SOUT4			90
#define CLK_CK_APLL12_CK_DIV_I2SOUT6			91
#define CLK_CK_APLL12_CK_DIV_FMI2S			92
#define CLK_CK_APLL12_CK_DIV_TDMOUT_M			93
#define CLK_CK_APLL12_CK_DIV_TDMOUT_B			94
#define CLK_CK_MAINPLL_D3				95
#define CLK_CK_MAINPLL_D4				96
#define CLK_CK_MAINPLL_D4_D2				97
#define CLK_CK_MAINPLL_D4_D4				98
#define CLK_CK_MAINPLL_D4_D8				99
#define CLK_CK_MAINPLL_D5				100
#define CLK_CK_MAINPLL_D5_D2				101
#define CLK_CK_MAINPLL_D5_D4				102
#define CLK_CK_MAINPLL_D5_D8				103
#define CLK_CK_MAINPLL_D6				104
#define CLK_CK_MAINPLL_D6_D2				105
#define CLK_CK_MAINPLL_D7				106
#define CLK_CK_MAINPLL_D7_D2				107
#define CLK_CK_MAINPLL_D7_D4				108
#define CLK_CK_MAINPLL_D7_D8				109
#define CLK_CK_MAINPLL_D9				110
#define CLK_CK_UNIVPLL_D4				111
#define CLK_CK_UNIVPLL_D4_D2				112
#define CLK_CK_UNIVPLL_D4_D4				113
#define CLK_CK_UNIVPLL_D4_D8				114
#define CLK_CK_UNIVPLL_D5				115
#define CLK_CK_UNIVPLL_D5_D2				116
#define CLK_CK_UNIVPLL_D5_D4				117
#define CLK_CK_UNIVPLL_D6				118
#define CLK_CK_UNIVPLL_D6_D2				119
#define CLK_CK_UNIVPLL_D6_D4				120
#define CLK_CK_UNIVPLL_D6_D8				121
#define CLK_CK_UNIVPLL_D6_D16				122
#define CLK_CK_UNIVPLL_192M				123
#define CLK_CK_UNIVPLL_192M_D4				124
#define CLK_CK_UNIVPLL_192M_D8				125
#define CLK_CK_UNIVPLL_192M_D16				126
#define CLK_CK_UNIVPLL_192M_D32				127
#define CLK_CK_UNIVPLL_192M_D10				128
#define CLK_CK_APLL1					129
#define CLK_CK_APLL1_D4					130
#define CLK_CK_APLL1_D8					131
#define CLK_CK_APLL2					132
#define CLK_CK_APLL2_D4					133
#define CLK_CK_APLL2_D8					134
#define CLK_CK_ADSPPLL					135
#define CLK_CK_EMIPLL1					136
#define CLK_CK_TVDPLL1_D2				137
#define CLK_CK_MSDCPLL_D2				138
#define CLK_CK_CLKRTC					139
#define CLK_CK_TCK_26M_MX9				140
#define CLK_CK_F26M					141
#define CLK_CK_F26M_CK_D2				142
#define CLK_CK_OSC					143
#define CLK_CK_OSC_D2					144
#define CLK_CK_OSC_D3					145
#define CLK_CK_OSC_D4					146
#define CLK_CK_OSC_D5					147
#define CLK_CK_OSC_D7					148
#define CLK_CK_OSC_D8					149
#define CLK_CK_OSC_D10					150
#define CLK_CK_OSC_D14					151
#define CLK_CK_OSC_D20					152
#define CLK_CK_OSC_D32					153
#define CLK_CK_OSC_D40					154
#define CLK_CK_OSC3					155
#define CLK_CK_P_AXI					156
#define CLK_CK_PEXTP0_AXI				157
#define CLK_CK_PEXTP1_USB_AXI				158
#define CLK_CK_PEXPT0_MEM_SUB				159
#define CLK_CK_PEXTP1_USB_MEM_SUB			160
#define CLK_CK_UART					161
#define CLK_CK_SPI0_BCLK				162
#define CLK_CK_SPI1_BCLK				163
#define CLK_CK_SPI2_BCLK				164
#define CLK_CK_SPI3_BCLK				165
#define CLK_CK_SPI4_BCLK				166
#define CLK_CK_SPI5_BCLK				167
#define CLK_CK_SPI6_BCLK				168
#define CLK_CK_SPI7_BCLK				169
#define CLK_CK_MSDC30_1					170
#define CLK_CK_MSDC30_2					171
#define CLK_CK_I2C_PERI					172
#define CLK_CK_I2C_EAST					173
#define CLK_CK_I2C_WEST					174
#define CLK_CK_I2C_NORTH				175
#define CLK_CK_AES_UFSFDE				176
#define CLK_CK_UFS					177
#define CLK_CK_AUD_1					178
#define CLK_CK_AUD_2					179
#define CLK_CK_DPMAIF_MAIN				180
#define CLK_CK_PWM					181
#define CLK_CK_TL					182
#define CLK_CK_TL_P1					183
#define CLK_CK_TL_P2					184
#define CLK_CK_SSR_RNG					185
#define CLK_CK_SPU0					186
#define CLK_CK_DXCC					187
#define CLK_CK_NR_CLK					188

/* APMIXEDSYS */
#define CLK_APMIXED_MAINPLL				0
#define CLK_APMIXED_UNIVPLL				1
#define CLK_APMIXED_MSDCPLL				2
#define CLK_APMIXED_ADSPPLL				3
#define CLK_APMIXED_EMIPLL				4
#define CLK_APMIXED_EMIPLL2				5
#define CLK_APMIXED_NR_CLK				6

/* CKSYS_GP2 */
#define CLK_CK2_SENINF0_SEL				0
#define CLK_CK2_SENINF1_SEL				1
#define CLK_CK2_SENINF2_SEL				2
#define CLK_CK2_SENINF3_SEL				3
#define CLK_CK2_SENINF4_SEL				4
#define CLK_CK2_SENINF5_SEL				5
#define CLK_CK2_IMG1_SEL				6
#define CLK_CK2_IPE_SEL					7
#define CLK_CK2_CAM_SEL					8
#define CLK_CK2_CAMTM_SEL				9
#define CLK_CK2_DPE_SEL					10
#define CLK_CK2_VDEC_SEL				11
#define CLK_CK2_CCUSYS_SEL				12
#define CLK_CK2_CCUTM_SEL				13
#define CLK_CK2_VENC_SEL				14
#define CLK_CK2_DP1_SEL					15
#define CLK_CK2_DP0_SEL					16
#define CLK_CK2_DISP_SEL				17
#define CLK_CK2_MDP_SEL					18
#define CLK_CK2_MMINFRA_SEL				19
#define CLK_CK2_MMINFRA_SNOC_SEL			20
#define CLK_CK2_MMUP_SEL				21
#define CLK_CK2_MMINFRA_AO_SEL				22
#define CLK_CK2_MAINPLL2_D2				23
#define CLK_CK2_MAINPLL2_D3				24
#define CLK_CK2_MAINPLL2_D4				25
#define CLK_CK2_MAINPLL2_D4_D2				26
#define CLK_CK2_MAINPLL2_D4_D4				27
#define CLK_CK2_MAINPLL2_D5				28
#define CLK_CK2_MAINPLL2_D5_D2				29
#define CLK_CK2_MAINPLL2_D6				30
#define CLK_CK2_MAINPLL2_D6_D2				31
#define CLK_CK2_MAINPLL2_D7				32
#define CLK_CK2_MAINPLL2_D7_D2				33
#define CLK_CK2_MAINPLL2_D9				34
#define CLK_CK2_UNIVPLL2_D3				35
#define CLK_CK2_UNIVPLL2_D4				36
#define CLK_CK2_UNIVPLL2_D4_D2				37
#define CLK_CK2_UNIVPLL2_D5				38
#define CLK_CK2_UNIVPLL2_D5_D2				39
#define CLK_CK2_UNIVPLL2_D6				40
#define CLK_CK2_UNIVPLL2_D6_D2				41
#define CLK_CK2_UNIVPLL2_D6_D4				42
#define CLK_CK2_UNIVPLL2_D7				43
#define CLK_CK2_IMGPLL_D2				44
#define CLK_CK2_IMGPLL_D4				45
#define CLK_CK2_IMGPLL_D5				46
#define CLK_CK2_IMGPLL_D5_D2				47
#define CLK_CK2_MMPLL2_D3				48
#define CLK_CK2_MMPLL2_D4				49
#define CLK_CK2_MMPLL2_D4_D2				50
#define CLK_CK2_MMPLL2_D5				51
#define CLK_CK2_MMPLL2_D5_D2				52
#define CLK_CK2_MMPLL2_D6				53
#define CLK_CK2_MMPLL2_D6_D2				54
#define CLK_CK2_MMPLL2_D7				55
#define CLK_CK2_MMPLL2_D9				56
#define CLK_CK2_TVDPLL1_D4				57
#define CLK_CK2_TVDPLL1_D8				58
#define CLK_CK2_TVDPLL1_D16				59
#define CLK_CK2_TVDPLL2_D2				60
#define CLK_CK2_TVDPLL2_D4				61
#define CLK_CK2_TVDPLL2_D8				62
#define CLK_CK2_TVDPLL2_D16				63
#define CLK_CK2_CCUSYS					64
#define CLK_CK2_VENC					65
#define CLK_CK2_MMINFRA					66
#define CLK_CK2_IMG1					67
#define CLK_CK2_IPE					68
#define CLK_CK2_CAM					69
#define CLK_CK2_CAMTM					70
#define CLK_CK2_DPE					71
#define CLK_CK2_VDEC					72
#define CLK_CK2_DP1					73
#define CLK_CK2_DP0					74
#define CLK_CK2_MDP					75
#define CLK_CK2_DISP					76
#define CLK_CK2_AVS_IMG					77
#define CLK_CK2_AVS_VDEC				78
#define CLK_CK2_NR_CLK					79

/* APMIXEDSYS_GP2 */
#define CLK_APMIXED2_MAINPLL2				0
#define CLK_APMIXED2_UNIVPLL2				1
#define CLK_APMIXED2_MMPLL2				2
#define CLK_APMIXED2_IMGPLL				3
#define CLK_APMIXED2_TVDPLL1				4
#define CLK_APMIXED2_TVDPLL2				5
#define CLK_APMIXED2_TVDPLL3				6
#define CLK_APMIXED2_NR_CLK				7

/* IMP_IIC_WRAP_E */
#define CLK_IMPE_I2C5					0
#define CLK_IMPE_I2C5_I2C				1
#define CLK_IMPE_NR_CLK					2

/* IMP_IIC_WRAP_W */
#define CLK_IMPW_I2C0					0
#define CLK_IMPW_I2C0_I2C				1
#define CLK_IMPW_I2C3					2
#define CLK_IMPW_I2C3_I2C				3
#define CLK_IMPW_I2C6					4
#define CLK_IMPW_I2C6_I2C				5
#define CLK_IMPW_I2C10					6
#define CLK_IMPW_I2C10_I2C				7
#define CLK_IMPW_NR_CLK					8

/* IMP_IIC_WRAP_N */
#define CLK_IMPN_I2C1					0
#define CLK_IMPN_I2C1_I2C				1
#define CLK_IMPN_I2C2					2
#define CLK_IMPN_I2C2_I2C				3
#define CLK_IMPN_I2C4					4
#define CLK_IMPN_I2C4_I2C				5
#define CLK_IMPN_I2C7					6
#define CLK_IMPN_I2C7_I2C				7
#define CLK_IMPN_I2C8					8
#define CLK_IMPN_I2C8_I2C				9
#define CLK_IMPN_I2C9					10
#define CLK_IMPN_I2C9_I2C				11
#define CLK_IMPN_NR_CLK					12

/* APIFRBUS_AO_MEM_REG */
#define CLK_IFR_MEM_DPMAIF_MAIN				0
#define CLK_IFR_MEM_DPMAIF_MAIN_CCCI			1
#define CLK_IFR_MEM_DPMAIF_26M				2
#define CLK_IFR_MEM_DPMAIF_26M_CCCI			3
#define CLK_IFR_MEM_NR_CLK				4

/* IMP_IIC_WRAP_C */
#define CLK_IMPC_I2C11					0
#define CLK_IMPC_I2C11_I2C				1
#define CLK_IMPC_I2C12					2
#define CLK_IMPC_I2C12_I2C				3
#define CLK_IMPC_I2C13					4
#define CLK_IMPC_I2C13_I2C				5
#define CLK_IMPC_I2C14					6
#define CLK_IMPC_I2C14_I2C				7
#define CLK_IMPC_NR_CLK					8

/* PERICFG_AO */
#define CLK_PERAO_UART0_BCLK				0
#define CLK_PERAO_UART0_BCLK_UART			1
#define CLK_PERAO_UART1_BCLK				2
#define CLK_PERAO_UART1_BCLK_UART			3
#define CLK_PERAO_UART2_BCLK				4
#define CLK_PERAO_UART2_BCLK_UART			5
#define CLK_PERAO_UART3_BCLK				6
#define CLK_PERAO_UART3_BCLK_UART			7
#define CLK_PERAO_UART4_BCLK				8
#define CLK_PERAO_UART4_BCLK_UART			9
#define CLK_PERAO_UART5_BCLK				10
#define CLK_PERAO_UART5_BCLK_UART			11
#define CLK_PERAO_PWM_X16W_HCLK				12
#define CLK_PERAO_PWM_X16W_HCLK_PWM			13
#define CLK_PERAO_PWM_X16W_BCLK				14
#define CLK_PERAO_PWM_X16W_BCLK_PWM			15
#define CLK_PERAO_PWM_PWM_BCLK0				16
#define CLK_PERAO_PWM_PWM_BCLK0_PWM			17
#define CLK_PERAO_PWM_PWM_BCLK1				18
#define CLK_PERAO_PWM_PWM_BCLK1_PWM			19
#define CLK_PERAO_PWM_PWM_BCLK2				20
#define CLK_PERAO_PWM_PWM_BCLK2_PWM			21
#define CLK_PERAO_PWM_PWM_BCLK3				22
#define CLK_PERAO_PWM_PWM_BCLK3_PWM			23
#define CLK_PERAO_SPI0_BCLK				24
#define CLK_PERAO_SPI0_BCLK_SPI				25
#define CLK_PERAO_SPI1_BCLK				26
#define CLK_PERAO_SPI1_BCLK_SPI				27
#define CLK_PERAO_SPI2_BCLK				28
#define CLK_PERAO_SPI2_BCLK_SPI				29
#define CLK_PERAO_SPI3_BCLK				30
#define CLK_PERAO_SPI3_BCLK_SPI				31
#define CLK_PERAO_SPI4_BCLK				32
#define CLK_PERAO_SPI4_BCLK_SPI				33
#define CLK_PERAO_SPI5_BCLK				34
#define CLK_PERAO_SPI5_BCLK_SPI				35
#define CLK_PERAO_SPI6_BCLK				36
#define CLK_PERAO_SPI6_BCLK_SPI				37
#define CLK_PERAO_SPI7_BCLK				38
#define CLK_PERAO_SPI7_BCLK_SPI				39
#define CLK_PERAO_AP_DMA_X32W_BCLK			40
#define CLK_PERAO_AP_DMA_X32W_BCLK_UART			41
#define CLK_PERAO_AP_DMA_X32W_BCLK_I2C			42
#define CLK_PERAO_MSDC1_MSDC_SRC			43
#define CLK_PERAO_MSDC1_MSDC_SRC_MSDC1			44
#define CLK_PERAO_MSDC1_HCLK				45
#define CLK_PERAO_MSDC1_HCLK_MSDC1			46
#define CLK_PERAO_MSDC1_AXI				47
#define CLK_PERAO_MSDC1_AXI_MSDC1			48
#define CLK_PERAO_MSDC1_HCLK_WRAP			49
#define CLK_PERAO_MSDC1_HCLK_WRAP_MSDC1			50
#define CLK_PERAO_MSDC2_MSDC_SRC			51
#define CLK_PERAO_MSDC2_MSDC_SRC_MSDC2			52
#define CLK_PERAO_MSDC2_HCLK				53
#define CLK_PERAO_MSDC2_HCLK_MSDC2			54
#define CLK_PERAO_MSDC2_AXI				55
#define CLK_PERAO_MSDC2_AXI_MSDC2			56
#define CLK_PERAO_MSDC2_HCLK_WRAP			57
#define CLK_PERAO_MSDC2_HCLK_WRAP_MSDC2			58
#define CLK_PERAO_NR_CLK				59

/* UFSCFG_AO */
#define CLK_UFSAO_UNIPRO_TX_SYM				0
#define CLK_UFSAO_UNIPRO_TX_SYM_UFS			1
#define CLK_UFSAO_UNIPRO_RX_SYM0			2
#define CLK_UFSAO_UNIPRO_RX_SYM0_UFS			3
#define CLK_UFSAO_UNIPRO_RX_SYM1			4
#define CLK_UFSAO_UNIPRO_RX_SYM1_UFS			5
#define CLK_UFSAO_UNIPRO_SYS				6
#define CLK_UFSAO_UNIPRO_SYS_UFS			7
#define CLK_UFSAO_UNIPRO_SAP				8
#define CLK_UFSAO_UNIPRO_SAP_UFS			9
#define CLK_UFSAO_PHY_SAP				10
#define CLK_UFSAO_PHY_SAP_UFS				11
#define CLK_UFSAO_UFSHCI_UFS				12
#define CLK_UFSAO_UFSHCI_UFS_UFS			13
#define CLK_UFSAO_UFSHCI_AES				14
#define CLK_UFSAO_UFSHCI_AES_UFS			15
#define CLK_UFSAO_NR_CLK				16

/* PEXTP0CFG_AO */
#define CLK_PEXT_PEXTP_MAC_P0_TL			0
#define CLK_PEXT_PEXTP_MAC_P0_TL_PCIE			1
#define CLK_PEXT_PEXTP_MAC_P0_REF			2
#define CLK_PEXT_PEXTP_MAC_P0_REF_PCIE			3
#define CLK_PEXT_PEXTP_PHY_P0_MCU_BUS			4
#define CLK_PEXT_PEXTP_PHY_P0_MCU_BUS_PCIE		5
#define CLK_PEXT_PEXTP_PHY_P0_PEXTP_REF			6
#define CLK_PEXT_PEXTP_PHY_P0_PEXTP_REF_PCIE		7
#define CLK_PEXT_PEXTP_MAC_P0_AXI_250			8
#define CLK_PEXT_PEXTP_MAC_P0_AXI_250_PCIE		9
#define CLK_PEXT_PEXTP_MAC_P0_AHB_APB			10
#define CLK_PEXT_PEXTP_MAC_P0_AHB_APB_PCIE		11
#define CLK_PEXT_PEXTP_MAC_P0_PL_P			12
#define CLK_PEXT_PEXTP_MAC_P0_PL_P_PCIE			13
#define CLK_PEXT_PEXTP_VLP_AO_P0_LP			14
#define CLK_PEXT_PEXTP_VLP_AO_P0_LP_PCIE		15
#define CLK_PEXT_NR_CLK					16

/* PEXTP1CFG_AO */
#define CLK_PEXT1_PEXTP_MAC_P1_TL			0
#define CLK_PEXT1_PEXTP_MAC_P1_TL_PCIE			1
#define CLK_PEXT1_PEXTP_MAC_P1_REF			2
#define CLK_PEXT1_PEXTP_MAC_P1_REF_PCIE			3
#define CLK_PEXT1_PEXTP_MAC_P2_TL			4
#define CLK_PEXT1_PEXTP_MAC_P2_TL_PCIE			5
#define CLK_PEXT1_PEXTP_MAC_P2_REF			6
#define CLK_PEXT1_PEXTP_MAC_P2_REF_PCIE			7
#define CLK_PEXT1_PEXTP_PHY_P1_MCU_BUS			8
#define CLK_PEXT1_PEXTP_PHY_P1_MCU_BUS_PCIE		9
#define CLK_PEXT1_PEXTP_PHY_P1_PEXTP_REF		10
#define CLK_PEXT1_PEXTP_PHY_P1_PEXTP_REF_PCIE		11
#define CLK_PEXT1_PEXTP_PHY_P2_MCU_BUS			12
#define CLK_PEXT1_PEXTP_PHY_P2_MCU_BUS_PCIE		13
#define CLK_PEXT1_PEXTP_PHY_P2_PEXTP_REF		14
#define CLK_PEXT1_PEXTP_PHY_P2_PEXTP_REF_PCIE		15
#define CLK_PEXT1_PEXTP_MAC_P1_AXI_250			16
#define CLK_PEXT1_PEXTP_MAC_P1_AXI_250_PCIE		17
#define CLK_PEXT1_PEXTP_MAC_P1_AHB_APB			18
#define CLK_PEXT1_PEXTP_MAC_P1_AHB_APB_PCIE		19
#define CLK_PEXT1_PEXTP_MAC_P1_PL_P			20
#define CLK_PEXT1_PEXTP_MAC_P1_PL_P_PCIE		21
#define CLK_PEXT1_PEXTP_MAC_P2_AXI_250			22
#define CLK_PEXT1_PEXTP_MAC_P2_AXI_250_PCIE		23
#define CLK_PEXT1_PEXTP_MAC_P2_AHB_APB			24
#define CLK_PEXT1_PEXTP_MAC_P2_AHB_APB_PCIE		25
#define CLK_PEXT1_PEXTP_MAC_P2_PL_P			26
#define CLK_PEXT1_PEXTP_MAC_P2_PL_P_PCIE		27
#define CLK_PEXT1_PEXTP_VLP_AO_P1_LP			28
#define CLK_PEXT1_PEXTP_VLP_AO_P1_LP_PCIE		29
#define CLK_PEXT1_PEXTP_VLP_AO_P2_LP			30
#define CLK_PEXT1_PEXTP_VLP_AO_P2_LP_PCIE		31
#define CLK_PEXT1_NR_CLK				32

/* VLP_CKSYS */
#define CLK_VLP_CK_VLP_APLL1				0
#define CLK_VLP_CK_VLP_APLL2				1
#define CLK_VLP_CK_SCP_SEL				2
#define CLK_VLP_CK_SCP_SPI_SEL				3
#define CLK_VLP_CK_SCP_IIC_SEL				4
#define CLK_VLP_CK_SCP_IIC_HIGH_SPD_SEL			5
#define CLK_VLP_CK_PWRAP_ULPOSC_SEL			6
#define CLK_VLP_CK_SPMI_M_TIA_32K_SEL			7
#define CLK_VLP_CK_APXGPT_26M_BCLK_SEL			8
#define CLK_VLP_CK_DPSW_SEL				9
#define CLK_VLP_CK_DPSW_CENTRAL_SEL			10
#define CLK_VLP_CK_SPMI_M_MST_SEL			11
#define CLK_VLP_CK_DVFSRC_SEL				12
#define CLK_VLP_CK_PWM_VLP_SEL				13
#define CLK_VLP_CK_AXI_VLP_SEL				14
#define CLK_VLP_CK_SYSTIMER_26M_SEL			15
#define CLK_VLP_CK_SSPM_SEL				16
#define CLK_VLP_CK_SRCK_SEL				17
#define CLK_VLP_CK_CAMTG0_SEL				18
#define CLK_VLP_CK_CAMTG1_SEL				19
#define CLK_VLP_CK_CAMTG2_SEL				20
#define CLK_VLP_CK_CAMTG3_SEL				21
#define CLK_VLP_CK_CAMTG4_SEL				22
#define CLK_VLP_CK_CAMTG5_SEL				23
#define CLK_VLP_CK_CAMTG6_SEL				24
#define CLK_VLP_CK_CAMTG7_SEL				25
#define CLK_VLP_CK_SSPM_26M_SEL				26
#define CLK_VLP_CK_ULPOSC_SSPM_SEL			27
#define CLK_VLP_CK_VLP_PBUS_26M_SEL			28
#define CLK_VLP_CK_DEBUG_ERR_FLAG_SEL			29
#define CLK_VLP_CK_DPMSRDMA_SEL				30
#define CLK_VLP_CK_VLP_PBUS_156M_SEL			31
#define CLK_VLP_CK_SPM_SEL				32
#define CLK_VLP_CK_MMINFRA_VLP_SEL			33
#define CLK_VLP_CK_USB_TOP_SEL				34
#define CLK_VLP_CK_USB_XHCI_SEL				35
#define CLK_VLP_CK_NOC_VLP_SEL				36
#define CLK_VLP_CK_AUDIO_H_SEL				37
#define CLK_VLP_CK_AUD_ENGEN1_SEL			38
#define CLK_VLP_CK_AUD_ENGEN2_SEL			39
#define CLK_VLP_CK_AUD_INTBUS_SEL			40
#define CLK_VLP_CK_SPVLP_26M_SEL			41
#define CLK_VLP_CK_SPU0_VLP_SEL				42
#define CLK_VLP_CK_SPU1_VLP_SEL				43
#define CLK_VLP_CK_OSC3					44
#define CLK_VLP_CK_CLKSQ				45
#define CLK_VLP_CK_AUDIO_H				46
#define CLK_VLP_CK_AUD_ENGEN1				47
#define CLK_VLP_CK_AUD_ENGEN2				48
#define CLK_VLP_CK_INFRA_26M				49
#define CLK_VLP_CK_AUD_CLKSQ				50
#define CLK_VLP_CK_NR_CLK				51

/* SCP_I3C */
#define CLK_SCP_I3C_I2C1				0
#define CLK_SCP_I3C_I2C1_SCP_I2C			1
#define CLK_SCP_I3C_NR_CLK				2

/* AFE */
#define CLK_AFE_PCM1					0
#define CLK_AFE_PCM1_AFE				1
#define CLK_AFE_PCM0					2
#define CLK_AFE_PCM0_AFE				3
#define CLK_AFE_CM2					4
#define CLK_AFE_CM2_AFE					5
#define CLK_AFE_CM1					6
#define CLK_AFE_CM1_AFE					7
#define CLK_AFE_CM0					8
#define CLK_AFE_CM0_AFE					9
#define CLK_AFE_STF					10
#define CLK_AFE_STF_AFE					11
#define CLK_AFE_HW_GAIN23				12
#define CLK_AFE_HW_GAIN23_AFE				13
#define CLK_AFE_HW_GAIN01				14
#define CLK_AFE_HW_GAIN01_AFE				15
#define CLK_AFE_FM_I2S					16
#define CLK_AFE_FM_I2S_AFE				17
#define CLK_AFE_MTKAIFV4				18
#define CLK_AFE_MTKAIFV4_AFE				19
#define CLK_AFE_UL2_ADC_HIRES_TML			20
#define CLK_AFE_UL2_ADC_HIRES_TML_AFE			21
#define CLK_AFE_UL2_ADC_HIRES				22
#define CLK_AFE_UL2_ADC_HIRES_AFE			23
#define CLK_AFE_UL2_TML					24
#define CLK_AFE_UL2_TML_AFE				25
#define CLK_AFE_UL2_ADC					26
#define CLK_AFE_UL2_ADC_AFE				27
#define CLK_AFE_UL1_ADC_HIRES_TML			28
#define CLK_AFE_UL1_ADC_HIRES_TML_AFE			29
#define CLK_AFE_UL1_ADC_HIRES				30
#define CLK_AFE_UL1_ADC_HIRES_AFE			31
#define CLK_AFE_UL1_TML					32
#define CLK_AFE_UL1_TML_AFE				33
#define CLK_AFE_UL1_ADC					34
#define CLK_AFE_UL1_ADC_AFE				35
#define CLK_AFE_UL0_ADC_HIRES_TML			36
#define CLK_AFE_UL0_ADC_HIRES_TML_AFE			37
#define CLK_AFE_UL0_ADC_HIRES				38
#define CLK_AFE_UL0_ADC_HIRES_AFE			39
#define CLK_AFE_UL0_TML					40
#define CLK_AFE_UL0_TML_AFE				41
#define CLK_AFE_UL0_ADC					42
#define CLK_AFE_UL0_ADC_AFE				43
#define CLK_AFE_ETDM_IN6				44
#define CLK_AFE_ETDM_IN6_AFE				45
#define CLK_AFE_ETDM_IN5				46
#define CLK_AFE_ETDM_IN5_AFE				47
#define CLK_AFE_ETDM_IN4				48
#define CLK_AFE_ETDM_IN4_AFE				49
#define CLK_AFE_ETDM_IN3				50
#define CLK_AFE_ETDM_IN3_AFE				51
#define CLK_AFE_ETDM_IN2				52
#define CLK_AFE_ETDM_IN2_AFE				53
#define CLK_AFE_ETDM_IN1				54
#define CLK_AFE_ETDM_IN1_AFE				55
#define CLK_AFE_ETDM_IN0				56
#define CLK_AFE_ETDM_IN0_AFE				57
#define CLK_AFE_ETDM_OUT6				58
#define CLK_AFE_ETDM_OUT6_AFE				59
#define CLK_AFE_ETDM_OUT5				60
#define CLK_AFE_ETDM_OUT5_AFE				61
#define CLK_AFE_ETDM_OUT4				62
#define CLK_AFE_ETDM_OUT4_AFE				63
#define CLK_AFE_ETDM_OUT3				64
#define CLK_AFE_ETDM_OUT3_AFE				65
#define CLK_AFE_ETDM_OUT2				66
#define CLK_AFE_ETDM_OUT2_AFE				67
#define CLK_AFE_ETDM_OUT1				68
#define CLK_AFE_ETDM_OUT1_AFE				69
#define CLK_AFE_ETDM_OUT0				70
#define CLK_AFE_ETDM_OUT0_AFE				71
#define CLK_AFE_TDM_OUT					72
#define CLK_AFE_TDM_OUT_AFE				73
#define CLK_AFE_GENERAL15_ASRC				74
#define CLK_AFE_GENERAL15_ASRC_AFE			75
#define CLK_AFE_GENERAL14_ASRC				76
#define CLK_AFE_GENERAL14_ASRC_AFE			77
#define CLK_AFE_GENERAL13_ASRC				78
#define CLK_AFE_GENERAL13_ASRC_AFE			79
#define CLK_AFE_GENERAL12_ASRC				80
#define CLK_AFE_GENERAL12_ASRC_AFE			81
#define CLK_AFE_GENERAL11_ASRC				82
#define CLK_AFE_GENERAL11_ASRC_AFE			83
#define CLK_AFE_GENERAL10_ASRC				84
#define CLK_AFE_GENERAL10_ASRC_AFE			85
#define CLK_AFE_GENERAL9_ASRC				86
#define CLK_AFE_GENERAL9_ASRC_AFE			87
#define CLK_AFE_GENERAL8_ASRC				88
#define CLK_AFE_GENERAL8_ASRC_AFE			89
#define CLK_AFE_GENERAL7_ASRC				90
#define CLK_AFE_GENERAL7_ASRC_AFE			91
#define CLK_AFE_GENERAL6_ASRC				92
#define CLK_AFE_GENERAL6_ASRC_AFE			93
#define CLK_AFE_GENERAL5_ASRC				94
#define CLK_AFE_GENERAL5_ASRC_AFE			95
#define CLK_AFE_GENERAL4_ASRC				96
#define CLK_AFE_GENERAL4_ASRC_AFE			97
#define CLK_AFE_GENERAL3_ASRC				98
#define CLK_AFE_GENERAL3_ASRC_AFE			99
#define CLK_AFE_GENERAL2_ASRC				100
#define CLK_AFE_GENERAL2_ASRC_AFE			101
#define CLK_AFE_GENERAL1_ASRC				102
#define CLK_AFE_GENERAL1_ASRC_AFE			103
#define CLK_AFE_GENERAL0_ASRC				104
#define CLK_AFE_GENERAL0_ASRC_AFE			105
#define CLK_AFE_CONNSYS_I2S_ASRC			106
#define CLK_AFE_CONNSYS_I2S_ASRC_AFE			107
#define CLK_AFE_AUDIO_HOPPING				108
#define CLK_AFE_AUDIO_HOPPING_AFE			109
#define CLK_AFE_AUDIO_F26M				110
#define CLK_AFE_AUDIO_F26M_AFE				111
#define CLK_AFE_APLL1					112
#define CLK_AFE_APLL1_AFE				113
#define CLK_AFE_APLL2					114
#define CLK_AFE_APLL2_AFE				115
#define CLK_AFE_H208M					116
#define CLK_AFE_H208M_AFE				117
#define CLK_AFE_APLL_TUNER2				118
#define CLK_AFE_APLL_TUNER2_AFE				119
#define CLK_AFE_APLL_TUNER1				120
#define CLK_AFE_APLL_TUNER1_AFE				121
#define CLK_AFE_NR_CLK					122

/* DISPSYS_CONFIG */
#define CLK_MM_CONFIG					0
#define CLK_MM_CONFIG_DISP				1
#define CLK_MM_DISP_MUTEX0				2
#define CLK_MM_DISP_MUTEX0_DISP				3
#define CLK_MM_DISP_AAL0				4
#define CLK_MM_DISP_AAL0_PQ				5
#define CLK_MM_DISP_AAL1				6
#define CLK_MM_DISP_AAL1_PQ				7
#define CLK_MM_DISP_C3D0				8
#define CLK_MM_DISP_C3D0_PQ				9
#define CLK_MM_DISP_C3D1				10
#define CLK_MM_DISP_C3D1_PQ				11
#define CLK_MM_DISP_C3D2				12
#define CLK_MM_DISP_C3D2_PQ				13
#define CLK_MM_DISP_C3D3				14
#define CLK_MM_DISP_C3D3_PQ				15
#define CLK_MM_DISP_CCORR0				16
#define CLK_MM_DISP_CCORR0_PQ				17
#define CLK_MM_DISP_CCORR1				18
#define CLK_MM_DISP_CCORR1_PQ				19
#define CLK_MM_DISP_CCORR2				20
#define CLK_MM_DISP_CCORR2_PQ				21
#define CLK_MM_DISP_CCORR3				22
#define CLK_MM_DISP_CCORR3_PQ				23
#define CLK_MM_DISP_CHIST0				24
#define CLK_MM_DISP_CHIST0_PQ				25
#define CLK_MM_DISP_CHIST1				26
#define CLK_MM_DISP_CHIST1_PQ				27
#define CLK_MM_DISP_COLOR0				28
#define CLK_MM_DISP_COLOR0_PQ				29
#define CLK_MM_DISP_COLOR1				30
#define CLK_MM_DISP_COLOR1_PQ				31
#define CLK_MM_DISP_DITHER0				32
#define CLK_MM_DISP_DITHER0_PQ				33
#define CLK_MM_DISP_DITHER1				34
#define CLK_MM_DISP_DITHER1_PQ				35
#define CLK_MM_DISP_DLI_ASYNC0				36
#define CLK_MM_DISP_DLI_ASYNC0_DISP			37
#define CLK_MM_DISP_DLI_ASYNC1				38
#define CLK_MM_DISP_DLI_ASYNC1_DISP			39
#define CLK_MM_DISP_DLI_ASYNC2				40
#define CLK_MM_DISP_DLI_ASYNC2_DISP			41
#define CLK_MM_DISP_DLI_ASYNC3				42
#define CLK_MM_DISP_DLI_ASYNC3_DISP			43
#define CLK_MM_DISP_DLI_ASYNC4				44
#define CLK_MM_DISP_DLI_ASYNC4_DISP			45
#define CLK_MM_DISP_DLI_ASYNC5				46
#define CLK_MM_DISP_DLI_ASYNC5_DISP			47
#define CLK_MM_DISP_DLI_ASYNC6				48
#define CLK_MM_DISP_DLI_ASYNC6_DISP			49
#define CLK_MM_DISP_DLI_ASYNC7				50
#define CLK_MM_DISP_DLI_ASYNC7_DISP			51
#define CLK_MM_DISP_DLI_ASYNC8				52
#define CLK_MM_DISP_DLI_ASYNC8_DISP			53
#define CLK_MM_DISP_DLI_ASYNC9				54
#define CLK_MM_DISP_DLI_ASYNC9_DISP			55
#define CLK_MM_DISP_DLI_ASYNC10				56
#define CLK_MM_DISP_DLI_ASYNC10_DISP			57
#define CLK_MM_DISP_DLI_ASYNC11				58
#define CLK_MM_DISP_DLI_ASYNC11_DISP			59
#define CLK_MM_DISP_DLI_ASYNC12				60
#define CLK_MM_DISP_DLI_ASYNC12_DISP			61
#define CLK_MM_DISP_DLI_ASYNC13				62
#define CLK_MM_DISP_DLI_ASYNC13_DISP			63
#define CLK_MM_DISP_DLI_ASYNC14				64
#define CLK_MM_DISP_DLI_ASYNC14_DISP			65
#define CLK_MM_DISP_DLI_ASYNC15				66
#define CLK_MM_DISP_DLI_ASYNC15_DISP			67
#define CLK_MM_DISP_DLO_ASYNC0				68
#define CLK_MM_DISP_DLO_ASYNC0_DISP			69
#define CLK_MM_DISP_DLO_ASYNC1				70
#define CLK_MM_DISP_DLO_ASYNC1_DISP			71
#define CLK_MM_DISP_DLO_ASYNC2				72
#define CLK_MM_DISP_DLO_ASYNC2_DISP			73
#define CLK_MM_DISP_DLO_ASYNC3				74
#define CLK_MM_DISP_DLO_ASYNC3_DISP			75
#define CLK_MM_DISP_DLO_ASYNC4				76
#define CLK_MM_DISP_DLO_ASYNC4_DISP			77
#define CLK_MM_DISP_DLO_ASYNC5				78
#define CLK_MM_DISP_DLO_ASYNC5_DISP			79
#define CLK_MM_DISP_DLO_ASYNC6				80
#define CLK_MM_DISP_DLO_ASYNC6_DISP			81
#define CLK_MM_DISP_DLO_ASYNC7				82
#define CLK_MM_DISP_DLO_ASYNC7_DISP			83
#define CLK_MM_DISP_DLO_ASYNC8				84
#define CLK_MM_DISP_DLO_ASYNC8_DISP			85
#define CLK_MM_DISP_GAMMA0				86
#define CLK_MM_DISP_GAMMA0_PQ				87
#define CLK_MM_DISP_GAMMA1				88
#define CLK_MM_DISP_GAMMA1_PQ				89
#define CLK_MM_MDP_AAL0					90
#define CLK_MM_MDP_AAL0_PQ				91
#define CLK_MM_MDP_AAL1					92
#define CLK_MM_MDP_AAL1_PQ				93
#define CLK_MM_MDP_RDMA0				94
#define CLK_MM_MDP_RDMA0_DISP				95
#define CLK_MM_DISP_POSTMASK0				96
#define CLK_MM_DISP_POSTMASK0_DISP			97
#define CLK_MM_DISP_POSTMASK1				98
#define CLK_MM_DISP_POSTMASK1_DISP			99
#define CLK_MM_MDP_RSZ0					100
#define CLK_MM_MDP_RSZ0_DISP				101
#define CLK_MM_MDP_RSZ1					102
#define CLK_MM_MDP_RSZ1_DISP				103
#define CLK_MM_DISP_SPR0				104
#define CLK_MM_DISP_SPR0_DISP				105
#define CLK_MM_DISP_TDSHP0				106
#define CLK_MM_DISP_TDSHP0_PQ				107
#define CLK_MM_DISP_TDSHP1				108
#define CLK_MM_DISP_TDSHP1_PQ				109
#define CLK_MM_DISP_WDMA0				110
#define CLK_MM_DISP_WDMA0_DISP				111
#define CLK_MM_DISP_Y2R0				112
#define CLK_MM_DISP_Y2R0_DISP				113
#define CLK_MM_SMI_SUB_COMM0				114
#define CLK_MM_SMI_SUB_COMM0_SMI			115
#define CLK_MM_DISP_FAKE_ENG0				116
#define CLK_MM_DISP_FAKE_ENG0_DISP			117
#define CLK_MM_NR_CLK					118

/* DISPSYS1_CONFIG */
#define CLK_MM1_DISPSYS1_CONFIG				0
#define CLK_MM1_DISPSYS1_CONFIG_DISP			1
#define CLK_MM1_DISPSYS1_S_CONFIG			2
#define CLK_MM1_DISPSYS1_S_CONFIG_DISP			3
#define CLK_MM1_DISP_MUTEX0				4
#define CLK_MM1_DISP_MUTEX0_DISP			5
#define CLK_MM1_DISP_DLI_ASYNC20			6
#define CLK_MM1_DISP_DLI_ASYNC20_DISP			7
#define CLK_MM1_DISP_DLI_ASYNC21			8
#define CLK_MM1_DISP_DLI_ASYNC21_DISP			9
#define CLK_MM1_DISP_DLI_ASYNC22			10
#define CLK_MM1_DISP_DLI_ASYNC22_DISP			11
#define CLK_MM1_DISP_DLI_ASYNC23			12
#define CLK_MM1_DISP_DLI_ASYNC23_DISP			13
#define CLK_MM1_DISP_DLI_ASYNC24			14
#define CLK_MM1_DISP_DLI_ASYNC24_DISP			15
#define CLK_MM1_DISP_DLI_ASYNC25			16
#define CLK_MM1_DISP_DLI_ASYNC25_DISP			17
#define CLK_MM1_DISP_DLI_ASYNC26			18
#define CLK_MM1_DISP_DLI_ASYNC26_DISP			19
#define CLK_MM1_DISP_DLI_ASYNC27			20
#define CLK_MM1_DISP_DLI_ASYNC27_DISP			21
#define CLK_MM1_DISP_DLI_ASYNC28			22
#define CLK_MM1_DISP_DLI_ASYNC28_DISP			23
#define CLK_MM1_DISP_RELAY0				24
#define CLK_MM1_DISP_RELAY0_DISP			25
#define CLK_MM1_DISP_RELAY1				26
#define CLK_MM1_DISP_RELAY1_DISP			27
#define CLK_MM1_DISP_RELAY2				28
#define CLK_MM1_DISP_RELAY2_DISP			29
#define CLK_MM1_DISP_RELAY3				30
#define CLK_MM1_DISP_RELAY3_DISP			31
#define CLK_MM1_DISP_DP_INTF0				32
#define CLK_MM1_DISP_DP_INTF0_DISP			33
#define CLK_MM1_DISP_DP_INTF1				34
#define CLK_MM1_DISP_DP_INTF1_DISP			35
#define CLK_MM1_DISP_DSC_WRAP0				36
#define CLK_MM1_DISP_DSC_WRAP0_DISP			37
#define CLK_MM1_DISP_DSC_WRAP1				38
#define CLK_MM1_DISP_DSC_WRAP1_DISP			39
#define CLK_MM1_DISP_DSC_WRAP2				40
#define CLK_MM1_DISP_DSC_WRAP2_DISP			41
#define CLK_MM1_DISP_DSC_WRAP3				42
#define CLK_MM1_DISP_DSC_WRAP3_DISP			43
#define CLK_MM1_DISP_DSI0				44
#define CLK_MM1_DISP_DSI0_DISP				45
#define CLK_MM1_DISP_DSI1				46
#define CLK_MM1_DISP_DSI1_DISP				47
#define CLK_MM1_DISP_DSI2				48
#define CLK_MM1_DISP_DSI2_DISP				49
#define CLK_MM1_DISP_DVO0				50
#define CLK_MM1_DISP_DVO0_DISP				51
#define CLK_MM1_DISP_GDMA0				52
#define CLK_MM1_DISP_GDMA0_DISP				53
#define CLK_MM1_DISP_MERGE0				54
#define CLK_MM1_DISP_MERGE0_DISP			55
#define CLK_MM1_DISP_MERGE1				56
#define CLK_MM1_DISP_MERGE1_DISP			57
#define CLK_MM1_DISP_MERGE2				58
#define CLK_MM1_DISP_MERGE2_DISP			59
#define CLK_MM1_DISP_ODDMR0				60
#define CLK_MM1_DISP_ODDMR0_PQ				61
#define CLK_MM1_DISP_POSTALIGN0				62
#define CLK_MM1_DISP_POSTALIGN0_PQ			63
#define CLK_MM1_DISP_DITHER2				64
#define CLK_MM1_DISP_DITHER2_PQ				65
#define CLK_MM1_DISP_R2Y0				66
#define CLK_MM1_DISP_R2Y0_DISP				67
#define CLK_MM1_DISP_SPLITTER0				68
#define CLK_MM1_DISP_SPLITTER0_DISP			69
#define CLK_MM1_DISP_SPLITTER1				70
#define CLK_MM1_DISP_SPLITTER1_DISP			71
#define CLK_MM1_DISP_SPLITTER2				72
#define CLK_MM1_DISP_SPLITTER2_DISP			73
#define CLK_MM1_DISP_SPLITTER3				74
#define CLK_MM1_DISP_SPLITTER3_DISP			75
#define CLK_MM1_DISP_VDCM0				76
#define CLK_MM1_DISP_VDCM0_DISP				77
#define CLK_MM1_DISP_WDMA1				78
#define CLK_MM1_DISP_WDMA1_DISP				79
#define CLK_MM1_DISP_WDMA2				80
#define CLK_MM1_DISP_WDMA2_DISP				81
#define CLK_MM1_DISP_WDMA3				82
#define CLK_MM1_DISP_WDMA3_DISP				83
#define CLK_MM1_DISP_WDMA4				84
#define CLK_MM1_DISP_WDMA4_DISP				85
#define CLK_MM1_MDP_RDMA1				86
#define CLK_MM1_MDP_RDMA1_DISP				87
#define CLK_MM1_SMI_LARB0				88
#define CLK_MM1_SMI_LARB0_SMI				89
#define CLK_MM1_MOD1					90
#define CLK_MM1_MOD1_DISP				91
#define CLK_MM1_MOD2					92
#define CLK_MM1_MOD2_DISP				93
#define CLK_MM1_MOD3					94
#define CLK_MM1_MOD3_DISP				95
#define CLK_MM1_MOD4					96
#define CLK_MM1_MOD4_DISP				97
#define CLK_MM1_MOD5					98
#define CLK_MM1_MOD5_DISP				99
#define CLK_MM1_CK_CG0					100
#define CLK_MM1_CK_CG0_DISP				101
#define CLK_MM1_CK_CG1					102
#define CLK_MM1_CK_CG1_DISP				103
#define CLK_MM1_CK_CG2					104
#define CLK_MM1_CK_CG2_DISP				105
#define CLK_MM1_CK_CG3					106
#define CLK_MM1_CK_CG3_DISP				107
#define CLK_MM1_CK_CG4					108
#define CLK_MM1_CK_CG4_DISP				109
#define CLK_MM1_CK_CG5					110
#define CLK_MM1_CK_CG5_DISP				111
#define CLK_MM1_CK_CG6					112
#define CLK_MM1_CK_CG6_DISP				113
#define CLK_MM1_CK_CG7					114
#define CLK_MM1_CK_CG7_DISP				115
#define CLK_MM1_F26M					116
#define CLK_MM1_F26M_DISP				117
#define CLK_MM1_NR_CLK					118

/* OVLSYS_CONFIG */
#define CLK_OVLSYS_CONFIG				0
#define CLK_OVLSYS_CONFIG_DISP				1
#define CLK_OVL_FAKE_ENG0				2
#define CLK_OVL_FAKE_ENG0_DISP				3
#define CLK_OVL_FAKE_ENG1				4
#define CLK_OVL_FAKE_ENG1_DISP				5
#define CLK_OVL_MUTEX0					6
#define CLK_OVL_MUTEX0_DISP				7
#define CLK_OVL_EXDMA0					8
#define CLK_OVL_EXDMA0_DISP				9
#define CLK_OVL_EXDMA1					10
#define CLK_OVL_EXDMA1_DISP				11
#define CLK_OVL_EXDMA2					12
#define CLK_OVL_EXDMA2_DISP				13
#define CLK_OVL_EXDMA3					14
#define CLK_OVL_EXDMA3_DISP				15
#define CLK_OVL_EXDMA4					16
#define CLK_OVL_EXDMA4_DISP				17
#define CLK_OVL_EXDMA5					18
#define CLK_OVL_EXDMA5_DISP				19
#define CLK_OVL_EXDMA6					20
#define CLK_OVL_EXDMA6_DISP				21
#define CLK_OVL_EXDMA7					22
#define CLK_OVL_EXDMA7_DISP				23
#define CLK_OVL_EXDMA8					24
#define CLK_OVL_EXDMA8_DISP				25
#define CLK_OVL_EXDMA9					26
#define CLK_OVL_EXDMA9_DISP				27
#define CLK_OVL_BLENDER0				28
#define CLK_OVL_BLENDER0_DISP				29
#define CLK_OVL_BLENDER1				30
#define CLK_OVL_BLENDER1_DISP				31
#define CLK_OVL_BLENDER2				32
#define CLK_OVL_BLENDER2_DISP				33
#define CLK_OVL_BLENDER3				34
#define CLK_OVL_BLENDER3_DISP				35
#define CLK_OVL_BLENDER4				36
#define CLK_OVL_BLENDER4_DISP				37
#define CLK_OVL_BLENDER5				38
#define CLK_OVL_BLENDER5_DISP				39
#define CLK_OVL_BLENDER6				40
#define CLK_OVL_BLENDER6_DISP				41
#define CLK_OVL_BLENDER7				42
#define CLK_OVL_BLENDER7_DISP				43
#define CLK_OVL_BLENDER8				44
#define CLK_OVL_BLENDER8_DISP				45
#define CLK_OVL_BLENDER9				46
#define CLK_OVL_BLENDER9_DISP				47
#define CLK_OVL_OUTPROC0				48
#define CLK_OVL_OUTPROC0_DISP				49
#define CLK_OVL_OUTPROC1				50
#define CLK_OVL_OUTPROC1_DISP				51
#define CLK_OVL_OUTPROC2				52
#define CLK_OVL_OUTPROC2_DISP				53
#define CLK_OVL_OUTPROC3				54
#define CLK_OVL_OUTPROC3_DISP				55
#define CLK_OVL_OUTPROC4				56
#define CLK_OVL_OUTPROC4_DISP				57
#define CLK_OVL_OUTPROC5				58
#define CLK_OVL_OUTPROC5_DISP				59
#define CLK_OVL_MDP_RSZ0				60
#define CLK_OVL_MDP_RSZ0_DISP				61
#define CLK_OVL_MDP_RSZ1				62
#define CLK_OVL_MDP_RSZ1_DISP				63
#define CLK_OVL_DISP_WDMA0				64
#define CLK_OVL_DISP_WDMA0_DISP				65
#define CLK_OVL_DISP_WDMA1				66
#define CLK_OVL_DISP_WDMA1_DISP				67
#define CLK_OVL_UFBC_WDMA0				68
#define CLK_OVL_UFBC_WDMA0_DISP				69
#define CLK_OVL_MDP_RDMA0				70
#define CLK_OVL_MDP_RDMA0_DISP				71
#define CLK_OVL_MDP_RDMA1				72
#define CLK_OVL_MDP_RDMA1_DISP				73
#define CLK_OVL_BWM0					74
#define CLK_OVL_BWM0_DISP				75
#define CLK_OVL_DLI0					76
#define CLK_OVL_DLI0_DISP				77
#define CLK_OVL_DLI1					78
#define CLK_OVL_DLI1_DISP				79
#define CLK_OVL_DLI2					80
#define CLK_OVL_DLI2_DISP				81
#define CLK_OVL_DLI3					82
#define CLK_OVL_DLI3_DISP				83
#define CLK_OVL_DLI4					84
#define CLK_OVL_DLI4_DISP				85
#define CLK_OVL_DLI5					86
#define CLK_OVL_DLI5_DISP				87
#define CLK_OVL_DLI6					88
#define CLK_OVL_DLI6_DISP				89
#define CLK_OVL_DLI7					90
#define CLK_OVL_DLI7_DISP				91
#define CLK_OVL_DLI8					92
#define CLK_OVL_DLI8_DISP				93
#define CLK_OVL_DLO0					94
#define CLK_OVL_DLO0_DISP				95
#define CLK_OVL_DLO1					96
#define CLK_OVL_DLO1_DISP				97
#define CLK_OVL_DLO2					98
#define CLK_OVL_DLO2_DISP				99
#define CLK_OVL_DLO3					100
#define CLK_OVL_DLO3_DISP				101
#define CLK_OVL_DLO4					102
#define CLK_OVL_DLO4_DISP				103
#define CLK_OVL_DLO5					104
#define CLK_OVL_DLO5_DISP				105
#define CLK_OVL_DLO6					106
#define CLK_OVL_DLO6_DISP				107
#define CLK_OVL_DLO7					108
#define CLK_OVL_DLO7_DISP				109
#define CLK_OVL_DLO8					110
#define CLK_OVL_DLO8_DISP				111
#define CLK_OVL_DLO9					112
#define CLK_OVL_DLO9_DISP				113
#define CLK_OVL_DLO10					114
#define CLK_OVL_DLO10_DISP				115
#define CLK_OVL_DLO11					116
#define CLK_OVL_DLO11_DISP				117
#define CLK_OVL_DLO12					118
#define CLK_OVL_DLO12_DISP				119
#define CLK_OVLSYS_RELAY0				120
#define CLK_OVLSYS_RELAY0_DISP				121
#define CLK_OVL_INLINEROT0				122
#define CLK_OVL_INLINEROT0_DISP				123
#define CLK_OVL_SMI					124
#define CLK_OVL_SMI_SMI					125
#define CLK_OVL_NR_CLK					126

/* OVLSYS1_CONFIG */
#define CLK_OVL1_OVLSYS_CONFIG				0
#define CLK_OVL1_OVLSYS_CONFIG_DISP			1
#define CLK_OVL1_OVL_FAKE_ENG0				2
#define CLK_OVL1_OVL_FAKE_ENG0_DISP			3
#define CLK_OVL1_OVL_FAKE_ENG1				4
#define CLK_OVL1_OVL_FAKE_ENG1_DISP			5
#define CLK_OVL1_OVL_MUTEX0				6
#define CLK_OVL1_OVL_MUTEX0_DISP			7
#define CLK_OVL1_OVL_EXDMA0				8
#define CLK_OVL1_OVL_EXDMA0_DISP			9
#define CLK_OVL1_OVL_EXDMA1				10
#define CLK_OVL1_OVL_EXDMA1_DISP			11
#define CLK_OVL1_OVL_EXDMA2				12
#define CLK_OVL1_OVL_EXDMA2_DISP			13
#define CLK_OVL1_OVL_EXDMA3				14
#define CLK_OVL1_OVL_EXDMA3_DISP			15
#define CLK_OVL1_OVL_EXDMA4				16
#define CLK_OVL1_OVL_EXDMA4_DISP			17
#define CLK_OVL1_OVL_EXDMA5				18
#define CLK_OVL1_OVL_EXDMA5_DISP			19
#define CLK_OVL1_OVL_EXDMA6				20
#define CLK_OVL1_OVL_EXDMA6_DISP			21
#define CLK_OVL1_OVL_EXDMA7				22
#define CLK_OVL1_OVL_EXDMA7_DISP			23
#define CLK_OVL1_OVL_EXDMA8				24
#define CLK_OVL1_OVL_EXDMA8_DISP			25
#define CLK_OVL1_OVL_EXDMA9				26
#define CLK_OVL1_OVL_EXDMA9_DISP			27
#define CLK_OVL1_OVL_BLENDER0				28
#define CLK_OVL1_OVL_BLENDER0_DISP			29
#define CLK_OVL1_OVL_BLENDER1				30
#define CLK_OVL1_OVL_BLENDER1_DISP			31
#define CLK_OVL1_OVL_BLENDER2				32
#define CLK_OVL1_OVL_BLENDER2_DISP			33
#define CLK_OVL1_OVL_BLENDER3				34
#define CLK_OVL1_OVL_BLENDER3_DISP			35
#define CLK_OVL1_OVL_BLENDER4				36
#define CLK_OVL1_OVL_BLENDER4_DISP			37
#define CLK_OVL1_OVL_BLENDER5				38
#define CLK_OVL1_OVL_BLENDER5_DISP			39
#define CLK_OVL1_OVL_BLENDER6				40
#define CLK_OVL1_OVL_BLENDER6_DISP			41
#define CLK_OVL1_OVL_BLENDER7				42
#define CLK_OVL1_OVL_BLENDER7_DISP			43
#define CLK_OVL1_OVL_BLENDER8				44
#define CLK_OVL1_OVL_BLENDER8_DISP			45
#define CLK_OVL1_OVL_BLENDER9				46
#define CLK_OVL1_OVL_BLENDER9_DISP			47
#define CLK_OVL1_OVL_OUTPROC0				48
#define CLK_OVL1_OVL_OUTPROC0_DISP			49
#define CLK_OVL1_OVL_OUTPROC1				50
#define CLK_OVL1_OVL_OUTPROC1_DISP			51
#define CLK_OVL1_OVL_OUTPROC2				52
#define CLK_OVL1_OVL_OUTPROC2_DISP			53
#define CLK_OVL1_OVL_OUTPROC3				54
#define CLK_OVL1_OVL_OUTPROC3_DISP			55
#define CLK_OVL1_OVL_OUTPROC4				56
#define CLK_OVL1_OVL_OUTPROC4_DISP			57
#define CLK_OVL1_OVL_OUTPROC5				58
#define CLK_OVL1_OVL_OUTPROC5_DISP			59
#define CLK_OVL1_OVL_MDP_RSZ0				60
#define CLK_OVL1_OVL_MDP_RSZ0_DISP			61
#define CLK_OVL1_OVL_MDP_RSZ1				62
#define CLK_OVL1_OVL_MDP_RSZ1_DISP			63
#define CLK_OVL1_OVL_DISP_WDMA0				64
#define CLK_OVL1_OVL_DISP_WDMA0_DISP			65
#define CLK_OVL1_OVL_DISP_WDMA1				66
#define CLK_OVL1_OVL_DISP_WDMA1_DISP			67
#define CLK_OVL1_OVL_UFBC_WDMA0				68
#define CLK_OVL1_OVL_UFBC_WDMA0_DISP			69
#define CLK_OVL1_OVL_MDP_RDMA0				70
#define CLK_OVL1_OVL_MDP_RDMA0_DISP			71
#define CLK_OVL1_OVL_MDP_RDMA1				72
#define CLK_OVL1_OVL_MDP_RDMA1_DISP			73
#define CLK_OVL1_OVL_BWM0				74
#define CLK_OVL1_OVL_BWM0_DISP				75
#define CLK_OVL1_DLI0					76
#define CLK_OVL1_DLI0_DISP				77
#define CLK_OVL1_DLI1					78
#define CLK_OVL1_DLI1_DISP				79
#define CLK_OVL1_DLI2					80
#define CLK_OVL1_DLI2_DISP				81
#define CLK_OVL1_DLI3					82
#define CLK_OVL1_DLI3_DISP				83
#define CLK_OVL1_DLI4					84
#define CLK_OVL1_DLI4_DISP				85
#define CLK_OVL1_DLI5					86
#define CLK_OVL1_DLI5_DISP				87
#define CLK_OVL1_DLI6					88
#define CLK_OVL1_DLI6_DISP				89
#define CLK_OVL1_DLI7					90
#define CLK_OVL1_DLI7_DISP				91
#define CLK_OVL1_DLI8					92
#define CLK_OVL1_DLI8_DISP				93
#define CLK_OVL1_DLO0					94
#define CLK_OVL1_DLO0_DISP				95
#define CLK_OVL1_DLO1					96
#define CLK_OVL1_DLO1_DISP				97
#define CLK_OVL1_DLO2					98
#define CLK_OVL1_DLO2_DISP				99
#define CLK_OVL1_DLO3					100
#define CLK_OVL1_DLO3_DISP				101
#define CLK_OVL1_DLO4					102
#define CLK_OVL1_DLO4_DISP				103
#define CLK_OVL1_DLO5					104
#define CLK_OVL1_DLO5_DISP				105
#define CLK_OVL1_DLO6					106
#define CLK_OVL1_DLO6_DISP				107
#define CLK_OVL1_DLO7					108
#define CLK_OVL1_DLO7_DISP				109
#define CLK_OVL1_DLO8					110
#define CLK_OVL1_DLO8_DISP				111
#define CLK_OVL1_DLO9					112
#define CLK_OVL1_DLO9_DISP				113
#define CLK_OVL1_DLO10					114
#define CLK_OVL1_DLO10_DISP				115
#define CLK_OVL1_DLO11					116
#define CLK_OVL1_DLO11_DISP				117
#define CLK_OVL1_DLO12					118
#define CLK_OVL1_DLO12_DISP				119
#define CLK_OVL1_OVLSYS_RELAY0				120
#define CLK_OVL1_OVLSYS_RELAY0_DISP			121
#define CLK_OVL1_OVL_INLINEROT0				122
#define CLK_OVL1_OVL_INLINEROT0_DISP			123
#define CLK_OVL1_SMI					124
#define CLK_OVL1_SMI_SMI				125
#define CLK_OVL1_NR_CLK					126

/* IMGSYS_MAIN */
#define CLK_IMG_FDVT					0
#define CLK_IMG_FDVT_CAMERA_P2				1
#define CLK_IMG_ME					2
#define CLK_IMG_ME_CAMERA_P2				3
#define CLK_IMG_MMG					4
#define CLK_IMG_MMG_CAMERA_P2				5
#define CLK_IMG_LARB12					6
#define CLK_IMG_LARB12_CAMERA_P2			7
#define CLK_IMG_LARB12_SMI				8
#define CLK_IMG_LARB9					9
#define CLK_IMG_LARB9_CAMERA_P2				10
#define CLK_IMG_LARB9_SMI				11
#define CLK_IMG_TRAW0					12
#define CLK_IMG_TRAW0_CAMERA_P2				13
#define CLK_IMG_TRAW1					14
#define CLK_IMG_TRAW1_CAMERA_P2				15
#define CLK_IMG_DIP0					16
#define CLK_IMG_DIP0_CAMERA_P2				17
#define CLK_IMG_WPE0					18
#define CLK_IMG_WPE0_CAMERA_P2				19
#define CLK_IMG_IPE					20
#define CLK_IMG_IPE_CAMERA_P2				21
#define CLK_IMG_WPE1					22
#define CLK_IMG_WPE1_CAMERA_P2				23
#define CLK_IMG_WPE2					24
#define CLK_IMG_WPE2_CAMERA_P2				25
#define CLK_IMG_ADL_LARB				26
#define CLK_IMG_ADL_LARB_CAMERA_P2			27
#define CLK_IMG_ADL_LARB_SMI				28
#define CLK_IMG_ADLRD					29
#define CLK_IMG_ADLRD_CAMERA_P2				30
#define CLK_IMG_ADLWR0					31
#define CLK_IMG_ADLWR0_CAMERA_P2			32
#define CLK_IMG_AVS					33
#define CLK_IMG_AVS_CAMERA_P2				34
#define CLK_IMG_IPS					35
#define CLK_IMG_IPS_CAMERA_P2				36
#define CLK_IMG_ADLWR1					37
#define CLK_IMG_ADLWR1_CAMERA_P2			38
#define CLK_IMG_ROOTCQ					39
#define CLK_IMG_ROOTCQ_CAMERA_P2			40
#define CLK_IMG_BLS					41
#define CLK_IMG_BLS_CAMERA_P2				42
#define CLK_IMG_SUB_COMMON0				43
#define CLK_IMG_SUB_COMMON0_CAMERA_P2			44
#define CLK_IMG_SUB_COMMON0_SMI				45
#define CLK_IMG_SUB_COMMON1				46
#define CLK_IMG_SUB_COMMON1_CAMERA_P2			47
#define CLK_IMG_SUB_COMMON1_SMI				48
#define CLK_IMG_SUB_COMMON2				49
#define CLK_IMG_SUB_COMMON2_CAMERA_P2			50
#define CLK_IMG_SUB_COMMON2_SMI				51
#define CLK_IMG_SUB_COMMON3				52
#define CLK_IMG_SUB_COMMON3_CAMERA_P2			53
#define CLK_IMG_SUB_COMMON3_SMI				54
#define CLK_IMG_SUB_COMMON4				55
#define CLK_IMG_SUB_COMMON4_CAMERA_P2			56
#define CLK_IMG_SUB_COMMON4_SMI				57
#define CLK_IMG_GALS_RX_DIP0				58
#define CLK_IMG_GALS_RX_DIP0_CAMERA_P2			59
#define CLK_IMG_GALS_RX_DIP1				60
#define CLK_IMG_GALS_RX_DIP1_CAMERA_P2			61
#define CLK_IMG_GALS_RX_TRAW0				62
#define CLK_IMG_GALS_RX_TRAW0_CAMERA_P2			63
#define CLK_IMG_GALS_RX_WPE0				64
#define CLK_IMG_GALS_RX_WPE0_CAMERA_P2			65
#define CLK_IMG_GALS_RX_WPE1				66
#define CLK_IMG_GALS_RX_WPE1_CAMERA_P2			67
#define CLK_IMG_GALS_RX_WPE2				68
#define CLK_IMG_GALS_RX_WPE2_CAMERA_P2			69
#define CLK_IMG_GALS_TRX_IPE0				70
#define CLK_IMG_GALS_TRX_IPE0_CAMERA_P2			71
#define CLK_IMG_GALS_TRX_IPE1				72
#define CLK_IMG_GALS_TRX_IPE1_CAMERA_P2			73
#define CLK_IMG26					74
#define CLK_IMG26_CAMERA_P2				75
#define CLK_IMG_BWR					76
#define CLK_IMG_BWR_CAMERA_P2				77
#define CLK_IMG_GALS					78
#define CLK_IMG_GALS_CAMERA_P2				79
#define CLK_IMG_NR_CLK					80

/* DIP_TOP_DIP1 */
#define CLK_DIP_TOP_DIP1_DIP_TOP			0
#define CLK_DIP_TOP_DIP1_DIP_TOP_CAMERA_P2		1
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS0			2
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS0_CAMERA_P2	3
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS1			4
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS1_CAMERA_P2	5
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS2			6
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS2_CAMERA_P2	7
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS3			8
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS3_CAMERA_P2	9
#define CLK_DIP_TOP_DIP1_LARB10				10
#define CLK_DIP_TOP_DIP1_LARB10_SMI			11
#define CLK_DIP_TOP_DIP1_LARB10_CAMERA_P2		12
#define CLK_DIP_TOP_DIP1_LARB15				13
#define CLK_DIP_TOP_DIP1_LARB15_SMI			14
#define CLK_DIP_TOP_DIP1_LARB15_CAMERA_P2		15
#define CLK_DIP_TOP_DIP1_LARB38				16
#define CLK_DIP_TOP_DIP1_LARB38_SMI			17
#define CLK_DIP_TOP_DIP1_LARB38_CAMERA_P2		18
#define CLK_DIP_TOP_DIP1_LARB39				19
#define CLK_DIP_TOP_DIP1_LARB39_SMI			20
#define CLK_DIP_TOP_DIP1_LARB39_CAMERA_P2		21
#define CLK_DIP_TOP_DIP1_NR_CLK				22

/* DIP_NR1_DIP1 */
#define CLK_DIP_NR1_DIP1_LARB				0
#define CLK_DIP_NR1_DIP1_LARB_CAMERA_P2			1
#define CLK_DIP_NR1_DIP1_DIP_NR1			2
#define CLK_DIP_NR1_DIP1_DIP_NR1_CAMERA_P2		3
#define CLK_DIP_NR1_DIP1_NR_CLK				4

/* DIP_NR2_DIP1 */
#define CLK_DIP_NR2_DIP1_DIP_NR				0
#define CLK_DIP_NR2_DIP1_DIP_NR_CAMERA_P2		1
#define CLK_DIP_NR2_DIP1_LARB15				2
#define CLK_DIP_NR2_DIP1_LARB15_CAMERA_P2		3
#define CLK_DIP_NR2_DIP1_LARB15_SMI			4
#define CLK_DIP_NR2_DIP1_LARB39				5
#define CLK_DIP_NR2_DIP1_LARB39_SMI			6
#define CLK_DIP_NR2_DIP1_LARB39_CAMERA_P2		7
#define CLK_DIP_NR2_DIP1_NR_CLK				8

/* WPE1_DIP1 */
#define CLK_WPE1_DIP1_LARB11				0
#define CLK_WPE1_DIP1_LARB11_SMI			1
#define CLK_WPE1_DIP1_LARB11_CAMERA_P2			2
#define CLK_WPE1_DIP1_WPE				3
#define CLK_WPE1_DIP1_WPE_CAMERA_P2			4
#define CLK_WPE1_DIP1_GALS0				5
#define CLK_WPE1_DIP1_GALS0_CAMERA_P2			6
#define CLK_WPE1_DIP1_NR_CLK				7

/* WPE2_DIP1 */
#define CLK_WPE2_DIP1_LARB11				0
#define CLK_WPE2_DIP1_LARB11_SMI			1
#define CLK_WPE2_DIP1_LARB11_CAMERA_P2			2
#define CLK_WPE2_DIP1_WPE				3
#define CLK_WPE2_DIP1_WPE_CAMERA_P2			4
#define CLK_WPE2_DIP1_GALS0				5
#define CLK_WPE2_DIP1_GALS0_CAMERA_P2			6
#define CLK_WPE2_DIP1_NR_CLK				7

/* WPE3_DIP1 */
#define CLK_WPE3_DIP1_LARB11				0
#define CLK_WPE3_DIP1_LARB11_SMI			1
#define CLK_WPE3_DIP1_LARB11_CAMERA_P2			2
#define CLK_WPE3_DIP1_WPE				3
#define CLK_WPE3_DIP1_WPE_CAMERA_P2			4
#define CLK_WPE3_DIP1_GALS0				5
#define CLK_WPE3_DIP1_GALS0_CAMERA_P2			6
#define CLK_WPE3_DIP1_NR_CLK				7

/* TRAW_DIP1 */
#define CLK_TRAW_DIP1_LARB28				0
#define CLK_TRAW_DIP1_LARB28_SMI			1
#define CLK_TRAW_DIP1_LARB28_CAMERA_P2			2
#define CLK_TRAW_DIP1_LARB40				3
#define CLK_TRAW_DIP1_LARB40_SMI			4
#define CLK_TRAW_DIP1_LARB40_CAMERA_P2			5
#define CLK_TRAW_DIP1_TRAW				6
#define CLK_TRAW_DIP1_TRAW_CAMERA_P2			7
#define CLK_TRAW_DIP1_GALS				8
#define CLK_TRAW_DIP1_GALS_CAMERA_P2			9
#define CLK_TRAW_DIP1_NR_CLK				10

/* TRAW_CAP_DIP1 */
#define CLK_TRAW_CAP_DIP1_TRAW_CAP			0
#define CLK_TRAW_CAP_DIP1_TRAW_CAP_CAMERA_P2		1
#define CLK_TRAW_CAP_DIP1_NR_CLK			2

/* IMG_VCORE_D1A */
#define CLK_IMG_VCORE_GALS_DISP				0
#define CLK_IMG_VCORE_GALS_DISP_CAMERA_P2		1
#define CLK_IMG_VCORE_MAIN				2
#define CLK_IMG_VCORE_MAIN_CAMERA_P2			3
#define CLK_IMG_VCORE_SUB0				4
#define CLK_IMG_VCORE_SUB0_SMI				5
#define CLK_IMG_VCORE_SUB0_CAMERA_P2			6
#define CLK_IMG_VCORE_SUB1				7
#define CLK_IMG_VCORE_SUB1_SMI				8
#define CLK_IMG_VCORE_SUB1_CAMERA_P2			9
#define CLK_IMG_VCORE_IMG_26M				10
#define CLK_IMG_VCORE_IMG_26M_CAMERA_P2			11
#define CLK_IMG_V_NR_CLK				12

/* VDEC_SOC_GCON_BASE */
#define CLK_VDE1_LARB1_CKEN				0
#define CLK_VDE1_LARB1_CKEN_VDEC			1
#define CLK_VDE1_LARB1_CKEN_SMI				2
#define CLK_VDE1_LAT_CKEN				3
#define CLK_VDE1_LAT_CKEN_VDEC				4
#define CLK_VDE1_LAT_ACTIVE				5
#define CLK_VDE1_LAT_ACTIVE_VDEC			6
#define CLK_VDE1_LAT_CKEN_ENG				7
#define CLK_VDE1_LAT_CKEN_ENG_VDEC			8
#define CLK_VDE1_VDEC_CKEN				9
#define CLK_VDE1_VDEC_CKEN_VDEC				10
#define CLK_VDE1_VDEC_ACTIVE				11
#define CLK_VDE1_VDEC_ACTIVE_VDEC			12
#define CLK_VDE1_VDEC_CKEN_ENG				13
#define CLK_VDE1_VDEC_CKEN_ENG_VDEC			14
#define CLK_VDE1_VDEC_SOC_APTV_EN			15
#define CLK_VDE1_VDEC_SOC_APTV_EN_VDEC			16
#define CLK_VDE1_VDEC_SOC_APTV_TOP_EN			17
#define CLK_VDE1_VDEC_SOC_APTV_TOP_EN_VDEC		18
#define CLK_VDE1_VDEC_SOC_IPS_EN			19
#define CLK_VDE1_VDEC_SOC_IPS_EN_VDEC			20
#define CLK_VDE1_NR_CLK					21

/* VDEC_GCON_BASE */
#define CLK_VDE2_LARB1_CKEN				0
#define CLK_VDE2_LARB1_CKEN_VDEC			1
#define CLK_VDE2_LARB1_CKEN_SMI				2
#define CLK_VDE2_LAT_CKEN				3
#define CLK_VDE2_LAT_CKEN_VDEC				4
#define CLK_VDE2_LAT_ACTIVE				5
#define CLK_VDE2_LAT_ACTIVE_VDEC			6
#define CLK_VDE2_LAT_CKEN_ENG				7
#define CLK_VDE2_LAT_CKEN_ENG_VDEC			8
#define CLK_VDE2_VDEC_CKEN				9
#define CLK_VDE2_VDEC_CKEN_VDEC				10
#define CLK_VDE2_VDEC_ACTIVE				11
#define CLK_VDE2_VDEC_ACTIVE_VDEC			12
#define CLK_VDE2_VDEC_CKEN_ENG				13
#define CLK_VDE2_VDEC_CKEN_ENG_VDEC			14
#define CLK_VDE2_NR_CLK					15

/* VENC_GCON */
#define CLK_VEN1_CKE0_LARB				0
#define CLK_VEN1_CKE0_LARB_VENC				1
#define CLK_VEN1_CKE0_LARB_JPGENC			2
#define CLK_VEN1_CKE0_LARB_JPGDEC			3
#define CLK_VEN1_CKE0_LARB_SMI				4
#define CLK_VEN1_CKE1_VENC				5
#define CLK_VEN1_CKE1_VENC_VENC				6
#define CLK_VEN1_CKE1_VENC_SMI				7
#define CLK_VEN1_CKE2_JPGENC				8
#define CLK_VEN1_CKE2_JPGENC_JPGENC			9
#define CLK_VEN1_CKE3_JPGDEC				10
#define CLK_VEN1_CKE3_JPGDEC_JPGDEC			11
#define CLK_VEN1_CKE4_JPGDEC_C1				12
#define CLK_VEN1_CKE4_JPGDEC_C1_JPGDEC			13
#define CLK_VEN1_CKE5_GALS				14
#define CLK_VEN1_CKE5_GALS_VENC				15
#define CLK_VEN1_CKE5_GALS_JPGENC			16
#define CLK_VEN1_CKE5_GALS_JPGDEC			17
#define CLK_VEN1_CKE29_VENC_ADAB_CTRL			18
#define CLK_VEN1_CKE29_VENC_ADAB_CTRL_VENC		19
#define CLK_VEN1_CKE29_VENC_XPC_CTRL			20
#define CLK_VEN1_CKE29_VENC_XPC_CTRL_VENC		21
#define CLK_VEN1_CKE29_VENC_XPC_CTRL_JPGENC		22
#define CLK_VEN1_CKE29_VENC_XPC_CTRL_JPGDEC		23
#define CLK_VEN1_CKE6_GALS_SRAM				24
#define CLK_VEN1_CKE6_GALS_SRAM_VENC			25
#define CLK_VEN1_RES_FLAT				26
#define CLK_VEN1_RES_FLAT_VENC				27
#define CLK_VEN1_RES_FLAT_JPGENC			28
#define CLK_VEN1_RES_FLAT_JPGDEC			29
#define CLK_VEN1_NR_CLK					30

/* VENC_GCON_CORE1 */
#define CLK_VEN2_CKE0_LARB				0
#define CLK_VEN2_CKE0_LARB_VENC				1
#define CLK_VEN2_CKE0_LARB_JPGENC			2
#define CLK_VEN2_CKE0_LARB_JPGDEC			3
#define CLK_VEN2_CKE0_LARB_SMI				4
#define CLK_VEN2_CKE1_VENC				5
#define CLK_VEN2_CKE1_VENC_VENC				6
#define CLK_VEN2_CKE1_VENC_SMI				7
#define CLK_VEN2_CKE2_JPGENC				8
#define CLK_VEN2_CKE2_JPGENC_JPGENC			9
#define CLK_VEN2_CKE3_JPGDEC				10
#define CLK_VEN2_CKE3_JPGDEC_JPGDEC			11
#define CLK_VEN2_CKE5_GALS				12
#define CLK_VEN2_CKE5_GALS_VENC				13
#define CLK_VEN2_CKE5_GALS_JPGENC			14
#define CLK_VEN2_CKE5_GALS_JPGDEC			15
#define CLK_VEN2_CKE29_VENC_XPC_CTRL			16
#define CLK_VEN2_CKE29_VENC_XPC_CTRL_VENC		17
#define CLK_VEN2_CKE29_VENC_XPC_CTRL_JPGENC		18
#define CLK_VEN2_CKE29_VENC_XPC_CTRL_JPGDEC		19
#define CLK_VEN2_CKE6_GALS_SRAM				20
#define CLK_VEN2_CKE6_GALS_SRAM_VENC			21
#define CLK_VEN2_RES_FLAT				22
#define CLK_VEN2_RES_FLAT_VENC				23
#define CLK_VEN2_RES_FLAT_JPGENC			24
#define CLK_VEN2_RES_FLAT_JPGDEC			25
#define CLK_VEN2_NR_CLK					26

/* VENC_GCON_CORE2 */
#define CLK_VEN_C2_CKE0_LARB				0
#define CLK_VEN_C2_CKE0_LARB_VENC			1
#define CLK_VEN_C2_CKE0_LARB_SMI			2
#define CLK_VEN_C2_CKE1_VENC				3
#define CLK_VEN_C2_CKE1_VENC_VENC			4
#define CLK_VEN_C2_CKE1_VENC_SMI			5
#define CLK_VEN_C2_CKE5_GALS				6
#define CLK_VEN_C2_CKE5_GALS_VENC			7
#define CLK_VEN_C2_CKE29_VENC_XPC_CTRL			8
#define CLK_VEN_C2_CKE29_VENC_XPC_CTRL_VENC		9
#define CLK_VEN_C2_CKE6_GALS_SRAM			10
#define CLK_VEN_C2_CKE6_GALS_SRAM_VENC			11
#define CLK_VEN_C2_RES_FLAT				12
#define CLK_VEN_C2_RES_FLAT_VENC			13
#define CLK_VEN_C2_NR_CLK				14

/* CAM_MAIN_R1A */
#define CLK_CAM_MAIN_LARB13				0
#define CLK_CAM_MAIN_LARB13_SMI				1
#define CLK_CAM_MAIN_LARB13_CAMSV			2
#define CLK_CAM_MAIN_LARB14				3
#define CLK_CAM_MAIN_LARB14_SMI				4
#define CLK_CAM_MAIN_LARB14_CAMSV			5
#define CLK_CAM_MAIN_LARB27				6
#define CLK_CAM_MAIN_LARB27_SMI				7
#define CLK_CAM_MAIN_LARB29				8
#define CLK_CAM_MAIN_LARB29_SMI				9
#define CLK_CAM_MAIN_LARB29_CAMSV			10
#define CLK_CAM_MAIN_CAM				11
#define CLK_CAM_MAIN_CAM_CAM_SENINF			12
#define CLK_CAM_MAIN_CAM_UISP				13
#define CLK_CAM_MAIN_CAM_CAMRAWA			14
#define CLK_CAM_MAIN_CAM_CAMRAWB			15
#define CLK_CAM_MAIN_CAM_CAMRAWC			16
#define CLK_CAM_MAIN_CAM_SUBA				17
#define CLK_CAM_MAIN_CAM_SUBA_CAMRAWA			18
#define CLK_CAM_MAIN_CAM_SUBB				19
#define CLK_CAM_MAIN_CAM_SUBB_CAMRAWB			20
#define CLK_CAM_MAIN_CAM_SUBC				21
#define CLK_CAM_MAIN_CAM_SUBC_CAMRAWC			22
#define CLK_CAM_MAIN_CAM_MRAW				23
#define CLK_CAM_MAIN_CAM_MRAW_PDAF			24
#define CLK_CAM_MAIN_CAMTG				25
#define CLK_CAM_MAIN_CAMTG_CAM_SENINF			26
#define CLK_CAM_MAIN_CAMTG_CAMRAWA			27
#define CLK_CAM_MAIN_CAMTG_CAMRAWB			28
#define CLK_CAM_MAIN_CAMTG_CAMRAWC			29
#define CLK_CAM_MAIN_SENINF				30
#define CLK_CAM_MAIN_SENINF_CAM_SENINF			31
#define CLK_CAM_MAIN_CAMSV_TOP				32
#define CLK_CAM_MAIN_CAMSV_TOP_CAMSV			33
#define CLK_CAM_MAIN_ADLRD				34
#define CLK_CAM_MAIN_ADLRD_CAMRAWA			35
#define CLK_CAM_MAIN_ADLRD_CAMRAWB			36
#define CLK_CAM_MAIN_ADLRD_CAMRAWC			37
#define CLK_CAM_MAIN_ADLWR				38
#define CLK_CAM_MAIN_ADLWR_CAMRAWA			39
#define CLK_CAM_MAIN_ADLWR_CAMRAWB			40
#define CLK_CAM_MAIN_ADLWR_CAMRAWC			41
#define CLK_CAM_MAIN_UISP				42
#define CLK_CAM_MAIN_UISP_UISP				43
#define CLK_CAM_MAIN_FAKE_ENG				44
#define CLK_CAM_MAIN_FAKE_ENG_CAMRAW			45
#define CLK_CAM_MAIN_CAM2MM0_GALS			46
#define CLK_CAM_MAIN_CAM2MM0_GALS_CAMRAWA		47
#define CLK_CAM_MAIN_CAM2MM0_GALS_CAMRAWB		48
#define CLK_CAM_MAIN_CAM2MM0_GALS_CAMRAWC		49
#define CLK_CAM_MAIN_CAM2MM0_GALS_CAMSV			50
#define CLK_CAM_MAIN_CAM2MM1_GALS			51
#define CLK_CAM_MAIN_CAM2MM1_GALS_CAMRAWA		52
#define CLK_CAM_MAIN_CAM2MM1_GALS_CAMRAWB		53
#define CLK_CAM_MAIN_CAM2MM1_GALS_CAMRAWC		54
#define CLK_CAM_MAIN_CAM2MM1_GALS_CAMSV			55
#define CLK_CAM_MAIN_CAM2SYS_GALS			56
#define CLK_CAM_MAIN_CAM2SYS_GALS_CAMRAWA		57
#define CLK_CAM_MAIN_CAM2SYS_GALS_CAMRAWB		58
#define CLK_CAM_MAIN_CAM2SYS_GALS_CAMRAWC		59
#define CLK_CAM_MAIN_CAM2SYS_GALS_CAMSV			60
#define CLK_CAM_MAIN_CAM2MM2_GALS			61
#define CLK_CAM_MAIN_CAM2MM2_GALS_CAMRAWA		62
#define CLK_CAM_MAIN_CAM2MM2_GALS_CAMRAWB		63
#define CLK_CAM_MAIN_CAM2MM2_GALS_CAMRAWC		64
#define CLK_CAM_MAIN_CAM2MM2_GALS_CAMSV			65
#define CLK_CAM_MAIN_IPS				66
#define CLK_CAM_MAIN_IPS_CAMRAW				67
#define CLK_CAM_MAIN_CAM_DPE				68
#define CLK_CAM_MAIN_CAM_DPE_CAMERA_P2			69
#define CLK_CAM_MAIN_CAM_ASG				70
#define CLK_CAM_MAIN_CAM_ASG_CAM_SENINF			71
#define CLK_CAM_MAIN_CAMSV_A_CON_1			72
#define CLK_CAM_MAIN_CAMSV_A_CON_1_CAMSV		73
#define CLK_CAM_MAIN_CAMSV_B_CON_1			74
#define CLK_CAM_MAIN_CAMSV_B_CON_1_CAMSV		75
#define CLK_CAM_MAIN_CAMSV_C_CON_1			76
#define CLK_CAM_MAIN_CAMSV_C_CON_1_CAMSV		77
#define CLK_CAM_MAIN_CAMSV_D_CON_1			78
#define CLK_CAM_MAIN_CAMSV_D_CON_1_CAMSV		79
#define CLK_CAM_MAIN_CAMSV_E_CON_1			80
#define CLK_CAM_MAIN_CAMSV_E_CON_1_CAMSV		81
#define CLK_CAM_MAIN_CAMSV_CON_1			82
#define CLK_CAM_MAIN_CAMSV_CON_1_CAMSV			83
#define CLK_CAM_MAIN_CAM_QOF_CON_1			84
#define CLK_CAM_MAIN_CAM_QOF_CON_1_CAMRAW		85
#define CLK_CAM_MAIN_CAM_BLS_FULL_CON_1			86
#define CLK_CAM_MAIN_CAM_BLS_FULL_CON_1_CAMRAW		87
#define CLK_CAM_MAIN_CAM_BLS_PART_CON_1			88
#define CLK_CAM_MAIN_CAM_BLS_PART_CON_1_CAMRAW		89
#define CLK_CAM_MAIN_CAM_BWR_CON_1			90
#define CLK_CAM_MAIN_CAM_BWR_CON_1_CAMBWR		91
#define CLK_CAM_MAIN_CAM_RTCQ_CON_1			92
#define CLK_CAM_MAIN_CAM_RTCQ_CON_1_CAMRAW		93
#define CLK_CAM_MAIN_CAM2MM0_SUB_COMMON_DCM_DIS		94
#define CLK_CAM_MAIN_CAM2MM0_SUB_COMMON_DCM_DIS_CAMRAW	95
#define CLK_CAM_MAIN_CAM2MM0_SUB_COMMON_DCM_DIS_SMI	96
#define CLK_CAM_MAIN_CAM2MM1_SUB_COMMON_DCM_DIS		97
#define CLK_CAM_MAIN_CAM2MM1_SUB_COMMON_DCM_DIS_CAMRAW	98
#define CLK_CAM_MAIN_CAM2SYS_SUB_COMMON_DCM_DIS		99
#define CLK_CAM_MAIN_CAM2SYS_SUB_COMMON_DCM_DIS_CAMRAW	100
#define CLK_CAM_MAIN_CAM2SYS_SUB_COMMON_DCM_DIS_SMI	101
#define CLK_CAM_MAIN_CAM2MM2_SUB_COMMON_DCM_DIS		102
#define CLK_CAM_MAIN_CAM2MM2_SUB_COMMON_DCM_DIS_CAMRAW	103
#define CLK_CAM_M_NR_CLK				104

/* CAMSYS_MRAW */
#define CLK_CAM_MR_LARBX				0
#define CLK_CAM_MR_LARBX_PDAF				1
#define CLK_CAM_MR_LARBX_SMI				2
#define CLK_CAM_MR_GALS					3
#define CLK_CAM_MR_GALS_PDAF				4
#define CLK_CAM_MR_GALS_SMI				5
#define CLK_CAM_MR_CAMTG				6
#define CLK_CAM_MR_CAMTG_PDAF				7
#define CLK_CAM_MR_CAMTG_SMI				8
#define CLK_CAM_MR_MRAW0				9
#define CLK_CAM_MR_MRAW0_PDAF				10
#define CLK_CAM_MR_MRAW0_SMI				11
#define CLK_CAM_MR_MRAW1				12
#define CLK_CAM_MR_MRAW1_PDAF				13
#define CLK_CAM_MR_MRAW1_SMI				14
#define CLK_CAM_MR_MRAW2				15
#define CLK_CAM_MR_MRAW2_PDAF				16
#define CLK_CAM_MR_MRAW2_SMI				17
#define CLK_CAM_MR_MRAW3				18
#define CLK_CAM_MR_MRAW3_PDAF				19
#define CLK_CAM_MR_MRAW3_SMI				20
#define CLK_CAM_MR_PDA0					21
#define CLK_CAM_MR_PDA0_PDA				22
#define CLK_CAM_MR_PDA0_SMI				23
#define CLK_CAM_MR_PDA1					24
#define CLK_CAM_MR_PDA1_PDA				25
#define CLK_CAM_MR_PDA1_SMI				26
#define CLK_CAM_MR_NR_CLK				27

/* CAMSYS_IPE */
#define CLK_CAMSYS_IPE_LARB19				0
#define CLK_CAMSYS_IPE_LARB19_SMI			1
#define CLK_CAMSYS_IPE_LARB19_CAMERA_P2			2
#define CLK_CAMSYS_IPE_DPE				3
#define CLK_CAMSYS_IPE_DPE_CAMERA_P2			4
#define CLK_CAMSYS_IPE_FUS				5
#define CLK_CAMSYS_IPE_FUS_CAMERA_P2			6
#define CLK_CAMSYS_IPE_DHZE				7
#define CLK_CAMSYS_IPE_DHZE_CAMERA_P2			8
#define CLK_CAMSYS_IPE_GALS				9
#define CLK_CAMSYS_IPE_GALS_CAMERA_P2			10
#define CLK_CAMSYS_IPE_NR_CLK				11

/* CAMSYS_RAWA */
#define CLK_CAM_RA_LARBX				0
#define CLK_CAM_RA_LARBX_CAMRAWA			1
#define CLK_CAM_RA_LARBX_SMI				2
#define CLK_CAM_RA_CAM					3
#define CLK_CAM_RA_CAM_CAMRAWA				4
#define CLK_CAM_RA_CAMTG				5
#define CLK_CAM_RA_CAMTG_CAMRAWA			6
#define CLK_CAM_RA_RAW2MM_GALS				7
#define CLK_CAM_RA_RAW2MM_GALS_CAMRAWA			8
#define CLK_CAM_RA_YUV2RAW2MM_GALS			9
#define CLK_CAM_RA_YUV2RAW2MM_GALS_CAMRAWA		10
#define CLK_CAM_RA_NR_CLK				11

/* CAMSYS_RMSA */
#define CLK_CAMSYS_RMSA_LARBX				0
#define CLK_CAMSYS_RMSA_LARBX_CAMRAWA			1
#define CLK_CAMSYS_RMSA_CAM				2
#define CLK_CAMSYS_RMSA_CAM_CAMRAWA			3
#define CLK_CAMSYS_RMSA_CAMTG				4
#define CLK_CAMSYS_RMSA_CAMTG_CAMRAWA			5
#define CLK_CAMSYS_RMSA_NR_CLK				6

/* CAMSYS_YUVA */
#define CLK_CAM_YA_LARBX				0
#define CLK_CAM_YA_LARBX_CAMRAWA			1
#define CLK_CAM_YA_LARBX_SMI				2
#define CLK_CAM_YA_CAM					3
#define CLK_CAM_YA_CAM_CAMRAWA				4
#define CLK_CAM_YA_CAMTG				5
#define CLK_CAM_YA_CAMTG_CAMRAWA			6
#define CLK_CAM_YA_NR_CLK				7

/* CAMSYS_RAWB */
#define CLK_CAM_RB_LARBX				0
#define CLK_CAM_RB_LARBX_CAMRAWB			1
#define CLK_CAM_RB_LARBX_SMI				2
#define CLK_CAM_RB_CAM					3
#define CLK_CAM_RB_CAM_CAMRAWB				4
#define CLK_CAM_RB_CAMTG				5
#define CLK_CAM_RB_CAMTG_CAMRAWB			6
#define CLK_CAM_RB_RAW2MM_GALS				7
#define CLK_CAM_RB_RAW2MM_GALS_CAMRAWB			8
#define CLK_CAM_RB_YUV2RAW2MM_GALS			9
#define CLK_CAM_RB_YUV2RAW2MM_GALS_CAMRAWB		10
#define CLK_CAM_RB_NR_CLK				11

/* CAMSYS_RMSB */
#define CLK_CAMSYS_RMSB_LARBX				0
#define CLK_CAMSYS_RMSB_LARBX_CAMRAWB			1
#define CLK_CAMSYS_RMSB_CAM				2
#define CLK_CAMSYS_RMSB_CAM_CAMRAWB			3
#define CLK_CAMSYS_RMSB_CAMTG				4
#define CLK_CAMSYS_RMSB_CAMTG_CAMRAWB			5
#define CLK_CAMSYS_RMSB_NR_CLK				6

/* CAMSYS_YUVB */
#define CLK_CAM_YB_LARBX				0
#define CLK_CAM_YB_LARBX_CAMRAWB			1
#define CLK_CAM_YB_LARBX_SMI				2
#define CLK_CAM_YB_CAM					3
#define CLK_CAM_YB_CAM_CAMRAWB				4
#define CLK_CAM_YB_CAMTG				5
#define CLK_CAM_YB_CAMTG_CAMRAWB			6
#define CLK_CAM_YB_NR_CLK				7

/* CAMSYS_RAWC */
#define CLK_CAM_RC_LARBX				0
#define CLK_CAM_RC_LARBX_CAMRAWC			1
#define CLK_CAM_RC_LARBX_SMI				2
#define CLK_CAM_RC_CAM					3
#define CLK_CAM_RC_CAM_CAMRAWC				4
#define CLK_CAM_RC_CAMTG				5
#define CLK_CAM_RC_CAMTG_CAMRAWC			6
#define CLK_CAM_RC_RAW2MM_GALS				7
#define CLK_CAM_RC_RAW2MM_GALS_CAMRAWC			8
#define CLK_CAM_RC_YUV2RAW2MM_GALS			9
#define CLK_CAM_RC_YUV2RAW2MM_GALS_CAMRAWC		10
#define CLK_CAM_RC_NR_CLK				11

/* CAMSYS_RMSC */
#define CLK_CAMSYS_RMSC_LARBX				0
#define CLK_CAMSYS_RMSC_LARBX_CAMRAWC			1
#define CLK_CAMSYS_RMSC_CAM				2
#define CLK_CAMSYS_RMSC_CAM_CAMRAWC			3
#define CLK_CAMSYS_RMSC_CAMTG				4
#define CLK_CAMSYS_RMSC_CAMTG_CAMRAWC			5
#define CLK_CAMSYS_RMSC_NR_CLK				6

/* CAMSYS_YUVC */
#define CLK_CAM_YC_LARBX				0
#define CLK_CAM_YC_LARBX_CAMRAWC			1
#define CLK_CAM_YC_LARBX_SMI				2
#define CLK_CAM_YC_CAM					3
#define CLK_CAM_YC_CAM_CAMRAWC				4
#define CLK_CAM_YC_CAMTG				5
#define CLK_CAM_YC_CAMTG_CAMRAWC			6
#define CLK_CAM_YC_NR_CLK				7

/* CCU_MAIN */
#define CLK_CCLARB30_CON				0
#define CLK_CCLARB30_CON_CCU				1
#define CLK_CCLARB30_CON_SMI				2
#define CLK_CCU2INFRA_GALS_CON				3
#define CLK_CCU2INFRA_GALS_CON_CCU			4
#define CLK_CCUSYS_CCU0_CON				5
#define CLK_CCUSYS_CCU0_CON_CCU0			6
#define CLK_CCUSYS_CCU0_CON_SMI				7
#define CLK_CCUSYS_CCU1_CON				8
#define CLK_CCUSYS_CCU1_CON_CCU1			9
#define CLK_CCU2MM0_GALS_CON				10
#define CLK_CCU2MM0_GALS_CON_CCU			11
#define CLK_CCU_NR_CLK					12

/* CAM_VCORE_R1A */
#define CLK_VCORE					0
#define CLK_VCORE_CAMRAW				1
#define CLK__26M					2
#define CLK__26M_CAMRAW					3
#define CLK__26M_SMI					4
#define CLK_2MM0_SUBCOMMON_DCM_DIS			5
#define CLK_2MM0_SUBCOMMON_DCM_DIS_CAMRAW		6
#define CLK_CAM_V_MM0_SUBCOMM				7
#define CLK_CAM_V_MM0_SUBCOMM_CCU			8
#define CLK_CAM_V_MM0_SUBCOMM_CAMRAW			9
#define CLK_CAM_V_NR_CLK				10

/* MDPSYS_CONFIG */
#define CLK_MDP_MDP_MUTEX0				0
#define CLK_MDP_MDP_MUTEX0_MML				1
#define CLK_MDP_SMI0					2
#define CLK_MDP_SMI0_MML				3
#define CLK_MDP_SMI0_SMI				4
#define CLK_MDP_APB_BUS					5
#define CLK_MDP_APB_BUS_MML				6
#define CLK_MDP_MDP_RDMA0				7
#define CLK_MDP_MDP_RDMA0_MML				8
#define CLK_MDP_MDP_RDMA1				9
#define CLK_MDP_MDP_RDMA1_MML				10
#define CLK_MDP_MDP_RDMA2				11
#define CLK_MDP_MDP_RDMA2_MML				12
#define CLK_MDP_MDP_BIRSZ0				13
#define CLK_MDP_MDP_BIRSZ0_MML				14
#define CLK_MDP_MDP_HDR0				15
#define CLK_MDP_MDP_HDR0_MML				16
#define CLK_MDP_MDP_AAL0				17
#define CLK_MDP_MDP_AAL0_MML				18
#define CLK_MDP_MDP_RSZ0				19
#define CLK_MDP_MDP_RSZ0_MML				20
#define CLK_MDP_MDP_RSZ2				21
#define CLK_MDP_MDP_RSZ2_MML				22
#define CLK_MDP_MDP_TDSHP0				23
#define CLK_MDP_MDP_TDSHP0_MML				24
#define CLK_MDP_MDP_COLOR0				25
#define CLK_MDP_MDP_COLOR0_MML				26
#define CLK_MDP_MDP_WROT0				27
#define CLK_MDP_MDP_WROT0_MML				28
#define CLK_MDP_MDP_WROT1				29
#define CLK_MDP_MDP_WROT1_MML				30
#define CLK_MDP_MDP_WROT2				31
#define CLK_MDP_MDP_WROT2_MML				32
#define CLK_MDP_MDP_FAKE_ENG0				33
#define CLK_MDP_MDP_FAKE_ENG0_MML			34
#define CLK_MDP_APB_DB					35
#define CLK_MDP_APB_DB_MML				36
#define CLK_MDP_MDP_DLI_ASYNC0				37
#define CLK_MDP_MDP_DLI_ASYNC0_MML			38
#define CLK_MDP_MDP_DLI_ASYNC1				39
#define CLK_MDP_MDP_DLI_ASYNC1_MML			40
#define CLK_MDP_MDP_DLO_ASYNC0				41
#define CLK_MDP_MDP_DLO_ASYNC0_MML			42
#define CLK_MDP_MDP_DLO_ASYNC1				43
#define CLK_MDP_MDP_DLO_ASYNC1_MML			44
#define CLK_MDP_MDP_DLI_ASYNC2				45
#define CLK_MDP_MDP_DLI_ASYNC2_MML			46
#define CLK_MDP_MDP_DLO_ASYNC2				47
#define CLK_MDP_MDP_DLO_ASYNC2_MML			48
#define CLK_MDP_MDP_DLO_ASYNC3				49
#define CLK_MDP_MDP_DLO_ASYNC3_MML			50
#define CLK_MDP_IMG_DL_ASYNC0				51
#define CLK_MDP_IMG_DL_ASYNC0_MML			52
#define CLK_MDP_MDP_RROT0				53
#define CLK_MDP_MDP_RROT0_MML				54
#define CLK_MDP_MDP_MERGE0				55
#define CLK_MDP_MDP_MERGE0_MML				56
#define CLK_MDP_MDP_C3D0				57
#define CLK_MDP_MDP_C3D0_MML				58
#define CLK_MDP_MDP_FG0					59
#define CLK_MDP_MDP_FG0_MML				60
#define CLK_MDP_MDP_CLA2				61
#define CLK_MDP_MDP_CLA2_MML				62
#define CLK_MDP_MDP_DLO_ASYNC4				63
#define CLK_MDP_MDP_DLO_ASYNC4_MML			64
#define CLK_MDP_VPP_RSZ0				65
#define CLK_MDP_VPP_RSZ0_MML				66
#define CLK_MDP_VPP_RSZ1				67
#define CLK_MDP_VPP_RSZ1_MML				68
#define CLK_MDP_MDP_DLO_ASYNC5				69
#define CLK_MDP_MDP_DLO_ASYNC5_MML			70
#define CLK_MDP_IMG0					71
#define CLK_MDP_IMG0_MML				72
#define CLK_MDP_F26M					73
#define CLK_MDP_F26M_MML				74
#define CLK_MDP_IMG_DL_RELAY0				75
#define CLK_MDP_IMG_DL_RELAY0_MML			76
#define CLK_MDP_IMG_DL_RELAY1				77
#define CLK_MDP_IMG_DL_RELAY1_MML			78
#define CLK_MDP_NR_CLK					79

/* MDPSYS1_CONFIG */
#define CLK_MDP1_MDP_MUTEX0				0
#define CLK_MDP1_MDP_MUTEX0_MML				1
#define CLK_MDP1_SMI0					2
#define CLK_MDP1_SMI0_SMI				3
#define CLK_MDP1_APB_BUS				4
#define CLK_MDP1_APB_BUS_MML				5
#define CLK_MDP1_MDP_RDMA0				6
#define CLK_MDP1_MDP_RDMA0_MML				7
#define CLK_MDP1_MDP_RDMA1				8
#define CLK_MDP1_MDP_RDMA1_MML				9
#define CLK_MDP1_MDP_RDMA2				10
#define CLK_MDP1_MDP_RDMA2_MML				11
#define CLK_MDP1_MDP_BIRSZ0				12
#define CLK_MDP1_MDP_BIRSZ0_MML				13
#define CLK_MDP1_MDP_HDR0				14
#define CLK_MDP1_MDP_HDR0_MML				15
#define CLK_MDP1_MDP_AAL0				16
#define CLK_MDP1_MDP_AAL0_MML				17
#define CLK_MDP1_MDP_RSZ0				18
#define CLK_MDP1_MDP_RSZ0_MML				19
#define CLK_MDP1_MDP_RSZ2				20
#define CLK_MDP1_MDP_RSZ2_MML				21
#define CLK_MDP1_MDP_TDSHP0				22
#define CLK_MDP1_MDP_TDSHP0_MML				23
#define CLK_MDP1_MDP_COLOR0				24
#define CLK_MDP1_MDP_COLOR0_MML				25
#define CLK_MDP1_MDP_WROT0				26
#define CLK_MDP1_MDP_WROT0_MML				27
#define CLK_MDP1_MDP_WROT1				28
#define CLK_MDP1_MDP_WROT1_MML				29
#define CLK_MDP1_MDP_WROT2				30
#define CLK_MDP1_MDP_WROT2_MML				31
#define CLK_MDP1_MDP_FAKE_ENG0				32
#define CLK_MDP1_MDP_FAKE_ENG0_MML			33
#define CLK_MDP1_APB_DB					34
#define CLK_MDP1_APB_DB_MML				35
#define CLK_MDP1_MDP_DLI_ASYNC0				36
#define CLK_MDP1_MDP_DLI_ASYNC0_MML			37
#define CLK_MDP1_MDP_DLI_ASYNC1				38
#define CLK_MDP1_MDP_DLI_ASYNC1_MML			39
#define CLK_MDP1_MDP_DLO_ASYNC0				40
#define CLK_MDP1_MDP_DLO_ASYNC0_MML			41
#define CLK_MDP1_MDP_DLO_ASYNC1				42
#define CLK_MDP1_MDP_DLO_ASYNC1_MML			43
#define CLK_MDP1_MDP_DLI_ASYNC2				44
#define CLK_MDP1_MDP_DLI_ASYNC2_MML			45
#define CLK_MDP1_MDP_DLO_ASYNC2				46
#define CLK_MDP1_MDP_DLO_ASYNC2_MML			47
#define CLK_MDP1_MDP_DLO_ASYNC3				48
#define CLK_MDP1_MDP_DLO_ASYNC3_MML			49
#define CLK_MDP1_IMG_DL_ASYNC0				50
#define CLK_MDP1_IMG_DL_ASYNC0_MML			51
#define CLK_MDP1_MDP_RROT0				52
#define CLK_MDP1_MDP_RROT0_MML				53
#define CLK_MDP1_MDP_MERGE0				54
#define CLK_MDP1_MDP_MERGE0_MML				55
#define CLK_MDP1_MDP_C3D0				56
#define CLK_MDP1_MDP_C3D0_MML				57
#define CLK_MDP1_MDP_FG0				58
#define CLK_MDP1_MDP_FG0_MML				59
#define CLK_MDP1_MDP_CLA2				60
#define CLK_MDP1_MDP_CLA2_MML				61
#define CLK_MDP1_MDP_DLO_ASYNC4				62
#define CLK_MDP1_MDP_DLO_ASYNC4_MML			63
#define CLK_MDP1_VPP_RSZ0				64
#define CLK_MDP1_VPP_RSZ0_MML				65
#define CLK_MDP1_VPP_RSZ1				66
#define CLK_MDP1_VPP_RSZ1_MML				67
#define CLK_MDP1_MDP_DLO_ASYNC5				68
#define CLK_MDP1_MDP_DLO_ASYNC5_MML			69
#define CLK_MDP1_IMG0					70
#define CLK_MDP1_IMG0_MML				71
#define CLK_MDP1_F26M					72
#define CLK_MDP1_F26M_MML				73
#define CLK_MDP1_IMG_DL_RELAY0				74
#define CLK_MDP1_IMG_DL_RELAY0_MML			75
#define CLK_MDP1_IMG_DL_RELAY1				76
#define CLK_MDP1_IMG_DL_RELAY1_MML			77
#define CLK_MDP1_NR_CLK					78

/* DISP_VDISP_AO_CONFIG */
#define CLK_MM_V_DISP_VDISP_AO_CONFIG			0
#define CLK_MM_V_DISP_VDISP_AO_CONFIG_DISP		1
#define CLK_MM_V_DISP_DPC				2
#define CLK_MM_V_DISP_DPC_DISP				3
#define CLK_MM_V_SMI_SUB_SOMM0				4
#define CLK_MM_V_SMI_SUB_SOMM0_SMI			5
#define CLK_MM_V_NR_CLK					6

/* MFGPLL_PLL_CTRL */
#define CLK_MFG_AO_MFGPLL				0
#define CLK_MFG_AO_NR_CLK				1

/* MFGPLL_SC0_PLL_CTRL */
#define CLK_MFGSC0_AO_MFGPLL_SC0			0
#define CLK_MFGSC0_AO_NR_CLK				1

/* MFGPLL_SC1_PLL_CTRL */
#define CLK_MFGSC1_AO_MFGPLL_SC1			0
#define CLK_MFGSC1_AO_NR_CLK				1

/* CCIPLL_PLL_CTRL */
#define CLK_CCIPLL					0
#define CLK_CCI_NR_CLK					1

/* ARMPLL_LL_PLL_CTRL */
#define CLK_CPLL_ARMPLL_LL				0
#define CLK_CPU_LL_NR_CLK				1

/* ARMPLL_BL_PLL_CTRL */
#define CLK_CPBL_ARMPLL_BL				0
#define CLK_CPU_BL_NR_CLK				1

/* ARMPLL_B_PLL_CTRL */
#define CLK_CPB_ARMPLL_B				0
#define CLK_CPU_B_NR_CLK				1

/* PTPPLL_PLL_CTRL */
#define CLK_PTPPLL					0
#define CLK_PTP_NR_CLK					1

#endif /* _DT_BINDINGS_CLK_MT6991_H */
