<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p303" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_303{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_303{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_303{left:414px;bottom:1141px;letter-spacing:-0.13px;}
#t4_303{left:70px;bottom:1079px;letter-spacing:0.16px;}
#t5_303{left:151px;bottom:1079px;letter-spacing:0.2px;word-spacing:-0.01px;}
#t6_303{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#t7_303{left:70px;bottom:1037px;letter-spacing:-0.13px;}
#t8_303{left:70px;bottom:979px;letter-spacing:0.13px;}
#t9_303{left:152px;bottom:979px;letter-spacing:0.14px;word-spacing:0.01px;}
#ta_303{left:70px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_303{left:70px;bottom:928px;}
#tc_303{left:96px;bottom:932px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_303{left:70px;bottom:905px;}
#te_303{left:96px;bottom:909px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#tf_303{left:96px;bottom:892px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_303{left:70px;bottom:866px;}
#th_303{left:96px;bottom:869px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#ti_303{left:96px;bottom:852px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_303{left:70px;bottom:794px;letter-spacing:0.13px;}
#tk_303{left:152px;bottom:794px;letter-spacing:0.16px;word-spacing:0.01px;}
#tl_303{left:70px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_303{left:70px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_303{left:70px;bottom:727px;}
#to_303{left:96px;bottom:730px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_303{left:70px;bottom:662px;letter-spacing:0.16px;}
#tq_303{left:151px;bottom:662px;letter-spacing:0.19px;word-spacing:-0.01px;}
#tr_303{left:70px;bottom:637px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ts_303{left:70px;bottom:620px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_303{left:70px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tu_303{left:70px;bottom:579px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#tv_303{left:70px;bottom:562px;letter-spacing:-0.15px;}
#tw_303{left:70px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_303{left:70px;bottom:521px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#ty_303{left:70px;bottom:462px;letter-spacing:0.13px;}
#tz_303{left:152px;bottom:462px;letter-spacing:0.15px;word-spacing:0.01px;}
#t10_303{left:70px;bottom:438px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#t11_303{left:70px;bottom:422px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t12_303{left:70px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t13_303{left:70px;bottom:380px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#t14_303{left:70px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t15_303{left:563px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#t16_303{left:70px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t17_303{left:70px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t18_303{left:70px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_303{left:70px;bottom:289px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1a_303{left:70px;bottom:272px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1b_303{left:70px;bottom:213px;letter-spacing:0.13px;}
#t1c_303{left:152px;bottom:213px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1d_303{left:70px;bottom:189px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t1e_303{left:70px;bottom:173px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1f_303{left:70px;bottom:156px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1g_303{left:70px;bottom:131px;letter-spacing:-0.15px;word-spacing:-0.45px;}

.s1_303{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_303{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_303{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_303{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_303{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_303{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts303" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg303Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg303" style="-webkit-user-select: none;"><object width="935" height="1210" data="303/303.svg" type="image/svg+xml" id="pdf303" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_303" class="t s1_303">Vol. 1 </span><span id="t2_303" class="t s1_303">12-9 </span>
<span id="t3_303" class="t s2_303">PROGRAMMING WITH INTEL® SSE3, SSSE3, INTEL® SSE4, AND INTEL® AES-NI </span>
<span id="t4_303" class="t s3_303">12.7 </span><span id="t5_303" class="t s3_303">WRITING APPLICATIONS WITH SSSE3 EXTENSIONS </span>
<span id="t6_303" class="t s4_303">The following sections give guidelines for writing application programs and operating-system code that use SSSE3 </span>
<span id="t7_303" class="t s4_303">instructions. </span>
<span id="t8_303" class="t s5_303">12.7.1 </span><span id="t9_303" class="t s5_303">Guidelines for Using SSSE3 </span>
<span id="ta_303" class="t s4_303">The following guidelines describe how to maximize the benefits of using SSSE3: </span>
<span id="tb_303" class="t s6_303">• </span><span id="tc_303" class="t s4_303">Check that the processor supports SSSE3. </span>
<span id="td_303" class="t s6_303">• </span><span id="te_303" class="t s4_303">Ensure that your operating system supports SSSE3 and Intel SSE, SSE2, and SSE3. (Operating system support </span>
<span id="tf_303" class="t s4_303">for Intel SSE implies sufficient support for SSSE3 and Intel SSE2 and SSE3.) </span>
<span id="tg_303" class="t s6_303">• </span><span id="th_303" class="t s4_303">Employ the optimization and scheduling techniques described in the Intel® 64 and IA-32 Architectures Optimi- </span>
<span id="ti_303" class="t s4_303">zation Reference Manual (see Section 1.4, “Related Literature”). </span>
<span id="tj_303" class="t s5_303">12.7.2 </span><span id="tk_303" class="t s5_303">Checking for SSSE3 Support </span>
<span id="tl_303" class="t s4_303">Before an application attempts to use SSSE3, the application should follow the steps illustrated in Section 11.6.2, </span>
<span id="tm_303" class="t s4_303">“Checking for Intel® SSE and SSE2 Support.” Next, use the additional step provided below: </span>
<span id="tn_303" class="t s6_303">• </span><span id="to_303" class="t s4_303">Check that the processor supports SSSE3 (if CPUID.01H:ECX.SSSE3[bit 9] = 1). </span>
<span id="tp_303" class="t s3_303">12.8 </span><span id="tq_303" class="t s3_303">INTEL® SSE3, SSSE3, AND INTEL® SSE4 EXCEPTIONS </span>
<span id="tr_303" class="t s4_303">Intel SSE3, SSSE3, and Intel SSE4 instructions can generate the same type of memory-access and non-numeric </span>
<span id="ts_303" class="t s4_303">exceptions as other Intel 64 or IA-32 instructions. Existing exception handlers generally handle these exceptions </span>
<span id="tt_303" class="t s4_303">without code modification. </span>
<span id="tu_303" class="t s4_303">FISTTP can generate floating-point exceptions. Some Intel SSE3 instructions can also generate SIMD floating-point </span>
<span id="tv_303" class="t s4_303">exceptions. </span>
<span id="tw_303" class="t s4_303">Intel SSE3 additions and changes are noted in the following sections. See also: Section 11.5, “Intel® SSE, SSE2, </span>
<span id="tx_303" class="t s4_303">and SSE3 Exceptions”. </span>
<span id="ty_303" class="t s5_303">12.8.1 </span><span id="tz_303" class="t s5_303">Device Not Available (DNA) Exceptions </span>
<span id="t10_303" class="t s4_303">Intel SSE3, SSSE3, and Intel SSE4 will cause a DNA Exception (#NM) if the processor attempts to execute an Intel </span>
<span id="t11_303" class="t s4_303">SSE3 instruction while CR0.TS[bit 3] = 1. If CPUID.01H:ECX.SSE3[bit 0] = 0, execution of an Intel SSE3 instruc- </span>
<span id="t12_303" class="t s4_303">tion will cause an invalid opcode fault regardless of the state of CR0.TS[bit 3]. </span>
<span id="t13_303" class="t s4_303">Similarly, an attempt to execute an SSSE3 instruction on a processor that reports CPUID.01H:ECX.SSSE3[bit 9] = </span>
<span id="t14_303" class="t s4_303">0 will cause an invalid opcode fault regardless of the state of CR0.TS[bit </span><span id="t15_303" class="t s4_303">3]. An attempt to execute an Intel SSE4.1 </span>
<span id="t16_303" class="t s4_303">instruction on a processor that reports CPUID.01H:ECX.SSE4_1[bit 19] = 0 will cause an invalid opcode fault </span>
<span id="t17_303" class="t s4_303">regardless of the state of CR0.TS[bit 3]. </span>
<span id="t18_303" class="t s4_303">An attempt to execute PCMPGTQ or any one of the four string processing instructions in Intel SSE4.2 on a </span>
<span id="t19_303" class="t s4_303">processor that reports CPUID.01H:ECX.SSE4_2[bit 20] = 0 will cause an invalid opcode fault regardless of the </span>
<span id="t1a_303" class="t s4_303">state of CR0.TS[bit 3]. CRC32 and POPCNT do not cause #NM. </span>
<span id="t1b_303" class="t s5_303">12.8.2 </span><span id="t1c_303" class="t s5_303">Numeric Error flag and IGNNE# </span>
<span id="t1d_303" class="t s4_303">Most Intel SSE3 instructions ignore CR0.NE[bit 5] (treats it as if it were always set) and the IGNNE# pin. With one </span>
<span id="t1e_303" class="t s4_303">exception, all use the exception 19 (#XM) software exception for error reporting. The exception is FISTTP; it </span>
<span id="t1f_303" class="t s4_303">behaves like other x87-FP instructions. </span>
<span id="t1g_303" class="t s4_303">SSSE3 instructions ignore CR0.NE[bit 5] (treats it as if it were always set) and the IGNNE# pin. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
