// Seed: 1109372919
module module_0;
  always @(*) id_1[1 : 1] = id_1;
  wire id_2;
endmodule
module module_1;
  assign id_1 = id_1;
  if ({id_1, id_1}) begin
    assign id_1 = id_1 - 1;
  end else assign id_1 = 1'b0;
  wire id_2;
  wire id_4;
  wire id_5, id_6, id_7;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  module_0();
endmodule
