#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff251500900 .scope module, "bic_testbench" "bic_testbench" 2 2;
 .timescale 0 0;
P_0x7ff251506ee0 .param/l "PERIOD" 0 2 9, +C4<00000000000000000000000000001010>;
v0x7ff251411a50_0 .var "clk", 0 0;
v0x7ff251411af0_0 .var "enable", 0 0;
v0x7ff251411ba0_0 .net "endFrame", 0 0, L_0x7ff251411fa0;  1 drivers
v0x7ff251411c70_0 .net "frameProgress", 3 0, v0x7ff251411880_0;  1 drivers
v0x7ff251411d20_0 .var "rst", 0 0;
S_0x7ff251509710 .scope module, "dut" "bic" 2 16, 3 3 0, S_0x7ff251500900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "frameProgress"
    .port_info 1 /OUTPUT 1 "endFrame"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
P_0x7ff251508b90 .param/l "FRAME_WIDTH" 0 3 8, +C4<00000000000000000000000000001011>;
v0x7ff251508c30_0 .net *"_s0", 31 0, L_0x7ff251411df0;  1 drivers
L_0x10ab8d008 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff251411550_0 .net *"_s3", 27 0, L_0x10ab8d008;  1 drivers
L_0x10ab8d050 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x7ff251411610_0 .net/2u *"_s4", 31 0, L_0x10ab8d050;  1 drivers
v0x7ff2514116c0_0 .net "clk", 0 0, v0x7ff251411a50_0;  1 drivers
v0x7ff251411750_0 .net "enable", 0 0, v0x7ff251411af0_0;  1 drivers
v0x7ff2514117e0_0 .net "endFrame", 0 0, L_0x7ff251411fa0;  alias, 1 drivers
v0x7ff251411880_0 .var "frameProgress", 3 0;
v0x7ff251411930_0 .net "rst", 0 0, v0x7ff251411d20_0;  1 drivers
E_0x7ff251506140 .event posedge, v0x7ff2514116c0_0;
L_0x7ff251411df0 .concat [ 4 28 0 0], v0x7ff251411880_0, L_0x10ab8d008;
L_0x7ff251411fa0 .cmp/eq 32, L_0x7ff251411df0, L_0x10ab8d050;
    .scope S_0x7ff251509710;
T_0 ;
    %wait E_0x7ff251506140;
    %load/vec4 v0x7ff251411930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff251411880_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ff251411750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7ff251411880_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff251411880_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff251411880_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff251500900;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff251411a50_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7ff251500900;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x7ff251411a50_0;
    %inv;
    %store/vec4 v0x7ff251411a50_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff251500900;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff251411d20_0, 0;
    %wait E_0x7ff251506140;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff251411d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff251411af0_0, 0;
    %wait E_0x7ff251506140;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff251411af0_0, 0;
    %wait E_0x7ff251506140;
    %wait E_0x7ff251506140;
    %wait E_0x7ff251506140;
    %wait E_0x7ff251506140;
    %wait E_0x7ff251506140;
    %wait E_0x7ff251506140;
    %wait E_0x7ff251506140;
    %wait E_0x7ff251506140;
    %wait E_0x7ff251506140;
    %wait E_0x7ff251506140;
    %wait E_0x7ff251506140;
    %wait E_0x7ff251506140;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff251411af0_0, 0;
    %wait E_0x7ff251506140;
    %wait E_0x7ff251506140;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7ff251500900;
T_4 ;
    %vpi_call 2 41 "$dumpfile", "bic.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bic_testbench.v";
    "./bic.v";
