#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5572413bb7f0 .scope module, "openmips_min_sopc_tb" "openmips_min_sopc_tb" 2 10;
 .timescale -9 -12;
v0x5572413e5d40_0 .var "CLOCK_50", 0 0;
v0x5572413e5de0_0 .var "rst", 0 0;
S_0x5572413bcab0 .scope module, "openmips_min_sopc0" "openmips_min_sopc" 2 30, 3 9 0, S_0x5572413bb7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v0x5572413e58e0_0 .net "clk", 0 0, v0x5572413e5d40_0;  1 drivers
v0x5572413e59a0_0 .net "inst", 31 0, v0x5572413860a0_0;  1 drivers
v0x5572413e5a60_0 .net "inst_addr", 31 0, L_0x5572413e5ea0;  1 drivers
v0x5572413e5b50_0 .net "rom_ce", 0 0, v0x5572413e1300_0;  1 drivers
v0x5572413e5bf0_0 .net "rst", 0 0, v0x5572413e5de0_0;  1 drivers
S_0x557241348620 .scope module, "inst_rom0" "inst_rom" 3 30, 4 7 0, S_0x5572413bcab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /OUTPUT 32 "inst"
v0x55724139d8d0_0 .net "addr", 31 0, L_0x5572413e5ea0;  alias, 1 drivers
v0x557241385b20_0 .net "ce", 0 0, v0x5572413e1300_0;  alias, 1 drivers
v0x5572413860a0_0 .var "inst", 31 0;
v0x5572413b43c0 .array "inst_mem", 100 0, 31 0;
v0x5572413b43c0_0 .array/port v0x5572413b43c0, 0;
v0x5572413b43c0_1 .array/port v0x5572413b43c0, 1;
E_0x5572413579b0/0 .event edge, v0x557241385b20_0, v0x55724139d8d0_0, v0x5572413b43c0_0, v0x5572413b43c0_1;
v0x5572413b43c0_2 .array/port v0x5572413b43c0, 2;
v0x5572413b43c0_3 .array/port v0x5572413b43c0, 3;
v0x5572413b43c0_4 .array/port v0x5572413b43c0, 4;
v0x5572413b43c0_5 .array/port v0x5572413b43c0, 5;
E_0x5572413579b0/1 .event edge, v0x5572413b43c0_2, v0x5572413b43c0_3, v0x5572413b43c0_4, v0x5572413b43c0_5;
v0x5572413b43c0_6 .array/port v0x5572413b43c0, 6;
v0x5572413b43c0_7 .array/port v0x5572413b43c0, 7;
v0x5572413b43c0_8 .array/port v0x5572413b43c0, 8;
v0x5572413b43c0_9 .array/port v0x5572413b43c0, 9;
E_0x5572413579b0/2 .event edge, v0x5572413b43c0_6, v0x5572413b43c0_7, v0x5572413b43c0_8, v0x5572413b43c0_9;
v0x5572413b43c0_10 .array/port v0x5572413b43c0, 10;
v0x5572413b43c0_11 .array/port v0x5572413b43c0, 11;
v0x5572413b43c0_12 .array/port v0x5572413b43c0, 12;
v0x5572413b43c0_13 .array/port v0x5572413b43c0, 13;
E_0x5572413579b0/3 .event edge, v0x5572413b43c0_10, v0x5572413b43c0_11, v0x5572413b43c0_12, v0x5572413b43c0_13;
v0x5572413b43c0_14 .array/port v0x5572413b43c0, 14;
v0x5572413b43c0_15 .array/port v0x5572413b43c0, 15;
v0x5572413b43c0_16 .array/port v0x5572413b43c0, 16;
v0x5572413b43c0_17 .array/port v0x5572413b43c0, 17;
E_0x5572413579b0/4 .event edge, v0x5572413b43c0_14, v0x5572413b43c0_15, v0x5572413b43c0_16, v0x5572413b43c0_17;
v0x5572413b43c0_18 .array/port v0x5572413b43c0, 18;
v0x5572413b43c0_19 .array/port v0x5572413b43c0, 19;
v0x5572413b43c0_20 .array/port v0x5572413b43c0, 20;
v0x5572413b43c0_21 .array/port v0x5572413b43c0, 21;
E_0x5572413579b0/5 .event edge, v0x5572413b43c0_18, v0x5572413b43c0_19, v0x5572413b43c0_20, v0x5572413b43c0_21;
v0x5572413b43c0_22 .array/port v0x5572413b43c0, 22;
v0x5572413b43c0_23 .array/port v0x5572413b43c0, 23;
v0x5572413b43c0_24 .array/port v0x5572413b43c0, 24;
v0x5572413b43c0_25 .array/port v0x5572413b43c0, 25;
E_0x5572413579b0/6 .event edge, v0x5572413b43c0_22, v0x5572413b43c0_23, v0x5572413b43c0_24, v0x5572413b43c0_25;
v0x5572413b43c0_26 .array/port v0x5572413b43c0, 26;
v0x5572413b43c0_27 .array/port v0x5572413b43c0, 27;
v0x5572413b43c0_28 .array/port v0x5572413b43c0, 28;
v0x5572413b43c0_29 .array/port v0x5572413b43c0, 29;
E_0x5572413579b0/7 .event edge, v0x5572413b43c0_26, v0x5572413b43c0_27, v0x5572413b43c0_28, v0x5572413b43c0_29;
v0x5572413b43c0_30 .array/port v0x5572413b43c0, 30;
v0x5572413b43c0_31 .array/port v0x5572413b43c0, 31;
v0x5572413b43c0_32 .array/port v0x5572413b43c0, 32;
v0x5572413b43c0_33 .array/port v0x5572413b43c0, 33;
E_0x5572413579b0/8 .event edge, v0x5572413b43c0_30, v0x5572413b43c0_31, v0x5572413b43c0_32, v0x5572413b43c0_33;
v0x5572413b43c0_34 .array/port v0x5572413b43c0, 34;
v0x5572413b43c0_35 .array/port v0x5572413b43c0, 35;
v0x5572413b43c0_36 .array/port v0x5572413b43c0, 36;
v0x5572413b43c0_37 .array/port v0x5572413b43c0, 37;
E_0x5572413579b0/9 .event edge, v0x5572413b43c0_34, v0x5572413b43c0_35, v0x5572413b43c0_36, v0x5572413b43c0_37;
v0x5572413b43c0_38 .array/port v0x5572413b43c0, 38;
v0x5572413b43c0_39 .array/port v0x5572413b43c0, 39;
v0x5572413b43c0_40 .array/port v0x5572413b43c0, 40;
v0x5572413b43c0_41 .array/port v0x5572413b43c0, 41;
E_0x5572413579b0/10 .event edge, v0x5572413b43c0_38, v0x5572413b43c0_39, v0x5572413b43c0_40, v0x5572413b43c0_41;
v0x5572413b43c0_42 .array/port v0x5572413b43c0, 42;
v0x5572413b43c0_43 .array/port v0x5572413b43c0, 43;
v0x5572413b43c0_44 .array/port v0x5572413b43c0, 44;
v0x5572413b43c0_45 .array/port v0x5572413b43c0, 45;
E_0x5572413579b0/11 .event edge, v0x5572413b43c0_42, v0x5572413b43c0_43, v0x5572413b43c0_44, v0x5572413b43c0_45;
v0x5572413b43c0_46 .array/port v0x5572413b43c0, 46;
v0x5572413b43c0_47 .array/port v0x5572413b43c0, 47;
v0x5572413b43c0_48 .array/port v0x5572413b43c0, 48;
v0x5572413b43c0_49 .array/port v0x5572413b43c0, 49;
E_0x5572413579b0/12 .event edge, v0x5572413b43c0_46, v0x5572413b43c0_47, v0x5572413b43c0_48, v0x5572413b43c0_49;
v0x5572413b43c0_50 .array/port v0x5572413b43c0, 50;
v0x5572413b43c0_51 .array/port v0x5572413b43c0, 51;
v0x5572413b43c0_52 .array/port v0x5572413b43c0, 52;
v0x5572413b43c0_53 .array/port v0x5572413b43c0, 53;
E_0x5572413579b0/13 .event edge, v0x5572413b43c0_50, v0x5572413b43c0_51, v0x5572413b43c0_52, v0x5572413b43c0_53;
v0x5572413b43c0_54 .array/port v0x5572413b43c0, 54;
v0x5572413b43c0_55 .array/port v0x5572413b43c0, 55;
v0x5572413b43c0_56 .array/port v0x5572413b43c0, 56;
v0x5572413b43c0_57 .array/port v0x5572413b43c0, 57;
E_0x5572413579b0/14 .event edge, v0x5572413b43c0_54, v0x5572413b43c0_55, v0x5572413b43c0_56, v0x5572413b43c0_57;
v0x5572413b43c0_58 .array/port v0x5572413b43c0, 58;
v0x5572413b43c0_59 .array/port v0x5572413b43c0, 59;
v0x5572413b43c0_60 .array/port v0x5572413b43c0, 60;
v0x5572413b43c0_61 .array/port v0x5572413b43c0, 61;
E_0x5572413579b0/15 .event edge, v0x5572413b43c0_58, v0x5572413b43c0_59, v0x5572413b43c0_60, v0x5572413b43c0_61;
v0x5572413b43c0_62 .array/port v0x5572413b43c0, 62;
v0x5572413b43c0_63 .array/port v0x5572413b43c0, 63;
v0x5572413b43c0_64 .array/port v0x5572413b43c0, 64;
v0x5572413b43c0_65 .array/port v0x5572413b43c0, 65;
E_0x5572413579b0/16 .event edge, v0x5572413b43c0_62, v0x5572413b43c0_63, v0x5572413b43c0_64, v0x5572413b43c0_65;
v0x5572413b43c0_66 .array/port v0x5572413b43c0, 66;
v0x5572413b43c0_67 .array/port v0x5572413b43c0, 67;
v0x5572413b43c0_68 .array/port v0x5572413b43c0, 68;
v0x5572413b43c0_69 .array/port v0x5572413b43c0, 69;
E_0x5572413579b0/17 .event edge, v0x5572413b43c0_66, v0x5572413b43c0_67, v0x5572413b43c0_68, v0x5572413b43c0_69;
v0x5572413b43c0_70 .array/port v0x5572413b43c0, 70;
v0x5572413b43c0_71 .array/port v0x5572413b43c0, 71;
v0x5572413b43c0_72 .array/port v0x5572413b43c0, 72;
v0x5572413b43c0_73 .array/port v0x5572413b43c0, 73;
E_0x5572413579b0/18 .event edge, v0x5572413b43c0_70, v0x5572413b43c0_71, v0x5572413b43c0_72, v0x5572413b43c0_73;
v0x5572413b43c0_74 .array/port v0x5572413b43c0, 74;
v0x5572413b43c0_75 .array/port v0x5572413b43c0, 75;
v0x5572413b43c0_76 .array/port v0x5572413b43c0, 76;
v0x5572413b43c0_77 .array/port v0x5572413b43c0, 77;
E_0x5572413579b0/19 .event edge, v0x5572413b43c0_74, v0x5572413b43c0_75, v0x5572413b43c0_76, v0x5572413b43c0_77;
v0x5572413b43c0_78 .array/port v0x5572413b43c0, 78;
v0x5572413b43c0_79 .array/port v0x5572413b43c0, 79;
v0x5572413b43c0_80 .array/port v0x5572413b43c0, 80;
v0x5572413b43c0_81 .array/port v0x5572413b43c0, 81;
E_0x5572413579b0/20 .event edge, v0x5572413b43c0_78, v0x5572413b43c0_79, v0x5572413b43c0_80, v0x5572413b43c0_81;
v0x5572413b43c0_82 .array/port v0x5572413b43c0, 82;
v0x5572413b43c0_83 .array/port v0x5572413b43c0, 83;
v0x5572413b43c0_84 .array/port v0x5572413b43c0, 84;
v0x5572413b43c0_85 .array/port v0x5572413b43c0, 85;
E_0x5572413579b0/21 .event edge, v0x5572413b43c0_82, v0x5572413b43c0_83, v0x5572413b43c0_84, v0x5572413b43c0_85;
v0x5572413b43c0_86 .array/port v0x5572413b43c0, 86;
v0x5572413b43c0_87 .array/port v0x5572413b43c0, 87;
v0x5572413b43c0_88 .array/port v0x5572413b43c0, 88;
v0x5572413b43c0_89 .array/port v0x5572413b43c0, 89;
E_0x5572413579b0/22 .event edge, v0x5572413b43c0_86, v0x5572413b43c0_87, v0x5572413b43c0_88, v0x5572413b43c0_89;
v0x5572413b43c0_90 .array/port v0x5572413b43c0, 90;
v0x5572413b43c0_91 .array/port v0x5572413b43c0, 91;
v0x5572413b43c0_92 .array/port v0x5572413b43c0, 92;
v0x5572413b43c0_93 .array/port v0x5572413b43c0, 93;
E_0x5572413579b0/23 .event edge, v0x5572413b43c0_90, v0x5572413b43c0_91, v0x5572413b43c0_92, v0x5572413b43c0_93;
v0x5572413b43c0_94 .array/port v0x5572413b43c0, 94;
v0x5572413b43c0_95 .array/port v0x5572413b43c0, 95;
v0x5572413b43c0_96 .array/port v0x5572413b43c0, 96;
v0x5572413b43c0_97 .array/port v0x5572413b43c0, 97;
E_0x5572413579b0/24 .event edge, v0x5572413b43c0_94, v0x5572413b43c0_95, v0x5572413b43c0_96, v0x5572413b43c0_97;
v0x5572413b43c0_98 .array/port v0x5572413b43c0, 98;
v0x5572413b43c0_99 .array/port v0x5572413b43c0, 99;
v0x5572413b43c0_100 .array/port v0x5572413b43c0, 100;
E_0x5572413579b0/25 .event edge, v0x5572413b43c0_98, v0x5572413b43c0_99, v0x5572413b43c0_100;
E_0x5572413579b0 .event/or E_0x5572413579b0/0, E_0x5572413579b0/1, E_0x5572413579b0/2, E_0x5572413579b0/3, E_0x5572413579b0/4, E_0x5572413579b0/5, E_0x5572413579b0/6, E_0x5572413579b0/7, E_0x5572413579b0/8, E_0x5572413579b0/9, E_0x5572413579b0/10, E_0x5572413579b0/11, E_0x5572413579b0/12, E_0x5572413579b0/13, E_0x5572413579b0/14, E_0x5572413579b0/15, E_0x5572413579b0/16, E_0x5572413579b0/17, E_0x5572413579b0/18, E_0x5572413579b0/19, E_0x5572413579b0/20, E_0x5572413579b0/21, E_0x5572413579b0/22, E_0x5572413579b0/23, E_0x5572413579b0/24, E_0x5572413579b0/25;
S_0x5572413d8120 .scope module, "openmips0" "openmips" 3 20, 5 17 0, S_0x5572413bcab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "rom_data_i"
    .port_info 3 /OUTPUT 32 "rom_addr_o"
    .port_info 4 /OUTPUT 1 "rom_ce_o"
L_0x5572413e5ea0 .functor BUFZ 32, v0x5572413e14d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5572413e2d70_0 .net "branch_target_address", 31 0, v0x5572413dc4b0_0;  1 drivers
v0x5572413e2e50_0 .net "clk", 0 0, v0x5572413e5d40_0;  alias, 1 drivers
v0x5572413e2f10_0 .net "ex_aluop_i", 7 0, v0x5572413de080_0;  1 drivers
v0x5572413e3000_0 .net "ex_alusel_i", 2 0, v0x5572413de120_0;  1 drivers
v0x5572413e30f0_0 .net "ex_link_address_i", 31 0, v0x5572413de1c0_0;  1 drivers
v0x5572413e3250_0 .net "ex_reg1_i", 31 0, v0x5572413de290_0;  1 drivers
v0x5572413e3360_0 .net "ex_reg2_i", 31 0, v0x5572413de380_0;  1 drivers
v0x5572413e3470_0 .net "ex_wd_i", 4 0, v0x5572413de450_0;  1 drivers
v0x5572413e3580_0 .net "ex_wd_o", 4 0, v0x5572413dac10_0;  1 drivers
v0x5572413e36d0_0 .net "ex_wdata_o", 31 0, v0x5572413dacf0_0;  1 drivers
v0x5572413e3790_0 .net "ex_wreg_i", 0 0, v0x5572413de520_0;  1 drivers
v0x5572413e3830_0 .net "ex_wreg_o", 0 0, v0x5572413dae90_0;  1 drivers
v0x5572413e38d0_0 .net "id_aluop_o", 7 0, v0x5572413dc230_0;  1 drivers
v0x5572413e39e0_0 .net "id_alusel_o", 2 0, v0x5572413dc330_0;  1 drivers
v0x5572413e3af0_0 .net "id_branch_flag_o", 0 0, v0x5572413dc410_0;  1 drivers
o0x7f5b66bb1378 .functor BUFZ 1, C4<z>; HiZ drive
v0x5572413e3b90_0 .net "id_flag_o", 0 0, o0x7f5b66bb1378;  0 drivers
v0x5572413e3c30_0 .net "id_inst_i", 31 0, v0x5572413df340_0;  1 drivers
v0x5572413e3e30_0 .net "id_link_address_o", 31 0, v0x5572413dcb70_0;  1 drivers
v0x5572413e3ed0_0 .net "id_pc_i", 31 0, v0x5572413df400_0;  1 drivers
v0x5572413e3fc0_0 .net "id_reg1_o", 31 0, v0x5572413dd170_0;  1 drivers
v0x5572413e40d0_0 .net "id_reg2_o", 31 0, v0x5572413dd4d0_0;  1 drivers
v0x5572413e41e0_0 .net "id_wd_o", 4 0, v0x5572413dd7b0_0;  1 drivers
v0x5572413e42f0_0 .net "id_wreg_o", 0 0, v0x5572413dd870_0;  1 drivers
v0x5572413e43e0_0 .net "mem_wd_i", 4 0, v0x5572413db760_0;  1 drivers
v0x5572413e44f0_0 .net "mem_wd_o", 4 0, v0x5572413dfda0_0;  1 drivers
v0x5572413e45b0_0 .net "mem_wdata_i", 31 0, v0x5572413db850_0;  1 drivers
v0x5572413e46c0_0 .net "mem_wdata_o", 31 0, v0x5572413dff70_0;  1 drivers
v0x5572413e4780_0 .net "mem_wreg_i", 0 0, v0x5572413db910_0;  1 drivers
v0x5572413e4870_0 .net "mem_wreg_o", 0 0, v0x5572413e0130_0;  1 drivers
v0x5572413e4910_0 .net "pc", 31 0, v0x5572413e14d0_0;  1 drivers
v0x5572413e4a20_0 .net "reg1_addr", 4 0, v0x5572413dcfb0_0;  1 drivers
v0x5572413e4b30_0 .net "reg1_data", 31 0, v0x5572413e20c0_0;  1 drivers
v0x5572413e4c40_0 .net "reg1_read", 0 0, v0x5572413dd250_0;  1 drivers
v0x5572413e4d30_0 .net "reg2_addr", 4 0, v0x5572413dd310_0;  1 drivers
v0x5572413e4e40_0 .net "reg2_data", 31 0, v0x5572413e2190_0;  1 drivers
v0x5572413e4f50_0 .net "reg2_read", 0 0, v0x5572413dd5b0_0;  1 drivers
v0x5572413e5040_0 .net "rom_addr_o", 31 0, L_0x5572413e5ea0;  alias, 1 drivers
v0x5572413e5100_0 .net "rom_ce_o", 0 0, v0x5572413e1300_0;  alias, 1 drivers
v0x5572413e51f0_0 .net "rom_data_i", 31 0, v0x5572413860a0_0;  alias, 1 drivers
v0x5572413e52e0_0 .net "rst", 0 0, v0x5572413e5de0_0;  alias, 1 drivers
v0x5572413e5380_0 .net "stall", 5 0, v0x5572413a3f90_0;  1 drivers
v0x5572413e5440_0 .net "stallreq_from_id", 0 0, v0x5572413dd710_0;  1 drivers
v0x5572413e5530_0 .net "wb_wd_i", 4 0, v0x5572413e0b00_0;  1 drivers
v0x5572413e5640_0 .net "wb_wdata_i", 31 0, v0x5572413e0be0_0;  1 drivers
v0x5572413e5750_0 .net "wb_wreg_i", 0 0, v0x5572413e0cc0_0;  1 drivers
S_0x5572413d8370 .scope module, "ctrl0" "ctrl" 5 260, 6 7 0, S_0x5572413d8120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "stallreq_from_id"
    .port_info 2 /OUTPUT 6 "stall"
v0x557241387a20_0 .net "rst", 0 0, v0x5572413e5de0_0;  alias, 1 drivers
v0x5572413a3f90_0 .var "stall", 5 0;
v0x5572413ad000_0 .net "stallreq_from_id", 0 0, v0x5572413dd710_0;  alias, 1 drivers
E_0x557241357fd0 .event edge, v0x557241387a20_0, v0x5572413ad000_0;
S_0x5572413d86f0 .scope module, "ex0" "ex" 5 191, 7 7 0, S_0x5572413d8120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 8 "aluop_i"
    .port_info 2 /INPUT 3 "alusel_i"
    .port_info 3 /INPUT 32 "reg1_i"
    .port_info 4 /INPUT 32 "reg2_i"
    .port_info 5 /INPUT 5 "wd_i"
    .port_info 6 /INPUT 1 "wreg_i"
    .port_info 7 /INPUT 32 "link_address_i"
    .port_info 8 /OUTPUT 5 "wd_o"
    .port_info 9 /OUTPUT 1 "wreg_o"
    .port_info 10 /OUTPUT 32 "wdata_o"
L_0x5572413e6070 .functor OR 1, L_0x5572413e5f30, L_0x5572413e5fd0, C4<0>, C4<0>;
L_0x5572413e6180 .functor NOT 32, v0x5572413de380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5572413f62a0 .functor AND 1, L_0x5572413f66c0, L_0x5572413f68e0, C4<1>, C4<1>;
L_0x5572413f6dc0 .functor AND 1, L_0x5572413f6b20, L_0x5572413f6cd0, C4<1>, C4<1>;
L_0x5572413f6c60 .functor AND 1, L_0x5572413f6dc0, L_0x5572413f6ed0, C4<1>, C4<1>;
L_0x5572413f70e0 .functor OR 1, L_0x5572413f62a0, L_0x5572413f6c60, C4<0>, C4<0>;
L_0x5572413f7400 .functor AND 1, L_0x5572413f7230, L_0x5572413f72d0, C4<1>, C4<1>;
L_0x5572413f75b0 .functor AND 1, L_0x5572413f7400, L_0x5572413f7510, C4<1>, C4<1>;
L_0x5572413f7710 .functor OR 1, L_0x5572413f70e0, L_0x5572413f75b0, C4<0>, C4<0>;
L_0x7f5b66b65018 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v0x5572413d8960_0 .net/2u *"_s0", 7 0, L_0x7f5b66b65018;  1 drivers
v0x5572413d8a60_0 .net *"_s10", 31 0, L_0x5572413e6180;  1 drivers
L_0x7f5b66b650a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5572413d8b40_0 .net/2u *"_s12", 31 0, L_0x7f5b66b650a8;  1 drivers
v0x5572413d8c00_0 .net *"_s14", 31 0, L_0x5572413f6200;  1 drivers
v0x5572413d8ce0_0 .net *"_s2", 0 0, L_0x5572413e5f30;  1 drivers
L_0x7f5b66b650f0 .functor BUFT 1, C4<00101010>, C4<0>, C4<0>, C4<0>;
v0x5572413d8df0_0 .net/2u *"_s20", 7 0, L_0x7f5b66b650f0;  1 drivers
v0x5572413d8ed0_0 .net *"_s22", 0 0, L_0x5572413f6590;  1 drivers
v0x5572413d8f90_0 .net *"_s25", 0 0, L_0x5572413f66c0;  1 drivers
v0x5572413d9070_0 .net *"_s27", 0 0, L_0x5572413f67f0;  1 drivers
v0x5572413d9150_0 .net *"_s29", 0 0, L_0x5572413f68e0;  1 drivers
v0x5572413d9210_0 .net *"_s30", 0 0, L_0x5572413f62a0;  1 drivers
v0x5572413d92d0_0 .net *"_s33", 0 0, L_0x5572413f6a20;  1 drivers
v0x5572413d93b0_0 .net *"_s35", 0 0, L_0x5572413f6b20;  1 drivers
v0x5572413d9470_0 .net *"_s37", 0 0, L_0x5572413f6bc0;  1 drivers
v0x5572413d9550_0 .net *"_s39", 0 0, L_0x5572413f6cd0;  1 drivers
L_0x7f5b66b65060 .functor BUFT 1, C4<00101010>, C4<0>, C4<0>, C4<0>;
v0x5572413d9610_0 .net/2u *"_s4", 7 0, L_0x7f5b66b65060;  1 drivers
v0x5572413d96f0_0 .net *"_s40", 0 0, L_0x5572413f6dc0;  1 drivers
v0x5572413d97b0_0 .net *"_s43", 0 0, L_0x5572413f6ed0;  1 drivers
v0x5572413d9890_0 .net *"_s44", 0 0, L_0x5572413f6c60;  1 drivers
v0x5572413d9950_0 .net *"_s46", 0 0, L_0x5572413f70e0;  1 drivers
v0x5572413d9a10_0 .net *"_s49", 0 0, L_0x5572413f7230;  1 drivers
v0x5572413d9af0_0 .net *"_s51", 0 0, L_0x5572413f72d0;  1 drivers
v0x5572413d9bd0_0 .net *"_s52", 0 0, L_0x5572413f7400;  1 drivers
v0x5572413d9c90_0 .net *"_s55", 0 0, L_0x5572413f7510;  1 drivers
v0x5572413d9d70_0 .net *"_s56", 0 0, L_0x5572413f75b0;  1 drivers
v0x5572413d9e30_0 .net *"_s58", 0 0, L_0x5572413f7710;  1 drivers
v0x5572413d9ef0_0 .net *"_s6", 0 0, L_0x5572413e5fd0;  1 drivers
v0x5572413d9fb0_0 .net *"_s60", 0 0, L_0x5572413f7820;  1 drivers
v0x5572413da070_0 .net *"_s8", 0 0, L_0x5572413e6070;  1 drivers
v0x5572413da130_0 .net "aluop_i", 7 0, v0x5572413de080_0;  alias, 1 drivers
v0x5572413da210_0 .net "alusel_i", 2 0, v0x5572413de120_0;  alias, 1 drivers
v0x5572413da2f0_0 .var "arithmeticres", 31 0;
v0x5572413da3d0_0 .net "link_address_i", 31 0, v0x5572413de1c0_0;  alias, 1 drivers
v0x5572413da4b0_0 .var "logicout", 31 0;
v0x5572413da590_0 .net "reg1_i", 31 0, v0x5572413de290_0;  alias, 1 drivers
v0x5572413da670_0 .net "reg1_lt_reg2", 0 0, L_0x5572413f7a70;  1 drivers
v0x5572413da730_0 .net "reg2_i", 31 0, v0x5572413de380_0;  alias, 1 drivers
v0x5572413da810_0 .net "reg2_i_mux", 31 0, L_0x5572413f63b0;  1 drivers
v0x5572413da8f0_0 .net "result_sum", 31 0, L_0x5572413f64a0;  1 drivers
v0x5572413da9d0_0 .net "rst", 0 0, v0x5572413e5de0_0;  alias, 1 drivers
v0x5572413daa70_0 .var "shiftres", 31 0;
v0x5572413dab30_0 .net "wd_i", 4 0, v0x5572413de450_0;  alias, 1 drivers
v0x5572413dac10_0 .var "wd_o", 4 0;
v0x5572413dacf0_0 .var "wdata_o", 31 0;
v0x5572413dadd0_0 .net "wreg_i", 0 0, v0x5572413de520_0;  alias, 1 drivers
v0x5572413dae90_0 .var "wreg_o", 0 0;
E_0x557241357bc0/0 .event edge, v0x5572413dab30_0, v0x5572413dadd0_0, v0x5572413da210_0, v0x5572413da4b0_0;
E_0x557241357bc0/1 .event edge, v0x5572413daa70_0, v0x5572413da2f0_0, v0x5572413da3d0_0;
E_0x557241357bc0 .event/or E_0x557241357bc0/0, E_0x557241357bc0/1;
E_0x5572413bb300 .event edge, v0x557241387a20_0, v0x5572413da130_0, v0x5572413da670_0, v0x5572413da8f0_0;
E_0x5572413bb420 .event edge, v0x557241387a20_0, v0x5572413da130_0, v0x5572413da590_0, v0x5572413da730_0;
L_0x5572413e5f30 .cmp/eq 8, v0x5572413de080_0, L_0x7f5b66b65018;
L_0x5572413e5fd0 .cmp/eq 8, v0x5572413de080_0, L_0x7f5b66b65060;
L_0x5572413f6200 .arith/sum 32, L_0x5572413e6180, L_0x7f5b66b650a8;
L_0x5572413f63b0 .functor MUXZ 32, v0x5572413de380_0, L_0x5572413f6200, L_0x5572413e6070, C4<>;
L_0x5572413f64a0 .arith/sum 32, v0x5572413de290_0, L_0x5572413f63b0;
L_0x5572413f6590 .cmp/eq 8, v0x5572413de080_0, L_0x7f5b66b650f0;
L_0x5572413f66c0 .part v0x5572413de290_0, 31, 1;
L_0x5572413f67f0 .part v0x5572413de380_0, 31, 1;
L_0x5572413f68e0 .reduce/nor L_0x5572413f67f0;
L_0x5572413f6a20 .part v0x5572413de290_0, 31, 1;
L_0x5572413f6b20 .reduce/nor L_0x5572413f6a20;
L_0x5572413f6bc0 .part v0x5572413de380_0, 31, 1;
L_0x5572413f6cd0 .reduce/nor L_0x5572413f6bc0;
L_0x5572413f6ed0 .part L_0x5572413f64a0, 31, 1;
L_0x5572413f7230 .part v0x5572413de290_0, 31, 1;
L_0x5572413f72d0 .part v0x5572413de380_0, 31, 1;
L_0x5572413f7510 .part L_0x5572413f64a0, 31, 1;
L_0x5572413f7820 .cmp/gt 32, v0x5572413de380_0, v0x5572413de290_0;
L_0x5572413f7a70 .functor MUXZ 1, L_0x5572413f7820, L_0x5572413f7710, L_0x5572413f6590, C4<>;
S_0x5572413db0b0 .scope module, "ex_mem0" "ex_mem" 5 210, 8 7 0, S_0x5572413d8120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 6 "stall"
    .port_info 3 /INPUT 5 "ex_wd"
    .port_info 4 /INPUT 1 "ex_wreg"
    .port_info 5 /INPUT 32 "ex_wdata"
    .port_info 6 /OUTPUT 5 "mem_wd"
    .port_info 7 /OUTPUT 1 "mem_wreg"
    .port_info 8 /OUTPUT 32 "mem_wdata"
v0x5572413db3c0_0 .net "clk", 0 0, v0x5572413e5d40_0;  alias, 1 drivers
v0x5572413db4a0_0 .net "ex_wd", 4 0, v0x5572413dac10_0;  alias, 1 drivers
v0x5572413db590_0 .net "ex_wdata", 31 0, v0x5572413dacf0_0;  alias, 1 drivers
v0x5572413db690_0 .net "ex_wreg", 0 0, v0x5572413dae90_0;  alias, 1 drivers
v0x5572413db760_0 .var "mem_wd", 4 0;
v0x5572413db850_0 .var "mem_wdata", 31 0;
v0x5572413db910_0 .var "mem_wreg", 0 0;
v0x5572413db9d0_0 .net "rst", 0 0, v0x5572413e5de0_0;  alias, 1 drivers
v0x5572413dbac0_0 .net "stall", 5 0, v0x5572413a3f90_0;  alias, 1 drivers
E_0x5572413db360 .event posedge, v0x5572413db3c0_0;
S_0x5572413dbc80 .scope module, "id0" "id" 5 110, 9 7 0, S_0x5572413d8120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 1 "ex_wreg_i"
    .port_info 4 /INPUT 32 "ex_wdata_i"
    .port_info 5 /INPUT 5 "ex_wd_i"
    .port_info 6 /INPUT 1 "mem_wreg_i"
    .port_info 7 /INPUT 32 "mem_wdata_i"
    .port_info 8 /INPUT 5 "mem_wd_i"
    .port_info 9 /INPUT 32 "reg1_data_i"
    .port_info 10 /INPUT 32 "reg2_data_i"
    .port_info 11 /OUTPUT 1 "reg1_read_o"
    .port_info 12 /OUTPUT 1 "reg2_read_o"
    .port_info 13 /OUTPUT 5 "reg1_addr_o"
    .port_info 14 /OUTPUT 5 "reg2_addr_o"
    .port_info 15 /OUTPUT 8 "aluop_o"
    .port_info 16 /OUTPUT 3 "alusel_o"
    .port_info 17 /OUTPUT 32 "reg1_o"
    .port_info 18 /OUTPUT 32 "reg2_o"
    .port_info 19 /OUTPUT 5 "wd_o"
    .port_info 20 /OUTPUT 1 "wreg_o"
    .port_info 21 /OUTPUT 1 "branch_flag_o"
    .port_info 22 /OUTPUT 32 "branch_target_address_o"
    .port_info 23 /OUTPUT 32 "link_addr_o"
    .port_info 24 /OUTPUT 1 "stallreq"
v0x5572413dc230_0 .var "aluop_o", 7 0;
v0x5572413dc330_0 .var "alusel_o", 2 0;
v0x5572413dc410_0 .var "branch_flag_o", 0 0;
v0x5572413dc4b0_0 .var "branch_target_address_o", 31 0;
v0x5572413dc590_0 .net "ex_wd_i", 4 0, v0x5572413dac10_0;  alias, 1 drivers
v0x5572413dc6f0_0 .net "ex_wdata_i", 31 0, v0x5572413dacf0_0;  alias, 1 drivers
v0x5572413dc800_0 .net "ex_wreg_i", 0 0, v0x5572413dae90_0;  alias, 1 drivers
v0x5572413dc8f0_0 .var "imm", 31 0;
v0x5572413dc9d0_0 .net "inst_i", 31 0, v0x5572413df340_0;  alias, 1 drivers
v0x5572413dcab0_0 .var "instvalid", 0 0;
v0x5572413dcb70_0 .var "link_addr_o", 31 0;
v0x5572413dcc50_0 .net "mem_wd_i", 4 0, v0x5572413dfda0_0;  alias, 1 drivers
v0x5572413dcd30_0 .net "mem_wdata_i", 31 0, v0x5572413dff70_0;  alias, 1 drivers
v0x5572413dce10_0 .net "mem_wreg_i", 0 0, v0x5572413e0130_0;  alias, 1 drivers
v0x5572413dced0_0 .net "pc_i", 31 0, v0x5572413df400_0;  alias, 1 drivers
v0x5572413dcfb0_0 .var "reg1_addr_o", 4 0;
v0x5572413dd090_0 .net "reg1_data_i", 31 0, v0x5572413e20c0_0;  alias, 1 drivers
v0x5572413dd170_0 .var "reg1_o", 31 0;
v0x5572413dd250_0 .var "reg1_read_o", 0 0;
v0x5572413dd310_0 .var "reg2_addr_o", 4 0;
v0x5572413dd3f0_0 .net "reg2_data_i", 31 0, v0x5572413e2190_0;  alias, 1 drivers
v0x5572413dd4d0_0 .var "reg2_o", 31 0;
v0x5572413dd5b0_0 .var "reg2_read_o", 0 0;
v0x5572413dd670_0 .net "rst", 0 0, v0x5572413e5de0_0;  alias, 1 drivers
v0x5572413dd710_0 .var "stallreq", 0 0;
v0x5572413dd7b0_0 .var "wd_o", 4 0;
v0x5572413dd870_0 .var "wreg_o", 0 0;
E_0x5572413dc060/0 .event edge, v0x557241387a20_0, v0x5572413dd5b0_0, v0x5572413dae90_0, v0x5572413dac10_0;
E_0x5572413dc060/1 .event edge, v0x5572413dd310_0, v0x5572413dacf0_0, v0x5572413dce10_0, v0x5572413dcc50_0;
E_0x5572413dc060/2 .event edge, v0x5572413dcd30_0, v0x5572413dd3f0_0, v0x5572413dc8f0_0;
E_0x5572413dc060 .event/or E_0x5572413dc060/0, E_0x5572413dc060/1, E_0x5572413dc060/2;
E_0x5572413dc120/0 .event edge, v0x557241387a20_0, v0x5572413dd250_0, v0x5572413dae90_0, v0x5572413dac10_0;
E_0x5572413dc120/1 .event edge, v0x5572413dcfb0_0, v0x5572413dacf0_0, v0x5572413dce10_0, v0x5572413dcc50_0;
E_0x5572413dc120/2 .event edge, v0x5572413dcd30_0, v0x5572413dd090_0, v0x5572413dc8f0_0;
E_0x5572413dc120 .event/or E_0x5572413dc120/0, E_0x5572413dc120/1, E_0x5572413dc120/2;
E_0x5572413dc1c0 .event edge, v0x557241387a20_0, v0x5572413dc9d0_0, v0x5572413dd4d0_0, v0x5572413dced0_0;
S_0x5572413ddc50 .scope module, "id_ex0" "id_ex" 5 166, 10 7 0, S_0x5572413d8120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 6 "stall"
    .port_info 3 /INPUT 8 "id_aluop"
    .port_info 4 /INPUT 3 "id_alusel"
    .port_info 5 /INPUT 32 "id_reg1"
    .port_info 6 /INPUT 32 "id_reg2"
    .port_info 7 /INPUT 5 "id_wd"
    .port_info 8 /INPUT 1 "id_wreg"
    .port_info 9 /INPUT 32 "id_link_address"
    .port_info 10 /OUTPUT 8 "ex_aluop"
    .port_info 11 /OUTPUT 3 "ex_alusel"
    .port_info 12 /OUTPUT 32 "ex_reg1"
    .port_info 13 /OUTPUT 32 "ex_reg2"
    .port_info 14 /OUTPUT 5 "ex_wd"
    .port_info 15 /OUTPUT 1 "ex_wreg"
    .port_info 16 /OUTPUT 32 "ex_link_address"
v0x5572413ddfc0_0 .net "clk", 0 0, v0x5572413e5d40_0;  alias, 1 drivers
v0x5572413de080_0 .var "ex_aluop", 7 0;
v0x5572413de120_0 .var "ex_alusel", 2 0;
v0x5572413de1c0_0 .var "ex_link_address", 31 0;
v0x5572413de290_0 .var "ex_reg1", 31 0;
v0x5572413de380_0 .var "ex_reg2", 31 0;
v0x5572413de450_0 .var "ex_wd", 4 0;
v0x5572413de520_0 .var "ex_wreg", 0 0;
v0x5572413de5f0_0 .net "id_aluop", 7 0, v0x5572413dc230_0;  alias, 1 drivers
v0x5572413de6c0_0 .net "id_alusel", 2 0, v0x5572413dc330_0;  alias, 1 drivers
o0x7f5b66bb0b08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5572413de790_0 .net "id_link_address", 31 0, o0x7f5b66bb0b08;  0 drivers
v0x5572413de830_0 .net "id_reg1", 31 0, v0x5572413dd170_0;  alias, 1 drivers
v0x5572413de900_0 .net "id_reg2", 31 0, v0x5572413dd4d0_0;  alias, 1 drivers
v0x5572413de9d0_0 .net "id_wd", 4 0, v0x5572413dd7b0_0;  alias, 1 drivers
v0x5572413deaa0_0 .net "id_wreg", 0 0, v0x5572413dd870_0;  alias, 1 drivers
v0x5572413deb70_0 .net "rst", 0 0, v0x5572413e5de0_0;  alias, 1 drivers
v0x5572413dec10_0 .net "stall", 5 0, v0x5572413a3f90_0;  alias, 1 drivers
S_0x5572413defc0 .scope module, "if_id0" "if_id" 5 97, 11 7 0, S_0x5572413d8120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 6 "stall"
    .port_info 3 /INPUT 32 "if_pc"
    .port_info 4 /INPUT 32 "if_inst"
    .port_info 5 /OUTPUT 32 "id_pc"
    .port_info 6 /OUTPUT 32 "id_inst"
v0x5572413df230_0 .net "clk", 0 0, v0x5572413e5d40_0;  alias, 1 drivers
v0x5572413df340_0 .var "id_inst", 31 0;
v0x5572413df400_0 .var "id_pc", 31 0;
v0x5572413df4d0_0 .net "if_inst", 31 0, v0x5572413860a0_0;  alias, 1 drivers
v0x5572413df5a0_0 .net "if_pc", 31 0, v0x5572413e14d0_0;  alias, 1 drivers
v0x5572413df690_0 .net "rst", 0 0, v0x5572413e5de0_0;  alias, 1 drivers
v0x5572413df730_0 .net "stall", 5 0, v0x5572413a3f90_0;  alias, 1 drivers
S_0x5572413df910 .scope module, "mem0" "mem" 5 228, 12 7 0, S_0x5572413d8120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 5 "wd_i"
    .port_info 2 /INPUT 1 "wreg_i"
    .port_info 3 /INPUT 32 "wdata_i"
    .port_info 4 /OUTPUT 5 "wd_o"
    .port_info 5 /OUTPUT 1 "wreg_o"
    .port_info 6 /OUTPUT 32 "wdata_o"
v0x5572413dfc20_0 .net "rst", 0 0, v0x5572413e5de0_0;  alias, 1 drivers
v0x5572413dfce0_0 .net "wd_i", 4 0, v0x5572413db760_0;  alias, 1 drivers
v0x5572413dfda0_0 .var "wd_o", 4 0;
v0x5572413dfea0_0 .net "wdata_i", 31 0, v0x5572413db850_0;  alias, 1 drivers
v0x5572413dff70_0 .var "wdata_o", 31 0;
v0x5572413e0060_0 .net "wreg_i", 0 0, v0x5572413db910_0;  alias, 1 drivers
v0x5572413e0130_0 .var "wreg_o", 0 0;
E_0x5572413dfb90 .event edge, v0x557241387a20_0, v0x5572413db760_0, v0x5572413db910_0, v0x5572413db850_0;
S_0x5572413e02a0 .scope module, "mem_wb0" "mem_wb" 5 243, 13 7 0, S_0x5572413d8120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 6 "stall"
    .port_info 3 /INPUT 5 "mem_wd"
    .port_info 4 /INPUT 1 "mem_wreg"
    .port_info 5 /INPUT 32 "mem_wdata"
    .port_info 6 /OUTPUT 5 "wb_wd"
    .port_info 7 /OUTPUT 1 "wb_wreg"
    .port_info 8 /OUTPUT 32 "wb_wdata"
v0x5572413e05a0_0 .net "clk", 0 0, v0x5572413e5d40_0;  alias, 1 drivers
v0x5572413e0660_0 .net "mem_wd", 4 0, v0x5572413dfda0_0;  alias, 1 drivers
v0x5572413e0770_0 .net "mem_wdata", 31 0, v0x5572413dff70_0;  alias, 1 drivers
v0x5572413e0860_0 .net "mem_wreg", 0 0, v0x5572413e0130_0;  alias, 1 drivers
v0x5572413e0950_0 .net "rst", 0 0, v0x5572413e5de0_0;  alias, 1 drivers
v0x5572413e0a40_0 .net "stall", 5 0, v0x5572413a3f90_0;  alias, 1 drivers
v0x5572413e0b00_0 .var "wb_wd", 4 0;
v0x5572413e0be0_0 .var "wb_wdata", 31 0;
v0x5572413e0cc0_0 .var "wb_wreg", 0 0;
S_0x5572413e0ea0 .scope module, "pc_reg0" "pc_reg" 5 84, 14 7 0, S_0x5572413d8120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 6 "stall"
    .port_info 3 /INPUT 1 "branch_flag_i"
    .port_info 4 /INPUT 32 "branch_target_address_i"
    .port_info 5 /OUTPUT 32 "pc"
    .port_info 6 /OUTPUT 1 "ce"
v0x5572413e1160_0 .net "branch_flag_i", 0 0, o0x7f5b66bb1378;  alias, 0 drivers
v0x5572413e1240_0 .net "branch_target_address_i", 31 0, v0x5572413dc4b0_0;  alias, 1 drivers
v0x5572413e1300_0 .var "ce", 0 0;
v0x5572413e13a0_0 .net "clk", 0 0, v0x5572413e5d40_0;  alias, 1 drivers
v0x5572413e14d0_0 .var "pc", 31 0;
v0x5572413e1570_0 .net "rst", 0 0, v0x5572413e5de0_0;  alias, 1 drivers
v0x5572413e1720_0 .net "stall", 5 0, v0x5572413a3f90_0;  alias, 1 drivers
S_0x5572413e18a0 .scope module, "regfile1" "regfile" 5 151, 15 7 0, S_0x5572413d8120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 5 "waddr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /INPUT 1 "re1"
    .port_info 6 /INPUT 5 "raddr1"
    .port_info 7 /OUTPUT 32 "rdata1"
    .port_info 8 /INPUT 1 "re2"
    .port_info 9 /INPUT 5 "raddr2"
    .port_info 10 /OUTPUT 32 "rdata2"
v0x5572413e1e10_0 .net "clk", 0 0, v0x5572413e5d40_0;  alias, 1 drivers
v0x5572413e1ed0_0 .net "raddr1", 4 0, v0x5572413dcfb0_0;  alias, 1 drivers
v0x5572413e1fc0_0 .net "raddr2", 4 0, v0x5572413dd310_0;  alias, 1 drivers
v0x5572413e20c0_0 .var "rdata1", 31 0;
v0x5572413e2190_0 .var "rdata2", 31 0;
v0x5572413e2230_0 .net "re1", 0 0, v0x5572413dd250_0;  alias, 1 drivers
v0x5572413e2300_0 .net "re2", 0 0, v0x5572413dd5b0_0;  alias, 1 drivers
v0x5572413e23d0 .array "regs", 31 0, 31 0;
v0x5572413e2920_0 .net "rst", 0 0, v0x5572413e5de0_0;  alias, 1 drivers
v0x5572413e29c0_0 .net "waddr", 4 0, v0x5572413e0b00_0;  alias, 1 drivers
v0x5572413e2ab0_0 .net "wdata", 31 0, v0x5572413e0be0_0;  alias, 1 drivers
v0x5572413e2b80_0 .net "we", 0 0, v0x5572413e0cc0_0;  alias, 1 drivers
E_0x5572413df140/0 .event edge, v0x557241387a20_0, v0x5572413dd310_0, v0x5572413e0b00_0, v0x5572413e0cc0_0;
v0x5572413e23d0_0 .array/port v0x5572413e23d0, 0;
v0x5572413e23d0_1 .array/port v0x5572413e23d0, 1;
E_0x5572413df140/1 .event edge, v0x5572413dd5b0_0, v0x5572413e0be0_0, v0x5572413e23d0_0, v0x5572413e23d0_1;
v0x5572413e23d0_2 .array/port v0x5572413e23d0, 2;
v0x5572413e23d0_3 .array/port v0x5572413e23d0, 3;
v0x5572413e23d0_4 .array/port v0x5572413e23d0, 4;
v0x5572413e23d0_5 .array/port v0x5572413e23d0, 5;
E_0x5572413df140/2 .event edge, v0x5572413e23d0_2, v0x5572413e23d0_3, v0x5572413e23d0_4, v0x5572413e23d0_5;
v0x5572413e23d0_6 .array/port v0x5572413e23d0, 6;
v0x5572413e23d0_7 .array/port v0x5572413e23d0, 7;
v0x5572413e23d0_8 .array/port v0x5572413e23d0, 8;
v0x5572413e23d0_9 .array/port v0x5572413e23d0, 9;
E_0x5572413df140/3 .event edge, v0x5572413e23d0_6, v0x5572413e23d0_7, v0x5572413e23d0_8, v0x5572413e23d0_9;
v0x5572413e23d0_10 .array/port v0x5572413e23d0, 10;
v0x5572413e23d0_11 .array/port v0x5572413e23d0, 11;
v0x5572413e23d0_12 .array/port v0x5572413e23d0, 12;
v0x5572413e23d0_13 .array/port v0x5572413e23d0, 13;
E_0x5572413df140/4 .event edge, v0x5572413e23d0_10, v0x5572413e23d0_11, v0x5572413e23d0_12, v0x5572413e23d0_13;
v0x5572413e23d0_14 .array/port v0x5572413e23d0, 14;
v0x5572413e23d0_15 .array/port v0x5572413e23d0, 15;
v0x5572413e23d0_16 .array/port v0x5572413e23d0, 16;
v0x5572413e23d0_17 .array/port v0x5572413e23d0, 17;
E_0x5572413df140/5 .event edge, v0x5572413e23d0_14, v0x5572413e23d0_15, v0x5572413e23d0_16, v0x5572413e23d0_17;
v0x5572413e23d0_18 .array/port v0x5572413e23d0, 18;
v0x5572413e23d0_19 .array/port v0x5572413e23d0, 19;
v0x5572413e23d0_20 .array/port v0x5572413e23d0, 20;
v0x5572413e23d0_21 .array/port v0x5572413e23d0, 21;
E_0x5572413df140/6 .event edge, v0x5572413e23d0_18, v0x5572413e23d0_19, v0x5572413e23d0_20, v0x5572413e23d0_21;
v0x5572413e23d0_22 .array/port v0x5572413e23d0, 22;
v0x5572413e23d0_23 .array/port v0x5572413e23d0, 23;
v0x5572413e23d0_24 .array/port v0x5572413e23d0, 24;
v0x5572413e23d0_25 .array/port v0x5572413e23d0, 25;
E_0x5572413df140/7 .event edge, v0x5572413e23d0_22, v0x5572413e23d0_23, v0x5572413e23d0_24, v0x5572413e23d0_25;
v0x5572413e23d0_26 .array/port v0x5572413e23d0, 26;
v0x5572413e23d0_27 .array/port v0x5572413e23d0, 27;
v0x5572413e23d0_28 .array/port v0x5572413e23d0, 28;
v0x5572413e23d0_29 .array/port v0x5572413e23d0, 29;
E_0x5572413df140/8 .event edge, v0x5572413e23d0_26, v0x5572413e23d0_27, v0x5572413e23d0_28, v0x5572413e23d0_29;
v0x5572413e23d0_30 .array/port v0x5572413e23d0, 30;
v0x5572413e23d0_31 .array/port v0x5572413e23d0, 31;
E_0x5572413df140/9 .event edge, v0x5572413e23d0_30, v0x5572413e23d0_31;
E_0x5572413df140 .event/or E_0x5572413df140/0, E_0x5572413df140/1, E_0x5572413df140/2, E_0x5572413df140/3, E_0x5572413df140/4, E_0x5572413df140/5, E_0x5572413df140/6, E_0x5572413df140/7, E_0x5572413df140/8, E_0x5572413df140/9;
E_0x5572413e1c90/0 .event edge, v0x557241387a20_0, v0x5572413dcfb0_0, v0x5572413e0b00_0, v0x5572413e0cc0_0;
E_0x5572413e1c90/1 .event edge, v0x5572413dd250_0, v0x5572413e0be0_0, v0x5572413e23d0_0, v0x5572413e23d0_1;
E_0x5572413e1c90/2 .event edge, v0x5572413e23d0_2, v0x5572413e23d0_3, v0x5572413e23d0_4, v0x5572413e23d0_5;
E_0x5572413e1c90/3 .event edge, v0x5572413e23d0_6, v0x5572413e23d0_7, v0x5572413e23d0_8, v0x5572413e23d0_9;
E_0x5572413e1c90/4 .event edge, v0x5572413e23d0_10, v0x5572413e23d0_11, v0x5572413e23d0_12, v0x5572413e23d0_13;
E_0x5572413e1c90/5 .event edge, v0x5572413e23d0_14, v0x5572413e23d0_15, v0x5572413e23d0_16, v0x5572413e23d0_17;
E_0x5572413e1c90/6 .event edge, v0x5572413e23d0_18, v0x5572413e23d0_19, v0x5572413e23d0_20, v0x5572413e23d0_21;
E_0x5572413e1c90/7 .event edge, v0x5572413e23d0_22, v0x5572413e23d0_23, v0x5572413e23d0_24, v0x5572413e23d0_25;
E_0x5572413e1c90/8 .event edge, v0x5572413e23d0_26, v0x5572413e23d0_27, v0x5572413e23d0_28, v0x5572413e23d0_29;
E_0x5572413e1c90/9 .event edge, v0x5572413e23d0_30, v0x5572413e23d0_31;
E_0x5572413e1c90 .event/or E_0x5572413e1c90/0, E_0x5572413e1c90/1, E_0x5572413e1c90/2, E_0x5572413e1c90/3, E_0x5572413e1c90/4, E_0x5572413e1c90/5, E_0x5572413e1c90/6, E_0x5572413e1c90/7, E_0x5572413e1c90/8, E_0x5572413e1c90/9;
    .scope S_0x5572413e0ea0;
T_0 ;
    %wait E_0x5572413db360;
    %load/vec4 v0x5572413e1300_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413e14d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5572413e1720_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5572413e1160_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x5572413e1240_0;
    %parti/s 31, 1, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5572413e14d0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5572413e14d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5572413e14d0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5572413e0ea0;
T_1 ;
    %wait E_0x5572413db360;
    %load/vec4 v0x5572413e1570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413e1300_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413e1300_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5572413defc0;
T_2 ;
    %wait E_0x5572413db360;
    %load/vec4 v0x5572413df690_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413df400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413df340_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5572413df730_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5572413df730_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413df400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413df340_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5572413df730_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x5572413df5a0_0;
    %assign/vec4 v0x5572413df400_0, 0;
    %load/vec4 v0x5572413df4d0_0;
    %assign/vec4 v0x5572413df340_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5572413dbc80;
T_3 ;
    %wait E_0x5572413dc1c0;
    %load/vec4 v0x5572413dd670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5572413dd7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5572413dcfb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5572413dd310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413dc8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dc410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413dc4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413dcb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x5572413dd7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x5572413dcfb0_0, 0;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x5572413dd310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413dc8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dc410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413dc4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413dcb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %jmp T_3.18;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572413dc8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.18;
T_3.10 ;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %jmp T_3.21;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572413dc8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572413dcab0_0, 0, 1;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.18;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 42, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572413dc8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.18;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 43, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572413dc8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.18;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 38, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572413dc8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.18;
T_3.14 ;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.25;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572413dc8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572413dcab0_0, 0, 1;
    %jmp T_3.25;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572413dc8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572413dcab0_0, 0, 1;
    %jmp T_3.25;
T_3.25 ;
    %pop/vec4 1;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572413dc8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572413dc8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.26 ;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %jmp T_3.38;
T_3.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.38;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 34, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %jmp T_3.34;
T_3.27 ;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %jmp T_3.41;
T_3.39 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.41;
T_3.41 ;
    %pop/vec4 1;
    %jmp T_3.34;
T_3.28 ;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %jmp T_3.44;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 42, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.44;
T_3.44 ;
    %pop/vec4 1;
    %jmp T_3.34;
T_3.29 ;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %jmp T_3.47;
T_3.45 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 43, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.47;
T_3.47 ;
    %pop/vec4 1;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %jmp T_3.50;
T_3.48 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 38, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.50;
T_3.50 ;
    %pop/vec4 1;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %jmp T_3.54;
T_3.51 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.54;
T_3.52 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %jmp T_3.57;
T_3.55 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.57;
T_3.57 ;
    %pop/vec4 1;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %jmp T_3.60;
T_3.58 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.60;
T_3.60 ;
    %pop/vec4 1;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x5572413dc8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dc410_0, 0;
    %load/vec4 v0x5572413dd4d0_0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5572413dc4b0_0, 0;
    %load/vec4 v0x5572413dced0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5572413dcb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd870_0, 0;
    %pushi/vec4 80, 0, 8;
    %assign/vec4 v0x5572413dc230_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5572413dc330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dd5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dc410_0, 0;
    %load/vec4 v0x5572413dced0_0;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5572413dc9d0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %add;
    %assign/vec4 v0x5572413dc4b0_0, 0;
    %load/vec4 v0x5572413dced0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5572413dcb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5572413dd710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413dcab0_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5572413dbc80;
T_4 ;
    %wait E_0x5572413dc120;
    %load/vec4 v0x5572413dd670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413dd170_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5572413dd250_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5572413dc800_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5572413dc590_0;
    %load/vec4 v0x5572413dcfb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5572413dc6f0_0;
    %assign/vec4 v0x5572413dd170_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5572413dd250_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5572413dce10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5572413dcc50_0;
    %load/vec4 v0x5572413dcfb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5572413dcd30_0;
    %assign/vec4 v0x5572413dd170_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5572413dd250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x5572413dd090_0;
    %assign/vec4 v0x5572413dd170_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5572413dd250_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x5572413dc8f0_0;
    %assign/vec4 v0x5572413dd170_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413dd170_0, 0;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5572413dbc80;
T_5 ;
    %wait E_0x5572413dc060;
    %load/vec4 v0x5572413dd670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413dd4d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5572413dd5b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5572413dc800_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5572413dc590_0;
    %load/vec4 v0x5572413dd310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5572413dc6f0_0;
    %assign/vec4 v0x5572413dd4d0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5572413dd5b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5572413dce10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5572413dcc50_0;
    %load/vec4 v0x5572413dd310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5572413dcd30_0;
    %assign/vec4 v0x5572413dd4d0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5572413dd5b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x5572413dd3f0_0;
    %assign/vec4 v0x5572413dd4d0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x5572413dd5b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x5572413dc8f0_0;
    %assign/vec4 v0x5572413dd4d0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413dd4d0_0, 0;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5572413e18a0;
T_6 ;
    %wait E_0x5572413db360;
    %load/vec4 v0x5572413e2920_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5572413e2b80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5572413e29c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5572413e2ab0_0;
    %load/vec4 v0x5572413e29c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5572413e23d0, 0, 4;
    %vpi_call 15 37 "$display", "writeback %d %h", v0x5572413e29c0_0, v0x5572413e2ab0_0 {0 0 0};
T_6.2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5572413e18a0;
T_7 ;
    %wait E_0x5572413e1c90;
    %load/vec4 v0x5572413e2920_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413e20c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5572413e1ed0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413e20c0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5572413e1ed0_0;
    %load/vec4 v0x5572413e29c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5572413e2b80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5572413e2230_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5572413e2ab0_0;
    %assign/vec4 v0x5572413e20c0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5572413e2230_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x5572413e1ed0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5572413e23d0, 4;
    %assign/vec4 v0x5572413e20c0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413e20c0_0, 0;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5572413e18a0;
T_8 ;
    %wait E_0x5572413df140;
    %load/vec4 v0x5572413e2920_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413e2190_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5572413e1fc0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413e2190_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5572413e1fc0_0;
    %load/vec4 v0x5572413e29c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5572413e2b80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5572413e2300_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5572413e2ab0_0;
    %assign/vec4 v0x5572413e2190_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5572413e2300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x5572413e1fc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5572413e23d0, 4;
    %assign/vec4 v0x5572413e2190_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413e2190_0, 0;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5572413ddc50;
T_9 ;
    %wait E_0x5572413db360;
    %load/vec4 v0x5572413deb70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5572413de080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5572413de120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413de290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413de380_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5572413de450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413de520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413de1c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5572413dec10_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5572413dec10_0;
    %parti/s 1, 2, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5572413de080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5572413de120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413de290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413de380_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5572413de450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413de520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413de1c0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5572413dec10_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x5572413de5f0_0;
    %assign/vec4 v0x5572413de080_0, 0;
    %load/vec4 v0x5572413de6c0_0;
    %assign/vec4 v0x5572413de120_0, 0;
    %load/vec4 v0x5572413de830_0;
    %assign/vec4 v0x5572413de290_0, 0;
    %load/vec4 v0x5572413de900_0;
    %assign/vec4 v0x5572413de380_0, 0;
    %load/vec4 v0x5572413de9d0_0;
    %assign/vec4 v0x5572413de450_0, 0;
    %load/vec4 v0x5572413deaa0_0;
    %assign/vec4 v0x5572413de520_0, 0;
    %load/vec4 v0x5572413de790_0;
    %assign/vec4 v0x5572413de1c0_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5572413d86f0;
T_10 ;
    %wait E_0x5572413bb420;
    %load/vec4 v0x5572413da9d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413da4b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5572413da130_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413da4b0_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x5572413da590_0;
    %load/vec4 v0x5572413da730_0;
    %and;
    %assign/vec4 v0x5572413da4b0_0, 0;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x5572413da590_0;
    %load/vec4 v0x5572413da730_0;
    %or;
    %assign/vec4 v0x5572413da4b0_0, 0;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x5572413da590_0;
    %load/vec4 v0x5572413da730_0;
    %xor;
    %assign/vec4 v0x5572413da4b0_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5572413d86f0;
T_11 ;
    %wait E_0x5572413bb420;
    %load/vec4 v0x5572413da9d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413daa70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5572413da130_0;
    %dup/vec4;
    %pushi/vec4 124, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413daa70_0, 0;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x5572413da590_0;
    %load/vec4 v0x5572413da730_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5572413daa70_0, 0;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x5572413da590_0;
    %load/vec4 v0x5572413da730_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x5572413daa70_0, 0;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x5572413da590_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %pushi/vec4 32, 0, 6;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5572413da730_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x5572413da590_0;
    %load/vec4 v0x5572413da730_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %assign/vec4 v0x5572413daa70_0, 0;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5572413d86f0;
T_12 ;
    %wait E_0x5572413bb300;
    %load/vec4 v0x5572413da9d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413da2f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5572413da130_0;
    %dup/vec4;
    %pushi/vec4 42, 0, 8;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 8;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413da2f0_0, 0;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0x5572413da670_0;
    %pad/u 32;
    %assign/vec4 v0x5572413da2f0_0, 0;
    %jmp T_12.7;
T_12.3 ;
    %load/vec4 v0x5572413da670_0;
    %pad/u 32;
    %assign/vec4 v0x5572413da2f0_0, 0;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x5572413da8f0_0;
    %assign/vec4 v0x5572413da2f0_0, 0;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x5572413da8f0_0;
    %assign/vec4 v0x5572413da2f0_0, 0;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5572413d86f0;
T_13 ;
    %wait E_0x557241357bc0;
    %load/vec4 v0x5572413dab30_0;
    %assign/vec4 v0x5572413dac10_0, 0;
    %load/vec4 v0x5572413dadd0_0;
    %assign/vec4 v0x5572413dae90_0, 0;
    %load/vec4 v0x5572413da210_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413dacf0_0, 0;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0x5572413da4b0_0;
    %assign/vec4 v0x5572413dacf0_0, 0;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0x5572413daa70_0;
    %assign/vec4 v0x5572413dacf0_0, 0;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0x5572413da2f0_0;
    %assign/vec4 v0x5572413dacf0_0, 0;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0x5572413da3d0_0;
    %assign/vec4 v0x5572413dacf0_0, 0;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5572413db0b0;
T_14 ;
    %wait E_0x5572413db360;
    %load/vec4 v0x5572413db9d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5572413db760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413db910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413db850_0, 0;
T_14.0 ;
    %load/vec4 v0x5572413dbac0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5572413dbac0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5572413db760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413db910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413db850_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5572413dbac0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x5572413db4a0_0;
    %assign/vec4 v0x5572413db760_0, 0;
    %load/vec4 v0x5572413db690_0;
    %assign/vec4 v0x5572413db910_0, 0;
    %load/vec4 v0x5572413db590_0;
    %assign/vec4 v0x5572413db850_0, 0;
T_14.4 ;
T_14.3 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5572413df910;
T_15 ;
    %wait E_0x5572413dfb90;
    %load/vec4 v0x5572413dfc20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5572413dfda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413e0130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413dff70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5572413dfce0_0;
    %assign/vec4 v0x5572413dfda0_0, 0;
    %load/vec4 v0x5572413e0060_0;
    %assign/vec4 v0x5572413e0130_0, 0;
    %load/vec4 v0x5572413dfea0_0;
    %assign/vec4 v0x5572413dff70_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5572413e02a0;
T_16 ;
    %wait E_0x5572413db360;
    %load/vec4 v0x5572413e0950_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5572413e0b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413e0cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413e0be0_0, 0;
T_16.0 ;
    %load/vec4 v0x5572413e0a40_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5572413e0a40_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5572413e0b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5572413e0cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413e0be0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5572413e0a40_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x5572413e0660_0;
    %assign/vec4 v0x5572413e0b00_0, 0;
    %load/vec4 v0x5572413e0860_0;
    %assign/vec4 v0x5572413e0cc0_0, 0;
    %load/vec4 v0x5572413e0770_0;
    %assign/vec4 v0x5572413e0be0_0, 0;
T_16.4 ;
T_16.3 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5572413d8370;
T_17 ;
    %wait E_0x557241357fd0;
    %load/vec4 v0x557241387a20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5572413a3f90_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5572413ad000_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x5572413a3f90_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5572413a3f90_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x557241348620;
T_18 ;
    %vpi_call 4 15 "$readmemh", "instr.data", v0x5572413b43c0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x557241348620;
T_19 ;
    %wait E_0x5572413579b0;
    %load/vec4 v0x557241385b20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5572413860a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55724139d8d0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5572413b43c0, 4;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55724139d8d0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5572413b43c0, 4;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55724139d8d0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5572413b43c0, 4;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55724139d8d0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5572413b43c0, 4;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5572413860a0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5572413bb7f0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572413e5d40_0, 0, 1;
T_20.0 ;
    %delay 10000, 0;
    %load/vec4 v0x5572413e5d40_0;
    %inv;
    %store/vec4 v0x5572413e5d40_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_0x5572413bb7f0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5572413e5de0_0, 0, 1;
    %delay 19000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5572413e5de0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "openmips_min_sopc_tb.v";
    "./openmips_min_sopc.v";
    "./inst_rom.v";
    "./openmips.v";
    "./ctrl.v";
    "./ex.v";
    "./ex_mem.v";
    "./id.v";
    "./id_ex.v";
    "./if_id.v";
    "./mem.v";
    "./mem_wb.v";
    "./pc_reg.v";
    "./regfile.v";
