@W: MT403 :"d:\renard\star_upgrade\ladder_fpga\mega_func_pll_40mhz_switchover_cycloneiii.vhd":182:1:182:16|Ignoring clock definition because instance has more than one output


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Sep 23 13:46:16 2011
#


Top view:               ladder_fpga
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        10
Constraint File(s):    D:\renard\star_upgrade\ladder_fpga\ladder_fpga.sdc
                       D:\renard\star_upgrade\ladder_fpga\rev_1\pin_assign.sdc
                       D:\renard\star_upgrade\ladder_fpga\rev_1\ladder_fpga_fsm.sdc
                       
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: -0.461

                                                                                        Requested     Estimated      Requested     Estimated                 Clock                              Clock              
Starting Clock                                                                          Frequency     Frequency      Period        Period        Slack       Type                               Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock40mhz_fpga                                                                         40.0 MHz      NA             25.000        NA            DCM/PLL     declared                           default_clkgroup_3 
clock40mhz_xtal                                                                         40.0 MHz      NA             25.000        NA            NA          declared                           default_clkgroup_4 
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock     10.0 MHz      386.1 MHz      100.000       2.590         DCM/PLL     derived                            default_clkgroup_0 
ladder_fpga|holdin_echelle                                                              1.0 MHz       648.1 MHz      1000.000      1.543         998.457     inferred                           Inferred_clkgroup_0
ladder_fpga|testin_echelle                                                              1.0 MHz       648.1 MHz      1000.000      1.543         998.457     inferred                           Inferred_clkgroup_1
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                              40.0 MHz      130.1 MHz      25.000        7.686         4.329       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                              80.0 MHz      196.4 MHz      12.500        5.093         3.704       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                              4.0 MHz       166.7 MHz      250.000       5.999         122.001     derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                              1.0 MHz       723.5 MHz      1000.000      1.382         998.618     derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|cpt_clk_derived_clock[0]                                             4.0 MHz       648.1 MHz      250.000       1.543         248.457     derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|cpt_clk_derived_clock[1]                                             4.0 MHz       359.4 MHz      250.000       2.782         247.218     derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|cpt_clk_derived_clock[2]                                             4.0 MHz       648.1 MHz      250.000       1.543         248.457     derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|cpt_clk_derived_clock[4]                                             4.0 MHz       648.1 MHz      250.000       1.543         248.457     derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|eotc_derived_clock                                                   4.0 MHz       32.6 MHz       250.000       30.708        10.965      derived (from clock40mhz_fpga)     default_clkgroup_3 
mesure_temperature|start_temp_derived_clock                                             4.0 MHz       509.8 MHz      250.000       1.962         124.019     derived                            default_clkgroup_3 
sc_tck                                                                                  10.0 MHz      155.5 MHz      100.000       6.433         46.784      declared                           default_clkgroup_0 
temperature                                                                             10.0 MHz      1055.7 MHz     100.000       0.947         99.053      declared                           default_clkgroup_1 
updateIR                                                                                10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_0 
System                                                                                  1.0 MHz       1.0 MHz        1000.000      1000.461      -0.461      system                             system_clkgroup    
===================================================================================================================================================================================================================



Clock Relationships
*******************

Clocks                                                                                                                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall     |    fall  to  rise   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                             Ending                                                                               |  constraint  slack   |  constraint  slack  |  constraint  slack    |  constraint  slack  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                               sc_tck                                                                               |  0.000       -0.366  |  No paths    -      |  No paths    -        |  No paths    -      
System                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -       |  No paths    -      |  0.000       -0.461   |  No paths    -      
System                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           |  No paths    -       |  No paths    -      |  0.000       0.205    |  No paths    -      
sc_tck                                                                               System                                                                               |  No paths    -       |  No paths    -      |  No paths    -        |  0.000       1.175  
sc_tck                                                                               sc_tck                                                                               |  0.000       0.506   |  0.000       0.588  |  50.000      50.506   |  50.000      50.584 
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -       |  Diff grp    -      |  No paths    -        |  No paths    -      
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  No paths    -       |  Diff grp    -      |  No paths    -        |  No paths    -      
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -       |  No paths    -      |  No paths    -        |  Diff grp    -      
sc_tck                                                                               ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  |  No paths    -       |  No paths    -      |  No paths    -        |  50.000      50.764 
temperature                                                                          temperature                                                                          |  No paths    -       |  0.000       1.038  |  No paths    -        |  No paths    -      
temperature                                                                          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -       |  No paths    -      |  No paths    -        |  Diff grp    -      
temperature                                                                          mesure_temperature|cpt_clk_derived_clock[0]                                          |  No paths    -       |  No paths    -      |  No paths    -        |  Diff grp    -      
temperature                                                                          mesure_temperature|cpt_clk_derived_clock[2]                                          |  No paths    -       |  No paths    -      |  No paths    -        |  Diff grp    -      
temperature                                                                          mesure_temperature|cpt_clk_derived_clock[4]                                          |  No paths    -       |  No paths    -      |  No paths    -        |  Diff grp    -      
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           System                                                                               |  No paths    -       |  No paths    -      |  No paths    -        |  0.000       1.167  
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -       |  0.000       0.517  |  No paths    -        |  12.500      13.256 
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  No paths    -       |  6.250       7.376  |  No paths    -        |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           System                                                                               |  No paths    -       |  No paths    -      |  No paths    -        |  0.000       1.167  
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -       |  6.250       7.083  |  0.000       0.772    |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  0.000       1.027   |  0.000       0.513  |  6.250       7.285    |  6.250       7.006  
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  0.000       0.420   |  No paths    -      |  125.000     125.756  |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mesure_temperature|eotc_derived_clock                                                |  0.000       0.756   |  No paths    -      |  No paths    -        |  No paths    -      
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           System                                                                               |  No paths    -       |  No paths    -      |  No paths    -        |  0.000       1.179  
mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock                           |  No paths    -       |  0.000       1.026  |  No paths    -        |  No paths    -      
ladder_fpga|holdin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -       |  No paths    -      |  Diff grp    -        |  No paths    -      
ladder_fpga|holdin_echelle                                                           ladder_fpga|holdin_echelle                                                           |  0.000       1.023   |  No paths    -      |  No paths    -        |  No paths    -      
ladder_fpga|testin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -       |  No paths    -      |  Diff grp    -        |  No paths    -      
ladder_fpga|testin_echelle                                                           ladder_fpga|testin_echelle                                                           |  0.000       1.023   |  No paths    -      |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[0]                                          mesure_temperature|cpt_clk_derived_clock[0]                                          |  0.000       0.760   |  No paths    -      |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[0]                                          mesure_temperature|eotc_derived_clock                                                |  0.000       0.756   |  No paths    -      |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[1]                                          sc_tck                                                                               |  Diff grp    -       |  No paths    -      |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[1]                                          temperature                                                                          |  No paths    -       |  No paths    -      |  Diff grp    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[1]                                          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  0.000       0.847   |  No paths    -      |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[1]                                          mesure_temperature|cpt_clk_derived_clock[1]                                          |  0.000       1.035   |  No paths    -      |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[2]                                          mesure_temperature|cpt_clk_derived_clock[2]                                          |  0.000       0.760   |  No paths    -      |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[2]                                          mesure_temperature|eotc_derived_clock                                                |  0.000       0.756   |  No paths    -      |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[4]                                          mesure_temperature|cpt_clk_derived_clock[4]                                          |  0.000       0.760   |  No paths    -      |  No paths    -        |  No paths    -      
mesure_temperature|cpt_clk_derived_clock[4]                                          mesure_temperature|eotc_derived_clock                                                |  0.000       0.756   |  No paths    -      |  No paths    -        |  No paths    -      
mesure_temperature|eotc_derived_clock                                                sc_tck                                                                               |  Diff grp    -       |  No paths    -      |  No paths    -        |  No paths    -      
mesure_temperature|eotc_derived_clock                                                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -       |  No paths    -      |  12.500      13.744   |  No paths    -      
mesure_temperature|start_temp_derived_clock                                          mesure_temperature|cpt_clk_derived_clock[1]                                          |  No paths    -       |  No paths    -      |  No paths    -        |  125.000     125.558
mesure_temperature|start_temp_derived_clock                                          mesure_temperature|start_temp_derived_clock                                          |  No paths    -       |  0.000       0.772  |  No paths    -        |  No paths    -      
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -       |  No paths    -      |  Diff grp    -        |  No paths    -      
=====================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

		No IO constraint found 



====================================
Detailed Report for Clock: ladder_fpga|holdin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival          
Instance                    Reference                      Type       Pin     Net                         Time        Slack
                            Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[0]     0.995       1.099
ladder_fpga_nbr_hold[1]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[1]     0.995       1.099
ladder_fpga_nbr_hold[2]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[2]     0.995       1.099
ladder_fpga_nbr_hold[3]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[3]     0.995       1.099
ladder_fpga_nbr_hold[4]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[4]     0.995       1.099
ladder_fpga_nbr_hold[5]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[5]     0.995       1.099
ladder_fpga_nbr_hold[6]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[6]     0.995       1.099
ladder_fpga_nbr_hold[7]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[7]     0.995       1.099
ladder_fpga_nbr_hold[8]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[8]     0.995       1.099
ladder_fpga_nbr_hold[9]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[9]     0.995       1.099
===========================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                              Required          
Instance                    Reference                      Type       Pin     Net                                 Time         Slack
                            Clock                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c0_combout     0.411        1.023
ladder_fpga_nbr_hold[1]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c1_combout     0.411        1.023
ladder_fpga_nbr_hold[2]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c2_combout     0.411        1.023
ladder_fpga_nbr_hold[3]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c3_combout     0.411        1.023
ladder_fpga_nbr_hold[4]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c4_combout     0.411        1.023
ladder_fpga_nbr_hold[5]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c5_combout     0.411        1.023
ladder_fpga_nbr_hold[6]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c6_combout     0.411        1.023
ladder_fpga_nbr_hold[7]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c7_combout     0.411        1.023
ladder_fpga_nbr_hold[8]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c8_combout     0.411        1.023
ladder_fpga_nbr_hold[9]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c9_combout     0.411        1.023
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[0] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[0]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c0_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[0]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[1] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[1]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c1_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[1]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[2] / q
    Ending point:                            ladder_fpga_nbr_hold[2] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[2]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[2]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c2_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[2]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[3] / q
    Ending point:                            ladder_fpga_nbr_hold[3] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[3]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[3]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c3_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[3]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[4] / q
    Ending point:                            ladder_fpga_nbr_hold[4] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[4]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[4]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c4_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[4]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[5] / q
    Ending point:                            ladder_fpga_nbr_hold[5] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[5]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[5]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c5_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[5]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[6] / q
    Ending point:                            ladder_fpga_nbr_hold[6] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[6]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[6]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c6_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[6]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[7] / q
    Ending point:                            ladder_fpga_nbr_hold[7] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[7]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[7]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c7_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[7]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[8] / q
    Ending point:                            ladder_fpga_nbr_hold[8] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[8]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[8]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[8]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[9] / q
    Ending point:                            ladder_fpga_nbr_hold[9] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[9]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_hold[9]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_hold_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_hold[9]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: ladder_fpga|testin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival          
Instance                    Reference                      Type       Pin     Net                         Time        Slack
                            Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[0]     0.995       1.099
ladder_fpga_nbr_test[1]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[1]     0.995       1.099
ladder_fpga_nbr_test[2]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[2]     0.995       1.099
ladder_fpga_nbr_test[3]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[3]     0.995       1.099
ladder_fpga_nbr_test[4]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[4]     0.995       1.099
ladder_fpga_nbr_test[5]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[5]     0.995       1.099
ladder_fpga_nbr_test[6]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[6]     0.995       1.099
ladder_fpga_nbr_test[7]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[7]     0.995       1.099
ladder_fpga_nbr_test[8]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[8]     0.995       1.099
ladder_fpga_nbr_test[9]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[9]     0.995       1.099
===========================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                              Required          
Instance                    Reference                      Type       Pin     Net                                 Time         Slack
                            Clock                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c0_combout     0.411        1.023
ladder_fpga_nbr_test[1]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c1_combout     0.411        1.023
ladder_fpga_nbr_test[2]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c2_combout     0.411        1.023
ladder_fpga_nbr_test[3]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c3_combout     0.411        1.023
ladder_fpga_nbr_test[4]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c4_combout     0.411        1.023
ladder_fpga_nbr_test[5]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c5_combout     0.411        1.023
ladder_fpga_nbr_test[6]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c6_combout     0.411        1.023
ladder_fpga_nbr_test[7]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c7_combout     0.411        1.023
ladder_fpga_nbr_test[8]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c8_combout     0.411        1.023
ladder_fpga_nbr_test[9]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c9_combout     0.411        1.023
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[0] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[0]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c0_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[0]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[1] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[1]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c1_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[1]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[2] / q
    Ending point:                            ladder_fpga_nbr_test[2] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[2]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[2]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c2_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[2]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[3] / q
    Ending point:                            ladder_fpga_nbr_test[3] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[3]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[3]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c3_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[3]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[4] / q
    Ending point:                            ladder_fpga_nbr_test[4] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[4]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[4]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c4_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[4]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[5] / q
    Ending point:                            ladder_fpga_nbr_test[5] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[5]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[5]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c5_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[5]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[6] / q
    Ending point:                            ladder_fpga_nbr_test[6] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[6]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[6]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c6_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[6]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[7] / q
    Ending point:                            ladder_fpga_nbr_test[7] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[7]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[7]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c7_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[7]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[8] / q
    Ending point:                            ladder_fpga_nbr_test[8] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[8]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[8]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c8_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[8]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.900
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[9] / q
    Ending point:                            ladder_fpga_nbr_test[9] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin               Arrival     No. of    
Name                                Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[9]             dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_nbr_test[9]             Net                       -           -       0.176     -           2         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     dataa       In      -         1.171       -         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     combout     Out     0.263     1.434       -         
ladder_fpga_nbr_test_c9_combout     Net                       -           -       0.000     -           1         
ladder_fpga_nbr_test[9]             dffeas                    d           In      -         1.434       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                      Arrival          
Instance                                    Reference                                                      Type       Pin     Net                                         Time        Slack
                                            Clock                                                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
acquire_state[11]                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[11]                           0.995       0.598
acquire_state[10]                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[10]                           0.995       0.609
ladder_fpga_mux_status_count_integer[0]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_status_count_integer[0]     0.995       0.632
n_adc[3]                                    mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       n_adc[3]                                    0.995       0.632
acquire_state[6]                            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       acquire_state[6]                            0.995       0.701
ladder_fpga_mux_statusout[0]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[0]                0.995       0.830
ladder_fpga_mux_statusout[1]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[1]                0.995       0.830
ladder_fpga_mux_statusout[2]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[2]                0.995       0.830
ladder_fpga_mux_statusout[3]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[3]                0.995       0.830
ladder_fpga_mux_statusout[4]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[4]                0.995       0.830
===========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                                                  Required          
Instance               Reference                                                      Type       Pin       Net                   Time         Slack
                       Clock                                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------
switch_val[0]          mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     ena       acquire_state[11]     0.665        0.517
switch_val[1]          mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     ena       acquire_state[11]     0.665        0.517
switch_val[2]          mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     ena       acquire_state[11]     0.665        0.517
switch_val[3]          mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     ena       acquire_state[11]     0.665        0.517
tst_holdin_echelle     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     ena       acquire_state[10]     0.665        0.525
data_to_send[0]        mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     n_adc[3]              0.665        0.541
data_to_send[1]        mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     n_adc[3]              0.665        0.541
data_to_send[2]        mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     n_adc[3]              0.665        0.541
data_to_send[3]        mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     n_adc[3]              0.665        0.541
data_to_send[4]        mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     n_adc[3]              0.665        0.541
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.649
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.517

    Number of logic level(s):                0
    Starting point:                          acquire_state[11] / q
    Ending point:                            switch_val[0] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                  Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
acquire_state[11]     dffeas     q        Out     0.461     0.995       -         
acquire_state[11]     Net        -        -       0.188     -           8(5)      
switch_val[0]         dffeas     ena      In      -         1.183       -         
==================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.657
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.525

    Number of logic level(s):                0
    Starting point:                          acquire_state[10] / q
    Ending point:                            tst_holdin_echelle / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                   Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
acquire_state[10]      dffeas     q        Out     0.461     0.995       -         
acquire_state[10]      Net        -        -       0.196     -           6         
tst_holdin_echelle     dffeas     ena      In      -         1.191       -         
===================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.672
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.541

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_status_count_integer[0] / q
    Ending point:                            ladder_fpga_mux_statusout[0] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                         Pin       Pin               Arrival     No. of    
Name                                        Type       Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ladder_fpga_mux_status_count_integer[0]     dffeas     q         Out     0.461     0.995       -         
ladder_fpga_mux_status_count_integer[0]     Net        -         -       0.212     -           21(8)     
ladder_fpga_mux_statusout[0]                dffeas     sload     In      -         1.206       -         
=========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.672
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.541

    Number of logic level(s):                0
    Starting point:                          n_adc[3] / q
    Ending point:                            data_to_send[0] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                 Pin       Pin               Arrival     No. of    
Name                Type       Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
n_adc[3]            dffeas     q         Out     0.461     0.995       -         
n_adc[3]            Net        -         -       0.212     -           14(8)     
data_to_send[0]     dffeas     sload     In      -         1.206       -         
=================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.721
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.589

    Number of logic level(s):                0
    Starting point:                          acquire_state[6] / q
    Ending point:                            data_to_send[0] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                 Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
acquire_state[6]     dffeas     q        Out     0.461     0.995       -         
acquire_state[6]     Net        -        -       0.260     -           19(13)    
data_to_send[0]      dffeas     ena      In      -         1.255       -         
=================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.672
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.795

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_status_count_integer[0] / q
    Ending point:                            ladder_fpga_mux_statusout[18] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                        Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
ladder_fpga_mux_status_count_integer[0]     dffeas     q        Out     0.370     0.904       -         
ladder_fpga_mux_status_count_integer[0]     Net        -        -       0.302     -           21(8)     
ladder_fpga_mux_statusout[18]               dffeas     d        In      -         1.206       -         
========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[0] / q
    Ending point:                            ladder_fpga_mux_dataout[0] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                             Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[0]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_mux_statusout[0]     Net        -        -       0.172     -           1         
ladder_fpga_mux_dataout[0]       dffeas     d        In      -         1.167       -         
=============================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[1] / q
    Ending point:                            ladder_fpga_mux_dataout[1] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                             Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[1]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_mux_statusout[1]     Net        -        -       0.172     -           1         
ladder_fpga_mux_dataout[1]       dffeas     d        In      -         1.167       -         
=============================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[2] / q
    Ending point:                            ladder_fpga_mux_dataout[2] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                             Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[2]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_mux_statusout[2]     Net        -        -       0.172     -           1         
ladder_fpga_mux_dataout[2]       dffeas     d        In      -         1.167       -         
=============================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[3] / q
    Ending point:                            ladder_fpga_mux_dataout[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                             Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[3]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_mux_statusout[3]     Net        -        -       0.172     -           1         
ladder_fpga_mux_dataout[3]       dffeas     d        In      -         1.167       -         
=============================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                                                                                       Arrival          
Instance                                     Reference                                                      Type       Pin     Net                                          Time        Slack
                                             Clock                                                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_adc_bit_count_cs_integer[10]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_adc_bit_count_cs_integer[10]     0.995       0.592
ladder_fpga_adc_bit_count_cs_integer[5]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_adc_bit_count_cs_integer[5]      0.995       0.643
ladder_fpga_adc_bit_count_cs_integer[13]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_adc_bit_count_cs_integer[13]     0.995       0.836
ladder_fpga_adc_bit_count_cs_integer[12]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_adc_bit_count_cs_integer[12]     0.995       0.841
ladder_fpga_adc_bit_count_cs_integer[3]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_adc_bit_count_cs_integer[3]      0.995       0.847
ladder_fpga_adc_bit_count_cs_integer[8]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_adc_bit_count_cs_integer[8]      0.995       0.852
ladder_fpga_adc_bit_count_cs_integer[11]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_adc_bit_count_cs_integer[11]     0.995       0.852
ladder_fpga_busy                             mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_busy                             0.995       0.852
ladder_fpga_adc_bit_count_cs_integer[14]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_adc_bit_count_cs_integer[14]     0.995       0.864
ladder_fpga_event_controller_state[0]        mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_event_controller_state_0[0]      0.995       1.034
=============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                                                                       Required          
Instance                        Reference                                                      Type       Pin     Net                                          Time         Slack
                                Clock                                                                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo21_wr           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_adc_bit_count_cs_integer[10]     0.665        0.513
ladder_fpga_fifo21_input[0]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_adc_bit_count_cs_integer[5]      0.665        0.549
ladder_fpga_fifo21_input[1]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_adc_bit_count_cs_integer[5]      0.665        0.549
ladder_fpga_fifo21_input[2]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_adc_bit_count_cs_integer[5]      0.665        0.549
ladder_fpga_fifo21_input[3]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_adc_bit_count_cs_integer[5]      0.665        0.549
ladder_fpga_fifo21_input[4]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_adc_bit_count_cs_integer[5]      0.665        0.549
ladder_fpga_fifo21_input[5]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_adc_bit_count_cs_integer[5]      0.665        0.549
ladder_fpga_fifo21_input[6]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_adc_bit_count_cs_integer[5]      0.665        0.549
ladder_fpga_fifo21_input[7]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_adc_bit_count_cs_integer[5]      0.665        0.549
ladder_fpga_fifo21_input[8]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     ena     ladder_fpga_adc_bit_count_cs_integer[5]      0.665        0.549
=================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.645
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.513

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_adc_bit_count_cs_integer[10] / q
    Ending point:                            ladder_fpga_fifo21_wr / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                         Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ladder_fpga_adc_bit_count_cs_integer[10]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_adc_bit_count_cs_integer[10]     Net        -        -       0.184     -           4         
ladder_fpga_fifo21_wr                        dffeas     ena      In      -         1.179       -         
=========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.680
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.549

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_adc_bit_count_cs_integer[5] / q
    Ending point:                            ladder_fpga_fifo21_input[0] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                        Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
ladder_fpga_adc_bit_count_cs_integer[5]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_adc_bit_count_cs_integer[5]     Net        -        -       0.220     -           25(9)     
ladder_fpga_fifo21_input[0]                 dffeas     ena      In      -         1.214       -         
========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.645
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.768

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_adc_bit_count_cs_integer[10] / q
    Ending point:                            ladder_fpga_adc_bit_count_cs_integer[9] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                         Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ladder_fpga_adc_bit_count_cs_integer[10]     dffeas     q        Out     0.382     0.916       -         
ladder_fpga_adc_bit_count_cs_integer[10]     Net        -        -       0.263     -           4         
ladder_fpga_adc_bit_count_cs_integer[9]      dffeas     d        In      -         1.179       -         
=========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.680
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.803

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_adc_bit_count_cs_integer[5] / q
    Ending point:                            ladder_fpga_adc_bit_count_cs_integer[4] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                        Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
ladder_fpga_adc_bit_count_cs_integer[5]     dffeas     q        Out     0.366     0.900       -         
ladder_fpga_adc_bit_count_cs_integer[5]     Net        -        -       0.314     -           25(9)     
ladder_fpga_adc_bit_count_cs_integer[4]     dffeas     d        In      -         1.214       -         
========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.637
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.760

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_adc_bit_count_cs_integer[13] / q
    Ending point:                            ladder_fpga_adc_bit_count_cs_integer[12] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                         Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ladder_fpga_adc_bit_count_cs_integer[13]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_adc_bit_count_cs_integer[13]     Net        -        -       0.176     -           2         
ladder_fpga_adc_bit_count_cs_integer[12]     dffeas     d        In      -         1.171       -         
=========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.641
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.764

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_adc_bit_count_cs_integer[12] / q
    Ending point:                            ladder_fpga_adc_bit_count_cs_integer[11] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                         Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ladder_fpga_adc_bit_count_cs_integer[12]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_adc_bit_count_cs_integer[12]     Net        -        -       0.180     -           3         
ladder_fpga_adc_bit_count_cs_integer[11]     dffeas     d        In      -         1.175       -         
=========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.645
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.768

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_adc_bit_count_cs_integer[3] / q
    Ending point:                            ladder_fpga_adc_bit_count_cs_integer[2] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                        Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
ladder_fpga_adc_bit_count_cs_integer[3]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_adc_bit_count_cs_integer[3]     Net        -        -       0.184     -           4         
ladder_fpga_adc_bit_count_cs_integer[2]     dffeas     d        In      -         1.179       -         
========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.649
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.772

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_adc_bit_count_cs_integer[8] / q
    Ending point:                            ladder_fpga_adc_bit_count_cs_integer[7] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                        Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
ladder_fpga_adc_bit_count_cs_integer[8]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_adc_bit_count_cs_integer[8]     Net        -        -       0.188     -           5         
ladder_fpga_adc_bit_count_cs_integer[7]     dffeas     d        In      -         1.183       -         
========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.649
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.772

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_adc_bit_count_cs_integer[11] / q
    Ending point:                            ladder_fpga_adc_bit_count_cs_integer[10] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                         Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ladder_fpga_adc_bit_count_cs_integer[11]     dffeas     q        Out     0.461     0.995       -         
ladder_fpga_adc_bit_count_cs_integer[11]     Net        -        -       0.188     -           5         
ladder_fpga_adc_bit_count_cs_integer[10]     dffeas     d        In      -         1.183       -         
=========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.649
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.772

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_busy / q
    Ending point:                            ladder_fpga_mux_statusout[15] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
ladder_fpga_busy                  dffeas     q        Out     0.461     0.995       -         
ladder_fpga_busy                  Net        -        -       0.188     -           5         
ladder_fpga_mux_statusout[15]     dffeas     d        In      -         1.183       -         
==============================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                                                                         Arrival          
Instance                                                      Reference                                                      Type       Pin     Net                                            Time        Slack
                                                              Clock                                                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cpt_clk[2]                            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cpt_clk_i[2]                                   0.995       0.420
comp_mesure_temperature.cpt_clk[0]                            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cpt_clk_i[0]                                   0.995       0.592
comp_mesure_temperature.cpt_clk[1]                            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cpt_clk_i[1]                                   0.995       0.596
ladder_fpga_level_shifter_dac_state_i_0[6]                    mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       ladder_fpga_level_shifter_dac_state_i_0[6]     0.995       0.620
comp_mesure_temperature.cpt_clk[3]                            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cpt_clkgen[3]                                  0.995       0.678
comp_mesure_temperature.next_temp_mesu_state_illegalpipe1     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       next_temp_mesu_state_illegalpipe1              0.995       0.830
comp_mesure_temperature.compte3.valeur_kelvin[0]              mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       valeur_kelvin_0                                0.995       0.830
comp_mesure_temperature.compte3.valeur_kelvin[1]              mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       valeur_kelvin_1                                0.995       0.830
comp_mesure_temperature.compte3.valeur_kelvin[2]              mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       valeur_kelvin_2                                0.995       0.830
comp_mesure_temperature.compte3.valeur_kelvin[3]              mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       valeur_kelvin_3                                0.995       0.830
================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                                                                         Required          
Instance                                                      Reference                                                      Type       Pin     Net                                            Time         Slack
                                                              Clock                                                                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_sck_en                                      mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     ena     ladder_fpga_level_shifter_dac_state_i_0[6]     0.665        0.533
comp_mesure_temperature.next_temp_mesu_state_illegalpipe2     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       next_temp_mesu_state_illegalpipe1              0.411        0.756
comp_mesure_temperature.temperature_value[24]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       valeur_kelvin_0[0]                             0.411        0.756
comp_mesure_temperature.temperature_value[25]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       valeur_kelvin_0[1]                             0.411        0.756
comp_mesure_temperature.temperature_value[26]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       valeur_kelvin_0[2]                             0.411        0.756
comp_mesure_temperature.temperature_value[27]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       valeur_kelvin_0[3]                             0.411        0.756
comp_mesure_temperature.temperature_value[28]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       valeur_kelvin_0[4]                             0.411        0.756
comp_mesure_temperature.temperature_value[29]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       valeur_kelvin_0[5]                             0.411        0.756
comp_mesure_temperature.temperature_value[30]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       valeur_kelvin_0[6]                             0.411        0.756
comp_mesure_temperature.temperature_value[31]                 mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       valeur_kelvin_0[7]                             0.411        0.756
=================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.552
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.420

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.cpt_clk[2] / q
    Ending point:                            comp_mesure_temperature.next_temp_mesu_state_illegalpipe2 / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                                          Pin         Pin               Arrival     No. of    
Name                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cpt_clk[2]                            dffeas                    q           Out     0.461     0.995       -         
cpt_clk_i[2]                                                  Net                       -           -       0.000     -           28(4)     
comp_mesure_temperature.cpt_clk_RNIHEKJ1_0[3]                 cycloneiii_lcell_comb     datad       In      -         0.995       -         
comp_mesure_temperature.cpt_clk_RNIHEKJ1_0[3]                 cycloneiii_lcell_comb     combout     Out     0.091     1.086       -         
un7_cpt_clk_sum4_0_g1                                         Net                       -           -       0.000     -           2         
comp_mesure_temperature.next_temp_mesu_state_illegalpipe2     dffeas                    ena         In      -         1.086       -         
============================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.719
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.587

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.cpt_clk[2] / q
    Ending point:                            comp_mesure_temperature.compte3.compte[0] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                            Pin         Pin               Arrival     No. of    
Name                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cpt_clk[2]              dffeas                    q           Out     0.461     0.995       -         
cpt_clk_i[2]                                    Net                       -           -       0.000     -           28(4)     
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     datac       In      -         0.995       -         
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     combout     Out     0.258     1.253       -         
G_792                                           Net                       -           -       0.000     -           24(6)     
comp_mesure_temperature.compte3.compte[0]       dffeas                    ena         In      -         1.253       -         
==============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.719
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.587

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.cpt_clk[2] / q
    Ending point:                            comp_mesure_temperature.compte3.compte[1] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                            Pin         Pin               Arrival     No. of    
Name                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cpt_clk[2]              dffeas                    q           Out     0.461     0.995       -         
cpt_clk_i[2]                                    Net                       -           -       0.000     -           28(4)     
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     datac       In      -         0.995       -         
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     combout     Out     0.258     1.253       -         
G_792                                           Net                       -           -       0.000     -           24(6)     
comp_mesure_temperature.compte3.compte[1]       dffeas                    ena         In      -         1.253       -         
==============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.719
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.587

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.cpt_clk[2] / q
    Ending point:                            comp_mesure_temperature.compte3.compte[2] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                            Pin         Pin               Arrival     No. of    
Name                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cpt_clk[2]              dffeas                    q           Out     0.461     0.995       -         
cpt_clk_i[2]                                    Net                       -           -       0.000     -           28(4)     
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     datac       In      -         0.995       -         
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     combout     Out     0.258     1.253       -         
G_792                                           Net                       -           -       0.000     -           24(6)     
comp_mesure_temperature.compte3.compte[2]       dffeas                    ena         In      -         1.253       -         
==============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.719
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.587

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.cpt_clk[2] / q
    Ending point:                            comp_mesure_temperature.compte3.compte[3] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                            Pin         Pin               Arrival     No. of    
Name                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cpt_clk[2]              dffeas                    q           Out     0.461     0.995       -         
cpt_clk_i[2]                                    Net                       -           -       0.000     -           28(4)     
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     datac       In      -         0.995       -         
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     combout     Out     0.258     1.253       -         
G_792                                           Net                       -           -       0.000     -           24(6)     
comp_mesure_temperature.compte3.compte[3]       dffeas                    ena         In      -         1.253       -         
==============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.719
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.587

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.cpt_clk[2] / q
    Ending point:                            comp_mesure_temperature.compte3.compte[4] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                            Pin         Pin               Arrival     No. of    
Name                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cpt_clk[2]              dffeas                    q           Out     0.461     0.995       -         
cpt_clk_i[2]                                    Net                       -           -       0.000     -           28(4)     
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     datac       In      -         0.995       -         
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     combout     Out     0.258     1.253       -         
G_792                                           Net                       -           -       0.000     -           24(6)     
comp_mesure_temperature.compte3.compte[4]       dffeas                    ena         In      -         1.253       -         
==============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.719
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.587

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.cpt_clk[2] / q
    Ending point:                            comp_mesure_temperature.compte3.compte[5] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                            Pin         Pin               Arrival     No. of    
Name                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cpt_clk[2]              dffeas                    q           Out     0.461     0.995       -         
cpt_clk_i[2]                                    Net                       -           -       0.000     -           28(4)     
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     datac       In      -         0.995       -         
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     combout     Out     0.258     1.253       -         
G_792                                           Net                       -           -       0.000     -           24(6)     
comp_mesure_temperature.compte3.compte[5]       dffeas                    ena         In      -         1.253       -         
==============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.719
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.587

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.cpt_clk[2] / q
    Ending point:                            comp_mesure_temperature.compte3.compte[6] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                            Pin         Pin               Arrival     No. of    
Name                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cpt_clk[2]              dffeas                    q           Out     0.461     0.995       -         
cpt_clk_i[2]                                    Net                       -           -       0.000     -           28(4)     
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     datac       In      -         0.995       -         
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     combout     Out     0.258     1.253       -         
G_792                                           Net                       -           -       0.000     -           24(6)     
comp_mesure_temperature.compte3.compte[6]       dffeas                    ena         In      -         1.253       -         
==============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.719
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.587

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.cpt_clk[2] / q
    Ending point:                            comp_mesure_temperature.compte3.compte[7] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                            Pin         Pin               Arrival     No. of    
Name                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cpt_clk[2]              dffeas                    q           Out     0.461     0.995       -         
cpt_clk_i[2]                                    Net                       -           -       0.000     -           28(4)     
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     datac       In      -         0.995       -         
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     combout     Out     0.258     1.253       -         
G_792                                           Net                       -           -       0.000     -           24(6)     
comp_mesure_temperature.compte3.compte[7]       dffeas                    ena         In      -         1.253       -         
==============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.719
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.587

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.cpt_clk[2] / q
    Ending point:                            comp_mesure_temperature.compte3.compte[8] / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                            Pin         Pin               Arrival     No. of    
Name                                            Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.cpt_clk[2]              dffeas                    q           Out     0.461     0.995       -         
cpt_clk_i[2]                                    Net                       -           -       0.000     -           28(4)     
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     datac       In      -         0.995       -         
comp_mesure_temperature.cpt_clk_RNIHEKJ1[3]     cycloneiii_lcell_comb     combout     Out     0.258     1.253       -         
G_792                                           Net                       -           -       0.000     -           24(6)     
comp_mesure_temperature.compte3.compte[8]       dffeas                    ena         In      -         1.253       -         
==============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                                               Arrival          
Instance             Reference                                                      Type       Pin     Net                  Time        Slack
                     Clock                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i      mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas     q       usb_read_n_in_i      0.995       1.105
usb_write_n_in_i     mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas     q       usb_write_n_in_i     0.995       1.206
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                                                                                                                                    Required          
Instance                                           Reference                                                      Type                                           Pin       Net                                                                 Time         Slack
                                                   Clock                                                                                                                                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                    mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas                                         d         proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     0.411        1.026
usb_write_n_in_i                                   mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dffeas                                         d         proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             0.411        1.035
comp_mega_func_fifo8_from_usb.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     wrreq     usb_read_n_in_i                                                     0.000        1.179
comp_mega_func_fifo8_to_usb.dcfifo_component       mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdreq     usb_write_n_in_i                                                    0.000        1.244
=================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.903
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.026

    Number of logic level(s):                1
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                                     dffeas                    q           Out     0.461     0.995       -         
usb_read_n_in_i                                                     Net                       -           -       0.184     -           4         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datac       In      -         1.179       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.258     1.437       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.437       -         
==================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.912
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.035

    Number of logic level(s):                1
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            usb_write_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                             dffeas                    q           Out     0.382     0.916       -         
usb_read_n_in_i                                             Net                       -           -       0.263     -           4         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     datad       In      -         1.179       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     combout     Out     0.091     1.270       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     Net                       -           -       0.176     -           2         
usb_write_n_in_i                                            dffeas                    d           In      -         1.446       -         
==========================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        1.003
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.126

    Number of logic level(s):                2
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                                     dffeas                    q           Out     0.382     0.916       -         
usb_read_n_in_i                                                     Net                       -           -       0.263     -           4         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     datad       In      -         1.179       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     combout     Out     0.015     1.194       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             Net                       -           -       0.252     -           2         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datad       In      -         1.446       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.091     1.537       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.537       -         
==================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.645
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 1.179

    Number of logic level(s):                0
    Starting point:                          usb_read_n_in_i / q
    Ending point:                            comp_mega_func_fifo8_from_usb.dcfifo_component / wrreq
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                    Pin       Pin               Arrival     No. of    
Name                                               Type                                           Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
usb_read_n_in_i                                    dffeas                                         q         Out     0.382     0.916       -         
usb_read_n_in_i                                    Net                                            -         -       0.263     -           4         
comp_mega_func_fifo8_from_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     wrreq     In      -         1.179       -         
====================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.977
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.099

    Number of logic level(s):                1
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                                    dffeas                    q           Out     0.461     0.995       -         
usb_write_n_in_i                                                    Net                       -           -       0.249     -           12        
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datab       In      -         1.244       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.267     1.511       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.511       -         
==================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.710
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 1.244

    Number of logic level(s):                0
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            comp_mega_func_fifo8_to_usb.dcfifo_component / rdreq
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                  Pin       Pin               Arrival     No. of    
Name                                             Type                                           Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                 dffeas                                         q         Out     0.354     0.888       -         
usb_write_n_in_i                                 Net                                            -         -       0.356     -           12        
comp_mega_func_fifo8_to_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdreq     In      -         1.244       -         
==================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        1.145
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.268

    Number of logic level(s):                1
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            usb_write_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                        Pin         Pin               Arrival     No. of    
Name                                                        Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                            dffeas                    q           Out     0.354     0.888       -         
usb_write_n_in_i                                            Net                       -           -       0.356     -           12        
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     datac       In      -         1.244       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     cycloneiii_lcell_comb     combout     Out     0.258     1.502       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty     Net                       -           -       0.176     -           2         
usb_write_n_in_i                                            dffeas                    d           In      -         1.679       -         
==========================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        1.236
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.359

    Number of logic level(s):                2
    Starting point:                          usb_write_n_in_i / q
    Ending point:                            usb_read_n_in_i / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c3_derived_clock [falling] on pin clk

Instance / Net                                                                                Pin         Pin               Arrival     No. of    
Name                                                                Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
usb_write_n_in_i                                                    dffeas                    q           Out     0.354     0.888       -         
usb_write_n_in_i                                                    Net                       -           -       0.356     -           12        
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     datac       In      -         1.244       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             cycloneiii_lcell_comb     combout     Out     0.183     1.427       -         
proc_usb_read_write\.un5_ladder_fpga_fifo8_to_usb_empty             Net                       -           -       0.252     -           2         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     datad       In      -         1.679       -         
usb_read_n_in_i_RNO                                                 cycloneiii_lcell_comb     combout     Out     0.091     1.770       -         
proc_usb_read_write\.un8_ladder_fpga_fifo8_from_usb_full_i_0_g0     Net                       -           -       0.000     -           1         
usb_read_n_in_i                                                     dffeas                    d           In      -         1.770       -         
==================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|cpt_clk_derived_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                               Arrival          
Instance                                             Reference                                       Type       Pin     Net                 Time        Slack
                                                     Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.valeur_kelvin[0]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       valeur_kelvin_0     0.995       0.830
comp_mesure_temperature.compte1.valeur_kelvin[1]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       valeur_kelvin_1     0.995       0.830
comp_mesure_temperature.compte1.valeur_kelvin[2]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       valeur_kelvin_2     0.995       0.830
comp_mesure_temperature.compte1.valeur_kelvin[3]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       valeur_kelvin_3     0.995       0.830
comp_mesure_temperature.compte1.valeur_kelvin[4]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       valeur_kelvin_4     0.995       0.830
comp_mesure_temperature.compte1.valeur_kelvin[5]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       valeur_kelvin_5     0.995       0.830
comp_mesure_temperature.compte1.valeur_kelvin[6]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       valeur_kelvin_6     0.995       0.830
comp_mesure_temperature.compte1.valeur_kelvin[7]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       valeur_kelvin_7     0.995       0.830
comp_mesure_temperature.compte1.valeur_kelvin[8]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       valeur_kelvin_8     0.995       0.830
comp_mesure_temperature.compte1.valeur_kelvin[9]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     q       valeur_kelvin_9     0.995       0.830
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                                  Required          
Instance                                         Reference                                       Type       Pin     Net                    Time         Slack
                                                 Clock                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[0]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       valeur_kelvin_2[0]     0.411        0.756
comp_mesure_temperature.temperature_value[1]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       valeur_kelvin_2[1]     0.411        0.756
comp_mesure_temperature.temperature_value[2]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       valeur_kelvin_2[2]     0.411        0.756
comp_mesure_temperature.temperature_value[3]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       valeur_kelvin_2[3]     0.411        0.756
comp_mesure_temperature.temperature_value[4]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       valeur_kelvin_2[4]     0.411        0.756
comp_mesure_temperature.temperature_value[5]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       valeur_kelvin_2[5]     0.411        0.756
comp_mesure_temperature.temperature_value[6]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       valeur_kelvin_2[6]     0.411        0.756
comp_mesure_temperature.temperature_value[7]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       valeur_kelvin_2[7]     0.411        0.756
comp_mesure_temperature.temperature_value[8]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       valeur_kelvin_2[8]     0.411        0.756
comp_mesure_temperature.temperature_value[9]     mesure_temperature|cpt_clk_derived_clock[0]     dffeas     d       valeur_kelvin_2[9]     0.411        0.756
=============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte1.valeur_kelvin[0] / q
    Ending point:                            comp_mesure_temperature.temperature_value[0] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.valeur_kelvin[0]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_0                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[0]         dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte1.valeur_kelvin[1] / q
    Ending point:                            comp_mesure_temperature.temperature_value[1] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.valeur_kelvin[1]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_1                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[1]         dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte1.valeur_kelvin[2] / q
    Ending point:                            comp_mesure_temperature.temperature_value[2] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.valeur_kelvin[2]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_2                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[2]         dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte1.valeur_kelvin[3] / q
    Ending point:                            comp_mesure_temperature.temperature_value[3] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.valeur_kelvin[3]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_3                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[3]         dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte1.valeur_kelvin[4] / q
    Ending point:                            comp_mesure_temperature.temperature_value[4] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.valeur_kelvin[4]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_4                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[4]         dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte1.valeur_kelvin[5] / q
    Ending point:                            comp_mesure_temperature.temperature_value[5] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.valeur_kelvin[5]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_5                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[5]         dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte1.valeur_kelvin[6] / q
    Ending point:                            comp_mesure_temperature.temperature_value[6] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.valeur_kelvin[6]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_6                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[6]         dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte1.valeur_kelvin[7] / q
    Ending point:                            comp_mesure_temperature.temperature_value[7] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.valeur_kelvin[7]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_7                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[7]         dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte1.valeur_kelvin[8] / q
    Ending point:                            comp_mesure_temperature.temperature_value[8] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.valeur_kelvin[8]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_8                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[8]         dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte1.valeur_kelvin[9] / q
    Ending point:                            comp_mesure_temperature.temperature_value[9] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[0] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.valeur_kelvin[9]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_9                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[9]         dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|cpt_clk_derived_clock[1]
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                                                      Arrival          
Instance                                           Reference                                       Type       Pin     Net                        Time        Slack
                                                   Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.eotc_i                     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       eotc_i                     0.995       0.847
comp_mesure_temperature.count_value_mu_sec[0]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[0]      0.995       1.115
comp_mesure_temperature.count_value_mu_sec[1]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[1]      0.995       1.115
comp_mesure_temperature.count_value_mu_sec[2]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[2]      0.995       1.127
comp_mesure_temperature.count_value_mu_sec[3]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[3]      0.995       1.127
comp_mesure_temperature.count_value_mu_sec[7]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[7]      0.995       1.127
comp_mesure_temperature.count_value_mu_sec[11]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[11]     0.995       1.127
comp_mesure_temperature.count_value_mu_sec[6]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[6]      0.995       1.138
comp_mesure_temperature.count_value_mu_sec[8]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[8]      0.995       1.138
comp_mesure_temperature.count_value_mu_sec[12]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     q       count_value_mu_sec[12]     0.995       1.138
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                                               Required          
Instance                                           Reference                                       Type       Pin     Net                                 Time         Slack
                                                   Clock                                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[0]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c0_combout       0.411        1.035
comp_mesure_temperature.count_value_mu_sec[1]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c1_combout       0.411        1.035
comp_mesure_temperature.count_value_mu_sec[2]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c2_combout       0.411        1.043
comp_mesure_temperature.count_value_mu_sec[3]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c3_combout       0.411        1.043
comp_mesure_temperature.count_value_mu_sec[7]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c7_combout       0.411        1.043
comp_mesure_temperature.count_value_mu_sec[11]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c11_combout      0.411        1.043
comp_mesure_temperature.count_value_mu_sec[6]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c6_combout       0.411        1.051
comp_mesure_temperature.count_value_mu_sec[8]      mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c8_combout       0.411        1.051
comp_mesure_temperature.count_value_mu_sec[12]     mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       count_value_mu_sec_c12_combout      0.411        1.051
comp_mesure_temperature.en_cmpt_temp[1]            mesure_temperature|cpt_clk_derived_clock[1]     dffeas     d       en_cmpt_temp_7_i_a2_i_0_1__g0_0     0.411        1.051
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.847

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.eotc_i / q
    Ending point:                            comp_mesure_temperature.next_temp_mesu_state[1] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                                    Pin         Pin               Arrival     No. of    
Name                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.eotc_i                          dffeas                    q           Out     0.461     0.995       -         
eotc_i                                                  Net                       -           -       0.000     -           51(3)     
comp_mesure_temperature.eotc_derived_clock_RNO          inv                       I[0]        In      -         0.995       -         
comp_mesure_temperature.eotc_derived_clock_RNO          inv                       OUT[0]      Out     0.000     0.995       -         
eotc_derived_clock_RNO                                  Net                       -           -       0.000     -           51(3)     
comp_mesure_temperature.next_temp_mesu_state_RNO[1]     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
comp_mesure_temperature.next_temp_mesu_state_RNO[1]     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
N_313_i_0_g0                                            Net                       -           -       0.000     -           1         
comp_mesure_temperature.next_temp_mesu_state[1]         dffeas                    d           In      -         1.258       -         
======================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.727
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.850

    Number of logic level(s):                2
    Starting point:                          comp_mesure_temperature.eotc_i / q
    Ending point:                            comp_mesure_temperature.next_temp_mesu_state[2] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                                    Pin         Pin               Arrival     No. of    
Name                                                    Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.eotc_i                          dffeas                    q           Out     0.461     0.995       -         
eotc_i                                                  Net                       -           -       0.000     -           51(3)     
comp_mesure_temperature.eotc_derived_clock_RNO          inv                       I[0]        In      -         0.995       -         
comp_mesure_temperature.eotc_derived_clock_RNO          inv                       OUT[0]      Out     0.000     0.995       -         
eotc_derived_clock_RNO                                  Net                       -           -       0.000     -           51(3)     
comp_mesure_temperature.next_temp_mesu_state_RNO[2]     cycloneiii_lcell_comb     datab       In      -         0.995       -         
comp_mesure_temperature.next_temp_mesu_state_RNO[2]     cycloneiii_lcell_comb     combout     Out     0.267     1.261       -         
next_temp_mesu_state_ns_0_5__g0                         Net                       -           -       0.000     -           1         
comp_mesure_temperature.next_temp_mesu_state[2]         dffeas                    d           In      -         1.261       -         
======================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.912
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.035

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[0] / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[0] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[0]     dffeas                    q           Out     0.461     0.995       -         
count_value_mu_sec[0]                             Net                       -           -       0.188     -           5         
comp_mesure_temperature.count_value_mu_sec_c0     cycloneiii_lcell_comb     dataa       In      -         1.183       -         
comp_mesure_temperature.count_value_mu_sec_c0     cycloneiii_lcell_comb     combout     Out     0.263     1.446       -         
count_value_mu_sec_c0_combout                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.count_value_mu_sec[0]     dffeas                    d           In      -         1.446       -         
================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.912
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.035

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[1] / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[1] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[1]     dffeas                    q           Out     0.461     0.995       -         
count_value_mu_sec[1]                             Net                       -           -       0.188     -           5         
comp_mesure_temperature.count_value_mu_sec_c1     cycloneiii_lcell_comb     dataa       In      -         1.183       -         
comp_mesure_temperature.count_value_mu_sec_c1     cycloneiii_lcell_comb     combout     Out     0.263     1.446       -         
count_value_mu_sec_c1_combout                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.count_value_mu_sec[1]     dffeas                    d           In      -         1.446       -         
================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.920
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.043

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[2] / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[2] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[2]     dffeas                    q           Out     0.461     0.995       -         
count_value_mu_sec[2]                             Net                       -           -       0.196     -           6         
comp_mesure_temperature.count_value_mu_sec_c2     cycloneiii_lcell_comb     dataa       In      -         1.191       -         
comp_mesure_temperature.count_value_mu_sec_c2     cycloneiii_lcell_comb     combout     Out     0.263     1.454       -         
count_value_mu_sec_c2_combout                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.count_value_mu_sec[2]     dffeas                    d           In      -         1.454       -         
================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.920
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.043

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[3] / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[3] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[3]     dffeas                    q           Out     0.461     0.995       -         
count_value_mu_sec[3]                             Net                       -           -       0.196     -           6         
comp_mesure_temperature.count_value_mu_sec_c3     cycloneiii_lcell_comb     dataa       In      -         1.191       -         
comp_mesure_temperature.count_value_mu_sec_c3     cycloneiii_lcell_comb     combout     Out     0.263     1.454       -         
count_value_mu_sec_c3_combout                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.count_value_mu_sec[3]     dffeas                    d           In      -         1.454       -         
================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.920
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.043

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[7] / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[7] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[7]     dffeas                    q           Out     0.461     0.995       -         
count_value_mu_sec[7]                             Net                       -           -       0.196     -           6         
comp_mesure_temperature.count_value_mu_sec_c7     cycloneiii_lcell_comb     dataa       In      -         1.191       -         
comp_mesure_temperature.count_value_mu_sec_c7     cycloneiii_lcell_comb     combout     Out     0.263     1.454       -         
count_value_mu_sec_c7_combout                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.count_value_mu_sec[7]     dffeas                    d           In      -         1.454       -         
================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.920
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.043

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[11] / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[11] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                               Pin         Pin               Arrival     No. of    
Name                                               Type                      Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[11]     dffeas                    q           Out     0.461     0.995       -         
count_value_mu_sec[11]                             Net                       -           -       0.196     -           6         
comp_mesure_temperature.count_value_mu_sec_c11     cycloneiii_lcell_comb     dataa       In      -         1.191       -         
comp_mesure_temperature.count_value_mu_sec_c11     cycloneiii_lcell_comb     combout     Out     0.263     1.454       -         
count_value_mu_sec_c11_combout                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.count_value_mu_sec[11]     dffeas                    d           In      -         1.454       -         
=================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.928
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.051

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[6] / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[6] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[6]     dffeas                    q           Out     0.461     0.995       -         
count_value_mu_sec[6]                             Net                       -           -       0.204     -           7         
comp_mesure_temperature.count_value_mu_sec_c6     cycloneiii_lcell_comb     dataa       In      -         1.198       -         
comp_mesure_temperature.count_value_mu_sec_c6     cycloneiii_lcell_comb     combout     Out     0.263     1.462       -         
count_value_mu_sec_c6_combout                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.count_value_mu_sec[6]     dffeas                    d           In      -         1.462       -         
================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.928
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.051

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.count_value_mu_sec[8] / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[8] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                              Pin         Pin               Arrival     No. of    
Name                                              Type                      Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.count_value_mu_sec[8]     dffeas                    q           Out     0.461     0.995       -         
count_value_mu_sec[8]                             Net                       -           -       0.204     -           7         
comp_mesure_temperature.count_value_mu_sec_c8     cycloneiii_lcell_comb     dataa       In      -         1.198       -         
comp_mesure_temperature.count_value_mu_sec_c8     cycloneiii_lcell_comb     combout     Out     0.263     1.462       -         
count_value_mu_sec_c8_combout                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.count_value_mu_sec[8]     dffeas                    d           In      -         1.462       -         
================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|cpt_clk_derived_clock[2]
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                               Arrival          
Instance                                             Reference                                       Type       Pin     Net                 Time        Slack
                                                     Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.valeur_kelvin[0]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       valeur_kelvin_0     0.995       0.830
comp_mesure_temperature.compte2.valeur_kelvin[1]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       valeur_kelvin_1     0.995       0.830
comp_mesure_temperature.compte2.valeur_kelvin[2]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       valeur_kelvin_2     0.995       0.830
comp_mesure_temperature.compte2.valeur_kelvin[3]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       valeur_kelvin_3     0.995       0.830
comp_mesure_temperature.compte2.valeur_kelvin[4]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       valeur_kelvin_4     0.995       0.830
comp_mesure_temperature.compte2.valeur_kelvin[5]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       valeur_kelvin_5     0.995       0.830
comp_mesure_temperature.compte2.valeur_kelvin[6]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       valeur_kelvin_6     0.995       0.830
comp_mesure_temperature.compte2.valeur_kelvin[7]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       valeur_kelvin_7     0.995       0.830
comp_mesure_temperature.compte2.valeur_kelvin[8]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       valeur_kelvin_8     0.995       0.830
comp_mesure_temperature.compte2.valeur_kelvin[9]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     q       valeur_kelvin_9     0.995       0.830
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                                  Required          
Instance                                          Reference                                       Type       Pin     Net                    Time         Slack
                                                  Clock                                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[12]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       valeur_kelvin_1[0]     0.411        0.756
comp_mesure_temperature.temperature_value[13]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       valeur_kelvin_1[1]     0.411        0.756
comp_mesure_temperature.temperature_value[14]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       valeur_kelvin_1[2]     0.411        0.756
comp_mesure_temperature.temperature_value[15]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       valeur_kelvin_1[3]     0.411        0.756
comp_mesure_temperature.temperature_value[16]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       valeur_kelvin_1[4]     0.411        0.756
comp_mesure_temperature.temperature_value[17]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       valeur_kelvin_1[5]     0.411        0.756
comp_mesure_temperature.temperature_value[18]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       valeur_kelvin_1[6]     0.411        0.756
comp_mesure_temperature.temperature_value[19]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       valeur_kelvin_1[7]     0.411        0.756
comp_mesure_temperature.temperature_value[20]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       valeur_kelvin_1[8]     0.411        0.756
comp_mesure_temperature.temperature_value[21]     mesure_temperature|cpt_clk_derived_clock[2]     dffeas     d       valeur_kelvin_1[9]     0.411        0.756
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte2.valeur_kelvin[0] / q
    Ending point:                            comp_mesure_temperature.temperature_value[12] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.valeur_kelvin[0]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_0                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[12]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte2.valeur_kelvin[1] / q
    Ending point:                            comp_mesure_temperature.temperature_value[13] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.valeur_kelvin[1]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_1                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[13]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte2.valeur_kelvin[2] / q
    Ending point:                            comp_mesure_temperature.temperature_value[14] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.valeur_kelvin[2]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_2                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[14]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte2.valeur_kelvin[3] / q
    Ending point:                            comp_mesure_temperature.temperature_value[15] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.valeur_kelvin[3]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_3                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[15]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte2.valeur_kelvin[4] / q
    Ending point:                            comp_mesure_temperature.temperature_value[16] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.valeur_kelvin[4]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_4                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[16]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte2.valeur_kelvin[5] / q
    Ending point:                            comp_mesure_temperature.temperature_value[17] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.valeur_kelvin[5]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_5                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[17]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte2.valeur_kelvin[6] / q
    Ending point:                            comp_mesure_temperature.temperature_value[18] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.valeur_kelvin[6]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_6                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[18]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte2.valeur_kelvin[7] / q
    Ending point:                            comp_mesure_temperature.temperature_value[19] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.valeur_kelvin[7]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_7                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[19]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte2.valeur_kelvin[8] / q
    Ending point:                            comp_mesure_temperature.temperature_value[20] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.valeur_kelvin[8]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_8                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[20]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte2.valeur_kelvin[9] / q
    Ending point:                            comp_mesure_temperature.temperature_value[21] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[2] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.valeur_kelvin[9]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_9                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[21]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|cpt_clk_derived_clock[4]
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                               Arrival          
Instance                                             Reference                                       Type       Pin     Net                 Time        Slack
                                                     Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.valeur_kelvin[0]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       valeur_kelvin_0     0.995       0.830
comp_mesure_temperature.compte4.valeur_kelvin[1]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       valeur_kelvin_1     0.995       0.830
comp_mesure_temperature.compte4.valeur_kelvin[2]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       valeur_kelvin_2     0.995       0.830
comp_mesure_temperature.compte4.valeur_kelvin[3]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       valeur_kelvin_3     0.995       0.830
comp_mesure_temperature.compte4.valeur_kelvin[4]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       valeur_kelvin_4     0.995       0.830
comp_mesure_temperature.compte4.valeur_kelvin[5]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       valeur_kelvin_5     0.995       0.830
comp_mesure_temperature.compte4.valeur_kelvin[6]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       valeur_kelvin_6     0.995       0.830
comp_mesure_temperature.compte4.valeur_kelvin[7]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       valeur_kelvin_7     0.995       0.830
comp_mesure_temperature.compte4.valeur_kelvin[8]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       valeur_kelvin_8     0.995       0.830
comp_mesure_temperature.compte4.valeur_kelvin[9]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     q       valeur_kelvin_9     0.995       0.830
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                                Required          
Instance                                          Reference                                       Type       Pin     Net                  Time         Slack
                                                  Clock                                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[36]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       valeur_kelvin[0]     0.411        0.756
comp_mesure_temperature.temperature_value[37]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       valeur_kelvin[1]     0.411        0.756
comp_mesure_temperature.temperature_value[38]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       valeur_kelvin[2]     0.411        0.756
comp_mesure_temperature.temperature_value[39]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       valeur_kelvin[3]     0.411        0.756
comp_mesure_temperature.temperature_value[40]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       valeur_kelvin[4]     0.411        0.756
comp_mesure_temperature.temperature_value[41]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       valeur_kelvin[5]     0.411        0.756
comp_mesure_temperature.temperature_value[42]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       valeur_kelvin[6]     0.411        0.756
comp_mesure_temperature.temperature_value[43]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       valeur_kelvin[7]     0.411        0.756
comp_mesure_temperature.temperature_value[44]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       valeur_kelvin[8]     0.411        0.756
comp_mesure_temperature.temperature_value[45]     mesure_temperature|cpt_clk_derived_clock[4]     dffeas     d       valeur_kelvin[9]     0.411        0.756
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte4.valeur_kelvin[0] / q
    Ending point:                            comp_mesure_temperature.temperature_value[36] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.valeur_kelvin[0]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_0                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[36]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte4.valeur_kelvin[1] / q
    Ending point:                            comp_mesure_temperature.temperature_value[37] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.valeur_kelvin[1]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_1                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[37]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte4.valeur_kelvin[2] / q
    Ending point:                            comp_mesure_temperature.temperature_value[38] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.valeur_kelvin[2]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_2                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[38]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte4.valeur_kelvin[3] / q
    Ending point:                            comp_mesure_temperature.temperature_value[39] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.valeur_kelvin[3]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_3                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[39]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte4.valeur_kelvin[4] / q
    Ending point:                            comp_mesure_temperature.temperature_value[40] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.valeur_kelvin[4]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_4                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[40]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte4.valeur_kelvin[5] / q
    Ending point:                            comp_mesure_temperature.temperature_value[41] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.valeur_kelvin[5]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_5                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[41]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte4.valeur_kelvin[6] / q
    Ending point:                            comp_mesure_temperature.temperature_value[42] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.valeur_kelvin[6]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_6                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[42]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte4.valeur_kelvin[7] / q
    Ending point:                            comp_mesure_temperature.temperature_value[43] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.valeur_kelvin[7]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_7                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[43]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte4.valeur_kelvin[8] / q
    Ending point:                            comp_mesure_temperature.temperature_value[44] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.valeur_kelvin[8]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_8                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[44]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.633
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compte4.valeur_kelvin[9] / q
    Ending point:                            comp_mesure_temperature.temperature_value[45] / d
    The start point is clocked by            mesure_temperature|cpt_clk_derived_clock[4] [rising] on pin clk
    The end   point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.valeur_kelvin[9]     dffeas     q        Out     0.461     0.995       -         
valeur_kelvin_9                                      Net        -        -       0.172     -           1         
comp_mesure_temperature.temperature_value[45]        dffeas     d        In      -         1.167       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|eotc_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                             Arrival           
Instance                                         Reference                                 Type       Pin     Net                     Time        Slack 
                                                 Clock                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[0]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_0     0.995       13.893
comp_mesure_temperature.temperature_value[1]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_1     0.995       13.893
comp_mesure_temperature.temperature_value[2]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_2     0.995       13.893
comp_mesure_temperature.temperature_value[3]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_3     0.995       13.893
comp_mesure_temperature.temperature_value[4]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_4     0.995       13.893
comp_mesure_temperature.temperature_value[5]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_5     0.995       13.893
comp_mesure_temperature.temperature_value[6]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_6     0.995       13.893
comp_mesure_temperature.temperature_value[7]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_7     0.995       13.893
comp_mesure_temperature.temperature_value[8]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_8     0.995       13.893
comp_mesure_temperature.temperature_value[9]     mesure_temperature|eotc_derived_clock     dffeas     q       temperature_value_9     0.995       13.893
========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                            Required           
Instance                         Reference                                 Type       Pin        Net                                 Time         Slack 
                                 Clock                                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[0]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[0]     -12.134      13.744
ladder_fpga_mux_statusout[1]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[1]     -12.134      13.744
ladder_fpga_mux_statusout[2]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[2]     -12.134      13.744
ladder_fpga_mux_statusout[3]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[3]     -12.134      13.744
ladder_fpga_mux_statusout[4]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[4]     -12.134      13.744
ladder_fpga_mux_statusout[5]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[5]     -12.134      13.744
ladder_fpga_mux_statusout[6]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[6]     -12.134      13.744
ladder_fpga_mux_statusout[7]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[7]     -12.134      13.744
ladder_fpga_mux_statusout[8]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[8]     -12.134      13.744
ladder_fpga_mux_statusout[9]     mesure_temperature|eotc_derived_clock     dffeas     asdata     ladder_fpga_mux_statusin_3_3[9]     -12.134      13.744
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        1.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -12.500
    - Hold time:                             -0.167
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 13.744

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.temperature_value[0] / q
    Ending point:                            ladder_fpga_mux_statusout[0] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[0]     dffeas                    q           Out     0.461     0.995       -         
temperature_value_0                              Net                       -           -       0.176     -           2         
ladder_fpga_mux_statusin_3_3[0]                  cycloneiii_lcell_comb     datab       In      -         1.171       -         
ladder_fpga_mux_statusin_3_3[0]                  cycloneiii_lcell_comb     combout     Out     0.267     1.438       -         
ladder_fpga_mux_statusin_3_3[0]                  Net                       -           -       0.172     -           1         
ladder_fpga_mux_statusout[0]                     dffeas                    asdata      In      -         1.610       -         
===============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        1.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -12.500
    - Hold time:                             -0.167
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 13.744

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.temperature_value[1] / q
    Ending point:                            ladder_fpga_mux_statusout[1] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[1]     dffeas                    q           Out     0.461     0.995       -         
temperature_value_1                              Net                       -           -       0.176     -           2         
ladder_fpga_mux_statusin_3_3[1]                  cycloneiii_lcell_comb     datab       In      -         1.171       -         
ladder_fpga_mux_statusin_3_3[1]                  cycloneiii_lcell_comb     combout     Out     0.267     1.438       -         
ladder_fpga_mux_statusin_3_3[1]                  Net                       -           -       0.172     -           1         
ladder_fpga_mux_statusout[1]                     dffeas                    asdata      In      -         1.610       -         
===============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        1.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -12.500
    - Hold time:                             -0.167
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 13.744

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.temperature_value[2] / q
    Ending point:                            ladder_fpga_mux_statusout[2] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[2]     dffeas                    q           Out     0.461     0.995       -         
temperature_value_2                              Net                       -           -       0.176     -           2         
ladder_fpga_mux_statusin_3_3[2]                  cycloneiii_lcell_comb     datab       In      -         1.171       -         
ladder_fpga_mux_statusin_3_3[2]                  cycloneiii_lcell_comb     combout     Out     0.267     1.438       -         
ladder_fpga_mux_statusin_3_3[2]                  Net                       -           -       0.172     -           1         
ladder_fpga_mux_statusout[2]                     dffeas                    asdata      In      -         1.610       -         
===============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        1.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -12.500
    - Hold time:                             -0.167
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 13.744

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.temperature_value[3] / q
    Ending point:                            ladder_fpga_mux_statusout[3] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[3]     dffeas                    q           Out     0.461     0.995       -         
temperature_value_3                              Net                       -           -       0.176     -           2         
ladder_fpga_mux_statusin_3_3[3]                  cycloneiii_lcell_comb     datab       In      -         1.171       -         
ladder_fpga_mux_statusin_3_3[3]                  cycloneiii_lcell_comb     combout     Out     0.267     1.438       -         
ladder_fpga_mux_statusin_3_3[3]                  Net                       -           -       0.172     -           1         
ladder_fpga_mux_statusout[3]                     dffeas                    asdata      In      -         1.610       -         
===============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        1.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -12.500
    - Hold time:                             -0.167
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 13.744

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.temperature_value[4] / q
    Ending point:                            ladder_fpga_mux_statusout[4] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[4]     dffeas                    q           Out     0.461     0.995       -         
temperature_value_4                              Net                       -           -       0.176     -           2         
ladder_fpga_mux_statusin_3_3[4]                  cycloneiii_lcell_comb     datab       In      -         1.171       -         
ladder_fpga_mux_statusin_3_3[4]                  cycloneiii_lcell_comb     combout     Out     0.267     1.438       -         
ladder_fpga_mux_statusin_3_3[4]                  Net                       -           -       0.172     -           1         
ladder_fpga_mux_statusout[4]                     dffeas                    asdata      In      -         1.610       -         
===============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        1.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -12.500
    - Hold time:                             -0.167
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 13.744

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.temperature_value[5] / q
    Ending point:                            ladder_fpga_mux_statusout[5] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[5]     dffeas                    q           Out     0.461     0.995       -         
temperature_value_5                              Net                       -           -       0.176     -           2         
ladder_fpga_mux_statusin_3_3[5]                  cycloneiii_lcell_comb     datab       In      -         1.171       -         
ladder_fpga_mux_statusin_3_3[5]                  cycloneiii_lcell_comb     combout     Out     0.267     1.438       -         
ladder_fpga_mux_statusin_3_3[5]                  Net                       -           -       0.172     -           1         
ladder_fpga_mux_statusout[5]                     dffeas                    asdata      In      -         1.610       -         
===============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        1.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -12.500
    - Hold time:                             -0.167
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 13.744

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.temperature_value[6] / q
    Ending point:                            ladder_fpga_mux_statusout[6] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[6]     dffeas                    q           Out     0.461     0.995       -         
temperature_value_6                              Net                       -           -       0.176     -           2         
ladder_fpga_mux_statusin_3_3[6]                  cycloneiii_lcell_comb     datab       In      -         1.171       -         
ladder_fpga_mux_statusin_3_3[6]                  cycloneiii_lcell_comb     combout     Out     0.267     1.438       -         
ladder_fpga_mux_statusin_3_3[6]                  Net                       -           -       0.172     -           1         
ladder_fpga_mux_statusout[6]                     dffeas                    asdata      In      -         1.610       -         
===============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        1.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -12.500
    - Hold time:                             -0.167
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 13.744

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.temperature_value[7] / q
    Ending point:                            ladder_fpga_mux_statusout[7] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[7]     dffeas                    q           Out     0.461     0.995       -         
temperature_value_7                              Net                       -           -       0.176     -           2         
ladder_fpga_mux_statusin_3_3[7]                  cycloneiii_lcell_comb     datab       In      -         1.171       -         
ladder_fpga_mux_statusin_3_3[7]                  cycloneiii_lcell_comb     combout     Out     0.267     1.438       -         
ladder_fpga_mux_statusin_3_3[7]                  Net                       -           -       0.172     -           1         
ladder_fpga_mux_statusout[7]                     dffeas                    asdata      In      -         1.610       -         
===============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        1.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -12.500
    - Hold time:                             -0.167
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 13.744

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.temperature_value[8] / q
    Ending point:                            ladder_fpga_mux_statusout[8] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[8]     dffeas                    q           Out     0.461     0.995       -         
temperature_value_8                              Net                       -           -       0.176     -           2         
ladder_fpga_mux_statusin_3_3[8]                  cycloneiii_lcell_comb     datab       In      -         1.171       -         
ladder_fpga_mux_statusin_3_3[8]                  cycloneiii_lcell_comb     combout     Out     0.267     1.438       -         
ladder_fpga_mux_statusin_3_3[8]                  Net                       -           -       0.172     -           1         
ladder_fpga_mux_statusout[8]                     dffeas                    asdata      In      -         1.610       -         
===============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        1.076
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -12.500
    - Hold time:                             -0.167
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 13.744

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.temperature_value[9] / q
    Ending point:                            ladder_fpga_mux_statusout[9] / asdata
    The start point is clocked by            mesure_temperature|eotc_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_value[9]     dffeas                    q           Out     0.461     0.995       -         
temperature_value_9                              Net                       -           -       0.176     -           2         
ladder_fpga_mux_statusin_3_3[9]                  cycloneiii_lcell_comb     datab       In      -         1.171       -         
ladder_fpga_mux_statusin_3_3[9]                  cycloneiii_lcell_comb     combout     Out     0.267     1.438       -         
ladder_fpga_mux_statusin_3_3[9]                  Net                       -           -       0.172     -           1         
ladder_fpga_mux_statusout[9]                     dffeas                    asdata      In      -         1.610       -         
===============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mesure_temperature|start_temp_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                                   Arrival          
Instance                                        Reference                                       Type       Pin     Net                     Time        Slack
                                                Clock                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature     mesure_temperature|start_temp_derived_clock     dffeas     q       compter_temperature     0.995       0.852
============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                                        Required            
Instance                                          Reference                                       Type       Pin      Net                         Time         Slack  
                                                  Clock                                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature       mesure_temperature|start_temp_derived_clock     dffeas     d        compter_temperature_RNO     0.411        0.772  
comp_mesure_temperature.count_value_mu_sec[0]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature         -124.375     125.558
comp_mesure_temperature.count_value_mu_sec[1]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature         -124.375     125.558
comp_mesure_temperature.count_value_mu_sec[2]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature         -124.375     125.558
comp_mesure_temperature.count_value_mu_sec[3]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature         -124.375     125.558
comp_mesure_temperature.count_value_mu_sec[4]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature         -124.375     125.558
comp_mesure_temperature.count_value_mu_sec[5]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature         -124.375     125.558
comp_mesure_temperature.count_value_mu_sec[6]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature         -124.375     125.558
comp_mesure_temperature.count_value_mu_sec[7]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature         -124.375     125.558
comp_mesure_temperature.count_value_mu_sec[8]     mesure_temperature|start_temp_derived_clock     dffeas     sclr     compter_temperature         -124.375     125.558
======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.649
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.772

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.compter_temperature / d
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk

Instance / Net                                                 Pin        Pin               Arrival     No. of    
Name                                                Type       Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature         dffeas     q          Out     0.461     0.995       -         
compter_temperature                                 Net        -          -       0.000     -           17(5)     
comp_mesure_temperature.compter_temperature_RNO     inv        I[0]       In      -         0.995       -         
comp_mesure_temperature.compter_temperature_RNO     inv        OUT[0]     Out     0.000     0.995       -         
compter_temperature_RNO                             Net        -          -       0.188     -           1(5)      
comp_mesure_temperature.compter_temperature         dffeas     d          In      -         1.183       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.649
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -125.000
    - Hold time:                             0.091
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 125.558

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[14] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature        dffeas     q        Out     0.380     0.914       -         
compter_temperature                                Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[14]     dffeas     sclr     In      -         1.183       -         
===============================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.649
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -125.000
    - Hold time:                             0.091
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 125.558

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[13] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature        dffeas     q        Out     0.380     0.914       -         
compter_temperature                                Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[13]     dffeas     sclr     In      -         1.183       -         
===============================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.649
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -125.000
    - Hold time:                             0.091
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 125.558

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[12] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature        dffeas     q        Out     0.380     0.914       -         
compter_temperature                                Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[12]     dffeas     sclr     In      -         1.183       -         
===============================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.649
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -125.000
    - Hold time:                             0.091
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 125.558

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[11] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature        dffeas     q        Out     0.380     0.914       -         
compter_temperature                                Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[11]     dffeas     sclr     In      -         1.183       -         
===============================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.649
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -125.000
    - Hold time:                             0.091
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 125.558

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[10] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature        dffeas     q        Out     0.380     0.914       -         
compter_temperature                                Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[10]     dffeas     sclr     In      -         1.183       -         
===============================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.649
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -125.000
    - Hold time:                             0.091
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 125.558

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[9] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature       dffeas     q        Out     0.380     0.914       -         
compter_temperature                               Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[9]     dffeas     sclr     In      -         1.183       -         
==============================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.649
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -125.000
    - Hold time:                             0.091
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 125.558

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[8] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature       dffeas     q        Out     0.380     0.914       -         
compter_temperature                               Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[8]     dffeas     sclr     In      -         1.183       -         
==============================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.649
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -125.000
    - Hold time:                             0.091
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 125.558

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[7] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature       dffeas     q        Out     0.380     0.914       -         
compter_temperature                               Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[7]     dffeas     sclr     In      -         1.183       -         
==============================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.649
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      -125.000
    - Hold time:                             0.091
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 125.558

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.compter_temperature / q
    Ending point:                            comp_mesure_temperature.count_value_mu_sec[6] / sclr
    The start point is clocked by            mesure_temperature|start_temp_derived_clock [falling] on pin clk
    The end   point is clocked by            mesure_temperature|cpt_clk_derived_clock[1] [rising] on pin clk

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compter_temperature       dffeas     q        Out     0.380     0.914       -         
compter_temperature                               Net        -        -       0.269     -           17(5)     
comp_mesure_temperature.count_value_mu_sec[6]     dffeas     sclr     In      -         1.183       -         
==============================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: sc_tck
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                               Arrival          
Instance                                             Reference     Type       Pin     Net                                   Time        Slack
                                                     Clock                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret     sc_tck        dffeas     q       etat_present_ret                      0.995       0.581
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09     sc_tck        dffeas     q       ladder_fpga_sc_updateDR_rallumage     0.995       0.592
allumage_hybride.a\.0\.d\.e.ff2                      sc_tck        dffeas     q       ff2                                   0.995       0.850
allumage_hybride.a\.6\.d\.e.ff2                      sc_tck        dffeas     q       ff2                                   0.995       0.850
allumage_hybride.a\.7\.d\.e.ff2                      sc_tck        dffeas     q       ff2                                   0.995       0.850
allumage_hybride.a\.9\.d\.e.ff2                      sc_tck        dffeas     q       ff2                                   0.995       0.850
allumage_hybride.a\.2\.d\.e.ff2                      sc_tck        dffeas     q       ff2                                   0.995       0.850
allumage_hybride.a\.10\.d\.e.ff2                     sc_tck        dffeas     q       ff2                                   0.995       0.850
allumage_hybride.a\.12\.d\.e.ff2                     sc_tck        dffeas     q       ff2                                   0.995       0.850
allumage_hybride.a\.14\.d\.e.ff2                     sc_tck        dffeas     q       ff2                                   0.995       0.850
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                              Required          
Instance                                                    Reference     Type       Pin     Net                  Time         Slack
                                                            Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.ff1                    sc_tck        dffeas     ena     etat_present_ret     0.665        0.506
COM_LADDER_SC_INSTRUC_REG.a\.1\.d\.e.ff1                    sc_tck        dffeas     ena     etat_present_ret     0.665        0.506
COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.ff1                    sc_tck        dffeas     ena     etat_present_ret     0.665        0.506
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.ff1                    sc_tck        dffeas     ena     etat_present_ret     0.665        0.506
COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.ff1                    sc_tck        dffeas     ena     etat_present_ret     0.665        0.506
COMP_ladder_fpga_SC_REF_LATCHUP.a\.0\.d\.e.data_out         sc_tck        dffeas     ena     G_789                0.665        0.941
COMP_ladder_fpga_SC_REF_LATCHUP.a\.1\.b\.c.data_out         sc_tck        dffeas     ena     G_789                0.665        0.941
COMP_LADDER_FPGA_SC_CONFIG.a\.8\.d\.e.data_out              sc_tck        dffeas     ena     G_777                0.665        0.953
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.7\.d\.e.data_out      sc_tck        dffeas     ena     G_786                0.665        0.953
COMP_ladder_fpga_SC_BYPASS_HYBRIDE.a\.12\.d\.e.data_out     sc_tck        dffeas     ena     G_786                0.665        0.953
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.637
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.506

    Number of logic level(s):                0
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.ff1 / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [rising] on pin clk

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret     dffeas     q        Out     0.461     0.995       -         
etat_present_ret                                     Net        -        -       0.176     -           10(2)     
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.ff1             dffeas     ena      In      -         1.171       -         
=================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.13\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_783                                                                         Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.13\.d\.e.ff2                                              dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.3\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_783                                                                         Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.3\.d\.e.ff2                                               dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.6\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_783                                                                         Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.6\.d\.e.ff2                                               dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.9\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_783                                                                         Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.9\.d\.e.ff2                                               dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.12\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_783                                                                         Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.12\.d\.e.ff2                                              dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.10\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_783                                                                         Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.10\.d\.e.ff2                                              dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.0\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_783                                                                         Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.0\.d\.e.ff2                                               dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.5\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_783                                                                         Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.5\.d\.e.ff2                                               dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.724
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                1
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09 / q
    Ending point:                            allumage_hybride.a\.8\.d\.e.ff2 / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                                          Type                      Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09                              dffeas                    q           Out     0.461     0.995       -         
ladder_fpga_sc_updateDR_rallumage                                             Net                       -           -       0.000     -           3         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     dataa       In      -         0.995       -         
COMP_ladder_fpga_SC_TAP_CONTROL.sc_updateDR_0x09_derived_clock_RNIU6D61_0     cycloneiii_lcell_comb     combout     Out     0.263     1.258       -         
G_783                                                                         Net                       -           -       0.000     -           16(4)     
allumage_hybride.a\.8\.d\.e.ff2                                               dffeas                    ena         In      -         1.258       -         
============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: temperature
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                        Arrival          
Instance                                     Reference       Type       Pin     Net          Time        Slack
                                             Clock                                                            
--------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte3.comptage     temperature     dffeas     q       comptage     0.995       1.119
comp_mesure_temperature.compte4.comptage     temperature     dffeas     q       comptage     0.995       1.141
comp_mesure_temperature.compte2.comptage     temperature     dffeas     q       comptage     0.995       1.141
comp_mesure_temperature.compte1.comptage     temperature     dffeas     q       comptage     0.995       1.141
==============================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                            Required          
Instance                                     Reference       Type       Pin     Net              Time         Slack
                                             Clock                                                                 
-------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte3.comptage     temperature     dffeas     d       comptage_0_x     0.411        1.038
comp_mesure_temperature.compte4.comptage     temperature     dffeas     d       comptage_0_x     0.411        1.054
comp_mesure_temperature.compte2.comptage     temperature     dffeas     d       comptage_0_x     0.411        1.054
comp_mesure_temperature.compte1.comptage     temperature     dffeas     d       comptage_0_x     0.411        1.054
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.915
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.038

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.compte3.comptage / q
    Ending point:                            comp_mesure_temperature.compte3.comptage / d
    The start point is clocked by            temperature [falling] on pin clk
    The end   point is clocked by            temperature [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte3.comptage         dffeas                    q           Out     0.461     0.995       -         
comptage                                         Net                       -           -       0.188     -           14(5)     
comp_mesure_temperature.compte3.comptage_0_x     cycloneiii_lcell_comb     datab       In      -         1.183       -         
comp_mesure_temperature.compte3.comptage_0_x     cycloneiii_lcell_comb     combout     Out     0.267     1.450       -         
comptage_0_x                                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte3.comptage         dffeas                    d           In      -         1.450       -         
===============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.931
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.054

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.compte4.comptage / q
    Ending point:                            comp_mesure_temperature.compte4.comptage / d
    The start point is clocked by            temperature [falling] on pin clk
    The end   point is clocked by            temperature [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte4.comptage         dffeas                    q           Out     0.461     0.995       -         
comptage                                         Net                       -           -       0.204     -           25(7)     
comp_mesure_temperature.compte4.comptage_0_x     cycloneiii_lcell_comb     datab       In      -         1.198       -         
comp_mesure_temperature.compte4.comptage_0_x     cycloneiii_lcell_comb     combout     Out     0.267     1.465       -         
comptage_0_x                                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte4.comptage         dffeas                    d           In      -         1.465       -         
===============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.931
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.054

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.compte2.comptage / q
    Ending point:                            comp_mesure_temperature.compte2.comptage / d
    The start point is clocked by            temperature [falling] on pin clk
    The end   point is clocked by            temperature [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte2.comptage         dffeas                    q           Out     0.461     0.995       -         
comptage                                         Net                       -           -       0.204     -           25(7)     
comp_mesure_temperature.compte2.comptage_0_x     cycloneiii_lcell_comb     datab       In      -         1.198       -         
comp_mesure_temperature.compte2.comptage_0_x     cycloneiii_lcell_comb     combout     Out     0.267     1.465       -         
comptage_0_x                                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte2.comptage         dffeas                    d           In      -         1.465       -         
===============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.931
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.054

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.compte1.comptage / q
    Ending point:                            comp_mesure_temperature.compte1.comptage / d
    The start point is clocked by            temperature [falling] on pin clk
    The end   point is clocked by            temperature [falling] on pin clk

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                             Type                      Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.compte1.comptage         dffeas                    q           Out     0.461     0.995       -         
comptage                                         Net                       -           -       0.204     -           25(7)     
comp_mesure_temperature.compte1.comptage_0_x     cycloneiii_lcell_comb     datab       In      -         1.198       -         
comp_mesure_temperature.compte1.comptage_0_x     cycloneiii_lcell_comb     combout     Out     0.267     1.465       -         
comptage_0_x                                     Net                       -           -       0.000     -           1         
comp_mesure_temperature.compte1.comptage         dffeas                    d           In      -         1.465       -         
===============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                    Starting                                                                                                             Arrival           
Instance                                                            Reference     Type                                           Pin             Net                                     Time        Slack 
                                                                    Clock                                                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_3     rdempty         ladder_fpga_fifo21_empty                0.000       -0.374
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     System        altpll_work_ladder_fpga_ladder_fpga_arch_1     clkbad[0]       clkbad0_i                               0.000       -0.366
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     System        altpll_work_ladder_fpga_ladder_fpga_arch_1     clkbad[1]       clkbad1_i                               0.000       -0.366
comp_mega_func_fifo8_from_usb.dcfifo_component                      System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[0]            ladder_fpga_fifo8_from_usb_output_0     0.000       -0.154
comp_mega_func_fifo8_from_usb.dcfifo_component                      System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[1]            ladder_fpga_fifo8_from_usb_output_1     0.000       -0.154
comp_mega_func_fifo8_from_usb.dcfifo_component                      System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[2]            ladder_fpga_fifo8_from_usb_output_2     0.000       -0.154
comp_mega_func_fifo8_from_usb.dcfifo_component                      System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[3]            ladder_fpga_fifo8_from_usb_output_3     0.000       -0.154
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     System        altpll_work_ladder_fpga_ladder_fpga_arch_1     locked          pll_40MHz_switchover_locked             0.000       -0.120
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     System        altpll_work_ladder_fpga_ladder_fpga_arch_1     activeclock     ladder_fpga_activeclock                 0.000       -0.115
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_3     q[0]            ladder_fpga_packer_dataout_0            0.000       -0.115
===========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                        Required           
Instance                       Reference     Type       Pin       Net                          Time         Slack 
                               Clock                                                                              
------------------------------------------------------------------------------------------------------------------
ladder_fpga_mux_dataout[0]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[1]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[2]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[3]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[4]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[5]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[6]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[7]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[8]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
ladder_fpga_mux_dataout[9]     System        dffeas     sload     ladder_fpga_fifo21_empty     0.665        -0.461
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.204
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             0.131
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     -0.461

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / rdempty
    Ending point:                            ladder_fpga_mux_dataout[0] / sload
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin         Pin               Arrival     No. of    
Name                                                     Type                                           Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_3     rdempty     Out     0.000     0.000       -         
ladder_fpga_fifo21_empty                                 Net                                            -           -       0.204     -           23(7)     
ladder_fpga_mux_dataout[0]                               dffeas                                         sload       In      -         0.204       -         
============================================================================================================================================================


Path information for path number 2: 
    Propagation time:                        0.000
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.366

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component / clkbad[0]
    Ending point:                            COMP_ladder_fpga_SC_ETAT_REG.a\.9\.d\.e.ff1 / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            sc_tck [rising] on pin clk

Instance / Net                                                                                                     Pin           Pin               Arrival     No. of    
Name                                                                Type                                           Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     clkbad[0]     Out     0.000     0.000       -         
clkbad0_i                                                           Net                                            -             -       0.000     -           1         
COMP_ladder_fpga_SC_ETAT_REG.a\.9\.d\.e.ff1                         dffeas                                         asdata        In      -         0.000       -         
=========================================================================================================================================================================


Path information for path number 3: 
    Propagation time:                        0.000
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.366

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component / clkbad[1]
    Ending point:                            COMP_ladder_fpga_SC_ETAT_REG.a\.8\.d\.e.ff1 / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            sc_tck [rising] on pin clk

Instance / Net                                                                                                     Pin           Pin               Arrival     No. of    
Name                                                                Type                                           Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     clkbad[1]     Out     0.000     0.000       -         
clkbad1_i                                                           Net                                            -             -       0.000     -           1         
COMP_ladder_fpga_SC_ETAT_REG.a\.8\.d\.e.ff1                         dffeas                                         asdata        In      -         0.000       -         
=========================================================================================================================================================================


Path information for path number 4: 
    Propagation time:                        0.180
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.231

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo8_from_usb.dcfifo_component / q[0]
    Ending point:                            switch_val[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                               Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo8_from_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[0]     Out     0.000     0.000       -         
ladder_fpga_fifo8_from_usb_output_0                Net                                            -        -       0.180     -           3         
switch_val[0]                                      dffeas                                         d        In      -         0.180       -         
===================================================================================================================================================


Path information for path number 5: 
    Propagation time:                        0.180
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.231

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo8_from_usb.dcfifo_component / q[1]
    Ending point:                            switch_val[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                               Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo8_from_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[1]     Out     0.000     0.000       -         
ladder_fpga_fifo8_from_usb_output_1                Net                                            -        -       0.180     -           3         
switch_val[1]                                      dffeas                                         d        In      -         0.180       -         
===================================================================================================================================================


Path information for path number 6: 
    Propagation time:                        0.180
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.231

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo8_from_usb.dcfifo_component / q[2]
    Ending point:                            switch_val[2] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                               Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo8_from_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[2]     Out     0.000     0.000       -         
ladder_fpga_fifo8_from_usb_output_2                Net                                            -        -       0.180     -           3         
switch_val[2]                                      dffeas                                         d        In      -         0.180       -         
===================================================================================================================================================


Path information for path number 7: 
    Propagation time:                        0.180
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.231

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo8_from_usb.dcfifo_component / q[3]
    Ending point:                            switch_val[3] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                               Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo8_from_usb.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[3]     Out     0.000     0.000       -         
ladder_fpga_fifo8_from_usb_output_3                Net                                            -        -       0.180     -           3         
switch_val[3]                                      dffeas                                         d        In      -         0.180       -         
===================================================================================================================================================


Path information for path number 8: 
    Propagation time:                        0.172
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.194

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component / locked
    Ending point:                            COMP_ladder_fpga_SC_ETAT_REG.a\.11\.d\.e.ff1 / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            sc_tck [rising] on pin clk

Instance / Net                                                                                                     Pin        Pin               Arrival     No. of    
Name                                                                Type                                           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     locked     Out     0.000     0.000       -         
pll_40MHz_switchover_locked                                         Net                                            -          -       0.172     -           1         
COMP_ladder_fpga_SC_ETAT_REG.a\.11\.d\.e.ff1                        dffeas                                         asdata     In      -         0.172       -         
======================================================================================================================================================================


Path information for path number 9: 
    Propagation time:                        0.204
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.123
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.207

    Number of logic level(s):                1
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / rdempty
    Ending point:                            ladder_fpga_mux_dataout[21] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                             Type                                           Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component             dcfifo_work_ladder_fpga_ladder_fpga_arch_3     rdempty     Out     0.000     0.000       -         
ladder_fpga_fifo21_empty                                         Net                                            -           -       0.000     -           23(7)     
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component_RNI4RFA     inv                                            I[0]        In      -         0.000       -         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component_RNI4RFA     inv                                            OUT[0]      Out     0.000     0.000       -         
dcfifo_component_RNI4RFA                                         Net                                            -           -       0.204     -           1(7)      
ladder_fpga_mux_dataout[21]                                      dffeas                                         d           In      -         0.204       -         
====================================================================================================================================================================


Path information for path number 10: 
    Propagation time:                        0.176
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.168
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 -0.190

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component / activeclock
    Ending point:                            COMP_ladder_fpga_SC_ETAT_REG.a\.12\.d\.e.ff1 / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            sc_tck [rising] on pin clk

Instance / Net                                                                                                     Pin             Pin               Arrival     No. of    
Name                                                                Type                                           Name            Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     activeclock     Out     0.000     0.000       -         
ladder_fpga_activeclock                                             Net                                            -               -       0.176     -           2         
COMP_ladder_fpga_SC_ETAT_REG.a\.12\.d\.e.ff1                        dffeas                                         asdata          In      -         0.176       -         
===========================================================================================================================================================================



##### END OF TIMING REPORT #####]

