

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Oct  3 23:27:16 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.206 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      260|      260|  2.600 us|  2.600 us|  261|  261|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |      258|      258|         5|          2|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    158|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     165|     50|    -|
|Memory           |        3|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    152|    -|
|Register         |        -|    -|     247|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    1|     412|    360|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+-----+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF | LUT| URAM|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |mul_6s_32s_32_2_1_U1  |mul_6s_32s_32_2_1  |        0|   1|  165|  50|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |Total                 |                   |        0|   1|  165|  50|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |fir_int_int_c_U  |fir_int_int_c  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |shift_reg_0_U    |shift_reg_0    |        1|  0|   0|    0|    64|   32|     1|         2048|
    |shift_reg_1_U    |shift_reg_0    |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-----------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |               |        3|  0|   0|    0|   256|   96|     3|         8192|
    +-----------------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_273_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln23_fu_241_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln26_fu_205_p2     |         +|   0|  0|  14|           7|           2|
    |mul9_fu_163_p2         |         +|   0|  0|  39|          32|          32|
    |ap_condition_161       |       and|   0|  0|   2|           1|           1|
    |ap_condition_335       |       and|   0|  0|   2|           1|           1|
    |ap_condition_338       |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_199_p2    |      icmp|   0|  0|  11|           8|           1|
    |select_ln26_fu_252_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 158|          92|         106|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |acc_fu_64                         |   9|          2|   32|         64|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_phi_mux_mul_pn_phi_fu_145_p4   |   9|          2|   32|         64|
    |ap_sig_allocacmp_acc_load_1       |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1              |   9|          2|    8|         16|
    |i_fu_68                           |   9|          2|    8|         16|
    |shift_reg_0_address0              |  20|          4|    6|         24|
    |shift_reg_0_d0                    |  14|          3|   32|         96|
    |shift_reg_1_address0              |  14|          3|    6|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 152|         33|  162|        375|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |acc_fu_64                            |  32|   0|   32|          0|
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_mul_pn_reg_142  |  31|   0|   32|          1|
    |ap_phi_reg_pp0_iter1_mul_pn_reg_142  |  31|   0|   32|          1|
    |ap_phi_reg_pp0_iter2_mul_pn_reg_142  |  31|   0|   32|          1|
    |fir_int_int_c_load_reg_346           |  32|   0|   32|          0|
    |i_fu_68                              |   8|   0|    8|          0|
    |icmp_ln25_reg_312                    |   1|   0|    1|          0|
    |icmp_ln25_reg_312_pp0_iter1_reg      |   1|   0|    1|          0|
    |lshr_ln26_1_reg_331                  |   6|   0|    6|          0|
    |mul_ln27_reg_351                     |  32|   0|   32|          0|
    |select_ln26_reg_341                  |  32|   0|   32|          0|
    |tmp_reg_308                          |   1|   0|    1|          0|
    |tmp_reg_308_pp0_iter1_reg            |   1|   0|    1|          0|
    |trunc_ln26_reg_316                   |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 247|   0|  250|          3|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

