Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Apr  4 16:47:56 2019
| Host         : ThinkPad-T470 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file TailLights_timing_summary_routed.rpt -pb TailLights_timing_summary_routed.pb -rpx TailLights_timing_summary_routed.rpx -warn_on_violation
| Design       : TailLights
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[19]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[20]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[21]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[22]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[23]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clockDivider/clk_count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.706        0.000                      0                  385        0.203        0.000                      0                  385        4.500        0.000                       0                   290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.706        0.000                      0                  385        0.203        0.000                      0                  385        4.500        0.000                       0                   290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerB/clk_count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/led_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 2.018ns (46.946%)  route 2.281ns (53.054%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.552     5.073    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  rightLoop/brightnessControllerB/clk_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 r  rightLoop/brightnessControllerB/clk_count_reg[22]/Q
                         net (fo=9, routed)           1.276     6.868    rightLoop/brightnessControllerB/clk_count_reg[22]
    SLICE_X10Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.992 r  rightLoop/brightnessControllerB/led_count[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    rightLoop/brightnessControllerB/led_count[3]_i_6_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.505 r  rightLoop/brightnessControllerB/led_count_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.505    rightLoop/brightnessControllerB/led_count_reg[3]_i_2__3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  rightLoop/brightnessControllerB/led_count_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.622    rightLoop/brightnessControllerB/led_count_reg[7]_i_2__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  rightLoop/brightnessControllerB/led_count_reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.009     7.748    rightLoop/brightnessControllerB/led_count_reg[11]_i_2__3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.071 r  rightLoop/brightnessControllerB/led_count_reg[15]_i_4__3/O[1]
                         net (fo=1, routed)           0.995     9.066    rightLoop/brightnessControllerB/led_count_reg[15]_i_4__3_n_6
    SLICE_X12Y24         LUT2 (Prop_lut2_I1_O)        0.306     9.372 r  rightLoop/brightnessControllerB/led_count[13]_i_1__3/O
                         net (fo=1, routed)           0.000     9.372    rightLoop/brightnessControllerB/led_count[13]_i_1__3_n_0
    SLICE_X12Y24         FDCE                                         r  rightLoop/brightnessControllerB/led_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.433    14.774    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X12Y24         FDCE                                         r  rightLoop/brightnessControllerB/led_count_reg[13]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y24         FDCE (Setup_fdce_C_D)        0.079    15.078    rightLoop/brightnessControllerB/led_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerB/clk_count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/led_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.903ns (45.504%)  route 2.279ns (54.496%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.552     5.073    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  rightLoop/brightnessControllerB/clk_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 r  rightLoop/brightnessControllerB/clk_count_reg[22]/Q
                         net (fo=9, routed)           1.276     6.868    rightLoop/brightnessControllerB/clk_count_reg[22]
    SLICE_X10Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.992 r  rightLoop/brightnessControllerB/led_count[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    rightLoop/brightnessControllerB/led_count[3]_i_6_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.505 r  rightLoop/brightnessControllerB/led_count_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.505    rightLoop/brightnessControllerB/led_count_reg[3]_i_2__3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  rightLoop/brightnessControllerB/led_count_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.622    rightLoop/brightnessControllerB/led_count_reg[7]_i_2__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  rightLoop/brightnessControllerB/led_count_reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.009     7.748    rightLoop/brightnessControllerB/led_count_reg[11]_i_2__3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.967 r  rightLoop/brightnessControllerB/led_count_reg[15]_i_4__3/O[0]
                         net (fo=1, routed)           0.994     8.960    rightLoop/brightnessControllerB/led_count_reg[15]_i_4__3_n_7
    SLICE_X12Y24         LUT2 (Prop_lut2_I1_O)        0.295     9.255 r  rightLoop/brightnessControllerB/led_count[12]_i_1__3/O
                         net (fo=1, routed)           0.000     9.255    rightLoop/brightnessControllerB/led_count[12]_i_1__3_n_0
    SLICE_X12Y24         FDCE                                         r  rightLoop/brightnessControllerB/led_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.433    14.774    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X12Y24         FDCE                                         r  rightLoop/brightnessControllerB/led_count_reg[12]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y24         FDCE (Setup_fdce_C_D)        0.081    15.080    rightLoop/brightnessControllerB/led_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerB/clk_count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/led_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 2.039ns (48.889%)  route 2.132ns (51.111%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.552     5.073    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  rightLoop/brightnessControllerB/clk_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 r  rightLoop/brightnessControllerB/clk_count_reg[22]/Q
                         net (fo=9, routed)           1.276     6.868    rightLoop/brightnessControllerB/clk_count_reg[22]
    SLICE_X10Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.992 r  rightLoop/brightnessControllerB/led_count[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    rightLoop/brightnessControllerB/led_count[3]_i_6_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.505 r  rightLoop/brightnessControllerB/led_count_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.505    rightLoop/brightnessControllerB/led_count_reg[3]_i_2__3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  rightLoop/brightnessControllerB/led_count_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.622    rightLoop/brightnessControllerB/led_count_reg[7]_i_2__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  rightLoop/brightnessControllerB/led_count_reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.009     7.748    rightLoop/brightnessControllerB/led_count_reg[11]_i_2__3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.063 r  rightLoop/brightnessControllerB/led_count_reg[15]_i_4__3/O[3]
                         net (fo=1, routed)           0.846     8.909    rightLoop/brightnessControllerB/led_count_reg[15]_i_4__3_n_4
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.335     9.244 r  rightLoop/brightnessControllerB/led_count[15]_i_2__3/O
                         net (fo=1, routed)           0.000     9.244    rightLoop/brightnessControllerB/led_count[15]_i_2__3_n_0
    SLICE_X11Y24         FDCE                                         r  rightLoop/brightnessControllerB/led_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.434    14.775    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X11Y24         FDCE                                         r  rightLoop/brightnessControllerB/led_count_reg[15]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y24         FDCE (Setup_fdce_C_D)        0.075    15.075    rightLoop/brightnessControllerB/led_count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerB/clk_count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/led_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.814ns (43.634%)  route 2.343ns (56.366%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.552     5.073    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  rightLoop/brightnessControllerB/clk_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 r  rightLoop/brightnessControllerB/clk_count_reg[22]/Q
                         net (fo=9, routed)           1.276     6.868    rightLoop/brightnessControllerB/clk_count_reg[22]
    SLICE_X10Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.992 r  rightLoop/brightnessControllerB/led_count[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    rightLoop/brightnessControllerB/led_count[3]_i_6_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.505 r  rightLoop/brightnessControllerB/led_count_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.505    rightLoop/brightnessControllerB/led_count_reg[3]_i_2__3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  rightLoop/brightnessControllerB/led_count_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.622    rightLoop/brightnessControllerB/led_count_reg[7]_i_2__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.841 r  rightLoop/brightnessControllerB/led_count_reg[11]_i_2__3/O[0]
                         net (fo=1, routed)           1.067     8.908    rightLoop/brightnessControllerB/led_count_reg[11]_i_2__3_n_7
    SLICE_X12Y24         LUT2 (Prop_lut2_I1_O)        0.323     9.231 r  rightLoop/brightnessControllerB/led_count[8]_i_1__3/O
                         net (fo=1, routed)           0.000     9.231    rightLoop/brightnessControllerB/led_count[8]_i_1__3_n_0
    SLICE_X12Y24         FDCE                                         r  rightLoop/brightnessControllerB/led_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.433    14.774    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X12Y24         FDCE                                         r  rightLoop/brightnessControllerB/led_count_reg[8]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y24         FDCE (Setup_fdce_C_D)        0.118    15.117    rightLoop/brightnessControllerB/led_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerB/clk_count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/led_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.953ns (47.677%)  route 2.143ns (52.323%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.552     5.073    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  rightLoop/brightnessControllerB/clk_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 r  rightLoop/brightnessControllerB/clk_count_reg[22]/Q
                         net (fo=9, routed)           1.276     6.868    rightLoop/brightnessControllerB/clk_count_reg[22]
    SLICE_X10Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.992 r  rightLoop/brightnessControllerB/led_count[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    rightLoop/brightnessControllerB/led_count[3]_i_6_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.505 r  rightLoop/brightnessControllerB/led_count_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.505    rightLoop/brightnessControllerB/led_count_reg[3]_i_2__3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  rightLoop/brightnessControllerB/led_count_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.622    rightLoop/brightnessControllerB/led_count_reg[7]_i_2__3_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  rightLoop/brightnessControllerB/led_count_reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.009     7.748    rightLoop/brightnessControllerB/led_count_reg[11]_i_2__3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.987 r  rightLoop/brightnessControllerB/led_count_reg[15]_i_4__3/O[2]
                         net (fo=1, routed)           0.858     8.845    rightLoop/brightnessControllerB/led_count_reg[15]_i_4__3_n_5
    SLICE_X12Y24         LUT2 (Prop_lut2_I1_O)        0.325     9.170 r  rightLoop/brightnessControllerB/led_count[14]_i_1__3/O
                         net (fo=1, routed)           0.000     9.170    rightLoop/brightnessControllerB/led_count[14]_i_1__3_n_0
    SLICE_X12Y24         FDCE                                         r  rightLoop/brightnessControllerB/led_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.433    14.774    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X12Y24         FDCE                                         r  rightLoop/brightnessControllerB/led_count_reg[14]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y24         FDCE (Setup_fdce_C_D)        0.118    15.117    rightLoop/brightnessControllerB/led_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerC/clk_count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerC/led_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.995ns (50.874%)  route 1.926ns (49.126%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.617     5.138    rightLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X7Y23          FDCE                                         r  rightLoop/brightnessControllerC/clk_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  rightLoop/brightnessControllerC/clk_count_reg[23]/Q
                         net (fo=9, routed)           1.117     6.711    rightLoop/brightnessControllerC/clk_count_reg[23]
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.835 r  rightLoop/brightnessControllerC/led_count[3]_i_5/O
                         net (fo=1, routed)           0.000     6.835    rightLoop/brightnessControllerC/led_count[3]_i_5_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  rightLoop/brightnessControllerC/led_count_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.385    rightLoop/brightnessControllerC/led_count_reg[3]_i_2__4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  rightLoop/brightnessControllerC/led_count_reg[7]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.499    rightLoop/brightnessControllerC/led_count_reg[7]_i_2__4_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  rightLoop/brightnessControllerC/led_count_reg[11]_i_2__4/CO[3]
                         net (fo=1, routed)           0.009     7.622    rightLoop/brightnessControllerC/led_count_reg[11]_i_2__4_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  rightLoop/brightnessControllerC/led_count_reg[15]_i_4__4/O[1]
                         net (fo=1, routed)           0.801     8.757    rightLoop/brightnessControllerC/led_count_reg[15]_i_4__4_n_6
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.303     9.060 r  rightLoop/brightnessControllerC/led_count[13]_i_1__4/O
                         net (fo=1, routed)           0.000     9.060    rightLoop/brightnessControllerC/led_count[13]_i_1__4_n_0
    SLICE_X9Y26          FDCE                                         r  rightLoop/brightnessControllerC/led_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.435    14.776    rightLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  rightLoop/brightnessControllerC/led_count_reg[13]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y26          FDCE (Setup_fdce_C_D)        0.029    15.030    rightLoop/brightnessControllerC/led_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerB/clk_count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/led_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.802ns (44.666%)  route 2.232ns (55.334%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.552     5.073    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  rightLoop/brightnessControllerB/clk_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 r  rightLoop/brightnessControllerB/clk_count_reg[22]/Q
                         net (fo=9, routed)           1.276     6.868    rightLoop/brightnessControllerB/clk_count_reg[22]
    SLICE_X10Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.992 r  rightLoop/brightnessControllerB/led_count[3]_i_6/O
                         net (fo=1, routed)           0.000     6.992    rightLoop/brightnessControllerB/led_count[3]_i_6_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.505 r  rightLoop/brightnessControllerB/led_count_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.505    rightLoop/brightnessControllerB/led_count_reg[3]_i_2__3_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.820 r  rightLoop/brightnessControllerB/led_count_reg[7]_i_2__3/O[3]
                         net (fo=1, routed)           0.956     8.776    rightLoop/brightnessControllerB/led_count_reg[7]_i_2__3_n_4
    SLICE_X11Y22         LUT2 (Prop_lut2_I1_O)        0.332     9.108 r  rightLoop/brightnessControllerB/led_count[7]_i_1__3/O
                         net (fo=1, routed)           0.000     9.108    rightLoop/brightnessControllerB/led_count[7]_i_1__3_n_0
    SLICE_X11Y22         FDCE                                         r  rightLoop/brightnessControllerB/led_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.437    14.778    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  rightLoop/brightnessControllerB/led_count_reg[7]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X11Y22         FDCE (Setup_fdce_C_D)        0.075    15.078    rightLoop/brightnessControllerB/led_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 leftLoop/brightnessControllerC/clk_count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLoop/brightnessControllerC/led_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 1.941ns (49.006%)  route 2.020ns (50.994%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.622     5.143    leftLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X6Y29          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.518     5.661 r  leftLoop/brightnessControllerC/clk_count_reg[23]/Q
                         net (fo=9, routed)           1.023     6.685    leftLoop/brightnessControllerC/clk_count_reg[23]
    SLICE_X7Y27          LUT4 (Prop_lut4_I3_O)        0.124     6.809 r  leftLoop/brightnessControllerC/led_count[3]_i_5/O
                         net (fo=1, routed)           0.000     6.809    leftLoop/brightnessControllerC/led_count[3]_i_5_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.359 r  leftLoop/brightnessControllerC/led_count_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.359    leftLoop/brightnessControllerC/led_count_reg[3]_i_2__1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  leftLoop/brightnessControllerC/led_count_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    leftLoop/brightnessControllerC/led_count_reg[7]_i_2__1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  leftLoop/brightnessControllerC/led_count_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    leftLoop/brightnessControllerC/led_count_reg[11]_i_2__1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.809 r  leftLoop/brightnessControllerC/led_count_reg[15]_i_4__1/O[0]
                         net (fo=1, routed)           0.996     8.805    leftLoop/brightnessControllerC/led_count_reg[15]_i_4__1_n_7
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.299     9.104 r  leftLoop/brightnessControllerC/led_count[12]_i_1__1/O
                         net (fo=1, routed)           0.000     9.104    leftLoop/brightnessControllerC/led_count[12]_i_1__1_n_0
    SLICE_X4Y29          FDCE                                         r  leftLoop/brightnessControllerC/led_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.506    14.847    leftLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  leftLoop/brightnessControllerC/led_count_reg[12]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y29          FDCE (Setup_fdce_C_D)        0.029    15.114    leftLoop/brightnessControllerC/led_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerC/clk_count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerC/led_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.909ns (49.360%)  route 1.958ns (50.640%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.617     5.138    rightLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X7Y23          FDCE                                         r  rightLoop/brightnessControllerC/clk_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  rightLoop/brightnessControllerC/clk_count_reg[23]/Q
                         net (fo=9, routed)           1.117     6.711    rightLoop/brightnessControllerC/clk_count_reg[23]
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.835 r  rightLoop/brightnessControllerC/led_count[3]_i_5/O
                         net (fo=1, routed)           0.000     6.835    rightLoop/brightnessControllerC/led_count[3]_i_5_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  rightLoop/brightnessControllerC/led_count_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.385    rightLoop/brightnessControllerC/led_count_reg[3]_i_2__4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  rightLoop/brightnessControllerC/led_count_reg[7]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.499    rightLoop/brightnessControllerC/led_count_reg[7]_i_2__4_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.833 r  rightLoop/brightnessControllerC/led_count_reg[11]_i_2__4/O[1]
                         net (fo=1, routed)           0.842     8.675    rightLoop/brightnessControllerC/led_count_reg[11]_i_2__4_n_6
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.331     9.006 r  rightLoop/brightnessControllerC/led_count[9]_i_1__4/O
                         net (fo=1, routed)           0.000     9.006    rightLoop/brightnessControllerC/led_count[9]_i_1__4_n_0
    SLICE_X9Y26          FDCE                                         r  rightLoop/brightnessControllerC/led_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.435    14.776    rightLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  rightLoop/brightnessControllerC/led_count_reg[9]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y26          FDCE (Setup_fdce_C_D)        0.075    15.076    rightLoop/brightnessControllerC/led_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 rightLoop/brightnessControllerC/clk_count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerC/led_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.879ns (49.185%)  route 1.941ns (50.815%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.617     5.138    rightLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X7Y23          FDCE                                         r  rightLoop/brightnessControllerC/clk_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  rightLoop/brightnessControllerC/clk_count_reg[23]/Q
                         net (fo=9, routed)           1.117     6.711    rightLoop/brightnessControllerC/clk_count_reg[23]
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.835 r  rightLoop/brightnessControllerC/led_count[3]_i_5/O
                         net (fo=1, routed)           0.000     6.835    rightLoop/brightnessControllerC/led_count[3]_i_5_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  rightLoop/brightnessControllerC/led_count_reg[3]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.385    rightLoop/brightnessControllerC/led_count_reg[3]_i_2__4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  rightLoop/brightnessControllerC/led_count_reg[7]_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     7.499    rightLoop/brightnessControllerC/led_count_reg[7]_i_2__4_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.613 r  rightLoop/brightnessControllerC/led_count_reg[11]_i_2__4/CO[3]
                         net (fo=1, routed)           0.009     7.622    rightLoop/brightnessControllerC/led_count_reg[11]_i_2__4_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.844 r  rightLoop/brightnessControllerC/led_count_reg[15]_i_4__4/O[0]
                         net (fo=1, routed)           0.816     8.660    rightLoop/brightnessControllerC/led_count_reg[15]_i_4__4_n_7
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.299     8.959 r  rightLoop/brightnessControllerC/led_count[12]_i_1__4/O
                         net (fo=1, routed)           0.000     8.959    rightLoop/brightnessControllerC/led_count[12]_i_1__4_n_0
    SLICE_X11Y25         FDCE                                         r  rightLoop/brightnessControllerC/led_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.434    14.775    rightLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  rightLoop/brightnessControllerC/led_count_reg[12]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y25         FDCE (Setup_fdce_C_D)        0.031    15.031    rightLoop/brightnessControllerC/led_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  6.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 leftLoop/brightnessControllerB/clk_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLoop/brightnessControllerB/LED_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.237%)  route 0.151ns (44.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.585     1.468    leftLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  leftLoop/brightnessControllerB/clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  leftLoop/brightnessControllerB/clk_count_reg[24]/Q
                         net (fo=3, routed)           0.151     1.760    leftLoop/brightnessControllerB/clk_count_reg[24]
    SLICE_X2Y28          LUT5 (Prop_lut5_I4_O)        0.045     1.805 r  leftLoop/brightnessControllerB/LED_i_1__0/O
                         net (fo=1, routed)           0.000     1.805    leftLoop/brightnessControllerB/LED_i_1__0_n_0
    SLICE_X2Y28          FDCE                                         r  leftLoop/brightnessControllerB/LED_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.854     1.981    leftLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  leftLoop/brightnessControllerB/LED_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.120     1.602    leftLoop/brightnessControllerB/LED_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 rightLoop/brightnessControllerA/clk_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerA/LED_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.183%)  route 0.177ns (48.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.583     1.466    rightLoop/brightnessControllerA/clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  rightLoop/brightnessControllerA/clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  rightLoop/brightnessControllerA/clk_count_reg[24]/Q
                         net (fo=3, routed)           0.177     1.785    rightLoop/brightnessControllerA/clk_count_reg[24]
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  rightLoop/brightnessControllerA/LED_i_1__2/O
                         net (fo=1, routed)           0.000     1.830    rightLoop/brightnessControllerA/LED_i_1__2_n_0
    SLICE_X4Y24          FDCE                                         r  rightLoop/brightnessControllerA/LED_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.848     1.975    rightLoop/brightnessControllerA/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  rightLoop/brightnessControllerA/LED_reg/C
                         clock pessimism             -0.478     1.497    
    SLICE_X4Y24          FDCE (Hold_fdce_C_D)         0.091     1.588    rightLoop/brightnessControllerA/LED_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 rightLoop/brightnessControllerC/clk_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerC/LED_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.436%)  route 0.162ns (46.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.580     1.463    rightLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  rightLoop/brightnessControllerC/clk_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  rightLoop/brightnessControllerC/clk_count_reg[25]/Q
                         net (fo=3, routed)           0.162     1.766    rightLoop/brightnessControllerC/clk_count_reg[25]
    SLICE_X4Y24          LUT6 (Prop_lut6_I4_O)        0.045     1.811 r  rightLoop/brightnessControllerC/LED_i_1__4/O
                         net (fo=1, routed)           0.000     1.811    rightLoop/brightnessControllerC/LED_i_1__4_n_0
    SLICE_X4Y24          FDCE                                         r  rightLoop/brightnessControllerC/LED_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.848     1.975    rightLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  rightLoop/brightnessControllerC/LED_reg/C
                         clock pessimism             -0.499     1.476    
    SLICE_X4Y24          FDCE (Hold_fdce_C_D)         0.092     1.568    rightLoop/brightnessControllerC/LED_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 leftLoop/brightnessControllerC/clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLoop/brightnessControllerC/clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.583     1.466    leftLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  leftLoop/brightnessControllerC/clk_count_reg[15]/Q
                         net (fo=1, routed)           0.137     1.767    leftLoop/brightnessControllerC/clk_count_reg_n_0_[15]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.045     1.812 r  leftLoop/brightnessControllerC/clk_count[12]_i_2__0/O
                         net (fo=1, routed)           0.000     1.812    leftLoop/brightnessControllerC/clk_count[12]_i_2__0_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.876 r  leftLoop/brightnessControllerC/clk_count_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.876    leftLoop/brightnessControllerC/clk_count_reg[12]_i_1__2_n_4
    SLICE_X6Y27          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.851     1.978    leftLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X6Y27          FDCE (Hold_fdce_C_D)         0.134     1.600    leftLoop/brightnessControllerC/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 leftLoop/brightnessControllerC/clk_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLoop/brightnessControllerC/clk_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.583     1.466    leftLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  leftLoop/brightnessControllerC/clk_count_reg[19]/Q
                         net (fo=1, routed)           0.137     1.767    leftLoop/brightnessControllerC/clk_count_reg_n_0_[19]
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.045     1.812 r  leftLoop/brightnessControllerC/clk_count[16]_i_2__0/O
                         net (fo=1, routed)           0.000     1.812    leftLoop/brightnessControllerC/clk_count[16]_i_2__0_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.876 r  leftLoop/brightnessControllerC/clk_count_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.876    leftLoop/brightnessControllerC/clk_count_reg[16]_i_1__2_n_4
    SLICE_X6Y28          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.852     1.979    leftLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X6Y28          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[19]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X6Y28          FDCE (Hold_fdce_C_D)         0.134     1.600    leftLoop/brightnessControllerC/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 leftLoop/brightnessControllerC/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLoop/brightnessControllerC/clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.580     1.463    leftLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X6Y24          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.164     1.627 r  leftLoop/brightnessControllerC/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.137     1.764    leftLoop/brightnessControllerC/clk_count_reg_n_0_[3]
    SLICE_X6Y24          LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  leftLoop/brightnessControllerC/clk_count[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.809    leftLoop/brightnessControllerC/clk_count[0]_i_3__0_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.873 r  leftLoop/brightnessControllerC/clk_count_reg[0]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.873    leftLoop/brightnessControllerC/clk_count_reg[0]_i_1__2_n_4
    SLICE_X6Y24          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.848     1.975    leftLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X6Y24          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[3]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y24          FDCE (Hold_fdce_C_D)         0.134     1.597    leftLoop/brightnessControllerC/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 leftLoop/brightnessControllerC/clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLoop/brightnessControllerC/clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.580     1.463    leftLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.164     1.627 r  leftLoop/brightnessControllerC/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.137     1.764    leftLoop/brightnessControllerC/clk_count_reg_n_0_[7]
    SLICE_X6Y25          LUT3 (Prop_lut3_I0_O)        0.045     1.809 r  leftLoop/brightnessControllerC/clk_count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.809    leftLoop/brightnessControllerC/clk_count[4]_i_2__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.873 r  leftLoop/brightnessControllerC/clk_count_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.873    leftLoop/brightnessControllerC/clk_count_reg[4]_i_1__2_n_4
    SLICE_X6Y25          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.848     1.975    leftLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[7]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y25          FDCE (Hold_fdce_C_D)         0.134     1.597    leftLoop/brightnessControllerC/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rightLoop/brightnessControllerB/clk_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/clk_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.554     1.437    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X8Y26          FDCE                                         r  rightLoop/brightnessControllerB/clk_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164     1.601 r  rightLoop/brightnessControllerB/clk_count_reg[19]/Q
                         net (fo=1, routed)           0.137     1.738    rightLoop/brightnessControllerB/clk_count_reg_n_0_[19]
    SLICE_X8Y26          LUT2 (Prop_lut2_I1_O)        0.045     1.783 r  rightLoop/brightnessControllerB/clk_count[16]_i_2__4/O
                         net (fo=1, routed)           0.000     1.783    rightLoop/brightnessControllerB/clk_count[16]_i_2__4_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.847 r  rightLoop/brightnessControllerB/clk_count_reg[16]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.847    rightLoop/brightnessControllerB/clk_count_reg[16]_i_1__4_n_4
    SLICE_X8Y26          FDCE                                         r  rightLoop/brightnessControllerB/clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.821     1.948    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X8Y26          FDCE                                         r  rightLoop/brightnessControllerB/clk_count_reg[19]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X8Y26          FDCE (Hold_fdce_C_D)         0.134     1.571    rightLoop/brightnessControllerB/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rightLoop/brightnessControllerB/clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightLoop/brightnessControllerB/clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.554     1.437    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  rightLoop/brightnessControllerB/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.164     1.601 r  rightLoop/brightnessControllerB/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.137     1.738    rightLoop/brightnessControllerB/clk_count_reg_n_0_[7]
    SLICE_X8Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.783 r  rightLoop/brightnessControllerB/clk_count[4]_i_2__4/O
                         net (fo=1, routed)           0.000     1.783    rightLoop/brightnessControllerB/clk_count[4]_i_2__4_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.847 r  rightLoop/brightnessControllerB/clk_count_reg[4]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.847    rightLoop/brightnessControllerB/clk_count_reg[4]_i_1__4_n_4
    SLICE_X8Y23          FDCE                                         r  rightLoop/brightnessControllerB/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.821     1.948    rightLoop/brightnessControllerB/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  rightLoop/brightnessControllerB/clk_count_reg[7]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X8Y23          FDCE (Hold_fdce_C_D)         0.134     1.571    rightLoop/brightnessControllerB/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 leftLoop/brightnessControllerC/clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftLoop/brightnessControllerC/clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.581     1.464    leftLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X6Y26          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDCE (Prop_fdce_C_Q)         0.164     1.628 r  leftLoop/brightnessControllerC/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.137     1.765    leftLoop/brightnessControllerC/clk_count_reg_n_0_[11]
    SLICE_X6Y26          LUT3 (Prop_lut3_I0_O)        0.045     1.810 r  leftLoop/brightnessControllerC/clk_count[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.810    leftLoop/brightnessControllerC/clk_count[8]_i_2__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.874 r  leftLoop/brightnessControllerC/clk_count_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.874    leftLoop/brightnessControllerC/clk_count_reg[8]_i_1__2_n_4
    SLICE_X6Y26          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.849     1.976    leftLoop/brightnessControllerC/clk_IBUF_BUFG
    SLICE_X6Y26          FDCE                                         r  leftLoop/brightnessControllerC/clk_count_reg[11]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X6Y26          FDCE (Hold_fdce_C_D)         0.134     1.598    leftLoop/brightnessControllerC/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y17    clockDivider/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19    clockDivider/clk_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19    clockDivider/clk_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    clockDivider/clk_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    clockDivider/clk_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    clockDivider/clk_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    clockDivider/clk_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    clockDivider/clk_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    clockDivider/clk_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    clockDivider/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    clockDivider/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    clockDivider/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    clockDivider/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    clockDivider/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    clockDivider/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    clockDivider/clk_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    clockDivider/clk_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    clockDivider/clk_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    clockDivider/clk_count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    leftLoop/brightnessControllerA/clk_count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    leftLoop/brightnessControllerA/clk_count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    leftLoop/brightnessControllerA/clk_count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    leftLoop/brightnessControllerA/clk_count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    leftLoop/brightnessControllerA/clk_count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    leftLoop/brightnessControllerA/clk_count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    leftLoop/brightnessControllerA/clk_count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    leftLoop/brightnessControllerA/clk_count_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    leftLoop/brightnessControllerA/clk_count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    leftLoop/brightnessControllerB/clk_count_reg[11]/C



