{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704144544808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704144544808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 00:29:04 2024 " "Processing started: Tue Jan 02 00:29:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704144544808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704144544808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_module -c main_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off main_module -c main_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704144544808 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1704144545037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704144545065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704144545065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchbank_poll.sv 1 1 " "Found 1 design units, including 1 entities, in source file switchbank_poll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchbank_poll " "Found entity 1: switchbank_poll" {  } { { "switchbank_poll.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/switchbank_poll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704144545067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704144545067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/sevensegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704144545068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704144545068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bird.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/bird.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704144545069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704144545069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_module " "Elaborating entity \"main_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704144545092 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "15 0 127 main_module.sv(104) " "Verilog HDL warning at main_module.sv(104): number of words (15) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 104 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1704144545094 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[0\] = 1000 main_module.sv(106) " "Verilog HDL Display System Task info at main_module.sv(106): memory\[0\] = 1000" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545095 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[1\] = 0901 main_module.sv(106) " "Verilog HDL Display System Task info at main_module.sv(106): memory\[1\] = 0901" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545095 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[2\] = 1005 main_module.sv(106) " "Verilog HDL Display System Task info at main_module.sv(106): memory\[2\] = 1005" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545095 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[3\] = 3331 main_module.sv(106) " "Verilog HDL Display System Task info at main_module.sv(106): memory\[3\] = 3331" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545095 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[4\] = 2001 main_module.sv(106) " "Verilog HDL Display System Task info at main_module.sv(106): memory\[4\] = 2001" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545095 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[5\] = 746b main_module.sv(106) " "Verilog HDL Display System Task info at main_module.sv(106): memory\[5\] = 746b" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545095 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[6\] = 4ff9 main_module.sv(106) " "Verilog HDL Display System Task info at main_module.sv(106): memory\[6\] = 4ff9" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545095 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[7\] = 1000 main_module.sv(106) " "Verilog HDL Display System Task info at main_module.sv(106): memory\[7\] = 1000" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545095 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[8\] = 0902 main_module.sv(106) " "Verilog HDL Display System Task info at main_module.sv(106): memory\[8\] = 0902" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545095 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[9\] = 2000 main_module.sv(106) " "Verilog HDL Display System Task info at main_module.sv(106): memory\[9\] = 2000" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545095 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[10\] = 1002 main_module.sv(106) " "Verilog HDL Display System Task info at main_module.sv(106): memory\[10\] = 1002" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545095 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[11\] = 0b00 main_module.sv(106) " "Verilog HDL Display System Task info at main_module.sv(106): memory\[11\] = 0b00" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545095 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[12\] = 702e main_module.sv(106) " "Verilog HDL Display System Task info at main_module.sv(106): memory\[12\] = 702e" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545095 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[13\] = 3190 main_module.sv(106) " "Verilog HDL Display System Task info at main_module.sv(106): memory\[13\] = 3190" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545095 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[14\] = 5ff1 main_module.sv(106) " "Verilog HDL Display System Task info at main_module.sv(106): memory\[14\] = 5ff1" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 106 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545096 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "switches\[0\] = 0 main_module.sv(109) " "Verilog HDL Display System Task info at main_module.sv(109): switches\[0\] = 0" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545096 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "switches\[1\] = 0 main_module.sv(109) " "Verilog HDL Display System Task info at main_module.sv(109): switches\[1\] = 0" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545096 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "switches\[2\] = 0 main_module.sv(109) " "Verilog HDL Display System Task info at main_module.sv(109): switches\[2\] = 0" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545096 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "switches\[3\] = 0 main_module.sv(109) " "Verilog HDL Display System Task info at main_module.sv(109): switches\[3\] = 0" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545096 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "switches = 0 main_module.sv(110) " "Verilog HDL Display System Task info at main_module.sv(110): switches = 0" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 110 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545096 "|main_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:ss1 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:ss1\"" {  } { { "main_module.sv" "ss1" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704144545104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sevensegment.sv(15) " "Verilog HDL assignment warning at sevensegment.sv(15): truncated value with size 32 to match size of target (2)" {  } { { "sevensegment.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/sevensegment.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704144545104 "|main_module|sevensegment:ss1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sevensegment.sv(19) " "Verilog HDL assignment warning at sevensegment.sv(19): truncated value with size 32 to match size of target (26)" {  } { { "sevensegment.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/sevensegment.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704144545104 "|main_module|sevensegment:ss1"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "SevenSegment baslatildi sevensegment.sv(54) " "Verilog HDL Display System Task info at sevensegment.sv(54): SevenSegment baslatildi" {  } { { "sevensegment.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/sevensegment.sv" 54 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704144545105 "|main_module|sevensegment:ss1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchbank_poll switchbank_poll:sw1 " "Elaborating entity \"switchbank_poll\" for hierarchy \"switchbank_poll:sw1\"" {  } { { "main_module.sv" "sw1" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704144545105 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status_teg switchbank_poll.sv(14) " "Verilog HDL or VHDL warning at switchbank_poll.sv(14): object \"status_teg\" assigned a value but never read" {  } { { "switchbank_poll.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/switchbank_poll.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1704144545105 "|main_module|switchbank_poll:sw1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 switchbank_poll.sv(35) " "Verilog HDL assignment warning at switchbank_poll.sv(35): truncated value with size 16 to match size of target (1)" {  } { { "switchbank_poll.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/switchbank_poll.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704144545106 "|main_module|switchbank_poll:sw1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 switchbank_poll.sv(39) " "Verilog HDL assignment warning at switchbank_poll.sv(39): truncated value with size 16 to match size of target (1)" {  } { { "switchbank_poll.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/switchbank_poll.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704144545106 "|main_module|switchbank_poll:sw1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:br1 " "Elaborating entity \"bird\" for hierarchy \"bird:br1\"" {  } { { "main_module.sv" "br1" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704144545106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bird.sv(49) " "Verilog HDL assignment warning at bird.sv(49): truncated value with size 32 to match size of target (12)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704144545109 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bird.sv(55) " "Verilog HDL assignment warning at bird.sv(55): truncated value with size 32 to match size of target (12)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704144545109 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(85) " "Verilog HDL assignment warning at bird.sv(85): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704144545109 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(91) " "Verilog HDL assignment warning at bird.sv(91): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704144545109 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(103) " "Verilog HDL assignment warning at bird.sv(103): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704144545109 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(110) " "Verilog HDL assignment warning at bird.sv(110): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704144545109 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(152) " "Verilog HDL assignment warning at bird.sv(152): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704144545109 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(153) " "Verilog HDL assignment warning at bird.sv(153): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704144545109 "|main_module|bird:br1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "main_module.sv" "memory" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1704144545272 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1704144545272 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/db/main_module.ram0_main_module_7115dfaa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/db/main_module.ram0_main_module_7115dfaa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1704144545408 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1704144546065 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1704144547013 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1704144548657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1704144548858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704144548858 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704144549145 "|main_module|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704144549145 "|main_module|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704144549145 "|main_module|switches[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1704144549145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4229 " "Implemented 4229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1704144549145 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1704144549145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4212 " "Implemented 4212 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1704144549145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1704144549145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704144549164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 00:29:09 2024 " "Processing ended: Tue Jan 02 00:29:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704144549164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704144549164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704144549164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704144549164 ""}
