// Seed: 4053027676
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    input wand id_3,
    output tri id_4,
    input tri id_5,
    output supply0 id_6
);
  wire id_8, id_9;
  reg id_10, id_11;
  always begin
    begin
      #id_12 id_10 <= id_12;
    end
    @(1) return 1 || 1;
  end
  wire id_13;
  wire id_14, id_15;
endmodule
module module_1 (
    input supply1 id_0
    , id_6,
    output supply0 id_1,
    output supply1 id_2,
    output logic id_3,
    input wire id_4
);
  module_0(
      id_4, id_0, id_0, id_4, id_2, id_0, id_1
  );
  always @(id_0 | 1) id_3 <= 1 == 1 + 1'b0;
  wire id_7;
endmodule
