#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Mar 23 17:45:51 2024
# Process ID: 4640
# Current directory: /home/seshan/fpga_test_reference/processor/vcu108
# Command line: vivado -notrace -mode batch -source /home/seshan/fpga_test_reference/fpgamake/tcl/synth.tcl
# Log file: /home/seshan/fpga_test_reference/processor/vcu108/vivado.log
# Journal file: /home/seshan/fpga_test_reference/processor/vcu108/vivado.jou
#-----------------------------------------------------------
source /home/seshan/fpga_test_reference/fpgamake/tcl/synth.tcl -notrace
add_files -scan_for_includes verilog/mkPcieTop.v verilog/mkPcieTop.v verilog/mkTLPArbiter.v verilog/mkMMURequestWrapperMemPortalPipes.v verilog/mkMMUIndicationProxySynth.v verilog/mkConnectalTop.v /home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v verilog/mkPcieToMem.v verilog/mkMemInterrupt.v /home/seshan/Bluespec/opensource/lib/Verilog/ClockGen.v verilog/mkMMUIndicationOutput.v /home/seshan/fpga_test_reference/connectal/verilog/SyncFIFO.v verilog/mkPcieControlAndStatusRegs.v /home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v verilog/mkMMUSynth.v /home/seshan/fpga_test_reference/connectal/verilog/SyncReset.v /home/seshan/Bluespec/opensource/lib/Verilog/ResetInverter.v verilog/mkEchoRequestInput.v verilog/mkTLPDispatcher.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2BELoad.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v verilog/mkMMURequestInput.v /home/seshan/Bluespec/opensource/lib/Verilog/Counter.v verilog/mkMemServerRequestInput.v verilog/mkPcieEndpointX7.v verilog/mkEchoIndicationOutput.v verilog/mkMemToPcieSynth.v verilog/mkMemServerRequestWrapperMemPortalPipes.v verilog/mkPcieTracer.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/RegFile.v verilog/mkEchoIndicationOutputPipes.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v /home/seshan/Bluespec/opensource/lib/Verilog/SyncResetA.v verilog/mkMMUIndicationOutputPipes.v verilog/mkMemServerIndicationProxySynth.v verilog/mkMemServerIndicationOutput.v verilog/mkPcieHost.v verilog/mkMemServerIndicationOutputPipes.v 
Elapsed time 0 seconds
read_ip /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Elapsed time 1 seconds
read_xdc /home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc
Elapsed time 0 seconds
synth_design  -name mkPcieTop -top mkPcieTop -part xcvu095-ffva2104-2-e -flatten rebuilt -include_dirs "verilog /home/seshan/Bluespec/opensource/lib/Verilog /home/seshan/fpga_test_reference/connectal/verilog /home/seshan/Bluespec/opensource/lib/Verilog.Vivado" -mode default
Command: synth_design -name mkPcieTop -top mkPcieTop -part xcvu095-ffva2104-2-e -flatten rebuilt -include_dirs {verilog /home/seshan/Bluespec/opensource/lib/Verilog /home/seshan/fpga_test_reference/connectal/verilog /home/seshan/Bluespec/opensource/lib/Verilog.Vivado} -mode default
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-1540] The version limit for your license is '2021.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xcvu095-ffva2104-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4649 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2092.227 ; gain = 114.711 ; free physical = 35689 ; free virtual = 123940
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mkPcieTop' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:43]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:74]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:76]
INFO: [Synth 8-6157] synthesizing module 'SyncFIFO' [/home/seshan/fpga_test_reference/connectal/verilog/SyncFIFO.v:53]
	Parameter dataWidth bound to: 4 - type: integer 
	Parameter depth bound to: 32 - type: integer 
	Parameter indxWidth bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/seshan/fpga_test_reference/connectal/verilog/SyncFIFO.v:90]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/seshan/fpga_test_reference/connectal/verilog/SyncFIFO.v:92]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/seshan/fpga_test_reference/connectal/verilog/SyncFIFO.v:109]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/seshan/fpga_test_reference/connectal/verilog/SyncFIFO.v:111]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/seshan/fpga_test_reference/connectal/verilog/SyncFIFO.v:90]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
INFO: [Synth 8-6155] done synthesizing module 'SyncFIFO' (1#1) [/home/seshan/fpga_test_reference/connectal/verilog/SyncFIFO.v:53]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33028]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3' (2#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33028]
INFO: [Synth 8-6157] synthesizing module 'mkPcieEndpointX7' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:246]
INFO: [Synth 8-6157] synthesizing module 'FIFO2' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 64 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2' (3#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:959]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:966]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:969]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:972]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:975]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:978]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:981]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:984]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:987]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 4.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (5#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'ResetInverter' [/home/seshan/Bluespec/opensource/lib/Verilog/ResetInverter.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ResetInverter' (6#1) [/home/seshan/Bluespec/opensource/lib/Verilog/ResetInverter.v:7]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:1072]
INFO: [Synth 8-6157] synthesizing module 'SyncResetA' [/home/seshan/Bluespec/opensource/lib/Verilog/SyncResetA.v:20]
	Parameter RSTDELAY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SyncResetA' (7#1) [/home/seshan/Bluespec/opensource/lib/Verilog/SyncResetA.v:20]
INFO: [Synth 8-6157] synthesizing module 'FIFO1' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
	Parameter width bound to: 64 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1' (8#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:1092]
INFO: [Synth 8-6157] synthesizing module 'SyncReset' [/home/seshan/fpga_test_reference/connectal/verilog/SyncReset.v:43]
	Parameter RSTDELAY bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/seshan/fpga_test_reference/connectal/verilog/SyncReset.v:56]
INFO: [Synth 8-6155] done synthesizing module 'SyncReset' (9#1) [/home/seshan/fpga_test_reference/connectal/verilog/SyncReset.v:43]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized0' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 265 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized0' (9#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized1' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 274 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized1' (9#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized2' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 153 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized2' (9#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized3' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 96 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized3' (9#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized0' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
	Parameter width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized0' (9#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:1216]
INFO: [Synth 8-6157] synthesizing module 'SyncReset__parameterized0' [/home/seshan/fpga_test_reference/connectal/verilog/SyncReset.v:43]
	Parameter RSTDELAY bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SyncReset__parameterized0' (9#1) [/home/seshan/fpga_test_reference/connectal/verilog/SyncReset.v:43]
INFO: [Synth 8-6157] synthesizing module 'pcie3_ultrascale_0' [/home/seshan/fpga_test_reference/processor/vcu108/.Xil/Vivado-4640-audacity/realtime/pcie3_ultrascale_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_ultrascale_0' (10#1) [/home/seshan/fpga_test_reference/processor/vcu108/.Xil/Vivado-4640-audacity/realtime/pcie3_ultrascale_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:1378]
WARNING: [Synth 8-6014] Unused sequential element fAxiRc_da_dummy2_0_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2251]
WARNING: [Synth 8-6014] Unused sequential element fAxiRc_da_dummy2_1_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2252]
WARNING: [Synth 8-6014] Unused sequential element fAxiRc_da_dummy2_2_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2253]
WARNING: [Synth 8-6014] Unused sequential element fAxiRc_db_dummy2_0_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2256]
WARNING: [Synth 8-6014] Unused sequential element fAxiRc_db_dummy2_1_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2257]
WARNING: [Synth 8-6014] Unused sequential element fAxiRc_db_dummy2_2_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2258]
WARNING: [Synth 8-6014] Unused sequential element fAxiRc_va_dummy2_0_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2261]
WARNING: [Synth 8-6014] Unused sequential element fAxiRc_va_dummy2_1_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2262]
WARNING: [Synth 8-6014] Unused sequential element fAxiRc_va_dummy2_2_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2263]
WARNING: [Synth 8-6014] Unused sequential element fAxiRc_vb_dummy2_0_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2265]
WARNING: [Synth 8-6014] Unused sequential element fAxiRc_vb_dummy2_1_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2266]
WARNING: [Synth 8-6014] Unused sequential element fAxiRc_vb_dummy2_2_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2267]
WARNING: [Synth 8-6014] Unused sequential element fAxiRq_da_dummy2_0_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2269]
WARNING: [Synth 8-6014] Unused sequential element fAxiRq_da_dummy2_1_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2270]
WARNING: [Synth 8-6014] Unused sequential element fAxiRq_da_dummy2_2_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2271]
WARNING: [Synth 8-6014] Unused sequential element fAxiRq_db_dummy2_0_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2274]
WARNING: [Synth 8-6014] Unused sequential element fAxiRq_db_dummy2_1_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2275]
WARNING: [Synth 8-6014] Unused sequential element fAxiRq_db_dummy2_2_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2276]
WARNING: [Synth 8-6014] Unused sequential element fAxiRq_va_dummy2_0_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2279]
WARNING: [Synth 8-6014] Unused sequential element fAxiRq_va_dummy2_1_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2280]
WARNING: [Synth 8-6014] Unused sequential element fAxiRq_va_dummy2_2_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2281]
WARNING: [Synth 8-6014] Unused sequential element fAxiRq_vb_dummy2_0_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2283]
WARNING: [Synth 8-6014] Unused sequential element fAxiRq_vb_dummy2_1_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2284]
WARNING: [Synth 8-6014] Unused sequential element fAxiRq_vb_dummy2_2_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:2285]
WARNING: [Synth 8-6014] Unused sequential element rqBackpressureCountSum_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:1736]
WARNING: [Synth 8-6014] Unused sequential element rqBackpressureEvents_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:1750]
INFO: [Synth 8-6155] done synthesizing module 'mkPcieEndpointX7' (11#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieEndpointX7.v:246]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (12#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'mkPcieHost' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieHost.v:7018]
INFO: [Synth 8-6157] synthesizing module 'mkTLPArbiter' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkTLPArbiter.v:60]
INFO: [Synth 8-6155] done synthesizing module 'mkTLPArbiter' (13#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkTLPArbiter.v:60]
INFO: [Synth 8-6157] synthesizing module 'mkPcieControlAndStatusRegs' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieControlAndStatusRegs.v:6516]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized4' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 206 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized4' (13#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized5' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 192 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized5' (13#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'BRAM2' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:8]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEMSIZE bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:42]
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:75]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:88]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2' (14#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:8]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized6' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized6' (14#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized7' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 2 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized7' (14#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized8' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 29 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized8' (14#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized9' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 33 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized9' (14#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized1' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized1' (14#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized10' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 8 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized10' (14#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized11' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized11' (14#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized12' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 39 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized12' (14#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized13' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 6 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized13' (14#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mkPcieControlAndStatusRegs' (15#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieControlAndStatusRegs.v:6516]
INFO: [Synth 8-6157] synthesizing module 'mkTLPDispatcher' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkTLPDispatcher.v:60]
INFO: [Synth 8-6155] done synthesizing module 'mkTLPDispatcher' (16#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkTLPDispatcher.v:60]
INFO: [Synth 8-6157] synthesizing module 'mkMemInterrupt' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemInterrupt.v:60]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized14' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 98 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized14' (16#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
	Parameter p1width bound to: 98 - type: integer 
	Parameter p2depth bound to: 4 - type: integer 
	Parameter p3cntr_width bound to: 2 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "DISTRIBUTED" *) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO' (17#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized0' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
	Parameter p1width bound to: 153 - type: integer 
	Parameter p2depth bound to: 8 - type: integer 
	Parameter p3cntr_width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized0' (17#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
INFO: [Synth 8-6155] done synthesizing module 'mkMemInterrupt' (18#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemInterrupt.v:60]
INFO: [Synth 8-6157] synthesizing module 'mkPcieToMem' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieToMem.v:106]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized1' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
	Parameter p1width bound to: 128 - type: integer 
	Parameter p2depth bound to: 8 - type: integer 
	Parameter p3cntr_width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized1' (18#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieToMem.v:718]
WARNING: [Synth 8-6014] Unused sequential element tlpTag_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieToMem.v:728]
INFO: [Synth 8-6155] done synthesizing module 'mkPcieToMem' (19#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieToMem.v:106]
INFO: [Synth 8-6157] synthesizing module 'mkMemToPcieSynth' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemToPcieSynth.v:167]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemToPcieSynth.v:948]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemToPcieSynth.v:960]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized2' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
	Parameter p1width bound to: 32 - type: integer 
	Parameter p2depth bound to: 16 - type: integer 
	Parameter p3cntr_width bound to: 4 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized2' (19#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized15' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 128 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized15' (19#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized16' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 4 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized16' (19#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemToPcieSynth.v:1076]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemToPcieSynth.v:1088]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized3' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
	Parameter p1width bound to: 9 - type: integer 
	Parameter p2depth bound to: 16 - type: integer 
	Parameter p3cntr_width bound to: 4 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized3' (19#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized17' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 36 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized17' (19#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized4' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
	Parameter p1width bound to: 8 - type: integer 
	Parameter p2depth bound to: 16 - type: integer 
	Parameter p3cntr_width bound to: 4 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized4' (19#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized18' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 56 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized18' (19#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized19' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 165 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized19' (19#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized20' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 10 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized20' (19#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemToPcieSynth.v:1290]
INFO: [Synth 8-6157] synthesizing module 'Counter' [/home/seshan/Bluespec/opensource/lib/Verilog/Counter.v:24]
	Parameter width bound to: 32 - type: integer 
	Parameter init bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (20#1) [/home/seshan/Bluespec/opensource/lib/Verilog/Counter.v:24]
INFO: [Synth 8-6157] synthesizing module 'BRAM2__parameterized0' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:8]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEMSIZE bound to: 8'b10000000 
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:75]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:88]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2__parameterized0' (20#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:8]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemToPcieSynth.v:2101]
WARNING: [Synth 8-6014] Unused sequential element memSlaveEngine_hitReg_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemToPcieSynth.v:2927]
WARNING: [Synth 8-6014] Unused sequential element memSlaveEngine_quadAlignedTlpHandled_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemToPcieSynth.v:2930]
WARNING: [Synth 8-6014] Unused sequential element memSlaveEngine_writeDataCnt_positive_reg_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemToPcieSynth.v:2936]
INFO: [Synth 8-6155] done synthesizing module 'mkMemToPcieSynth' (21#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemToPcieSynth.v:167]
INFO: [Synth 8-6157] synthesizing module 'mkPcieTracer' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTracer.v:234]
INFO: [Synth 8-6157] synthesizing module 'BRAM2__parameterized1' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:8]
	Parameter PIPELINED bound to: 1'b1 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 192 - type: integer 
	Parameter MEMSIZE bound to: 12'b100000000000 
INFO: [Synth 8-6155] done synthesizing module 'BRAM2__parameterized1' (21#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:8]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized21' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 11 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized21' (21#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTracer.v:1120]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTracer.v:1139]
WARNING: [Synth 8-6014] Unused sequential element fromPcieTraceBram_cbram_counter_1_cnt_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTracer.v:923]
WARNING: [Synth 8-6014] Unused sequential element fromPcieTraceBram_cbram_counter_1_positive_reg_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTracer.v:1218]
WARNING: [Synth 8-6014] Unused sequential element fromPcieTraceBram_cbram_cycles_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTracer.v:1220]
WARNING: [Synth 8-6014] Unused sequential element toPcieTraceBram_cbram_counter_1_cnt_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTracer.v:996]
WARNING: [Synth 8-6014] Unused sequential element toPcieTraceBram_cbram_counter_1_positive_reg_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTracer.v:1238]
WARNING: [Synth 8-6014] Unused sequential element toPcieTraceBram_cbram_cycles_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTracer.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'mkPcieTracer' (22#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTracer.v:234]
INFO: [Synth 8-6155] done synthesizing module 'mkPcieHost' (23#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieHost.v:7018]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized2' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
	Parameter width bound to: 6 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized2' (23#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:2217]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized3' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
	Parameter width bound to: 34 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized3' (23#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized22' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized22' (23#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:2409]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:2421]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:2433]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized4' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
	Parameter width bound to: 28 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized4' (23#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized5' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
	Parameter width bound to: 2 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized5' (23#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized23' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 41 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized23' (23#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'mkMMUIndicationProxySynth' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMUIndicationProxySynth.v:168]
INFO: [Synth 8-6157] synthesizing module 'mkMMUIndicationOutput' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMUIndicationOutput.v:287]
INFO: [Synth 8-6157] synthesizing module 'mkMMUIndicationOutputPipes' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMUIndicationOutputPipes.v:386]
WARNING: [Synth 8-6014] Unused sequential element configResp_responseAdapter_shift_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMUIndicationOutputPipes.v:787]
WARNING: [Synth 8-6014] Unused sequential element error_responseAdapter_shift_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMUIndicationOutputPipes.v:758]
WARNING: [Synth 8-6014] Unused sequential element idResponse_responseAdapter_shift_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMUIndicationOutputPipes.v:794]
INFO: [Synth 8-6155] done synthesizing module 'mkMMUIndicationOutputPipes' (24#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMUIndicationOutputPipes.v:386]
INFO: [Synth 8-6155] done synthesizing module 'mkMMUIndicationOutput' (25#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMUIndicationOutput.v:287]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized24' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 22 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized24' (25#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized6' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
	Parameter width bound to: 21 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized6' (25#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mkMMUIndicationProxySynth' (26#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMUIndicationProxySynth.v:168]
INFO: [Synth 8-6157] synthesizing module 'mkMMURequestWrapperMemPortalPipes' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMURequestWrapperMemPortalPipes.v:552]
INFO: [Synth 8-6157] synthesizing module 'mkMMURequestInput' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMURequestInput.v:875]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized7' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
	Parameter width bound to: 416 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized7' (26#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized8' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
	Parameter width bound to: 160 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized8' (26#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
WARNING: [Synth 8-6014] Unused sequential element idRequest_requestAdapter_fbnbuff_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMURequestInput.v:1509]
WARNING: [Synth 8-6014] Unused sequential element idReturn_requestAdapter_fbnbuff_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMURequestInput.v:1510]
INFO: [Synth 8-6155] done synthesizing module 'mkMMURequestInput' (27#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMURequestInput.v:875]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized9' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
	Parameter width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized9' (27#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mkMMURequestWrapperMemPortalPipes' (28#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMURequestWrapperMemPortalPipes.v:552]
INFO: [Synth 8-6157] synthesizing module 'mkMMUSynth' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMUSynth.v:423]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized10' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
	Parameter width bound to: 5 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized10' (28#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized11' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
	Parameter width bound to: 75 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized11' (28#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized25' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized25' (28#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized26' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 45 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized26' (28#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized5' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
	Parameter p1width bound to: 30 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized5' (28#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized27' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 43 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized27' (28#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'BRAM2__parameterized2' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:8]
	Parameter PIPELINED bound to: 1'b1 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 145 - type: integer 
	Parameter MEMSIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'BRAM2__parameterized2' (28#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:8]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized28' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 145 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized28' (28#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized6' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
	Parameter p1width bound to: 45 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized6' (28#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized29' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 5 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized29' (28#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized30' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 81 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized30' (28#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized31' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 51 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized31' (28#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'BRAM2__parameterized3' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:8]
	Parameter PIPELINED bound to: 1'b1 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter MEMSIZE bound to: 14'b10000000000000 
INFO: [Synth 8-6155] done synthesizing module 'BRAM2__parameterized3' (28#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:8]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized32' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 28 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized32' (28#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMUSynth.v:1802]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMUSynth.v:1817]
WARNING: [Synth 8-6014] Unused sequential element regall_cbram_cycles_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMUSynth.v:2194]
WARNING: [Synth 8-6014] Unused sequential element translationTable_cbram_cycles_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMUSynth.v:2216]
INFO: [Synth 8-6155] done synthesizing module 'mkMMUSynth' (29#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMMUSynth.v:423]
INFO: [Synth 8-6157] synthesizing module 'mkMemServerIndicationProxySynth' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerIndicationProxySynth.v:192]
INFO: [Synth 8-6157] synthesizing module 'mkMemServerIndicationOutput' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerIndicationOutput.v:429]
INFO: [Synth 8-6157] synthesizing module 'mkMemServerIndicationOutputPipes' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerIndicationOutputPipes.v:598]
WARNING: [Synth 8-6014] Unused sequential element addrResponse_responseAdapter_shift_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerIndicationOutputPipes.v:1092]
WARNING: [Synth 8-6014] Unused sequential element error_responseAdapter_shift_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerIndicationOutputPipes.v:1121]
WARNING: [Synth 8-6014] Unused sequential element reportMemoryTraffic_responseAdapter_shift_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerIndicationOutputPipes.v:1151]
WARNING: [Synth 8-6014] Unused sequential element reportStateDbg_responseAdapter_shift_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerIndicationOutputPipes.v:1183]
INFO: [Synth 8-6155] done synthesizing module 'mkMemServerIndicationOutputPipes' (30#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerIndicationOutputPipes.v:598]
INFO: [Synth 8-6155] done synthesizing module 'mkMemServerIndicationOutput' (31#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerIndicationOutput.v:429]
INFO: [Synth 8-6155] done synthesizing module 'mkMemServerIndicationProxySynth' (32#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerIndicationProxySynth.v:192]
INFO: [Synth 8-6157] synthesizing module 'mkMemServerRequestWrapperMemPortalPipes' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerRequestWrapperMemPortalPipes.v:431]
INFO: [Synth 8-6157] synthesizing module 'mkMemServerRequestInput' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerRequestInput.v:610]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized12' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
	Parameter width bound to: 4 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized12' (32#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v:28]
WARNING: [Synth 8-6014] Unused sequential element memoryTraffic_requestAdapter_fbnbuff_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerRequestInput.v:1117]
WARNING: [Synth 8-6014] Unused sequential element setTileState_requestAdapter_fbnbuff_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerRequestInput.v:1118]
WARNING: [Synth 8-6014] Unused sequential element stateDbg_requestAdapter_fbnbuff_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerRequestInput.v:1119]
INFO: [Synth 8-6155] done synthesizing module 'mkMemServerRequestInput' (33#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerRequestInput.v:610]
INFO: [Synth 8-6155] done synthesizing module 'mkMemServerRequestWrapperMemPortalPipes' (34#1) [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemServerRequestWrapperMemPortalPipes.v:431]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized7' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
	Parameter p1width bound to: 1 - type: integer 
	Parameter p2depth bound to: 9 - type: integer 
	Parameter p3cntr_width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized7' (34#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/RegFile.v:15]
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 11 - type: integer 
	Parameter lo bound to: 4'b0000 
	Parameter hi bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "DISTRIBUTED" *) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/RegFile.v:49]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (35#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/RegFile.v:15]
INFO: [Synth 8-6157] synthesizing module 'BRAM2__parameterized4' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:8]
	Parameter PIPELINED bound to: 1'b1 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 71 - type: integer 
	Parameter MEMSIZE bound to: 12'b100000000000 
INFO: [Synth 8-6155] done synthesizing module 'BRAM2__parameterized4' (35#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:8]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized8' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
	Parameter p1width bound to: 71 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized8' (35#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized9' [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
	Parameter p1width bound to: 89 - type: integer 
	Parameter p2depth bound to: 9 - type: integer 
	Parameter p3cntr_width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized9' (35#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:35]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized33' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter width bound to: 35 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized33' (35#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized34' [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter width bound to: 71 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized34' (35#1) [/home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v:28]
	Parameter PIPELINED bound to: 1'b1 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter MEMSIZE bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'BRAM2__parameterized5' (35#1) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:8]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter p1width bound to: 24 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
	Parameter width bound to: 135 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 7 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter MEMSIZE bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:75]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v:88]
	Parameter p1width bound to: 7 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
	Parameter p1width bound to: 24 - type: integer 
	Parameter p2depth bound to: 16 - type: integer 
	Parameter p3cntr_width bound to: 4 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkConnectalTop.v:2587]
WARNING: [Synth 8-6014] Unused sequential element heard2_responseAdapter_shift_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkEchoIndicationOutputPipes.v:473]
WARNING: [Synth 8-6014] Unused sequential element heard_responseAdapter_shift_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkEchoIndicationOutputPipes.v:476]
	Parameter width bound to: 8 - type: integer 
	Parameter guarded bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element say2_requestAdapter_fbnbuff_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkEchoRequestInput.v:751]
WARNING: [Synth 8-6014] Unused sequential element say_requestAdapter_fbnbuff_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkEchoRequestInput.v:752]
WARNING: [Synth 8-6014] Unused sequential element setLeds_requestAdapter_fbnbuff_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkEchoRequestInput.v:753]
	Parameter p1width bound to: 32 - type: integer 
	Parameter p2depth bound to: 8 - type: integer 
	Parameter p3cntr_width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
	Parameter FILENAME bound to: /home/seshan/fpga_test_reference/processor/mem.vmh - type: string 
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CHUNKSIZE bound to: 8 - type: integer 
	Parameter WE_WIDTH bound to: 4 - type: integer 
	Parameter MEMSIZE bound to: 13'b1000000000000 
	Parameter BINARY bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2BELoad.v:46]
INFO: [Synth 8-3876] $readmem data file '/home/seshan/fpga_test_reference/processor/mem.vmh' is read successfully [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2BELoad.v:70]
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2BELoad.v:183]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2BELoad.v:187]
	Parameter p1width bound to: 32 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p2depth2 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v:178]
	Parameter width bound to: 68 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkConnectalTop.v:3865]
WARNING: [Synth 8-6014] Unused sequential element lEcho_p_cycle_count_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkConnectalTop.v:3526]
WARNING: [Synth 8-6014] Unused sequential element lEcho_p_rv_core_lfh_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkConnectalTop.v:5476]
WARNING: [Synth 8-6014] Unused sequential element lEcho_p_rv_core_rf_0_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkConnectalTop.v:5479]
INFO: [Synth 8-4471] merging register 'ctrlPort_1_num_portals_reg_reg[31:0]' into 'ctrlPort_0_num_portals_reg_reg[31:0]' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkConnectalTop.v:5461]
WARNING: [Synth 8-6014] Unused sequential element ctrlPort_1_num_portals_reg_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkConnectalTop.v:5461]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:4321]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:4675]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:4743]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:4812]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:5726]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'intrFifo'. This will prevent further optimization [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:2157]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer'. This will prevent further optimization [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:1904]
WARNING: [Synth 8-6014] Unused sequential element interruptRequested_10_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7251]
WARNING: [Synth 8-6014] Unused sequential element interruptRequested_11_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7252]
WARNING: [Synth 8-6014] Unused sequential element interruptRequested_12_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7253]
WARNING: [Synth 8-6014] Unused sequential element interruptRequested_13_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7254]
WARNING: [Synth 8-6014] Unused sequential element interruptRequested_14_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7255]
WARNING: [Synth 8-6014] Unused sequential element interruptRequested_15_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7256]
WARNING: [Synth 8-6014] Unused sequential element interruptRequested_2_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7257]
WARNING: [Synth 8-6014] Unused sequential element interruptRequested_3_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7258]
WARNING: [Synth 8-6014] Unused sequential element interruptRequested_4_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7259]
WARNING: [Synth 8-6014] Unused sequential element interruptRequested_5_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7260]
WARNING: [Synth 8-6014] Unused sequential element interruptRequested_6_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7261]
WARNING: [Synth 8-6014] Unused sequential element interruptRequested_7_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7262]
WARNING: [Synth 8-6014] Unused sequential element interruptRequested_8_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7263]
WARNING: [Synth 8-6014] Unused sequential element interruptRequested_9_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7264]
WARNING: [Synth 8-6014] Unused sequential element portalTop_lMemServer_reader_dbgFSM_state_can_overlap_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:4307]
WARNING: [Synth 8-6014] Unused sequential element portalTop_lMemServer_reader_readers_0_burstReg_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7281]
WARNING: [Synth 8-6014] Unused sequential element portalTop_lMemServer_reader_readers_0_cycle_cnt_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:4433]
WARNING: [Synth 8-6014] Unused sequential element portalTop_lMemServer_reader_readers_0_firstReg_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7305]
WARNING: [Synth 8-6014] Unused sequential element portalTop_lMemServer_reader_readers_0_last_comp_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7315]
WARNING: [Synth 8-6014] Unused sequential element portalTop_lMemServer_reader_readers_0_last_loadClient_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7317]
WARNING: [Synth 8-6014] Unused sequential element portalTop_lMemServer_reader_readers_0_last_mmuResp_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7319]
WARNING: [Synth 8-6014] Unused sequential element portalTop_lMemServer_reader_readers_0_last_readData_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7321]
WARNING: [Synth 8-6014] Unused sequential element portalTop_lMemServer_reader_readers_0_last_readReq_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7323]
WARNING: [Synth 8-6014] Unused sequential element portalTop_lMemServer_reader_trafficFSM_state_can_overlap_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:4660]
WARNING: [Synth 8-6014] Unused sequential element portalTop_lMemServer_writer_dbgFSM_state_can_overlap_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:4729]
WARNING: [Synth 8-6014] Unused sequential element portalTop_lMemServer_writer_trafficFSM_state_can_overlap_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:4797]
WARNING: [Synth 8-6014] Unused sequential element portalTop_lMemServer_writer_writers_0_cycle_cnt_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:4864]
WARNING: [Synth 8-6014] Unused sequential element portalTop_lMemServer_writer_writers_0_last_loadClient_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7414]
WARNING: [Synth 8-6014] Unused sequential element portalTop_lMemServer_writer_writers_0_last_mmuResp_reg was removed.  [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7416]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[31]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[30]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[29]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[28]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[27]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[26]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[25]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[24]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[23]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[22]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[21]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[20]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[19]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[18]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[17]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[16]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[15]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[14]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[13]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[12]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[11]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[10]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[9]
WARNING: [Synth 8-3331] design mkEchoRequestInput has unconnected port portalIfc_requests_2_enq_v[8]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[15]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[14]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[13]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[12]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[11]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[10]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[9]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[8]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[7]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[6]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[5]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[4]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[3]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[2]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[1]
WARNING: [Synth 8-3331] design mkEchoIndicationOutputPipes has unconnected port portalIfc_messageSize_size_methodNumber[0]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port slave_read_server_readReq_put[33]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port slave_read_server_readReq_put[32]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port slave_read_server_readReq_put[31]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port slave_read_server_readReq_put[30]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port slave_read_server_readReq_put[29]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port slave_write_server_writeReq_put[33]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port slave_write_server_writeReq_put[32]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port slave_write_server_writeReq_put[31]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port slave_write_server_writeReq_put[30]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port slave_write_server_writeReq_put[29]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port EN_readers_0_readReq_get
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[70]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[69]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[68]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[67]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[66]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[65]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[64]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[63]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[62]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[61]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[60]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[59]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[58]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[57]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[56]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[55]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[54]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[53]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[52]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[51]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[50]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[49]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[48]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[47]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[46]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[45]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[44]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[43]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[42]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[41]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[40]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[39]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[38]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[37]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[36]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[35]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[34]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[33]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[32]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[31]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[30]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[29]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[28]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[27]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[26]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[25]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[24]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[23]
WARNING: [Synth 8-3331] design mkConnectalTop has unconnected port readers_0_readData_put[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2252.773 ; gain = 275.258 ; free physical = 35600 ; free virtual = 123854
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2275.586 ; gain = 298.070 ; free physical = 35636 ; free virtual = 123890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2275.586 ; gain = 298.070 ; free physical = 35636 ; free virtual = 123890
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc] for cell 'host_pcieHostTop_ep7/pcie_ep'
Finished Parsing XDC File [/home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc] for cell 'host_pcieHostTop_ep7/pcie_ep'
Parsing XDC File [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk1_300_p'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk1_300_n'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk2_300_p'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk2_300_n'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk1_300_p'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk1_300_n'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk2_300_p'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk2_300_n'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:25]
Finished Parsing XDC File [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mkPcieTop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mkPcieTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mkPcieTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2568.773 ; gain = 0.000 ; free physical = 35361 ; free virtual = 123615
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  BUFG => BUFGCE: 12 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  MMCME2_ADV => MMCME3_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2568.773 ; gain = 0.000 ; free physical = 35361 ; free virtual = 123615
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2568.773 ; gain = 591.258 ; free physical = 35597 ; free virtual = 123851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu095-ffva2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2568.773 ; gain = 591.258 ; free physical = 35597 ; free virtual = 123851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxn_v[0]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxn_v[0]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxn_v[1]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxn_v[1]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxn_v[2]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxn_v[2]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxn_v[3]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxn_v[3]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxn_v[4]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxn_v[4]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxn_v[5]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxn_v[5]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxn_v[6]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxn_v[6]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxn_v[7]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxn_v[7]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxp_v[0]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxp_v[0]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxp_v[1]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxp_v[1]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxp_v[2]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxp_v[2]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxp_v[3]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxp_v[3]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxp_v[4]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxp_v[4]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxp_v[5]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxp_v[5]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxp_v[6]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxp_v[6]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_rxp_v[7]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_rxp_v[7]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txn[0]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txn[0]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txn[1]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txn[1]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txn[2]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txn[2]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txn[3]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txn[3]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txn[4]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txn[4]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txn[5]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txn[5]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txn[6]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txn[6]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txn[7]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txn[7]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txp[0]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txp[0]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txp[1]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txp[1]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txp[2]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txp[2]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txp[3]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txp[3]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txp[4]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txp[4]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txp[5]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txp[5]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txp[6]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txp[6]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for PCIE_txp[7]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PCIE_txp[7]. (constraint file  /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0/pcie3_ultrascale_0_in_context.xdc, line 69).
Applied set_property DONT_TOUCH = true for host_pcieHostTop_ep7/pcie_ep. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2568.773 ; gain = 591.258 ; free physical = 35597 ; free virtual = 123851
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tlp16_be__h21087" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_theResult_____1_fst__h24234" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_theResult_____1_fst__h24241" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_avValue_fst_be__h3769" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkMemToPcieSynth.v:1679]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTracer.v:969]
INFO: [Synth 8-5546] ROM "portalIfc_messageSize_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "portalIfc_messageSize_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "portalIfc_messageSize_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "portalIfc_messageSize_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkConnectalTop.v:4886]
INFO: [Synth 8-5546] ROM "CASE_lEcho_p_rv_core_fromImem_rvport1__read_B_ETC__q15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CASE_lEcho_p_rv_core_fromImem_rvport1__read_B_ETC__q15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'portalTop_lMemServer_writer_writers_0_killv_0_reg' into 'portalTop_lMemServer_reader_readers_0_killv_0_reg' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7404]
INFO: [Synth 8-4471] merging register 'portalTop_lMemServer_writer_writers_0_killv_1_reg' into 'portalTop_lMemServer_reader_readers_0_killv_1_reg' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7406]
INFO: [Synth 8-4471] merging register 'portalTop_lMemServer_writer_writers_0_killv_2_reg' into 'portalTop_lMemServer_reader_readers_0_killv_2_reg' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7408]
INFO: [Synth 8-4471] merging register 'portalTop_lMemServer_writer_writers_0_killv_3_reg' into 'portalTop_lMemServer_reader_readers_0_killv_3_reg' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7410]
INFO: [Synth 8-4471] merging register 'portalTop_lMemServer_writer_writers_0_respFifos_serverAdapterA_cnt_reg[2:0]' into 'portalTop_lMemServer_reader_readers_0_clientData_serverAdapterA_cnt_reg[2:0]' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:4926]
INFO: [Synth 8-4471] merging register 'portalTop_lMemServer_writer_writers_0_stopv_0_reg' into 'portalTop_lMemServer_reader_readers_0_stopv_0_reg' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7426]
INFO: [Synth 8-4471] merging register 'portalTop_lMemServer_writer_writers_0_stopv_1_reg' into 'portalTop_lMemServer_reader_readers_0_stopv_1_reg' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7428]
INFO: [Synth 8-4471] merging register 'portalTop_lMemServer_writer_writers_0_stopv_2_reg' into 'portalTop_lMemServer_reader_readers_0_stopv_2_reg' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7430]
INFO: [Synth 8-4471] merging register 'portalTop_lMemServer_writer_writers_0_stopv_3_reg' into 'portalTop_lMemServer_reader_readers_0_stopv_3_reg' [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:7432]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/seshan/fpga_test_reference/processor/vcu108/verilog/mkPcieTop.v:4412]
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"BRAM2:/RAM_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "BRAM2:/RAM_reg"
INFO: [Synth 8-3971] The signal "BRAM2:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"BRAM2__parameterized0:/RAM_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "BRAM2__parameterized0:/RAM_reg"
INFO: [Synth 8-3971] The signal "BRAM2__parameterized0:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"BRAM2__parameterized1:/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-3971] The signal "BRAM2__parameterized1:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"BRAM2__parameterized2:/RAM_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized2:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized2:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized2:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized2:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "BRAM2__parameterized2:/RAM_reg"
INFO: [Synth 8-3971] The signal "BRAM2__parameterized2:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"BRAM2__parameterized3:/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "BRAM2__parameterized3:/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "BRAM2__parameterized3:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "BRAM2__parameterized3:/RAM_reg"
INFO: [Synth 8-3971] The signal "BRAM2__parameterized3:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"BRAM2__parameterized4:/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "BRAM2__parameterized4:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "BRAM2__parameterized4:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "BRAM2__parameterized4:/RAM_reg"
INFO: [Synth 8-3971] The signal "BRAM2__parameterized4:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"BRAM2__parameterized5:/RAM_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "BRAM2__parameterized5:/RAM_reg"
INFO: [Synth 8-3971] The signal "BRAM2__parameterized5:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"BRAM2__parameterized6:/RAM_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "BRAM2__parameterized6:/RAM_reg"
INFO: [Synth 8-3971] The signal "BRAM2__parameterized6:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "BRAM2BELoad:/portb_we[1].RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2568.773 ; gain = 591.258 ; free physical = 35563 ; free virtual = 123822
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'host_pcieHostTop_pciehost/sEngine/memSlaveEngine_completionMimo_checkFifo' (FIFO2__parameterized6) to 'host_pcieHostTop_pciehost/sEngine/memSlaveEngine_completionMimo_checkInFifo'
INFO: [Synth 8-223] decloning instance 'host_pcieHostTop_pciehost/sEngine/memSlaveEngine_completionMimo_checkFifo' (FIFO2__parameterized6) to 'host_pcieHostTop_pciehost/sEngine/memSlaveEngine_completionTagMimo_checkFifo'
INFO: [Synth 8-223] decloning instance 'host_pcieHostTop_pciehost/sEngine/memSlaveEngine_completionMimo_checkFifo' (FIFO2__parameterized6) to 'host_pcieHostTop_pciehost/sEngine/memSlaveEngine_completionTagMimo_checkInFifo'
INFO: [Synth 8-223] decloning instance 'portalTop_ctrl_mux_read_data_funnel_buffs_0_1' (FIFO2__parameterized12) to 'portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1'
INFO: [Synth 8-223] decloning instance 'portalTop_ctrl_mux_read_data_funnel_buffs_0_1' (FIFO2__parameterized12) to 'portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2'
INFO: [Synth 8-223] decloning instance 'portalTop_ctrl_mux_read_data_funnel_buffs_0_1' (FIFO2__parameterized12) to 'portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3'

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |mkPcieHost__GB0 |           1|     43440|
|2     |mkPcieHost__GB1 |           1|     25973|
|3     |mkPcieTop__GCB0 |           1|     37959|
|4     |mkPcieTop__GCB1 |           1|     10983|
|5     |mkPcieTop__GCB2 |           1|     20586|
|6     |mkPcieTop__GCB3 |           1|     18589|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 10    
	   2 Input     16 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 27    
	   3 Input     10 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 22    
	   4 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 16    
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 30    
	   3 Input      3 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 41    
	   4 Input      3 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 23    
	   2 Input      1 Bit       Adders := 28    
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   2 Input      6 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 7     
+---Registers : 
	              416 Bit    Registers := 2     
	              274 Bit    Registers := 4     
	              273 Bit    Registers := 3     
	              265 Bit    Registers := 2     
	              206 Bit    Registers := 2     
	              194 Bit    Registers := 8     
	              193 Bit    Registers := 1     
	              192 Bit    Registers := 21    
	              165 Bit    Registers := 2     
	              160 Bit    Registers := 2     
	              153 Bit    Registers := 47    
	              147 Bit    Registers := 4     
	              145 Bit    Registers := 8     
	              135 Bit    Registers := 4     
	              128 Bit    Registers := 15    
	               98 Bit    Registers := 3     
	               96 Bit    Registers := 2     
	               89 Bit    Registers := 2     
	               81 Bit    Registers := 4     
	               75 Bit    Registers := 4     
	               71 Bit    Registers := 14    
	               69 Bit    Registers := 6     
	               68 Bit    Registers := 4     
	               64 Bit    Registers := 11    
	               56 Bit    Registers := 2     
	               51 Bit    Registers := 4     
	               45 Bit    Registers := 6     
	               43 Bit    Registers := 4     
	               41 Bit    Registers := 14    
	               40 Bit    Registers := 13    
	               39 Bit    Registers := 64    
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 4     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 9     
	               32 Bit    Registers := 130   
	               30 Bit    Registers := 6     
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 12    
	               24 Bit    Registers := 8     
	               22 Bit    Registers := 24    
	               21 Bit    Registers := 24    
	               16 Bit    Registers := 8     
	               11 Bit    Registers := 11    
	               10 Bit    Registers := 25    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 28    
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 29    
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 33    
	                3 Bit    Registers := 34    
	                2 Bit    Registers := 45    
	                1 Bit    Registers := 691   
+---RAMs : 
	             384K Bit         RAMs := 2     
	             224K Bit         RAMs := 1     
	             142K Bit         RAMs := 1     
	             128K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	               4K Bit         RAMs := 5     
	              384 Bit         RAMs := 1     
	              112 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    274 Bit        Muxes := 2     
	   2 Input    273 Bit        Muxes := 5     
	   2 Input    265 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    194 Bit        Muxes := 5     
	   2 Input    193 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 9     
	   4 Input    192 Bit        Muxes := 1     
	   4 Input    153 Bit        Muxes := 1     
	   5 Input    153 Bit        Muxes := 3     
	   2 Input    153 Bit        Muxes := 9     
	   2 Input    151 Bit        Muxes := 2     
	   2 Input    147 Bit        Muxes := 1     
	   4 Input    145 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 12    
	   5 Input    128 Bit        Muxes := 8     
	   4 Input    128 Bit        Muxes := 1     
	   5 Input     98 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 2     
	   5 Input     89 Bit        Muxes := 2     
	   2 Input     75 Bit        Muxes := 3     
	   2 Input     71 Bit        Muxes := 1     
	   5 Input     71 Bit        Muxes := 2     
	   2 Input     69 Bit        Muxes := 40    
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   4 Input     45 Bit        Muxes := 1     
	   5 Input     45 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 3     
	   4 Input     40 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 5     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 118   
	   4 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   5 Input     30 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 3     
	   5 Input     24 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 14    
	   6 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 39    
	   2 Input      9 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 20    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 24    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 38    
	   7 Input      4 Bit        Muxes := 22    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 63    
	   7 Input      3 Bit        Muxes := 36    
	   5 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 772   
	   7 Input      1 Bit        Muxes := 311   
	   5 Input      1 Bit        Muxes := 43    
	   4 Input      1 Bit        Muxes := 29    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mkPcieTop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 4     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      3 Bit         XORs := 5     
+---Registers : 
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     89 Bit        Muxes := 2     
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     45 Bit        Muxes := 1     
	   4 Input     45 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 4     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
Module FIFO2__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              206 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module FIFO2__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPcieControlAndStatusRegs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 6     
+---Registers : 
	              192 Bit    Registers := 1     
	               75 Bit    Registers := 1     
	               32 Bit    Registers := 48    
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 25    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
Module BRAM2__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 4     
+---RAMs : 
	             384K Bit         RAMs := 1     
Module FIFO2__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 4     
+---RAMs : 
	             384K Bit         RAMs := 1     
Module FIFO2__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkPcieTracer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              194 Bit    Registers := 8     
	              193 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 5     
	   2 Input    193 Bit        Muxes := 4     
	   2 Input    192 Bit        Muxes := 5     
	   4 Input    192 Bit        Muxes := 1     
	   2 Input    151 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module FIFO2__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SizedFIFO__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module FIFO2__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SizedFIFO__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module FIFO2__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized16__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SizedFIFO__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module FIFO2__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	              165 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module BRAM2__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BRAM2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module FIFO2__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SizedFIFO__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module mkMemToPcieSynth 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 3     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 6     
+---Registers : 
	               41 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input    153 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 8     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 17    
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 37    
Module SizedFIFO__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              153 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    153 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module mkPcieToMem__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SizedFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              153 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    153 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module mkPcieToMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               98 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SizedFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               98 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     98 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              153 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    153 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module mkMemInterrupt 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FIFO2__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkTLPDispatcher 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FIFO2__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkTLPArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mkPcieHost 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module SyncFIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 4     
+---Registers : 
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized16__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized12__14 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__15 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized22__4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized22__5 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized12__16 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized23__1 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized23__2 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mkMemServerRequestInput 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module FIFO1__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized24__5 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized24__6 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized13__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized12__12 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__13 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mkMemServerRequestWrapperMemPortalPipes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized25__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SizedFIFO__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
Module SizedFIFO__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               89 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     89 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module FIFO2__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized33__1 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module SizedFIFO__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     24 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module FIFO2__parameterized35__1 
Detailed RTL Component Info : 
+---Registers : 
	              135 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized16__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized16__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized16__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized16__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized25__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SizedFIFO__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
Module SizedFIFO__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               89 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     89 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module FIFO2__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized34__1 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized34__2 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized34__3 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
+---RAMs : 
	              112 Bit         RAMs := 1     
Module SizedFIFO__parameterized11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     24 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module FIFO2__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	              135 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized16__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized16__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__5 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__6 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized12__7 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__8 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized22__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized22__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized22__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mkEchoIndicationOutputPipes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module FIFO1__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mkEchoRequestInput 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module SizedFIFO__parameterized13__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2BELoad 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 10    
Module SizedFIFO__parameterized14__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module FIFO2__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized24__1 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized24__2 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized12__9 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized24__3 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized24__4 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized12__10 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__11 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mkConnectalTop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	               69 Bit    Registers := 6     
	               68 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 39    
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     69 Bit        Muxes := 40    
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 28    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module mkMemServerIndicationOutputPipes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	              192 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 8     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module FIFO1__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized24__9 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__17 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized24__10 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__18 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized13__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__19 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized6__20 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized12__18 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mkMemServerIndicationProxySynth 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module mkMMUIndicationOutputPipes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module FIFO1__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized24__7 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized24__8 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized13__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized6__16 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized12__17 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mkMMUIndicationProxySynth 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized23__3 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized23__4 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__19 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__20 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized12__21 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__22 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__23 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__24 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized12__25 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__26 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__27 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncResetA 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module FIFO1__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SyncReset__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FIFO2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              265 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              274 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SyncReset__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module SyncReset__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module SyncReset 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mkPcieEndpointX7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	              274 Bit    Registers := 2     
	              273 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    274 Bit        Muxes := 2     
	   2 Input    273 Bit        Muxes := 5     
	   2 Input    265 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    153 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SizedFIFO__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     24 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module FIFO2__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SizedFIFO__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     71 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     71 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module BRAM2__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 4     
+---RAMs : 
	             142K Bit         RAMs := 1     
Module FIFO1__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized26__1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SizedFIFO__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     30 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     30 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module FIFO2__parameterized27__1 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module FIFO2__parameterized28__1 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SizedFIFO__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     45 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module SizedFIFO__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     45 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module FIFO2__parameterized29__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized29__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized30__1 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized31__1 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BRAM2__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
+---RAMs : 
	             224K Bit         RAMs := 1     
Module FIFO2__parameterized32__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mkMMUSynth 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   4 Input      2 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              147 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    147 Bit        Muxes := 1     
	   4 Input    145 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 2     
	   2 Input     75 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 2     
	   4 Input     40 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module FIFO1__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              416 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mkMMURequestInput 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              416 Bit    Registers := 1     
	              160 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module FIFO1__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized24__11 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__21 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__22 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized6__23 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO2__parameterized12__28 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__29 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO1__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module FIFO1__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mkMMURequestWrapperMemPortalPipes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__30 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12__31 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO2__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 768 (col length:192)
BRAMs: 3456 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element changeFifo_memory/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element fromPcieTraceBram_cbram_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element toPcieTraceBram_cbram_bram/RAM_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[176]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[177]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[178]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[179]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[144]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[145]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[146]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[147]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[148]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[149]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[150]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[151]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[152]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[153]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[154]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[155]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[156]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[157]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[158]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[159]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[160]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[161]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[162]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[163]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[164]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[165]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[166]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[167]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[168]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[169]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[170]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[171]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[172]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[173]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[174]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[175]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[180]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[181]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[182]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[183]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[184]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[32]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[33]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[34]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[35]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[0]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[1]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[2]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[3]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[4]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[5]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[6]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[7]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[8]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[9]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[10]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[11]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[12]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[13]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[14]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[15]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[16]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[17]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[18]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[19]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[20]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[21]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[22]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[23]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[24]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[25]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[26]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[27]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[28]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[29]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[30]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[36]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[31]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[37]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[68]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[36]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[69]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[37]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[70]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[36]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[71]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[37]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[36]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[38]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[37]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[39]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[38]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[40]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[39]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[41]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[40]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[42]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[41]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[43]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[42]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[44]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[43]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[45]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[44]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[46]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[45]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[47]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[46]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[48]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[47]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[49]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[48]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[50]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[49]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[51]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[50]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[52]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[51]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[53]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[52]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[54]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[53]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[55]'
INFO: [Synth 8-3886] merging instance 'csr/bramRequestFifo/data1_reg_reg[54]' (FDE) to 'csr/bramRequestFifo/data1_reg_reg[56]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/bramRequestFifo/\data1_reg_reg[139] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/bramRequestFifo/\data1_reg_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sEngine/\memSlaveEngine_writeDataMimo_ifc_rWriteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sEngine/memSlaveEngine_tlpWriteHeaderFifo/\data1_reg_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sEngine/memSlaveEngine_tlpWriteHeaderFifo/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sEngine/memSlaveEngine_writeBurstCountFifo/\data1_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sEngine/memSlaveEngine_tlpOutFifo/\data1_reg_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sEngine/\memSlaveEngine_completionTagMimo_outPos_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sEngine/\memSlaveEngine_completionMimo_outPos_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_15_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_14_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_13_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_12_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_11_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_10_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_9_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_8_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\msix_entry_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\intr/tlpTag_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (arbiter/tlp_in_fifo_3/full_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data1_reg_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arbiter/tlp_in_fifo_3/\data0_reg_reg[71] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mkPcieTop__GCB0/portalTop_lMemServer_reader_readers_0_serverProcessing_memory/RAM_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 24 for RAM "mkPcieTop__GCB0/portalTop_lMemServer_reader_readers_0_serverProcessing_memory/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mkPcieTop__GCB0/portalTop_lMemServer_writer_writers_0_respFifos_memory/RAM_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "mkPcieTop__GCB0/portalTop_lMemServer_writer_writers_0_respFifos_memory/RAM_reg"
WARNING: [Synth 8-6850] RAM (portb_we[1].RAM_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (porta_we[1].RAM_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "indicationPipes/portalIfc_messageSize_size" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"mkPcieTop__GCB3/portalTop_lMemServer_reader_readers_0_clientData_memory/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "mkPcieTop__GCB3/portalTop_lMemServer_reader_readers_0_clientData_memory/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "mkPcieTop__GCB3/portalTop_lMemServer_reader_readers_0_clientData_memory/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "mkPcieTop__GCB3/portalTop_lMemServer_reader_readers_0_clientData_memory/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"portalTop_lMMU_mmu/regall_cbram_bram/RAM_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "portalTop_lMMU_mmu/regall_cbram_bram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "portalTop_lMMU_mmu/regall_cbram_bram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "portalTop_lMMU_mmu/regall_cbram_bram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "portalTop_lMMU_mmu/regall_cbram_bram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "portalTop_lMMU_mmu/regall_cbram_bram/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg"
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:29 . Memory (MB): peak = 2568.773 ; gain = 591.258 ; free physical = 31627 ; free virtual = 119932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name            | RTL Object                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|csr                    | changeFifo_memory/RAM_reg                                   | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|BRAM2__parameterized1: | RAM_reg                                                     | 2 K x 192(WRITE_FIRST) | W | R | 2 K x 192(WRITE_FIRST) | W | R | Port A and B     | 0      | 11     | 2,2,2,2,2,1     | 
|BRAM2__parameterized1: | RAM_reg                                                     | 2 K x 192(WRITE_FIRST) | W | R | 2 K x 192(WRITE_FIRST) | W | R | Port A and B     | 0      | 11     | 2,2,2,2,2,1     | 
|sEngine                | memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|sEngine                | memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|sEngine                | memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/RAM_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|sEngine                | memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/RAM_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|BRAM2__parameterized5: | RAM_reg                                                     | 16 x 24(WRITE_FIRST)   | W | R | 16 x 24(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|BRAM2BELoad:           | portb_we[1].RAM_reg                                         | 4 K x 32(WRITE_FIRST)  | W | R | 4 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 4      |                 | 
|BRAM2__parameterized4: | RAM_reg                                                     | 2 K x 71(WRITE_FIRST)  | W | R | 2 K x 71(WRITE_FIRST)  | W | R | Port A and B     | 0      | 4      | 2,1,1           | 
|BRAM2__parameterized2: | RAM_reg                                                     | 32 x 145(WRITE_FIRST)  | W | R | 32 x 145(WRITE_FIRST)  | W | R | Port A and B     | 1      | 4      | 1,1,1,1,1       | 
|BRAM2__parameterized3: | RAM_reg                                                     | 8 K x 28(WRITE_FIRST)  | W | R | 8 K x 28(WRITE_FIRST)  | W | R | Port A and B     | 1      | 6      | 4,2,1           | 
+-----------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                       | RTL Object                                                                                | Inference      | Size (Depth x Width) | Primitives      | 
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|sEngine/memSlaveEngine_completionMimo_fifos_0                                     | arr_reg                                                                                   | User Attribute | 16 x 32              | RAM32M16 x 3    | 
|sEngine/memSlaveEngine_completionMimo_fifos_1                                     | arr_reg                                                                                   | User Attribute | 16 x 32              | RAM32M16 x 3    | 
|sEngine/memSlaveEngine_completionMimo_fifos_2                                     | arr_reg                                                                                   | User Attribute | 16 x 32              | RAM32M16 x 3    | 
|sEngine/memSlaveEngine_completionMimo_fifos_3                                     | arr_reg                                                                                   | User Attribute | 16 x 32              | RAM32M16 x 3    | 
|sEngine/memSlaveEngine_completionTagMimo_fifos_1                                  | arr_reg                                                                                   | User Attribute | 16 x 9               | RAM32M16 x 1    | 
|sEngine/memSlaveEngine_completionTagMimo_fifos_3                                  | arr_reg                                                                                   | User Attribute | 16 x 9               | RAM32M16 x 1    | 
|sEngine/memSlaveEngine_doneTag                                                    | arr_reg                                                                                   | User Attribute | 16 x 8               | RAM32M16 x 1    | 
|sEngine/memSlaveEngine_writeTag                                                   | arr_reg                                                                                   | User Attribute | 16 x 8               | RAM32M16 x 1    | 
|mvec_1/readDataFifo                                                               | arr_reg                                                                                   | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|mvec_1/readHeaderFifo                                                             | arr_reg                                                                                   | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|mvec_1/tlpOutFifo                                                                 | arr_reg                                                                                   | User Attribute | 8 x 153              | RAM32M16 x 11   | 
|mvec_1/writeDataFifo                                                              | arr_reg                                                                                   | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|mvec_1/writeHeaderFifo                                                            | arr_reg                                                                                   | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|mvec_0/readDataFifo                                                               | arr_reg                                                                                   | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|mvec_0/readHeaderFifo                                                             | arr_reg                                                                                   | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|mvec_0/tlpOutFifo                                                                 | arr_reg                                                                                   | User Attribute | 8 x 153              | RAM32M16 x 11   | 
|mvec_0/writeDataFifo                                                              | arr_reg                                                                                   | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|mvec_0/writeHeaderFifo                                                            | arr_reg                                                                                   | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|mkPcieHost__GB1                                                                   | intr/tlpOutFifo/arr_reg                                                                   | User Attribute | 8 x 153              | RAM32M16 x 11   | 
|GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer                         | fifoMem_reg                                                                               | Implied        | 32 x 4               | RAM32M16 x 1    | 
|portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore | arr_reg                                                                                   | User Attribute | 2 x 24               | RAM32M16 x 2    | 
|tile_0/lEcho_delay                                                                | arr_reg                                                                                   | User Attribute | 8 x 32               | RAM32M16 x 3    | 
|tile_0/lEcho_delay2                                                               | arr_reg                                                                                   | User Attribute | 8 x 32               | RAM32M16 x 3    | 
|tile_0/lEcho_p_bram_serverAdapterA_outDataCore                                    | arr_reg                                                                                   | User Attribute | 2 x 32               | RAM32M16 x 3    | 
|tile_0/lEcho_p_bram_serverAdapterB_outDataCore                                    | arr_reg                                                                                   | User Attribute | 2 x 32               | RAM32M16 x 3    | 
|mkPcieTop__GCB0                                                                   | portalTop_lMemServer_reader_readers_0_clientBurstLen/arr_reg                              | User Attribute | 16 x 11              | RAM32M16 x 1    | 
|mkPcieTop__GCB3                                                                   | portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore/arr_reg | User Attribute | 2 x 24               | RAM32M16 x 2    | 
|mkPcieTop__GCB3                                                                   | portalTop_lMemServer_reader_readers_0_clientData_serverAdapterB_outDataCore/arr_reg       | User Attribute | 2 x 71               | RAM32M16 x 6    | 
|portalTop_lMMU_mmu/offs1_0                                                        | arr_reg                                                                                   | User Attribute | 2 x 30               | RAM32M16 x 3    | 
|portalTop_lMMU_mmu/offs1_1                                                        | arr_reg                                                                                   | User Attribute | 2 x 30               | RAM32M16 x 3    | 
|portalTop_lMMU_mmu/reqs0_0                                                        | arr_reg                                                                                   | User Attribute | 2 x 45               | RAM32M16 x 4    | 
|portalTop_lMMU_mmu/reqs0_1                                                        | arr_reg                                                                                   | User Attribute | 2 x 45               | RAM32M16 x 4    | 
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance host_pcieHostTop_pciehosti_4/csr/i_0/changeFifo_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance host_pcieHostTop_pciehosti_4/sEngine/i_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance host_pcieHostTop_pciehosti_4/sEngine/i_1/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance host_pcieHostTop_pciehosti_4/sEngine/i_2/memSlaveEngine_writeDataMimo_ifc_vfStorage_2_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance host_pcieHostTop_pciehosti_4/sEngine/i_3/memSlaveEngine_writeDataMimo_ifc_vfStorage_3_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/i_2/portb_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/i_2/portb_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/i_2/portb_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/i_2/portb_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/i_2/portb_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/i_2/portb_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/i_2/portb_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/i_2/portb_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |mkPcieHost__GB0 |           1|     31340|
|2     |mkPcieHost__GB1 |           1|     18650|
|3     |mkPcieTop__GCB0 |           1|     20408|
|4     |mkPcieTop__GCB1 |           1|      6779|
|5     |mkPcieTop__GCB2 |           1|     15790|
|6     |mkPcieTop__GCB3 |           1|     13950|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'host_pcieHostTop_ep7/pcie_ep/user_clk' to pin 'host_pcieHostTop_ep7/pcie_ep/bbstub_user_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'host_pcieHostTop_ep7/pcie_ep/int_qpll1outclk_out[0]' to pin '{host_pcieHostTop_ep7/pcie_ep/bbstub_int_qpll1outclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'host_pcieHostTop_ep7/pcie_ep/sys_clk_gt' to 'host_pcieHostTop_clockGen/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'host_pcieHostTop_ep7/pcie_ep/int_qpll1outclk_out[1]' to pin '{host_pcieHostTop_ep7/pcie_ep/bbstub_int_qpll1outclk_out[1]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'host_pcieHostTop_ep7/pcie_ep/sys_clk_gt' to 'host_pcieHostTop_clockGen/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'host_pcieHostTop_ep7/pcie_ep/int_qpll1outrefclk_out[0]' to pin '{host_pcieHostTop_ep7/pcie_ep/bbstub_int_qpll1outrefclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'host_pcieHostTop_ep7/pcie_ep/sys_clk_gt' to 'host_pcieHostTop_clockGen/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'host_pcieHostTop_ep7/pcie_ep/int_qpll1outrefclk_out[1]' to pin '{host_pcieHostTop_ep7/pcie_ep/bbstub_int_qpll1outrefclk_out[1]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'host_pcieHostTop_ep7/pcie_ep/sys_clk_gt' to 'host_pcieHostTop_clockGen/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:51 . Memory (MB): peak = 2568.773 ; gain = 591.258 ; free physical = 31319 ; free virtual = 119656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5582] The block RAM "i_0/tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "i_0/tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /fromPcieTraceBram_cbram_bram/RAM_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /fromPcieTraceBram_cbram_bram/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /fromPcieTraceBram_cbram_bram/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /fromPcieTraceBram_cbram_bram/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /fromPcieTraceBram_cbram_bram/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /fromPcieTraceBram_cbram_bram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /fromPcieTraceBram_cbram_bram/RAM_reg"
INFO: [Synth 8-3971] The signal "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /fromPcieTraceBram_cbram_bram/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /toPcieTraceBram_cbram_bram/RAM_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /toPcieTraceBram_cbram_bram/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /toPcieTraceBram_cbram_bram/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /toPcieTraceBram_cbram_bram/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /toPcieTraceBram_cbram_bram/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /toPcieTraceBram_cbram_bram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /toPcieTraceBram_cbram_bram/RAM_reg"
INFO: [Synth 8-3971] The signal "host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif /toPcieTraceBram_cbram_bram/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "i_3/portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "i_3/portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "i_3/portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "i_3/portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg"
INFO: [Synth 8-3971] The signal "i_3/portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:02:16 . Memory (MB): peak = 2769.281 ; gain = 791.766 ; free physical = 31172 ; free virtual = 119510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------------------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                      | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|csr                                                              | changeFifo_memory/RAM_reg            | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif  | fromPcieTraceBram_cbram_bram/RAM_reg | 2 K x 192(WRITE_FIRST) | W | R | 2 K x 192(WRITE_FIRST) | W | R | Port A and B     | 0      | 11     | 2,2,2,2,2,1     | 
|host_pcieHostTop_pciehosti_4/\host_pcieHostTop_pciehost/traceif  | toPcieTraceBram_cbram_bram/RAM_reg   | 2 K x 192(WRITE_FIRST) | W | R | 2 K x 192(WRITE_FIRST) | W | R | Port A and B     | 0      | 11     | 2,2,2,2,2,1     | 
|BRAM2__parameterized5:                                           | RAM_reg                              | 16 x 24(WRITE_FIRST)   | W | R | 16 x 24(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|i_0/tile_0/lEcho_p_bram_memory                                   | portb_we[1].RAM_reg                  | 4 K x 32(WRITE_FIRST)  | W | R | 4 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 4      |                 | 
|BRAM2__parameterized2:                                           | RAM_reg                              | 32 x 145(WRITE_FIRST)  | W | R | 32 x 145(WRITE_FIRST)  | W | R | Port A and B     | 1      | 4      | 1,1,1,1,1       | 
|i_3/portalTop_lMMU_mmu/translationTable_cbram_bram               | RAM_reg                              | 8 K x 28(WRITE_FIRST)  | W | R | 8 K x 28(WRITE_FIRST)  | W | R | Port A and B     | 1      | 6      | 4,2,1           | 
+-----------------------------------------------------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+----------------------------------------------------------------------------------+--------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                       | RTL Object                                                   | Inference      | Size (Depth x Width) | Primitives      | 
+----------------------------------------------------------------------------------+--------------------------------------------------------------+----------------+----------------------+-----------------+
|sEngine/memSlaveEngine_completionTagMimo_fifos_1                                  | arr_reg                                                      | User Attribute | 16 x 9               | RAM32M16 x 1    | 
|sEngine/memSlaveEngine_completionTagMimo_fifos_3                                  | arr_reg                                                      | User Attribute | 16 x 9               | RAM32M16 x 1    | 
|sEngine/memSlaveEngine_doneTag                                                    | arr_reg                                                      | User Attribute | 16 x 8               | RAM32M16 x 1    | 
|mvec_1/readDataFifo                                                               | arr_reg                                                      | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|mvec_1/readHeaderFifo                                                             | arr_reg                                                      | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|mvec_1/tlpOutFifo                                                                 | arr_reg                                                      | User Attribute | 8 x 153              | RAM32M16 x 11   | 
|mvec_1/writeDataFifo                                                              | arr_reg                                                      | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|mvec_1/writeHeaderFifo                                                            | arr_reg                                                      | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|mvec_0/readDataFifo                                                               | arr_reg                                                      | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|mvec_0/readHeaderFifo                                                             | arr_reg                                                      | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|mvec_0/tlpOutFifo                                                                 | arr_reg                                                      | User Attribute | 8 x 153              | RAM32M16 x 11   | 
|mvec_0/writeDataFifo                                                              | arr_reg                                                      | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|mvec_0/writeHeaderFifo                                                            | arr_reg                                                      | User Attribute | 8 x 128              | RAM32M16 x 10   | 
|GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer                         | fifoMem_reg                                                  | Implied        | 32 x 4               | RAM32M16 x 1    | 
|portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore | arr_reg                                                      | User Attribute | 2 x 24               | RAM32M16 x 2    | 
|tile_0/lEcho_delay                                                                | arr_reg                                                      | User Attribute | 8 x 32               | RAM32M16 x 3    | 
|tile_0/lEcho_delay2                                                               | arr_reg                                                      | User Attribute | 8 x 32               | RAM32M16 x 3    | 
|tile_0/lEcho_p_bram_serverAdapterA_outDataCore                                    | arr_reg                                                      | User Attribute | 2 x 32               | RAM32M16 x 3    | 
|tile_0/lEcho_p_bram_serverAdapterB_outDataCore                                    | arr_reg                                                      | User Attribute | 2 x 32               | RAM32M16 x 3    | 
|mkPcieTop__GCB0                                                                   | portalTop_lMemServer_reader_readers_0_clientBurstLen/arr_reg | User Attribute | 16 x 11              | RAM32M16 x 1    | 
|portalTop_lMMU_mmu/offs1_1                                                        | arr_reg                                                      | User Attribute | 2 x 30               | RAM32M16 x 3    | 
|portalTop_lMMU_mmu/reqs0_1                                                        | arr_reg                                                      | User Attribute | 2 x 45               | RAM32M16 x 4    | 
+----------------------------------------------------------------------------------+--------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |mkPcieHost__GB0 |           1|     22068|
|2     |mkPcieHost__GB1 |           1|     15506|
|3     |mkPcieTop__GCB0 |           1|     18137|
|4     |mkPcieTop__GCB1 |           1|      5594|
|5     |mkPcieTop__GCB2 |           1|      9641|
|6     |mkPcieTop__GCB3 |           1|      7913|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance host_pcieHostTop_pciehosti_4/host_pcieHostTop_pciehost/csr/changeFifo_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:02:42 . Memory (MB): peak = 2781.207 ; gain = 803.691 ; free physical = 30373 ; free virtual = 118713
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |mkPcieHost__GB0 |           1|      8912|
|2     |mkPcieHost__GB1 |           1|      6611|
|3     |mkPcieTop__GCB0 |           1|      8429|
|4     |mkPcieTop__GCB1 |           1|      2852|
|5     |mkPcieTop__GCB2 |           1|      4925|
|6     |mkPcieTop__GCB3 |           1|      3767|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance host_pcieHostTop_pciehost/csr/changeFifo_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:02:47 . Memory (MB): peak = 2781.207 ; gain = 803.691 ; free physical = 30354 ; free virtual = 118734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:02:47 . Memory (MB): peak = 2781.207 ; gain = 803.691 ; free physical = 30355 ; free virtual = 118734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:02:50 . Memory (MB): peak = 2781.207 ; gain = 803.691 ; free physical = 30350 ; free virtual = 118730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:02:50 . Memory (MB): peak = 2781.207 ; gain = 803.691 ; free physical = 30350 ; free virtual = 118730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:02:52 . Memory (MB): peak = 2781.207 ; gain = 803.691 ; free physical = 30349 ; free virtual = 118729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:02:52 . Memory (MB): peak = 2781.207 ; gain = 803.691 ; free physical = 30349 ; free virtual = 118729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |pcie3_ultrascale_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |pcie3_ultrascale_0 |     1|
|2     |BUFG               |    12|
|3     |CARRY8             |   121|
|4     |IBUFDS_GTE3        |     1|
|5     |LUT1               |    49|
|6     |LUT2               |  1263|
|7     |LUT3               |  1395|
|8     |LUT4               |  2118|
|9     |LUT5               |  2288|
|10    |LUT6               |  8403|
|11    |MMCME2_ADV         |     1|
|12    |MUXF7              |   549|
|13    |MUXF8              |   192|
|14    |RAM32M16           |    91|
|15    |RAMB18E2_4         |     1|
|16    |RAMB18E2_5         |     1|
|17    |RAMB36E2           |     1|
|18    |RAMB36E2_14        |     1|
|19    |RAMB36E2_15        |     1|
|20    |RAMB36E2_16        |     1|
|21    |RAMB36E2_17        |     1|
|22    |RAMB36E2_18        |    10|
|23    |RAMB36E2_21        |     1|
|24    |RAMB36E2_22        |     2|
|25    |RAMB36E2_24        |     1|
|26    |RAMB36E2_26        |     1|
|27    |RAMB36E2_27        |     1|
|28    |RAMB36E2_28        |     5|
|29    |RAMB36E2_29        |    10|
|30    |RAMB36E2_30        |     2|
|31    |FDCE               |    50|
|32    |FDPE               |     4|
|33    |FDRE               | 16949|
|34    |FDSE               |   511|
|35    |IBUF               |     1|
+------+-------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------+----------------------------------------+------+
|      |Instance                                                                            |Module                                  |Cells |
+------+------------------------------------------------------------------------------------+----------------------------------------+------+
|1     |top                                                                                 |                                        | 35171|
|2     |  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer                         |SyncFIFO                                |    83|
|3     |  intrFifo                                                                          |FIFO2__parameterized16__3               |    20|
|4     |  host_pcieHostTop_ep7                                                              |mkPcieEndpointX7                        |  4306|
|5     |    changeFifo                                                                      |FIFO2                                   |   147|
|6     |    cs_changeFifo                                                                   |FIFO1_179                               |    35|
|7     |    derivedReset                                                                    |SyncReset                               |     1|
|8     |    fAxiCc                                                                          |FIFO2__parameterized0                   |   560|
|9     |    fAxiCq                                                                          |FIFO2__parameterized1                   |   379|
|10    |    fcc                                                                             |FIFO2__parameterized2_180               |   398|
|11    |    fcc_tlps                                                                        |FIFO2__parameterized2_181               |   528|
|12    |    fcq                                                                             |FIFO2__parameterized2_182               |   430|
|13    |    frc                                                                             |FIFO2__parameterized2_183               |   126|
|14    |    intrFifo                                                                        |FIFO2__parameterized3                   |   293|
|15    |    intrMutex                                                                       |FIFO1__parameterized0_184               |     1|
|16    |    mainReset                                                                       |SyncReset__parameterized0               |     1|
|17    |    pcieReset250                                                                    |SyncReset_185                           |    16|
|18    |    user_reset                                                                      |SyncReset_186                           |     1|
|19    |  host_pcieHostTop_pciehost                                                         |mkPcieHost                              | 16058|
|20    |    arbiter                                                                         |mkTLPArbiter                            |  1580|
|21    |      tlp_in_fifo_0                                                                 |FIFO2__parameterized2_176               |   626|
|22    |      tlp_in_fifo_1                                                                 |FIFO2__parameterized2_177               |   483|
|23    |      tlp_out_fifo                                                                  |FIFO2__parameterized2_178               |   468|
|24    |    csr                                                                             |mkPcieControlAndStatusRegs              |  5427|
|25    |      bramRequestFifo                                                               |FIFO2__parameterized4                   |   250|
|26    |      bramResponseFifo                                                              |FIFO2__parameterized5_162               |   583|
|27    |      changeFifo_memory                                                             |BRAM2                                   |   104|
|28    |      csrIsMsixAddrFifo                                                             |FIFO2__parameterized6_163               |    14|
|29    |      csrOneHotFifo000                                                              |FIFO2__parameterized7_164               |    29|
|30    |      csrOneHotFifo774                                                              |FIFO2__parameterized8                   |   398|
|31    |      csrOneHotFifo992                                                              |FIFO2__parameterized7_165               |    13|
|32    |      csrRagBeatFifo                                                                |FIFO2__parameterized9                   |   752|
|33    |      csrRag_addrBeatFifo                                                           |FIFO2__parameterized9_166               |    90|
|34    |      csrRag_requestFifo                                                            |FIFO1__parameterized1_167               |    76|
|35    |      csrWagBeatFifo                                                                |FIFO2__parameterized9_168               |   123|
|36    |      csrWagIsMsixAddrFifo                                                          |FIFO2__parameterized6_169               |    10|
|37    |      csrWagOneHotFifo768                                                           |FIFO2__parameterized10                  |    19|
|38    |      csrWagOneHotFifo792                                                           |FIFO2__parameterized11_170              |    13|
|39    |      csrWag_addrBeatFifo                                                           |FIFO2__parameterized9_171               |    58|
|40    |      csrWag_requestFifo                                                            |FIFO1__parameterized1_172               |    76|
|41    |      readResponseFifo                                                              |FIFO2__parameterized12_173              |   141|
|42    |      writeDataFifo                                                                 |FIFO2__parameterized12_174              |   131|
|43    |      writeDoneFifo                                                                 |FIFO2__parameterized13_175              |     4|
|44    |    dispatcher                                                                      |mkTLPDispatcher                         |  1207|
|45    |      tlp_in_fifo                                                                   |FIFO2__parameterized2_157               |   414|
|46    |      tlp_out_fifo_0                                                                |FIFO2__parameterized2_158               |   392|
|47    |      tlp_out_fifo_1                                                                |FIFO2__parameterized2_159               |   391|
|48    |      tlp_out_fifo_2                                                                |FIFO2__parameterized2_160               |     4|
|49    |      tlp_out_fifo_3                                                                |FIFO2__parameterized2_161               |     3|
|50    |    mvec_0                                                                          |mkPcieToMem                             |  1920|
|51    |      readDataFifo                                                                  |SizedFIFO__parameterized1_152           |   354|
|52    |      readHeaderFifo                                                                |SizedFIFO__parameterized1_153           |   189|
|53    |      tlpOutFifo                                                                    |SizedFIFO__parameterized0_154           |   809|
|54    |      writeDataFifo                                                                 |SizedFIFO__parameterized1_155           |   105|
|55    |      writeHeaderFifo                                                               |SizedFIFO__parameterized1_156           |   163|
|56    |    mvec_1                                                                          |mkPcieToMem_131                         |  1881|
|57    |      readDataFifo                                                                  |SizedFIFO__parameterized1               |   353|
|58    |      readHeaderFifo                                                                |SizedFIFO__parameterized1_149           |   194|
|59    |      tlpOutFifo                                                                    |SizedFIFO__parameterized0               |   809|
|60    |      writeDataFifo                                                                 |SizedFIFO__parameterized1_150           |    90|
|61    |      writeHeaderFifo                                                               |SizedFIFO__parameterized1_151           |   136|
|62    |    sEngine                                                                         |mkMemToPcieSynth                        |   570|
|63    |      memSlaveEngine_completionMimo_fifos_0                                         |SizedFIFO__parameterized2               |    27|
|64    |      memSlaveEngine_completionMimo_fifos_1                                         |SizedFIFO__parameterized2_136           |    27|
|65    |      memSlaveEngine_completionMimo_fifos_2                                         |SizedFIFO__parameterized2_137           |    30|
|66    |      memSlaveEngine_completionMimo_fifos_3                                         |SizedFIFO__parameterized2_138           |    27|
|67    |      memSlaveEngine_completionMimo_inCountFifo                                     |FIFO2__parameterized11                  |     4|
|68    |      memSlaveEngine_completionMimo_inFifo                                          |FIFO2__parameterized15                  |     4|
|69    |      memSlaveEngine_completionMimo_posFifo                                         |FIFO2__parameterized7_139               |     4|
|70    |      memSlaveEngine_completionMimo_weFifo                                          |FIFO2__parameterized16_140              |    26|
|71    |      memSlaveEngine_completionTagMimo_fifos_0                                      |SizedFIFO__parameterized3               |    27|
|72    |      memSlaveEngine_completionTagMimo_fifos_1                                      |SizedFIFO__parameterized3_141           |    38|
|73    |      memSlaveEngine_completionTagMimo_fifos_2                                      |SizedFIFO__parameterized3_142           |    28|
|74    |      memSlaveEngine_completionTagMimo_fifos_3                                      |SizedFIFO__parameterized3_143           |    42|
|75    |      memSlaveEngine_completionTagMimo_inCountFifo                                  |FIFO2__parameterized11_144              |     4|
|76    |      memSlaveEngine_completionTagMimo_inFifo                                       |FIFO2__parameterized17                  |    52|
|77    |      memSlaveEngine_completionTagMimo_posFifo                                      |FIFO2__parameterized7_145               |     5|
|78    |      memSlaveEngine_completionTagMimo_weFifo                                       |FIFO2__parameterized16_146              |    28|
|79    |      memSlaveEngine_tlpDecodeFifo                                                  |FIFO2__parameterized2_147               |   110|
|80    |      memSlaveEngine_tlpInFifo                                                      |FIFO2__parameterized2_148               |    68|
|81    |    traceif                                                                         |mkPcieTracer                            |  3461|
|82    |      fromPcieTraceBram_cbram_bram                                                  |BRAM2__parameterized1                   |    13|
|83    |      fromPcieTraceBram_cbram_responseFifo_0                                        |FIFO2__parameterized5                   |   589|
|84    |      isRootBroadcastMessage                                                        |FIFO2__parameterized6                   |     9|
|85    |      tlpBusResponseFifo                                                            |FIFO2__parameterized2                   |   760|
|86    |      tlpFromBusFifo                                                                |FIFO2__parameterized2_132               |   450|
|87    |      tlpToBusFifo                                                                  |FIFO2__parameterized2_133               |   397|
|88    |      tlpTraceBramWrAddrFifo                                                        |FIFO2__parameterized21                  |    93|
|89    |      toPcieTraceBram_cbram_bram                                                    |BRAM2__parameterized1_134               |   104|
|90    |      toPcieTraceBram_cbram_responseFifo_0                                          |FIFO2__parameterized5_135               |   786|
|91    |  portalTop_ctrl_mux_doneFifo                                                       |FIFO1__parameterized2                   |     1|
|92    |  portalTop_ctrl_mux_readDataPipes_0_fifo                                           |FIFO2__parameterized12                  |   104|
|93    |  portalTop_ctrl_mux_readDataPipes_1_fifo                                           |FIFO2__parameterized12_0                |   136|
|94    |  portalTop_ctrl_mux_read_data_funnel_buffs_0_0                                     |FIFO2__parameterized12_1                |   105|
|95    |  portalTop_ctrl_mux_req_ars                                                        |FIFO1__parameterized3                   |    21|
|96    |  portalTop_ctrl_mux_req_aws                                                        |FIFO1__parameterized3_2                 |    25|
|97    |  portalTop_ctrl_mux_rs                                                             |FIFO1__parameterized0                   |     8|
|98    |  portalTop_ctrl_mux_writeDataPipes_0_fifo                                          |FIFO2__parameterized12_3                |   108|
|99    |  portalTop_ctrl_mux_writeDataPipes_1_fifo                                          |FIFO2__parameterized12_4                |    71|
|100   |  portalTop_ctrl_mux_write_data                                                     |FIFO2__parameterized22                  |   114|
|101   |  portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_0                              |FIFO2__parameterized22_5                |   105|
|102   |  portalTop_ctrl_mux_write_data_unfunnel_rv_buff_0_0_1                              |FIFO2__parameterized22_6                |   105|
|103   |  portalTop_ctrl_mux_ws                                                             |FIFO1__parameterized0_7                 |    10|
|104   |  portalTop_framework_ctrl_mux_rv_doneFifo                                          |FIFO1__parameterized2_8                 |     1|
|105   |  portalTop_framework_ctrl_mux_rv_readDataPipes_0_fifo                              |FIFO2__parameterized12_9                |   104|
|106   |  portalTop_framework_ctrl_mux_rv_readDataPipes_1_fifo                              |FIFO2__parameterized12_10               |   104|
|107   |  portalTop_framework_ctrl_mux_rv_readDataPipes_2_fifo                              |FIFO2__parameterized12_11               |   135|
|108   |  portalTop_framework_ctrl_mux_rv_readDataPipes_3_fifo                              |FIFO2__parameterized12_12               |   136|
|109   |  portalTop_framework_ctrl_mux_rv_read_data_funnel_buffs_0_0                        |FIFO2__parameterized12_13               |   107|
|110   |  portalTop_framework_ctrl_mux_rv_req_ars                                           |FIFO1__parameterized4                   |    24|
|111   |  portalTop_framework_ctrl_mux_rv_req_aws                                           |FIFO1__parameterized4_14                |    24|
|112   |  portalTop_framework_ctrl_mux_rv_rs                                                |FIFO1__parameterized5                   |    14|
|113   |  portalTop_framework_ctrl_mux_rv_writeDataPipes_0_fifo                             |FIFO2__parameterized12_15               |     9|
|114   |  portalTop_framework_ctrl_mux_rv_writeDataPipes_1_fifo                             |FIFO2__parameterized12_16               |     9|
|115   |  portalTop_framework_ctrl_mux_rv_writeDataPipes_2_fifo                             |FIFO2__parameterized12_17               |    91|
|116   |  portalTop_framework_ctrl_mux_rv_writeDataPipes_3_fifo                             |FIFO2__parameterized12_18               |   104|
|117   |  portalTop_framework_ctrl_mux_rv_write_data                                        |FIFO2__parameterized23                  |   153|
|118   |  portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0                 |FIFO2__parameterized23_19               |     8|
|119   |  portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1                 |FIFO2__parameterized23_20               |     8|
|120   |  portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_2                 |FIFO2__parameterized23_21               |    92|
|121   |  portalTop_framework_ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_3                 |FIFO2__parameterized23_22               |    69|
|122   |  portalTop_framework_ctrl_mux_rv_ws                                                |FIFO1__parameterized5_23                |    15|
|123   |  portalTop_lMMUIndicationProxy_rv                                                  |mkMMUIndicationProxySynth               |   814|
|124   |    dut                                                                             |mkMMUIndicationOutput                   |   327|
|125   |      indicationPipes                                                               |mkMMUIndicationOutputPipes              |   327|
|126   |    memslave_doneFifo                                                               |FIFO1__parameterized2_118               |     2|
|127   |    memslave_fifoReadAddrGenerator_addrBeatFifo                                     |FIFO2__parameterized24_119              |    93|
|128   |    memslave_fifoReadAddrGenerator_requestFifo                                      |FIFO1__parameterized6_120               |    42|
|129   |    memslave_fifoWriteAddrGenerator_addrBeatFifo                                    |FIFO2__parameterized24_121              |    22|
|130   |    memslave_fifoWriteAddrGenerator_requestFifo                                     |FIFO1__parameterized6_122               |    44|
|131   |    memslave_fifoWriteDoneFifo                                                      |FIFO2__parameterized13_123              |     4|
|132   |    memslave_req_ars                                                                |FIFO1__parameterized6_124               |    13|
|133   |    memslave_req_aws                                                                |FIFO1__parameterized6_125               |    15|
|134   |    memslave_rs                                                                     |FIFO1__parameterized5_126               |     7|
|135   |    memslave_rsCtrl                                                                 |FIFO1__parameterized0_127               |     3|
|136   |    memslave_rvFifo                                                                 |FIFO2__parameterized12_128              |   102|
|137   |    memslave_ws                                                                     |FIFO1__parameterized5_129               |     2|
|138   |    memslave_wsCtrl                                                                 |FIFO1__parameterized0_130               |     1|
|139   |  portalTop_lMMURequestWrapper_dut                                                  |mkMMURequestWrapperMemPortalPipes       |  1221|
|140   |    dut                                                                             |mkMMURequestInput                       |   648|
|141   |      idRequest_requestAdapter_fifo                                                 |FIFO1__parameterized1_115               |     1|
|142   |      idReturn_requestAdapter_fifo                                                  |FIFO1__parameterized1_116               |     8|
|143   |      region_requestAdapter_fifo                                                    |FIFO1__parameterized7                   |   225|
|144   |      setInterface_requestAdapter_fifo                                              |FIFO1_117                               |     1|
|145   |      sglist_requestAdapter_fifo                                                    |FIFO1__parameterized8                   |    59|
|146   |    memslave_doneFifo                                                               |FIFO1__parameterized2_102               |     2|
|147   |    memslave_fifoReadAddrGenerator_addrBeatFifo                                     |FIFO2__parameterized24_103              |    68|
|148   |    memslave_fifoReadAddrGenerator_requestFifo                                      |FIFO1__parameterized6_104               |    43|
|149   |    memslave_fifoWriteAddrGenerator_addrBeatFifo                                    |FIFO2__parameterized24_105              |    28|
|150   |    memslave_fifoWriteAddrGenerator_requestFifo                                     |FIFO1__parameterized6_106               |    44|
|151   |    memslave_fifoWriteDoneFifo                                                      |FIFO2__parameterized13_107              |     4|
|152   |    memslave_req_ars                                                                |FIFO1__parameterized6_108               |    13|
|153   |    memslave_req_aws                                                                |FIFO1__parameterized6_109               |    14|
|154   |    memslave_rs                                                                     |FIFO1__parameterized9                   |     6|
|155   |    memslave_rsCtrl                                                                 |FIFO1__parameterized0_110               |     1|
|156   |    memslave_rvFifo                                                                 |FIFO2__parameterized12_111              |   103|
|157   |    memslave_writeDataFifo                                                          |FIFO2__parameterized12_112              |    93|
|158   |    memslave_ws                                                                     |FIFO1__parameterized9_113               |    16|
|159   |    memslave_wsCtrl                                                                 |FIFO1__parameterized0_114               |     1|
|160   |  portalTop_lMMU_mmu                                                                |mkMMUSynth                              |  2242|
|161   |    configResponseFifo                                                              |FIFO1__parameterized10                  |    89|
|162   |    dmaErrorFifo                                                                    |FIFO1__parameterized11                  |    80|
|163   |    dmaErrorFifos_0                                                                 |FIFO1__parameterized11_96               |    78|
|164   |    dmaErrorFifos_1                                                                 |FIFO1__parameterized11_97               |    32|
|165   |    idResponseFifo                                                                  |FIFO1__parameterized10_98               |     7|
|166   |    idReturnFifo                                                                    |FIFO2__parameterized25_99               |    22|
|167   |    incomingReqs_1                                                                  |FIFO2__parameterized26                  |   134|
|168   |    offs1_1                                                                         |SizedFIFO__parameterized5               |    69|
|169   |    pageResponseFifos_1                                                             |FIFO2__parameterized27                  |   144|
|170   |    regall_cbram_bram                                                               |BRAM2__parameterized2                   |     5|
|171   |    regall_cbram_responseFifo_1                                                     |FIFO2__parameterized28                  |   542|
|172   |    reqs0_1                                                                         |SizedFIFO__parameterized6               |   159|
|173   |    sglId_gen_comp_fifo                                                             |FIFO2__parameterized29                  |     4|
|174   |    sglId_gen_retFifo                                                               |FIFO2__parameterized29_100              |   142|
|175   |    sglId_gen_tagFifo                                                               |FIFO2__parameterized29_101              |    37|
|176   |    stage3Params_1                                                                  |FIFO2__parameterized30                  |   259|
|177   |    stage4Params_1                                                                  |FIFO2__parameterized31                  |   184|
|178   |    translationTable_cbram_bram                                                     |BRAM2__parameterized3                   |     7|
|179   |    translationTable_cbram_responseFifo_1                                           |FIFO2__parameterized32                  |    92|
|180   |  portalTop_lMemServerIndicationProxy_rv                                            |mkMemServerIndicationProxySynth         |   874|
|181   |    dut                                                                             |mkMemServerIndicationOutput             |   375|
|182   |      indicationPipes                                                               |mkMemServerIndicationOutputPipes        |   375|
|183   |    memslave_doneFifo                                                               |FIFO1__parameterized2_84                |     2|
|184   |    memslave_fifoReadAddrGenerator_addrBeatFifo                                     |FIFO2__parameterized24_85               |    98|
|185   |    memslave_fifoReadAddrGenerator_requestFifo                                      |FIFO1__parameterized6_86                |    47|
|186   |    memslave_fifoWriteAddrGenerator_addrBeatFifo                                    |FIFO2__parameterized24_87               |    22|
|187   |    memslave_fifoWriteAddrGenerator_requestFifo                                     |FIFO1__parameterized6_88                |    49|
|188   |    memslave_fifoWriteDoneFifo                                                      |FIFO2__parameterized13_89               |     4|
|189   |    memslave_req_ars                                                                |FIFO1__parameterized6_90                |    13|
|190   |    memslave_req_aws                                                                |FIFO1__parameterized6_91                |    13|
|191   |    memslave_rs                                                                     |FIFO1__parameterized5_92                |     6|
|192   |    memslave_rsCtrl                                                                 |FIFO1__parameterized0_93                |     3|
|193   |    memslave_rvFifo                                                                 |FIFO2__parameterized12_94               |   103|
|194   |    memslave_wsCtrl                                                                 |FIFO1__parameterized0_95                |     3|
|195   |  portalTop_lMemServerRequestWrapper_dut                                            |mkMemServerRequestWrapperMemPortalPipes |   732|
|196   |    dut                                                                             |mkMemServerRequestInput                 |   157|
|197   |      addrTrans_requestAdapter_fifo                                                 |FIFO1                                   |   102|
|198   |      memoryTraffic_requestAdapter_fifo                                             |FIFO1__parameterized0_82                |     8|
|199   |      setTileState_requestAdapter_fifo                                              |FIFO1__parameterized12                  |     9|
|200   |      stateDbg_requestAdapter_fifo                                                  |FIFO1__parameterized0_83                |    15|
|201   |    memslave_doneFifo                                                               |FIFO1__parameterized2_68                |     3|
|202   |    memslave_fifoReadAddrGenerator_addrBeatFifo                                     |FIFO2__parameterized24_69               |    65|
|203   |    memslave_fifoReadAddrGenerator_requestFifo                                      |FIFO1__parameterized6_70                |    43|
|204   |    memslave_fifoWriteAddrGenerator_addrBeatFifo                                    |FIFO2__parameterized24_71               |    27|
|205   |    memslave_fifoWriteAddrGenerator_requestFifo                                     |FIFO1__parameterized6_72                |    43|
|206   |    memslave_fifoWriteDoneFifo                                                      |FIFO2__parameterized13_73               |     4|
|207   |    memslave_req_ars                                                                |FIFO1__parameterized6_74                |    13|
|208   |    memslave_req_aws                                                                |FIFO1__parameterized6_75                |    13|
|209   |    memslave_rs                                                                     |FIFO1__parameterized5_76                |     5|
|210   |    memslave_rsCtrl                                                                 |FIFO1__parameterized0_77                |     1|
|211   |    memslave_rvFifo                                                                 |FIFO2__parameterized12_78               |   104|
|212   |    memslave_writeDataFifo                                                          |FIFO2__parameterized12_79               |   105|
|213   |    memslave_ws                                                                     |FIFO1__parameterized5_80                |     8|
|214   |    memslave_wsCtrl                                                                 |FIFO1__parameterized0_81                |     4|
|215   |  portalTop_lMemServer_reader_readers_0_clientBurstLen                              |RegFile                                 |    15|
|216   |  portalTop_lMemServer_reader_readers_0_clientSelect                                |FIFO2__parameterized7                   |     9|
|217   |  portalTop_lMemServer_reader_readers_0_serverData                                  |FIFO2__parameterized34                  |    27|
|218   |  portalTop_lMemServer_reader_readers_0_serverProcessing_memory                     |BRAM2__parameterized5                   |     1|
|219   |  portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outDataCore |SizedFIFO__parameterized10              |    19|
|220   |  portalTop_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outDataCore |SizedFIFO__parameterized10_24           |    62|
|221   |  portalTop_lMemServer_reader_readers_0_serverTag                                   |FIFO2__parameterized16                  |     7|
|222   |  portalTop_lMemServer_reader_readers_0_tag_gen_comp_fifo                           |FIFO2__parameterized16_25               |    25|
|223   |  portalTop_lMemServer_reader_readers_0_tag_gen_retFifo                             |FIFO2__parameterized16_26               |    79|
|224   |  portalTop_lMemServer_reader_readers_0_tag_gen_tagFifo                             |FIFO2__parameterized16_27               |    17|
|225   |  portalTop_lMemServer_writer_addrReqFifo                                           |FIFO2__parameterized25                  |    78|
|226   |  tile_0                                                                            |mkConnectalTop                          |  5945|
|227   |    ctrl_mux_rv_doneFifo                                                            |FIFO1__parameterized2_28                |     1|
|228   |    ctrl_mux_rv_readDataPipes_0_fifo                                                |FIFO2__parameterized12_29               |   104|
|229   |    ctrl_mux_rv_readDataPipes_1_fifo                                                |FIFO2__parameterized12_30               |   136|
|230   |    ctrl_mux_rv_read_data_funnel_buffs_0_0                                          |FIFO2__parameterized12_31               |   103|
|231   |    ctrl_mux_rv_req_ars                                                             |FIFO1__parameterized4_32                |    25|
|232   |    ctrl_mux_rv_req_aws                                                             |FIFO1__parameterized4_33                |    23|
|233   |    ctrl_mux_rv_rs                                                                  |FIFO1__parameterized0_34                |    15|
|234   |    ctrl_mux_rv_writeDataPipes_0_fifo                                               |FIFO2__parameterized12_35               |     9|
|235   |    ctrl_mux_rv_writeDataPipes_1_fifo                                               |FIFO2__parameterized12_36               |   104|
|236   |    ctrl_mux_rv_write_data                                                          |FIFO2__parameterized22_37               |   146|
|237   |    ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_0                                   |FIFO2__parameterized22_38               |     8|
|238   |    ctrl_mux_rv_write_data_unfunnel_rv_buff_0_0_1                                   |FIFO2__parameterized22_39               |   104|
|239   |    ctrl_mux_rv_ws                                                                  |FIFO1__parameterized0_40                |    18|
|240   |    lEchoIndicationOutput                                                           |mkEchoIndicationOutput                  |   136|
|241   |      indicationPipes                                                               |mkEchoIndicationOutputPipes             |   136|
|242   |    lEchoRequestInput                                                               |mkEchoRequestInput                      |    36|
|243   |      say2_requestAdapter_fifo                                                      |FIFO1__parameterized1                   |    33|
|244   |      say_requestAdapter_fifo                                                       |FIFO1__parameterized1_67                |     2|
|245   |      setLeds_requestAdapter_fifo                                                   |FIFO1__parameterized13                  |     1|
|246   |    lEcho_delay                                                                     |SizedFIFO__parameterized13              |    83|
|247   |    lEcho_delay2                                                                    |SizedFIFO__parameterized13_41           |    92|
|248   |    lEcho_p_bram_memory                                                             |BRAM2BELoad                             |   102|
|249   |    lEcho_p_bram_serverAdapterA_outDataCore                                         |SizedFIFO__parameterized14              |   120|
|250   |    lEcho_p_bram_serverAdapterB_outDataCore                                         |SizedFIFO__parameterized14_42           |   938|
|251   |    lEcho_p_mmioreq                                                                 |FIFO2__parameterized37                  |   360|
|252   |    memslave_0_doneFifo                                                             |FIFO1__parameterized2_43                |     3|
|253   |    memslave_0_fifoReadAddrGenerator_addrBeatFifo                                   |FIFO2__parameterized24                  |    97|
|254   |    memslave_0_fifoReadAddrGenerator_requestFifo                                    |FIFO1__parameterized6                   |    46|
|255   |    memslave_0_fifoWriteAddrGenerator_addrBeatFifo                                  |FIFO2__parameterized24_44               |    27|
|256   |    memslave_0_fifoWriteAddrGenerator_requestFifo                                   |FIFO1__parameterized6_45                |    46|
|257   |    memslave_0_fifoWriteDoneFifo                                                    |FIFO2__parameterized13                  |     4|
|258   |    memslave_0_req_ars                                                              |FIFO1__parameterized6_46                |    14|
|259   |    memslave_0_req_aws                                                              |FIFO1__parameterized6_47                |    13|
|260   |    memslave_0_rs                                                                   |FIFO1__parameterized0_48                |     2|
|261   |    memslave_0_rsCtrl                                                               |FIFO1__parameterized0_49                |     2|
|262   |    memslave_0_rvFifo                                                               |FIFO2__parameterized12_50               |   103|
|263   |    memslave_0_ws                                                                   |FIFO1__parameterized0_51                |     1|
|264   |    memslave_0_wsCtrl                                                               |FIFO1__parameterized0_52                |     3|
|265   |    memslave_1_doneFifo                                                             |FIFO1__parameterized2_53                |     1|
|266   |    memslave_1_fifoReadAddrGenerator_addrBeatFifo                                   |FIFO2__parameterized24_54               |    98|
|267   |    memslave_1_fifoReadAddrGenerator_requestFifo                                    |FIFO1__parameterized6_55                |    46|
|268   |    memslave_1_fifoWriteAddrGenerator_addrBeatFifo                                  |FIFO2__parameterized24_56               |    25|
|269   |    memslave_1_fifoWriteAddrGenerator_requestFifo                                   |FIFO1__parameterized6_57                |    46|
|270   |    memslave_1_fifoWriteDoneFifo                                                    |FIFO2__parameterized13_58               |     5|
|271   |    memslave_1_req_ars                                                              |FIFO1__parameterized6_59                |    13|
|272   |    memslave_1_req_aws                                                              |FIFO1__parameterized6_60                |    13|
|273   |    memslave_1_rs                                                                   |FIFO1__parameterized5_61                |     4|
|274   |    memslave_1_rsCtrl                                                               |FIFO1__parameterized0_62                |     2|
|275   |    memslave_1_rvFifo                                                               |FIFO2__parameterized12_63               |   103|
|276   |    memslave_1_writeDataFifo                                                        |FIFO2__parameterized12_64               |   104|
|277   |    memslave_1_ws                                                                   |FIFO1__parameterized5_65                |    12|
|278   |    memslave_1_wsCtrl                                                               |FIFO1__parameterized0_66                |     2|
+------+------------------------------------------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:02:52 . Memory (MB): peak = 2781.207 ; gain = 803.691 ; free physical = 30349 ; free virtual = 118729
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 393 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:02:48 . Memory (MB): peak = 2781.207 ; gain = 510.504 ; free physical = 35108 ; free virtual = 123487
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:02:56 . Memory (MB): peak = 2781.207 ; gain = 803.691 ; free physical = 35112 ; free virtual = 123486
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0.dcp' for cell 'host_pcieHostTop_ep7/pcie_ep'
INFO: [Netlist 29-17] Analyzing 994 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc] for cell 'host_pcieHostTop_ep7/pcie_ep/inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ *rxlpmen_i_reg[*]}'. [/home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:203]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter { NAME =~ *rxlpmen_i_reg[*]}]'. [/home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:203]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:203]
Finished Parsing XDC File [/home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc] for cell 'host_pcieHostTop_ep7/pcie_ep/inst'
Parsing XDC File [/home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/ip_0/synth/pcie3_ultrascale_0_gt.xdc] for cell 'host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst'
Finished Parsing XDC File [/home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/ip_0/synth/pcie3_ultrascale_0_gt.xdc] for cell 'host_pcieHostTop_ep7/pcie_ep/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst'
Parsing XDC File [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk1_300_p'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk1_300_n'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk2_300_p'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk2_300_n'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk1_300_p'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk1_300_n'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk2_300_p'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_sys_clk2_300_n'. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0.dcp'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'host_pcieHostTop_ep7/pcie_ep/inst/user_lnk_up_cdc'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'host_pcieHostTop_ep7/pcie_ep/inst/user_lnk_up_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'host_pcieHostTop_ep7/pcie_ep/inst/user_reset_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'host_pcieHostTop_ep7/pcie_ep/inst/user_reset_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/fromPcieTraceBram_cbram_bram/RAM_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/fromPcieTraceBram_cbram_bram/RAM_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/fromPcieTraceBram_cbram_bram/RAM_reg_bram_10 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/fromPcieTraceBram_cbram_bram/RAM_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/fromPcieTraceBram_cbram_bram/RAM_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/fromPcieTraceBram_cbram_bram/RAM_reg_bram_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/fromPcieTraceBram_cbram_bram/RAM_reg_bram_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/fromPcieTraceBram_cbram_bram/RAM_reg_bram_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/fromPcieTraceBram_cbram_bram/RAM_reg_bram_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/fromPcieTraceBram_cbram_bram/RAM_reg_bram_8 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/fromPcieTraceBram_cbram_bram/RAM_reg_bram_9 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/toPcieTraceBram_cbram_bram/RAM_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/toPcieTraceBram_cbram_bram/RAM_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/toPcieTraceBram_cbram_bram/RAM_reg_bram_10 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/toPcieTraceBram_cbram_bram/RAM_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/toPcieTraceBram_cbram_bram/RAM_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/toPcieTraceBram_cbram_bram/RAM_reg_bram_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/toPcieTraceBram_cbram_bram/RAM_reg_bram_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/toPcieTraceBram_cbram_bram/RAM_reg_bram_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/toPcieTraceBram_cbram_bram/RAM_reg_bram_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/toPcieTraceBram_cbram_bram/RAM_reg_bram_8 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell host_pcieHostTop_pciehost/traceif/toPcieTraceBram_cbram_bram/RAM_reg_bram_9 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell portalTop_lMMU_mmu/regall_cbram_bram/RAM_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell portalTop_lMMU_mmu/regall_cbram_bram/RAM_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell portalTop_lMMU_mmu/regall_cbram_bram/RAM_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell portalTop_lMMU_mmu/regall_cbram_bram/RAM_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell portalTop_lMMU_mmu/regall_cbram_bram/RAM_reg_bram_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg_bram_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg_bram_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg_bram_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell portalTop_lMemServer_reader_readers_0_serverProcessing_memory/RAM_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell tile_0/lEcho_p_bram_memory/portb_we[1].RAM_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2967.340 ; gain = 0.000 ; free physical = 34970 ; free virtual = 123344
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  BUFG => BUFGCE: 12 instances
  IBUF => IBUF_ANALOG: 1 instances
  MMCME2_ADV => MMCME3_ADV: 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 91 instances

INFO: [Common 17-83] Releasing license: Synthesis
689 Infos, 248 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:03:12 . Memory (MB): peak = 2967.340 ; gain = 1557.656 ; free physical = 35145 ; free virtual = 123519
Elapsed time 192 seconds
CRITICAL WARNING: [Common 17-55] 
CRITICAL WARNING: [Common 17-55] 
CRITICAL WARNING: [Common 17-55] 
CRITICAL WARNING: [Common 17-55] 
CRITICAL WARNING: [Common 17-55] 
CRITICAL WARNING: [Common 17-55] 
CRITICAL WARNING: [Common 17-55] 
CRITICAL WARNING: [Common 17-55] 
WARNING: [Vivado 12-584] No ports matched 'CLK_GATE_hdmi_clock_if'.
WARNING: [Vivado 12-584] No ports matched 'CLK_*deleteme_unused_clock*'.
WARNING: [Vivado 12-584] No ports matched 'CLK_GATE_*deleteme_unused_clock*'.
WARNING: [Vivado 12-584] No ports matched 'RST_N_*deleteme_unused_reset*'.
WARNING: [Vivado 12-584] No ports matched 'CLK_GATE_*'.
ASYNC_REG host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[1] host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[2] host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[3] host_pcieHostTop_ep7/pcieReset250/reset_hold_reg[4]
ASYNC_REG GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr1_reg[0] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr1_reg[1] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr1_reg[2] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr1_reg[3] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr1_reg[4] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr1_reg[5] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr1_reg[6] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr_reg[0] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr_reg[1] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr_reg[2] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr_reg[3] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr_reg[4] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr_reg[5] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sGEnqPtr_reg[6]
ASYNC_REG GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr1_reg[0] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr1_reg[1] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr1_reg[2] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr1_reg[3] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr1_reg[4] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr1_reg[5] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr1_reg[6] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr_reg[0] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr_reg[1] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr_reg[2] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr_reg[3] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr_reg[4] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr_reg[5] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dGDeqPtr_reg[6]
ASYNC_REG GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sSyncReg1_reg[0] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sSyncReg1_reg[1] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sSyncReg1_reg[2] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sSyncReg1_reg[3] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sSyncReg1_reg[4] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sSyncReg1_reg[5]
ASYNC_REG GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dSyncReg1_reg[0] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dSyncReg1_reg[1] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dSyncReg1_reg[2] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dSyncReg1_reg[3] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dSyncReg1_reg[4] GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dSyncReg1_reg[5]
write_checkpoint -force ./Synth/mkPcieTop/mkPcieTop-synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2967.340 ; gain = 0.000 ; free physical = 35145 ; free virtual = 123519
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2999.355 ; gain = 0.000 ; free physical = 35132 ; free virtual = 123512
INFO: [Common 17-1381] The checkpoint '/home/seshan/fpga_test_reference/processor/vcu108/Synth/mkPcieTop/mkPcieTop-synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2999.355 ; gain = 32.016 ; free physical = 35151 ; free virtual = 123525
Elapsed time 5 seconds
INFO: [Common 17-206] Exiting Vivado at Sat Mar 23 17:49:15 2024...
