<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="11461pt" height="684pt"
 viewBox="0.00 0.00 11461.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-680 11457,-680 11457,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 11433,-8 11433,-8 11439,-8 11445,-14 11445,-20 11445,-20 11445,-656 11445,-656 11445,-662 11439,-668 11433,-668 11433,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="5726.5" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="5726.5" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls00.dram system.mem_ctrls01.dram system.mem_ctrls02.dram system.mem_ctrls03.dram system.mem_ctrls04.dram system.mem_ctrls05.dram system.mem_ctrls06.dram system.mem_ctrls07.dram system.mem_ctrls08.dram system.mem_ctrls09.dram system.mem_ctrls10.dram system.mem_ctrls11.dram system.mem_ctrls12.dram system.mem_ctrls13.dram system.mem_ctrls14.dram system.mem_ctrls15.dram system.mem_ctrls16.dram system.mem_ctrls17.dram system.mem_ctrls18.dram system.mem_ctrls19.dram system.mem_ctrls20.dram system.mem_ctrls21.dram system.mem_ctrls22.dram system.mem_ctrls23.dram system.mem_ctrls24.dram system.mem_ctrls25.dram system.mem_ctrls26.dram system.mem_ctrls27.dram system.mem_ctrls28.dram system.mem_ctrls29.dram system.mem_ctrls30.dram system.mem_ctrls31.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 11425,-16 11425,-16 11431,-16 11437,-22 11437,-28 11437,-28 11437,-610 11437,-610 11437,-616 11431,-622 11425,-622 11425,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="5726.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="5726.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M10507,-24C10507,-24 11417,-24 11417,-24 11423,-24 11429,-30 11429,-36 11429,-36 11429,-380 11429,-380 11429,-386 11423,-392 11417,-392 11417,-392 10507,-392 10507,-392 10501,-392 10495,-386 10495,-380 10495,-380 10495,-36 10495,-36 10495,-30 10501,-24 10507,-24"/>
<text text-anchor="middle" x="10962" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="10962" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M11055,-147C11055,-147 11409,-147 11409,-147 11415,-147 11421,-153 11421,-159 11421,-159 11421,-334 11421,-334 11421,-340 11415,-346 11409,-346 11409,-346 11055,-346 11055,-346 11049,-346 11043,-340 11043,-334 11043,-334 11043,-159 11043,-159 11043,-153 11049,-147 11055,-147"/>
<text text-anchor="middle" x="11232" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="11232" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11063,-155C11063,-155 11216,-155 11216,-155 11222,-155 11228,-161 11228,-167 11228,-167 11228,-288 11228,-288 11228,-294 11222,-300 11216,-300 11216,-300 11063,-300 11063,-300 11057,-300 11051,-294 11051,-288 11051,-288 11051,-167 11051,-167 11051,-161 11057,-155 11063,-155"/>
<text text-anchor="middle" x="11139.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="11139.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M11071,-163C11071,-163 11208,-163 11208,-163 11214,-163 11220,-169 11220,-175 11220,-175 11220,-242 11220,-242 11220,-248 11214,-254 11208,-254 11208,-254 11071,-254 11071,-254 11065,-254 11059,-248 11059,-242 11059,-242 11059,-175 11059,-175 11059,-169 11065,-163 11071,-163"/>
<text text-anchor="middle" x="11139.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11139.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M11248,-155C11248,-155 11401,-155 11401,-155 11407,-155 11413,-161 11413,-167 11413,-167 11413,-288 11413,-288 11413,-294 11407,-300 11401,-300 11401,-300 11248,-300 11248,-300 11242,-300 11236,-294 11236,-288 11236,-288 11236,-167 11236,-167 11236,-161 11242,-155 11248,-155"/>
<text text-anchor="middle" x="11324.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="11324.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M11256,-163C11256,-163 11393,-163 11393,-163 11399,-163 11405,-169 11405,-175 11405,-175 11405,-242 11405,-242 11405,-248 11399,-254 11393,-254 11393,-254 11256,-254 11256,-254 11250,-254 11244,-248 11244,-242 11244,-242 11244,-175 11244,-175 11244,-169 11250,-163 11256,-163"/>
<text text-anchor="middle" x="11324.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="11324.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M10717,-32C10717,-32 10887,-32 10887,-32 10893,-32 10899,-38 10899,-44 10899,-44 10899,-111 10899,-111 10899,-117 10893,-123 10887,-123 10887,-123 10717,-123 10717,-123 10711,-123 10705,-117 10705,-111 10705,-111 10705,-44 10705,-44 10705,-38 10711,-32 10717,-32"/>
<text text-anchor="middle" x="10802" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="10802" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10515,-32C10515,-32 10685,-32 10685,-32 10691,-32 10697,-38 10697,-44 10697,-44 10697,-111 10697,-111 10697,-117 10691,-123 10685,-123 10685,-123 10515,-123 10515,-123 10509,-123 10503,-117 10503,-111 10503,-111 10503,-44 10503,-44 10503,-38 10509,-32 10515,-32"/>
<text text-anchor="middle" x="10600" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="10600" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10930,-32C10930,-32 11100,-32 11100,-32 11106,-32 11112,-38 11112,-44 11112,-44 11112,-111 11112,-111 11112,-117 11106,-123 11100,-123 11100,-123 10930,-123 10930,-123 10924,-123 10918,-117 10918,-111 10918,-111 10918,-44 10918,-44 10918,-38 10924,-32 10930,-32"/>
<text text-anchor="middle" x="11015" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="11015" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M11137,-32C11137,-32 11307,-32 11307,-32 11313,-32 11319,-38 11319,-44 11319,-44 11319,-111 11319,-111 11319,-117 11313,-123 11307,-123 11307,-123 11137,-123 11137,-123 11131,-123 11125,-117 11125,-111 11125,-111 11125,-44 11125,-44 11125,-38 11131,-32 11137,-32"/>
<text text-anchor="middle" x="11222" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="11222" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M10733,-163C10733,-163 11023,-163 11023,-163 11029,-163 11035,-169 11035,-175 11035,-175 11035,-242 11035,-242 11035,-248 11029,-254 11023,-254 11023,-254 10733,-254 10733,-254 10727,-254 10721,-248 10721,-242 10721,-242 10721,-175 10721,-175 10721,-169 10727,-163 10733,-163"/>
<text text-anchor="middle" x="10878" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="10878" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M8623,-24C8623,-24 9533,-24 9533,-24 9539,-24 9545,-30 9545,-36 9545,-36 9545,-380 9545,-380 9545,-386 9539,-392 9533,-392 9533,-392 8623,-392 8623,-392 8617,-392 8611,-386 8611,-380 8611,-380 8611,-36 8611,-36 8611,-30 8617,-24 8623,-24"/>
<text text-anchor="middle" x="9078" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="9078" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M9171,-147C9171,-147 9525,-147 9525,-147 9531,-147 9537,-153 9537,-159 9537,-159 9537,-334 9537,-334 9537,-340 9531,-346 9525,-346 9525,-346 9171,-346 9171,-346 9165,-346 9159,-340 9159,-334 9159,-334 9159,-159 9159,-159 9159,-153 9165,-147 9171,-147"/>
<text text-anchor="middle" x="9348" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="9348" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9179,-155C9179,-155 9332,-155 9332,-155 9338,-155 9344,-161 9344,-167 9344,-167 9344,-288 9344,-288 9344,-294 9338,-300 9332,-300 9332,-300 9179,-300 9179,-300 9173,-300 9167,-294 9167,-288 9167,-288 9167,-167 9167,-167 9167,-161 9173,-155 9179,-155"/>
<text text-anchor="middle" x="9255.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="9255.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M9187,-163C9187,-163 9324,-163 9324,-163 9330,-163 9336,-169 9336,-175 9336,-175 9336,-242 9336,-242 9336,-248 9330,-254 9324,-254 9324,-254 9187,-254 9187,-254 9181,-254 9175,-248 9175,-242 9175,-242 9175,-175 9175,-175 9175,-169 9181,-163 9187,-163"/>
<text text-anchor="middle" x="9255.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9255.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M9364,-155C9364,-155 9517,-155 9517,-155 9523,-155 9529,-161 9529,-167 9529,-167 9529,-288 9529,-288 9529,-294 9523,-300 9517,-300 9517,-300 9364,-300 9364,-300 9358,-300 9352,-294 9352,-288 9352,-288 9352,-167 9352,-167 9352,-161 9358,-155 9364,-155"/>
<text text-anchor="middle" x="9440.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="9440.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M9372,-163C9372,-163 9509,-163 9509,-163 9515,-163 9521,-169 9521,-175 9521,-175 9521,-242 9521,-242 9521,-248 9515,-254 9509,-254 9509,-254 9372,-254 9372,-254 9366,-254 9360,-248 9360,-242 9360,-242 9360,-175 9360,-175 9360,-169 9366,-163 9372,-163"/>
<text text-anchor="middle" x="9440.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="9440.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M8833,-32C8833,-32 9003,-32 9003,-32 9009,-32 9015,-38 9015,-44 9015,-44 9015,-111 9015,-111 9015,-117 9009,-123 9003,-123 9003,-123 8833,-123 8833,-123 8827,-123 8821,-117 8821,-111 8821,-111 8821,-44 8821,-44 8821,-38 8827,-32 8833,-32"/>
<text text-anchor="middle" x="8918" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="8918" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8631,-32C8631,-32 8801,-32 8801,-32 8807,-32 8813,-38 8813,-44 8813,-44 8813,-111 8813,-111 8813,-117 8807,-123 8801,-123 8801,-123 8631,-123 8631,-123 8625,-123 8619,-117 8619,-111 8619,-111 8619,-44 8619,-44 8619,-38 8625,-32 8631,-32"/>
<text text-anchor="middle" x="8716" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="8716" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9046,-32C9046,-32 9216,-32 9216,-32 9222,-32 9228,-38 9228,-44 9228,-44 9228,-111 9228,-111 9228,-117 9222,-123 9216,-123 9216,-123 9046,-123 9046,-123 9040,-123 9034,-117 9034,-111 9034,-111 9034,-44 9034,-44 9034,-38 9040,-32 9046,-32"/>
<text text-anchor="middle" x="9131" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="9131" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9253,-32C9253,-32 9423,-32 9423,-32 9429,-32 9435,-38 9435,-44 9435,-44 9435,-111 9435,-111 9435,-117 9429,-123 9423,-123 9423,-123 9253,-123 9253,-123 9247,-123 9241,-117 9241,-111 9241,-111 9241,-44 9241,-44 9241,-38 9247,-32 9253,-32"/>
<text text-anchor="middle" x="9338" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="9338" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M8849,-163C8849,-163 9139,-163 9139,-163 9145,-163 9151,-169 9151,-175 9151,-175 9151,-242 9151,-242 9151,-248 9145,-254 9139,-254 9139,-254 8849,-254 8849,-254 8843,-254 8837,-248 8837,-242 8837,-242 8837,-175 8837,-175 8837,-169 8843,-163 8849,-163"/>
<text text-anchor="middle" x="8994" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="8994" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M9565,-24C9565,-24 10475,-24 10475,-24 10481,-24 10487,-30 10487,-36 10487,-36 10487,-380 10487,-380 10487,-386 10481,-392 10475,-392 10475,-392 9565,-392 9565,-392 9559,-392 9553,-386 9553,-380 9553,-380 9553,-36 9553,-36 9553,-30 9559,-24 9565,-24"/>
<text text-anchor="middle" x="10020" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="10020" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M10113,-147C10113,-147 10467,-147 10467,-147 10473,-147 10479,-153 10479,-159 10479,-159 10479,-334 10479,-334 10479,-340 10473,-346 10467,-346 10467,-346 10113,-346 10113,-346 10107,-346 10101,-340 10101,-334 10101,-334 10101,-159 10101,-159 10101,-153 10107,-147 10113,-147"/>
<text text-anchor="middle" x="10290" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="10290" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10121,-155C10121,-155 10274,-155 10274,-155 10280,-155 10286,-161 10286,-167 10286,-167 10286,-288 10286,-288 10286,-294 10280,-300 10274,-300 10274,-300 10121,-300 10121,-300 10115,-300 10109,-294 10109,-288 10109,-288 10109,-167 10109,-167 10109,-161 10115,-155 10121,-155"/>
<text text-anchor="middle" x="10197.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="10197.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M10129,-163C10129,-163 10266,-163 10266,-163 10272,-163 10278,-169 10278,-175 10278,-175 10278,-242 10278,-242 10278,-248 10272,-254 10266,-254 10266,-254 10129,-254 10129,-254 10123,-254 10117,-248 10117,-242 10117,-242 10117,-175 10117,-175 10117,-169 10123,-163 10129,-163"/>
<text text-anchor="middle" x="10197.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10197.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M10306,-155C10306,-155 10459,-155 10459,-155 10465,-155 10471,-161 10471,-167 10471,-167 10471,-288 10471,-288 10471,-294 10465,-300 10459,-300 10459,-300 10306,-300 10306,-300 10300,-300 10294,-294 10294,-288 10294,-288 10294,-167 10294,-167 10294,-161 10300,-155 10306,-155"/>
<text text-anchor="middle" x="10382.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="10382.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M10314,-163C10314,-163 10451,-163 10451,-163 10457,-163 10463,-169 10463,-175 10463,-175 10463,-242 10463,-242 10463,-248 10457,-254 10451,-254 10451,-254 10314,-254 10314,-254 10308,-254 10302,-248 10302,-242 10302,-242 10302,-175 10302,-175 10302,-169 10308,-163 10314,-163"/>
<text text-anchor="middle" x="10382.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="10382.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M9775,-32C9775,-32 9945,-32 9945,-32 9951,-32 9957,-38 9957,-44 9957,-44 9957,-111 9957,-111 9957,-117 9951,-123 9945,-123 9945,-123 9775,-123 9775,-123 9769,-123 9763,-117 9763,-111 9763,-111 9763,-44 9763,-44 9763,-38 9769,-32 9775,-32"/>
<text text-anchor="middle" x="9860" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="9860" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9573,-32C9573,-32 9743,-32 9743,-32 9749,-32 9755,-38 9755,-44 9755,-44 9755,-111 9755,-111 9755,-117 9749,-123 9743,-123 9743,-123 9573,-123 9573,-123 9567,-123 9561,-117 9561,-111 9561,-111 9561,-44 9561,-44 9561,-38 9567,-32 9573,-32"/>
<text text-anchor="middle" x="9658" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="9658" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M9988,-32C9988,-32 10158,-32 10158,-32 10164,-32 10170,-38 10170,-44 10170,-44 10170,-111 10170,-111 10170,-117 10164,-123 10158,-123 10158,-123 9988,-123 9988,-123 9982,-123 9976,-117 9976,-111 9976,-111 9976,-44 9976,-44 9976,-38 9982,-32 9988,-32"/>
<text text-anchor="middle" x="10073" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="10073" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M10195,-32C10195,-32 10365,-32 10365,-32 10371,-32 10377,-38 10377,-44 10377,-44 10377,-111 10377,-111 10377,-117 10371,-123 10365,-123 10365,-123 10195,-123 10195,-123 10189,-123 10183,-117 10183,-111 10183,-111 10183,-44 10183,-44 10183,-38 10189,-32 10195,-32"/>
<text text-anchor="middle" x="10280" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="10280" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M9791,-163C9791,-163 10081,-163 10081,-163 10087,-163 10093,-169 10093,-175 10093,-175 10093,-242 10093,-242 10093,-248 10087,-254 10081,-254 10081,-254 9791,-254 9791,-254 9785,-254 9779,-248 9779,-242 9779,-242 9779,-175 9779,-175 9779,-169 9785,-163 9791,-163"/>
<text text-anchor="middle" x="9936" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="9936" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2164,-24C2164,-24 3074,-24 3074,-24 3080,-24 3086,-30 3086,-36 3086,-36 3086,-380 3086,-380 3086,-386 3080,-392 3074,-392 3074,-392 2164,-392 2164,-392 2158,-392 2152,-386 2152,-380 2152,-380 2152,-36 2152,-36 2152,-30 2158,-24 2164,-24"/>
<text text-anchor="middle" x="2619" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="2619" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2712,-147C2712,-147 3066,-147 3066,-147 3072,-147 3078,-153 3078,-159 3078,-159 3078,-334 3078,-334 3078,-340 3072,-346 3066,-346 3066,-346 2712,-346 2712,-346 2706,-346 2700,-340 2700,-334 2700,-334 2700,-159 2700,-159 2700,-153 2706,-147 2712,-147"/>
<text text-anchor="middle" x="2889" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2889" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2720,-155C2720,-155 2873,-155 2873,-155 2879,-155 2885,-161 2885,-167 2885,-167 2885,-288 2885,-288 2885,-294 2879,-300 2873,-300 2873,-300 2720,-300 2720,-300 2714,-300 2708,-294 2708,-288 2708,-288 2708,-167 2708,-167 2708,-161 2714,-155 2720,-155"/>
<text text-anchor="middle" x="2796.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2796.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2728,-163C2728,-163 2865,-163 2865,-163 2871,-163 2877,-169 2877,-175 2877,-175 2877,-242 2877,-242 2877,-248 2871,-254 2865,-254 2865,-254 2728,-254 2728,-254 2722,-254 2716,-248 2716,-242 2716,-242 2716,-175 2716,-175 2716,-169 2722,-163 2728,-163"/>
<text text-anchor="middle" x="2796.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2796.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2905,-155C2905,-155 3058,-155 3058,-155 3064,-155 3070,-161 3070,-167 3070,-167 3070,-288 3070,-288 3070,-294 3064,-300 3058,-300 3058,-300 2905,-300 2905,-300 2899,-300 2893,-294 2893,-288 2893,-288 2893,-167 2893,-167 2893,-161 2899,-155 2905,-155"/>
<text text-anchor="middle" x="2981.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2981.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2913,-163C2913,-163 3050,-163 3050,-163 3056,-163 3062,-169 3062,-175 3062,-175 3062,-242 3062,-242 3062,-248 3056,-254 3050,-254 3050,-254 2913,-254 2913,-254 2907,-254 2901,-248 2901,-242 2901,-242 2901,-175 2901,-175 2901,-169 2907,-163 2913,-163"/>
<text text-anchor="middle" x="2981.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2981.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2435,-32C2435,-32 2605,-32 2605,-32 2611,-32 2617,-38 2617,-44 2617,-44 2617,-111 2617,-111 2617,-117 2611,-123 2605,-123 2605,-123 2435,-123 2435,-123 2429,-123 2423,-117 2423,-111 2423,-111 2423,-44 2423,-44 2423,-38 2429,-32 2435,-32"/>
<text text-anchor="middle" x="2520" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2520" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2204,-32C2204,-32 2374,-32 2374,-32 2380,-32 2386,-38 2386,-44 2386,-44 2386,-111 2386,-111 2386,-117 2380,-123 2374,-123 2374,-123 2204,-123 2204,-123 2198,-123 2192,-117 2192,-111 2192,-111 2192,-44 2192,-44 2192,-38 2198,-32 2204,-32"/>
<text text-anchor="middle" x="2289" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2289" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2694,-32C2694,-32 2864,-32 2864,-32 2870,-32 2876,-38 2876,-44 2876,-44 2876,-111 2876,-111 2876,-117 2870,-123 2864,-123 2864,-123 2694,-123 2694,-123 2688,-123 2682,-117 2682,-111 2682,-111 2682,-44 2682,-44 2682,-38 2688,-32 2694,-32"/>
<text text-anchor="middle" x="2779" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2779" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2896,-32C2896,-32 3066,-32 3066,-32 3072,-32 3078,-38 3078,-44 3078,-44 3078,-111 3078,-111 3078,-117 3072,-123 3066,-123 3066,-123 2896,-123 2896,-123 2890,-123 2884,-117 2884,-111 2884,-111 2884,-44 2884,-44 2884,-38 2890,-32 2896,-32"/>
<text text-anchor="middle" x="2981" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2981" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2390,-163C2390,-163 2680,-163 2680,-163 2686,-163 2692,-169 2692,-175 2692,-175 2692,-242 2692,-242 2692,-248 2686,-254 2680,-254 2680,-254 2390,-254 2390,-254 2384,-254 2378,-248 2378,-242 2378,-242 2378,-175 2378,-175 2378,-169 2384,-163 2390,-163"/>
<text text-anchor="middle" x="2535" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2535" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust397" class="cluster">
<title>cluster_system_cpu4</title>
<g id="a_clust397"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu4.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu4.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu4.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu4.interrupts&#10;isa=system.cpu4.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu4.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu4.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu4.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3106,-24C3106,-24 4016,-24 4016,-24 4022,-24 4028,-30 4028,-36 4028,-36 4028,-380 4028,-380 4028,-386 4022,-392 4016,-392 4016,-392 3106,-392 3106,-392 3100,-392 3094,-386 3094,-380 3094,-380 3094,-36 3094,-36 3094,-30 3100,-24 3106,-24"/>
<text text-anchor="middle" x="3561" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="3561" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust398" class="cluster">
<title>cluster_system_cpu4_mmu</title>
<g id="a_clust398"><a xlink:title="dtb=system.cpu4.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu4.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3654,-147C3654,-147 4008,-147 4008,-147 4014,-147 4020,-153 4020,-159 4020,-159 4020,-334 4020,-334 4020,-340 4014,-346 4008,-346 4008,-346 3654,-346 3654,-346 3648,-346 3642,-340 3642,-334 3642,-334 3642,-159 3642,-159 3642,-153 3648,-147 3654,-147"/>
<text text-anchor="middle" x="3831" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3831" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust399" class="cluster">
<title>cluster_system_cpu4_mmu_itb</title>
<g id="a_clust399"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3662,-155C3662,-155 3815,-155 3815,-155 3821,-155 3827,-161 3827,-167 3827,-167 3827,-288 3827,-288 3827,-294 3821,-300 3815,-300 3815,-300 3662,-300 3662,-300 3656,-300 3650,-294 3650,-288 3650,-288 3650,-167 3650,-167 3650,-161 3656,-155 3662,-155"/>
<text text-anchor="middle" x="3738.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3738.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust400" class="cluster">
<title>cluster_system_cpu4_mmu_itb_walker</title>
<g id="a_clust400"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3670,-163C3670,-163 3807,-163 3807,-163 3813,-163 3819,-169 3819,-175 3819,-175 3819,-242 3819,-242 3819,-248 3813,-254 3807,-254 3807,-254 3670,-254 3670,-254 3664,-254 3658,-248 3658,-242 3658,-242 3658,-175 3658,-175 3658,-169 3664,-163 3670,-163"/>
<text text-anchor="middle" x="3738.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3738.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust402" class="cluster">
<title>cluster_system_cpu4_mmu_dtb</title>
<g id="a_clust402"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3847,-155C3847,-155 4000,-155 4000,-155 4006,-155 4012,-161 4012,-167 4012,-167 4012,-288 4012,-288 4012,-294 4006,-300 4000,-300 4000,-300 3847,-300 3847,-300 3841,-300 3835,-294 3835,-288 3835,-288 3835,-167 3835,-167 3835,-161 3841,-155 3847,-155"/>
<text text-anchor="middle" x="3923.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3923.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust403" class="cluster">
<title>cluster_system_cpu4_mmu_dtb_walker</title>
<g id="a_clust403"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3855,-163C3855,-163 3992,-163 3992,-163 3998,-163 4004,-169 4004,-175 4004,-175 4004,-242 4004,-242 4004,-248 3998,-254 3992,-254 3992,-254 3855,-254 3855,-254 3849,-254 3843,-248 3843,-242 3843,-242 3843,-175 3843,-175 3843,-169 3849,-163 3855,-163"/>
<text text-anchor="middle" x="3923.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3923.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust469" class="cluster">
<title>cluster_system_cpu4_icache</title>
<g id="a_clust469"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3377,-32C3377,-32 3547,-32 3547,-32 3553,-32 3559,-38 3559,-44 3559,-44 3559,-111 3559,-111 3559,-117 3553,-123 3547,-123 3547,-123 3377,-123 3377,-123 3371,-123 3365,-117 3365,-111 3365,-111 3365,-44 3365,-44 3365,-38 3371,-32 3377,-32"/>
<text text-anchor="middle" x="3462" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3462" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust475" class="cluster">
<title>cluster_system_cpu4_dcache</title>
<g id="a_clust475"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3146,-32C3146,-32 3316,-32 3316,-32 3322,-32 3328,-38 3328,-44 3328,-44 3328,-111 3328,-111 3328,-117 3322,-123 3316,-123 3316,-123 3146,-123 3146,-123 3140,-123 3134,-117 3134,-111 3134,-111 3134,-44 3134,-44 3134,-38 3140,-32 3146,-32"/>
<text text-anchor="middle" x="3231" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3231" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust481" class="cluster">
<title>cluster_system_cpu4_itb_walker_cache</title>
<g id="a_clust481"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3636,-32C3636,-32 3806,-32 3806,-32 3812,-32 3818,-38 3818,-44 3818,-44 3818,-111 3818,-111 3818,-117 3812,-123 3806,-123 3806,-123 3636,-123 3636,-123 3630,-123 3624,-117 3624,-111 3624,-111 3624,-44 3624,-44 3624,-38 3630,-32 3636,-32"/>
<text text-anchor="middle" x="3721" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3721" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust487" class="cluster">
<title>cluster_system_cpu4_dtb_walker_cache</title>
<g id="a_clust487"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3838,-32C3838,-32 4008,-32 4008,-32 4014,-32 4020,-38 4020,-44 4020,-44 4020,-111 4020,-111 4020,-117 4014,-123 4008,-123 4008,-123 3838,-123 3838,-123 3832,-123 3826,-117 3826,-111 3826,-111 3826,-44 3826,-44 3826,-38 3832,-32 3838,-32"/>
<text text-anchor="middle" x="3923" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3923" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust493" class="cluster">
<title>cluster_system_cpu4_interrupts</title>
<g id="a_clust493"><a xlink:title="clk_domain=system.cpu4.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3332,-163C3332,-163 3622,-163 3622,-163 3628,-163 3634,-169 3634,-175 3634,-175 3634,-242 3634,-242 3634,-248 3628,-254 3622,-254 3622,-254 3332,-254 3332,-254 3326,-254 3320,-248 3320,-242 3320,-242 3320,-175 3320,-175 3320,-169 3326,-163 3332,-163"/>
<text text-anchor="middle" x="3477" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3477" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust495" class="cluster">
<title>cluster_system_cpu5</title>
<g id="a_clust495"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu5.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu5.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu5.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu5.interrupts&#10;isa=system.cpu5.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu5.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu5.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu5.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4048,-24C4048,-24 4958,-24 4958,-24 4964,-24 4970,-30 4970,-36 4970,-36 4970,-380 4970,-380 4970,-386 4964,-392 4958,-392 4958,-392 4048,-392 4048,-392 4042,-392 4036,-386 4036,-380 4036,-380 4036,-36 4036,-36 4036,-30 4042,-24 4048,-24"/>
<text text-anchor="middle" x="4503" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="4503" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust496" class="cluster">
<title>cluster_system_cpu5_mmu</title>
<g id="a_clust496"><a xlink:title="dtb=system.cpu5.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu5.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4596,-147C4596,-147 4950,-147 4950,-147 4956,-147 4962,-153 4962,-159 4962,-159 4962,-334 4962,-334 4962,-340 4956,-346 4950,-346 4950,-346 4596,-346 4596,-346 4590,-346 4584,-340 4584,-334 4584,-334 4584,-159 4584,-159 4584,-153 4590,-147 4596,-147"/>
<text text-anchor="middle" x="4773" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4773" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust497" class="cluster">
<title>cluster_system_cpu5_mmu_itb</title>
<g id="a_clust497"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4604,-155C4604,-155 4757,-155 4757,-155 4763,-155 4769,-161 4769,-167 4769,-167 4769,-288 4769,-288 4769,-294 4763,-300 4757,-300 4757,-300 4604,-300 4604,-300 4598,-300 4592,-294 4592,-288 4592,-288 4592,-167 4592,-167 4592,-161 4598,-155 4604,-155"/>
<text text-anchor="middle" x="4680.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4680.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust498" class="cluster">
<title>cluster_system_cpu5_mmu_itb_walker</title>
<g id="a_clust498"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4612,-163C4612,-163 4749,-163 4749,-163 4755,-163 4761,-169 4761,-175 4761,-175 4761,-242 4761,-242 4761,-248 4755,-254 4749,-254 4749,-254 4612,-254 4612,-254 4606,-254 4600,-248 4600,-242 4600,-242 4600,-175 4600,-175 4600,-169 4606,-163 4612,-163"/>
<text text-anchor="middle" x="4680.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4680.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust500" class="cluster">
<title>cluster_system_cpu5_mmu_dtb</title>
<g id="a_clust500"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4789,-155C4789,-155 4942,-155 4942,-155 4948,-155 4954,-161 4954,-167 4954,-167 4954,-288 4954,-288 4954,-294 4948,-300 4942,-300 4942,-300 4789,-300 4789,-300 4783,-300 4777,-294 4777,-288 4777,-288 4777,-167 4777,-167 4777,-161 4783,-155 4789,-155"/>
<text text-anchor="middle" x="4865.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4865.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust501" class="cluster">
<title>cluster_system_cpu5_mmu_dtb_walker</title>
<g id="a_clust501"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4797,-163C4797,-163 4934,-163 4934,-163 4940,-163 4946,-169 4946,-175 4946,-175 4946,-242 4946,-242 4946,-248 4940,-254 4934,-254 4934,-254 4797,-254 4797,-254 4791,-254 4785,-248 4785,-242 4785,-242 4785,-175 4785,-175 4785,-169 4791,-163 4797,-163"/>
<text text-anchor="middle" x="4865.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4865.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust567" class="cluster">
<title>cluster_system_cpu5_icache</title>
<g id="a_clust567"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4319,-32C4319,-32 4489,-32 4489,-32 4495,-32 4501,-38 4501,-44 4501,-44 4501,-111 4501,-111 4501,-117 4495,-123 4489,-123 4489,-123 4319,-123 4319,-123 4313,-123 4307,-117 4307,-111 4307,-111 4307,-44 4307,-44 4307,-38 4313,-32 4319,-32"/>
<text text-anchor="middle" x="4404" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4404" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust573" class="cluster">
<title>cluster_system_cpu5_dcache</title>
<g id="a_clust573"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4088,-32C4088,-32 4258,-32 4258,-32 4264,-32 4270,-38 4270,-44 4270,-44 4270,-111 4270,-111 4270,-117 4264,-123 4258,-123 4258,-123 4088,-123 4088,-123 4082,-123 4076,-117 4076,-111 4076,-111 4076,-44 4076,-44 4076,-38 4082,-32 4088,-32"/>
<text text-anchor="middle" x="4173" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4173" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust579" class="cluster">
<title>cluster_system_cpu5_itb_walker_cache</title>
<g id="a_clust579"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4578,-32C4578,-32 4748,-32 4748,-32 4754,-32 4760,-38 4760,-44 4760,-44 4760,-111 4760,-111 4760,-117 4754,-123 4748,-123 4748,-123 4578,-123 4578,-123 4572,-123 4566,-117 4566,-111 4566,-111 4566,-44 4566,-44 4566,-38 4572,-32 4578,-32"/>
<text text-anchor="middle" x="4663" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4663" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust585" class="cluster">
<title>cluster_system_cpu5_dtb_walker_cache</title>
<g id="a_clust585"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4780,-32C4780,-32 4950,-32 4950,-32 4956,-32 4962,-38 4962,-44 4962,-44 4962,-111 4962,-111 4962,-117 4956,-123 4950,-123 4950,-123 4780,-123 4780,-123 4774,-123 4768,-117 4768,-111 4768,-111 4768,-44 4768,-44 4768,-38 4774,-32 4780,-32"/>
<text text-anchor="middle" x="4865" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4865" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust591" class="cluster">
<title>cluster_system_cpu5_interrupts</title>
<g id="a_clust591"><a xlink:title="clk_domain=system.cpu5.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M4274,-163C4274,-163 4564,-163 4564,-163 4570,-163 4576,-169 4576,-175 4576,-175 4576,-242 4576,-242 4576,-248 4570,-254 4564,-254 4564,-254 4274,-254 4274,-254 4268,-254 4262,-248 4262,-242 4262,-242 4262,-175 4262,-175 4262,-169 4268,-163 4274,-163"/>
<text text-anchor="middle" x="4419" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4419" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust593" class="cluster">
<title>cluster_system_cpu6</title>
<g id="a_clust593"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu6.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=6&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu6.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu6.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu6.interrupts&#10;isa=system.cpu6.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu6.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu6.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu6.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M7681,-24C7681,-24 8591,-24 8591,-24 8597,-24 8603,-30 8603,-36 8603,-36 8603,-380 8603,-380 8603,-386 8597,-392 8591,-392 8591,-392 7681,-392 7681,-392 7675,-392 7669,-386 7669,-380 7669,-380 7669,-36 7669,-36 7669,-30 7675,-24 7681,-24"/>
<text text-anchor="middle" x="8136" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu6 </text>
<text text-anchor="middle" x="8136" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust594" class="cluster">
<title>cluster_system_cpu6_mmu</title>
<g id="a_clust594"><a xlink:title="dtb=system.cpu6.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu6.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M8229,-147C8229,-147 8583,-147 8583,-147 8589,-147 8595,-153 8595,-159 8595,-159 8595,-334 8595,-334 8595,-340 8589,-346 8583,-346 8583,-346 8229,-346 8229,-346 8223,-346 8217,-340 8217,-334 8217,-334 8217,-159 8217,-159 8217,-153 8223,-147 8229,-147"/>
<text text-anchor="middle" x="8406" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="8406" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust595" class="cluster">
<title>cluster_system_cpu6_mmu_itb</title>
<g id="a_clust595"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8237,-155C8237,-155 8390,-155 8390,-155 8396,-155 8402,-161 8402,-167 8402,-167 8402,-288 8402,-288 8402,-294 8396,-300 8390,-300 8390,-300 8237,-300 8237,-300 8231,-300 8225,-294 8225,-288 8225,-288 8225,-167 8225,-167 8225,-161 8231,-155 8237,-155"/>
<text text-anchor="middle" x="8313.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="8313.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust596" class="cluster">
<title>cluster_system_cpu6_mmu_itb_walker</title>
<g id="a_clust596"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M8245,-163C8245,-163 8382,-163 8382,-163 8388,-163 8394,-169 8394,-175 8394,-175 8394,-242 8394,-242 8394,-248 8388,-254 8382,-254 8382,-254 8245,-254 8245,-254 8239,-254 8233,-248 8233,-242 8233,-242 8233,-175 8233,-175 8233,-169 8239,-163 8245,-163"/>
<text text-anchor="middle" x="8313.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8313.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust598" class="cluster">
<title>cluster_system_cpu6_mmu_dtb</title>
<g id="a_clust598"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8422,-155C8422,-155 8575,-155 8575,-155 8581,-155 8587,-161 8587,-167 8587,-167 8587,-288 8587,-288 8587,-294 8581,-300 8575,-300 8575,-300 8422,-300 8422,-300 8416,-300 8410,-294 8410,-288 8410,-288 8410,-167 8410,-167 8410,-161 8416,-155 8422,-155"/>
<text text-anchor="middle" x="8498.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="8498.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust599" class="cluster">
<title>cluster_system_cpu6_mmu_dtb_walker</title>
<g id="a_clust599"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M8430,-163C8430,-163 8567,-163 8567,-163 8573,-163 8579,-169 8579,-175 8579,-175 8579,-242 8579,-242 8579,-248 8573,-254 8567,-254 8567,-254 8430,-254 8430,-254 8424,-254 8418,-248 8418,-242 8418,-242 8418,-175 8418,-175 8418,-169 8424,-163 8430,-163"/>
<text text-anchor="middle" x="8498.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8498.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust665" class="cluster">
<title>cluster_system_cpu6_icache</title>
<g id="a_clust665"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7891,-32C7891,-32 8061,-32 8061,-32 8067,-32 8073,-38 8073,-44 8073,-44 8073,-111 8073,-111 8073,-117 8067,-123 8061,-123 8061,-123 7891,-123 7891,-123 7885,-123 7879,-117 7879,-111 7879,-111 7879,-44 7879,-44 7879,-38 7885,-32 7891,-32"/>
<text text-anchor="middle" x="7976" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="7976" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust671" class="cluster">
<title>cluster_system_cpu6_dcache</title>
<g id="a_clust671"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7689,-32C7689,-32 7859,-32 7859,-32 7865,-32 7871,-38 7871,-44 7871,-44 7871,-111 7871,-111 7871,-117 7865,-123 7859,-123 7859,-123 7689,-123 7689,-123 7683,-123 7677,-117 7677,-111 7677,-111 7677,-44 7677,-44 7677,-38 7683,-32 7689,-32"/>
<text text-anchor="middle" x="7774" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="7774" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust677" class="cluster">
<title>cluster_system_cpu6_itb_walker_cache</title>
<g id="a_clust677"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8104,-32C8104,-32 8274,-32 8274,-32 8280,-32 8286,-38 8286,-44 8286,-44 8286,-111 8286,-111 8286,-117 8280,-123 8274,-123 8274,-123 8104,-123 8104,-123 8098,-123 8092,-117 8092,-111 8092,-111 8092,-44 8092,-44 8092,-38 8098,-32 8104,-32"/>
<text text-anchor="middle" x="8189" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="8189" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust683" class="cluster">
<title>cluster_system_cpu6_dtb_walker_cache</title>
<g id="a_clust683"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8311,-32C8311,-32 8481,-32 8481,-32 8487,-32 8493,-38 8493,-44 8493,-44 8493,-111 8493,-111 8493,-117 8487,-123 8481,-123 8481,-123 8311,-123 8311,-123 8305,-123 8299,-117 8299,-111 8299,-111 8299,-44 8299,-44 8299,-38 8305,-32 8311,-32"/>
<text text-anchor="middle" x="8396" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="8396" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust689" class="cluster">
<title>cluster_system_cpu6_interrupts</title>
<g id="a_clust689"><a xlink:title="clk_domain=system.cpu6.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7907,-163C7907,-163 8197,-163 8197,-163 8203,-163 8209,-169 8209,-175 8209,-175 8209,-242 8209,-242 8209,-248 8203,-254 8197,-254 8197,-254 7907,-254 7907,-254 7901,-254 7895,-248 7895,-242 7895,-242 7895,-175 7895,-175 7895,-169 7901,-163 7907,-163"/>
<text text-anchor="middle" x="8052" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="8052" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust691" class="cluster">
<title>cluster_system_cpu7</title>
<g id="a_clust691"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu7.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=7&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu7.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu7.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu7.interrupts&#10;isa=system.cpu7.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu7.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu7.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu7.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4990,-24C4990,-24 5900,-24 5900,-24 5906,-24 5912,-30 5912,-36 5912,-36 5912,-380 5912,-380 5912,-386 5906,-392 5900,-392 5900,-392 4990,-392 4990,-392 4984,-392 4978,-386 4978,-380 4978,-380 4978,-36 4978,-36 4978,-30 4984,-24 4990,-24"/>
<text text-anchor="middle" x="5445" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu7 </text>
<text text-anchor="middle" x="5445" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust692" class="cluster">
<title>cluster_system_cpu7_mmu</title>
<g id="a_clust692"><a xlink:title="dtb=system.cpu7.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu7.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5538,-147C5538,-147 5892,-147 5892,-147 5898,-147 5904,-153 5904,-159 5904,-159 5904,-334 5904,-334 5904,-340 5898,-346 5892,-346 5892,-346 5538,-346 5538,-346 5532,-346 5526,-340 5526,-334 5526,-334 5526,-159 5526,-159 5526,-153 5532,-147 5538,-147"/>
<text text-anchor="middle" x="5715" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5715" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust693" class="cluster">
<title>cluster_system_cpu7_mmu_itb</title>
<g id="a_clust693"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5546,-155C5546,-155 5699,-155 5699,-155 5705,-155 5711,-161 5711,-167 5711,-167 5711,-288 5711,-288 5711,-294 5705,-300 5699,-300 5699,-300 5546,-300 5546,-300 5540,-300 5534,-294 5534,-288 5534,-288 5534,-167 5534,-167 5534,-161 5540,-155 5546,-155"/>
<text text-anchor="middle" x="5622.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5622.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust694" class="cluster">
<title>cluster_system_cpu7_mmu_itb_walker</title>
<g id="a_clust694"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5554,-163C5554,-163 5691,-163 5691,-163 5697,-163 5703,-169 5703,-175 5703,-175 5703,-242 5703,-242 5703,-248 5697,-254 5691,-254 5691,-254 5554,-254 5554,-254 5548,-254 5542,-248 5542,-242 5542,-242 5542,-175 5542,-175 5542,-169 5548,-163 5554,-163"/>
<text text-anchor="middle" x="5622.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5622.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust696" class="cluster">
<title>cluster_system_cpu7_mmu_dtb</title>
<g id="a_clust696"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5731,-155C5731,-155 5884,-155 5884,-155 5890,-155 5896,-161 5896,-167 5896,-167 5896,-288 5896,-288 5896,-294 5890,-300 5884,-300 5884,-300 5731,-300 5731,-300 5725,-300 5719,-294 5719,-288 5719,-288 5719,-167 5719,-167 5719,-161 5725,-155 5731,-155"/>
<text text-anchor="middle" x="5807.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5807.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust697" class="cluster">
<title>cluster_system_cpu7_mmu_dtb_walker</title>
<g id="a_clust697"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5739,-163C5739,-163 5876,-163 5876,-163 5882,-163 5888,-169 5888,-175 5888,-175 5888,-242 5888,-242 5888,-248 5882,-254 5876,-254 5876,-254 5739,-254 5739,-254 5733,-254 5727,-248 5727,-242 5727,-242 5727,-175 5727,-175 5727,-169 5733,-163 5739,-163"/>
<text text-anchor="middle" x="5807.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5807.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust763" class="cluster">
<title>cluster_system_cpu7_icache</title>
<g id="a_clust763"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5261,-32C5261,-32 5431,-32 5431,-32 5437,-32 5443,-38 5443,-44 5443,-44 5443,-111 5443,-111 5443,-117 5437,-123 5431,-123 5431,-123 5261,-123 5261,-123 5255,-123 5249,-117 5249,-111 5249,-111 5249,-44 5249,-44 5249,-38 5255,-32 5261,-32"/>
<text text-anchor="middle" x="5346" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5346" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust769" class="cluster">
<title>cluster_system_cpu7_dcache</title>
<g id="a_clust769"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5030,-32C5030,-32 5200,-32 5200,-32 5206,-32 5212,-38 5212,-44 5212,-44 5212,-111 5212,-111 5212,-117 5206,-123 5200,-123 5200,-123 5030,-123 5030,-123 5024,-123 5018,-117 5018,-111 5018,-111 5018,-44 5018,-44 5018,-38 5024,-32 5030,-32"/>
<text text-anchor="middle" x="5115" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5115" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust775" class="cluster">
<title>cluster_system_cpu7_itb_walker_cache</title>
<g id="a_clust775"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5520,-32C5520,-32 5690,-32 5690,-32 5696,-32 5702,-38 5702,-44 5702,-44 5702,-111 5702,-111 5702,-117 5696,-123 5690,-123 5690,-123 5520,-123 5520,-123 5514,-123 5508,-117 5508,-111 5508,-111 5508,-44 5508,-44 5508,-38 5514,-32 5520,-32"/>
<text text-anchor="middle" x="5605" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5605" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust781" class="cluster">
<title>cluster_system_cpu7_dtb_walker_cache</title>
<g id="a_clust781"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5722,-32C5722,-32 5892,-32 5892,-32 5898,-32 5904,-38 5904,-44 5904,-44 5904,-111 5904,-111 5904,-117 5898,-123 5892,-123 5892,-123 5722,-123 5722,-123 5716,-123 5710,-117 5710,-111 5710,-111 5710,-44 5710,-44 5710,-38 5716,-32 5722,-32"/>
<text text-anchor="middle" x="5807" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5807" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust787" class="cluster">
<title>cluster_system_cpu7_interrupts</title>
<g id="a_clust787"><a xlink:title="clk_domain=system.cpu7.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5216,-163C5216,-163 5506,-163 5506,-163 5512,-163 5518,-169 5518,-175 5518,-175 5518,-242 5518,-242 5518,-248 5512,-254 5506,-254 5506,-254 5216,-254 5216,-254 5210,-254 5204,-248 5204,-242 5204,-242 5204,-175 5204,-175 5204,-169 5210,-163 5216,-163"/>
<text text-anchor="middle" x="5361" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5361" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust793" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust793"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M5180,-400C5180,-400 5432,-400 5432,-400 5438,-400 5444,-406 5444,-412 5444,-412 5444,-479 5444,-479 5444,-485 5438,-491 5432,-491 5432,-491 5180,-491 5180,-491 5174,-491 5168,-485 5168,-479 5168,-479 5168,-412 5168,-412 5168,-406 5174,-400 5180,-400"/>
<text text-anchor="middle" x="5306" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="5306" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust796" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust796"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6626,-32C6626,-32 6796,-32 6796,-32 6802,-32 6808,-38 6808,-44 6808,-44 6808,-111 6808,-111 6808,-117 6802,-123 6796,-123 6796,-123 6626,-123 6626,-123 6620,-123 6614,-117 6614,-111 6614,-111 6614,-44 6614,-44 6614,-38 6620,-32 6626,-32"/>
<text text-anchor="middle" x="6711" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="6711" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust802" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust802"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M7397,-163C7397,-163 7649,-163 7649,-163 7655,-163 7661,-169 7661,-175 7661,-175 7661,-242 7661,-242 7661,-248 7655,-254 7649,-254 7649,-254 7397,-254 7397,-254 7391,-254 7385,-248 7385,-242 7385,-242 7385,-175 7385,-175 7385,-169 7391,-163 7397,-163"/>
<text text-anchor="middle" x="7523" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="7523" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust805" class="cluster">
<title>cluster_system_mem_ctrls00</title>
<g id="a_clust805"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls00.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls00.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M5942,-163C5942,-163 6022,-163 6022,-163 6028,-163 6034,-169 6034,-175 6034,-175 6034,-242 6034,-242 6034,-248 6028,-254 6022,-254 6022,-254 5942,-254 5942,-254 5936,-254 5930,-248 5930,-242 5930,-242 5930,-175 5930,-175 5930,-169 5936,-163 5942,-163"/>
<text text-anchor="middle" x="5982" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls00 </text>
<text text-anchor="middle" x="5982" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust809" class="cluster">
<title>cluster_system_mem_ctrls01</title>
<g id="a_clust809"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls01.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls01.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M6054,-163C6054,-163 6134,-163 6134,-163 6140,-163 6146,-169 6146,-175 6146,-175 6146,-242 6146,-242 6146,-248 6140,-254 6134,-254 6134,-254 6054,-254 6054,-254 6048,-254 6042,-248 6042,-242 6042,-242 6042,-175 6042,-175 6042,-169 6048,-163 6054,-163"/>
<text text-anchor="middle" x="6094" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls01 </text>
<text text-anchor="middle" x="6094" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust813" class="cluster">
<title>cluster_system_mem_ctrls02</title>
<g id="a_clust813"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls02.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls02.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M6166,-163C6166,-163 6246,-163 6246,-163 6252,-163 6258,-169 6258,-175 6258,-175 6258,-242 6258,-242 6258,-248 6252,-254 6246,-254 6246,-254 6166,-254 6166,-254 6160,-254 6154,-248 6154,-242 6154,-242 6154,-175 6154,-175 6154,-169 6160,-163 6166,-163"/>
<text text-anchor="middle" x="6206" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls02 </text>
<text text-anchor="middle" x="6206" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust817" class="cluster">
<title>cluster_system_mem_ctrls03</title>
<g id="a_clust817"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls03.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls03.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M6278,-163C6278,-163 6358,-163 6358,-163 6364,-163 6370,-169 6370,-175 6370,-175 6370,-242 6370,-242 6370,-248 6364,-254 6358,-254 6358,-254 6278,-254 6278,-254 6272,-254 6266,-248 6266,-242 6266,-242 6266,-175 6266,-175 6266,-169 6272,-163 6278,-163"/>
<text text-anchor="middle" x="6318" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls03 </text>
<text text-anchor="middle" x="6318" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust821" class="cluster">
<title>cluster_system_mem_ctrls04</title>
<g id="a_clust821"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls04.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls04.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M6390,-163C6390,-163 6470,-163 6470,-163 6476,-163 6482,-169 6482,-175 6482,-175 6482,-242 6482,-242 6482,-248 6476,-254 6470,-254 6470,-254 6390,-254 6390,-254 6384,-254 6378,-248 6378,-242 6378,-242 6378,-175 6378,-175 6378,-169 6384,-163 6390,-163"/>
<text text-anchor="middle" x="6430" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls04 </text>
<text text-anchor="middle" x="6430" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust825" class="cluster">
<title>cluster_system_mem_ctrls05</title>
<g id="a_clust825"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls05.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls05.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M6502,-163C6502,-163 6582,-163 6582,-163 6588,-163 6594,-169 6594,-175 6594,-175 6594,-242 6594,-242 6594,-248 6588,-254 6582,-254 6582,-254 6502,-254 6502,-254 6496,-254 6490,-248 6490,-242 6490,-242 6490,-175 6490,-175 6490,-169 6496,-163 6502,-163"/>
<text text-anchor="middle" x="6542" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls05 </text>
<text text-anchor="middle" x="6542" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust829" class="cluster">
<title>cluster_system_mem_ctrls06</title>
<g id="a_clust829"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls06.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls06.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M6614,-163C6614,-163 6694,-163 6694,-163 6700,-163 6706,-169 6706,-175 6706,-175 6706,-242 6706,-242 6706,-248 6700,-254 6694,-254 6694,-254 6614,-254 6614,-254 6608,-254 6602,-248 6602,-242 6602,-242 6602,-175 6602,-175 6602,-169 6608,-163 6614,-163"/>
<text text-anchor="middle" x="6654" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls06 </text>
<text text-anchor="middle" x="6654" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust833" class="cluster">
<title>cluster_system_mem_ctrls07</title>
<g id="a_clust833"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls07.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls07.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M6726,-163C6726,-163 6806,-163 6806,-163 6812,-163 6818,-169 6818,-175 6818,-175 6818,-242 6818,-242 6818,-248 6812,-254 6806,-254 6806,-254 6726,-254 6726,-254 6720,-254 6714,-248 6714,-242 6714,-242 6714,-175 6714,-175 6714,-169 6720,-163 6726,-163"/>
<text text-anchor="middle" x="6766" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls07 </text>
<text text-anchor="middle" x="6766" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust837" class="cluster">
<title>cluster_system_mem_ctrls08</title>
<g id="a_clust837"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls08.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls08.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M6838,-163C6838,-163 6918,-163 6918,-163 6924,-163 6930,-169 6930,-175 6930,-175 6930,-242 6930,-242 6930,-248 6924,-254 6918,-254 6918,-254 6838,-254 6838,-254 6832,-254 6826,-248 6826,-242 6826,-242 6826,-175 6826,-175 6826,-169 6832,-163 6838,-163"/>
<text text-anchor="middle" x="6878" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls08 </text>
<text text-anchor="middle" x="6878" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust841" class="cluster">
<title>cluster_system_mem_ctrls09</title>
<g id="a_clust841"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls09.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls09.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M6950,-163C6950,-163 7030,-163 7030,-163 7036,-163 7042,-169 7042,-175 7042,-175 7042,-242 7042,-242 7042,-248 7036,-254 7030,-254 7030,-254 6950,-254 6950,-254 6944,-254 6938,-248 6938,-242 6938,-242 6938,-175 6938,-175 6938,-169 6944,-163 6950,-163"/>
<text text-anchor="middle" x="6990" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls09 </text>
<text text-anchor="middle" x="6990" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust845" class="cluster">
<title>cluster_system_mem_ctrls10</title>
<g id="a_clust845"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls10.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls10.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M7062,-163C7062,-163 7142,-163 7142,-163 7148,-163 7154,-169 7154,-175 7154,-175 7154,-242 7154,-242 7154,-248 7148,-254 7142,-254 7142,-254 7062,-254 7062,-254 7056,-254 7050,-248 7050,-242 7050,-242 7050,-175 7050,-175 7050,-169 7056,-163 7062,-163"/>
<text text-anchor="middle" x="7102" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls10 </text>
<text text-anchor="middle" x="7102" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust849" class="cluster">
<title>cluster_system_mem_ctrls11</title>
<g id="a_clust849"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls11.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls11.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M7174,-163C7174,-163 7253,-163 7253,-163 7259,-163 7265,-169 7265,-175 7265,-175 7265,-242 7265,-242 7265,-248 7259,-254 7253,-254 7253,-254 7174,-254 7174,-254 7168,-254 7162,-248 7162,-242 7162,-242 7162,-175 7162,-175 7162,-169 7168,-163 7174,-163"/>
<text text-anchor="middle" x="7213.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls11 </text>
<text text-anchor="middle" x="7213.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust853" class="cluster">
<title>cluster_system_mem_ctrls12</title>
<g id="a_clust853"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls12.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls12.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M7285,-163C7285,-163 7365,-163 7365,-163 7371,-163 7377,-169 7377,-175 7377,-175 7377,-242 7377,-242 7377,-248 7371,-254 7365,-254 7365,-254 7285,-254 7285,-254 7279,-254 7273,-248 7273,-242 7273,-242 7273,-175 7273,-175 7273,-169 7279,-163 7285,-163"/>
<text text-anchor="middle" x="7325" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls12 </text>
<text text-anchor="middle" x="7325" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust857" class="cluster">
<title>cluster_system_mem_ctrls13</title>
<g id="a_clust857"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls13.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls13.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 116,-163 116,-163 122,-163 128,-169 128,-175 128,-175 128,-242 128,-242 128,-248 122,-254 116,-254 116,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="76" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls13 </text>
<text text-anchor="middle" x="76" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust861" class="cluster">
<title>cluster_system_mem_ctrls14</title>
<g id="a_clust861"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls14.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls14.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M148,-163C148,-163 228,-163 228,-163 234,-163 240,-169 240,-175 240,-175 240,-242 240,-242 240,-248 234,-254 228,-254 228,-254 148,-254 148,-254 142,-254 136,-248 136,-242 136,-242 136,-175 136,-175 136,-169 142,-163 148,-163"/>
<text text-anchor="middle" x="188" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls14 </text>
<text text-anchor="middle" x="188" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust865" class="cluster">
<title>cluster_system_mem_ctrls15</title>
<g id="a_clust865"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls15.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls15.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M260,-163C260,-163 340,-163 340,-163 346,-163 352,-169 352,-175 352,-175 352,-242 352,-242 352,-248 346,-254 340,-254 340,-254 260,-254 260,-254 254,-254 248,-248 248,-242 248,-242 248,-175 248,-175 248,-169 254,-163 260,-163"/>
<text text-anchor="middle" x="300" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls15 </text>
<text text-anchor="middle" x="300" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust869" class="cluster">
<title>cluster_system_mem_ctrls16</title>
<g id="a_clust869"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls16.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls16.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M372,-163C372,-163 452,-163 452,-163 458,-163 464,-169 464,-175 464,-175 464,-242 464,-242 464,-248 458,-254 452,-254 452,-254 372,-254 372,-254 366,-254 360,-248 360,-242 360,-242 360,-175 360,-175 360,-169 366,-163 372,-163"/>
<text text-anchor="middle" x="412" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls16 </text>
<text text-anchor="middle" x="412" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust873" class="cluster">
<title>cluster_system_mem_ctrls17</title>
<g id="a_clust873"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls17.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls17.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M484,-163C484,-163 564,-163 564,-163 570,-163 576,-169 576,-175 576,-175 576,-242 576,-242 576,-248 570,-254 564,-254 564,-254 484,-254 484,-254 478,-254 472,-248 472,-242 472,-242 472,-175 472,-175 472,-169 478,-163 484,-163"/>
<text text-anchor="middle" x="524" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls17 </text>
<text text-anchor="middle" x="524" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust877" class="cluster">
<title>cluster_system_mem_ctrls18</title>
<g id="a_clust877"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls18.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls18.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M596,-163C596,-163 676,-163 676,-163 682,-163 688,-169 688,-175 688,-175 688,-242 688,-242 688,-248 682,-254 676,-254 676,-254 596,-254 596,-254 590,-254 584,-248 584,-242 584,-242 584,-175 584,-175 584,-169 590,-163 596,-163"/>
<text text-anchor="middle" x="636" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls18 </text>
<text text-anchor="middle" x="636" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust881" class="cluster">
<title>cluster_system_mem_ctrls19</title>
<g id="a_clust881"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls19.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls19.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M708,-163C708,-163 788,-163 788,-163 794,-163 800,-169 800,-175 800,-175 800,-242 800,-242 800,-248 794,-254 788,-254 788,-254 708,-254 708,-254 702,-254 696,-248 696,-242 696,-242 696,-175 696,-175 696,-169 702,-163 708,-163"/>
<text text-anchor="middle" x="748" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls19 </text>
<text text-anchor="middle" x="748" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust885" class="cluster">
<title>cluster_system_mem_ctrls20</title>
<g id="a_clust885"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls20.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls20.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M820,-163C820,-163 900,-163 900,-163 906,-163 912,-169 912,-175 912,-175 912,-242 912,-242 912,-248 906,-254 900,-254 900,-254 820,-254 820,-254 814,-254 808,-248 808,-242 808,-242 808,-175 808,-175 808,-169 814,-163 820,-163"/>
<text text-anchor="middle" x="860" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls20 </text>
<text text-anchor="middle" x="860" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust889" class="cluster">
<title>cluster_system_mem_ctrls21</title>
<g id="a_clust889"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls21.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls21.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M932,-163C932,-163 1012,-163 1012,-163 1018,-163 1024,-169 1024,-175 1024,-175 1024,-242 1024,-242 1024,-248 1018,-254 1012,-254 1012,-254 932,-254 932,-254 926,-254 920,-248 920,-242 920,-242 920,-175 920,-175 920,-169 926,-163 932,-163"/>
<text text-anchor="middle" x="972" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls21 </text>
<text text-anchor="middle" x="972" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust893" class="cluster">
<title>cluster_system_mem_ctrls22</title>
<g id="a_clust893"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls22.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls22.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1044,-163C1044,-163 1124,-163 1124,-163 1130,-163 1136,-169 1136,-175 1136,-175 1136,-242 1136,-242 1136,-248 1130,-254 1124,-254 1124,-254 1044,-254 1044,-254 1038,-254 1032,-248 1032,-242 1032,-242 1032,-175 1032,-175 1032,-169 1038,-163 1044,-163"/>
<text text-anchor="middle" x="1084" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls22 </text>
<text text-anchor="middle" x="1084" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust897" class="cluster">
<title>cluster_system_mem_ctrls23</title>
<g id="a_clust897"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls23.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls23.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1156,-163C1156,-163 1236,-163 1236,-163 1242,-163 1248,-169 1248,-175 1248,-175 1248,-242 1248,-242 1248,-248 1242,-254 1236,-254 1236,-254 1156,-254 1156,-254 1150,-254 1144,-248 1144,-242 1144,-242 1144,-175 1144,-175 1144,-169 1150,-163 1156,-163"/>
<text text-anchor="middle" x="1196" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls23 </text>
<text text-anchor="middle" x="1196" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust901" class="cluster">
<title>cluster_system_mem_ctrls24</title>
<g id="a_clust901"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls24.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls24.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1268,-163C1268,-163 1348,-163 1348,-163 1354,-163 1360,-169 1360,-175 1360,-175 1360,-242 1360,-242 1360,-248 1354,-254 1348,-254 1348,-254 1268,-254 1268,-254 1262,-254 1256,-248 1256,-242 1256,-242 1256,-175 1256,-175 1256,-169 1262,-163 1268,-163"/>
<text text-anchor="middle" x="1308" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls24 </text>
<text text-anchor="middle" x="1308" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust905" class="cluster">
<title>cluster_system_mem_ctrls25</title>
<g id="a_clust905"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls25.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls25.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1380,-163C1380,-163 1460,-163 1460,-163 1466,-163 1472,-169 1472,-175 1472,-175 1472,-242 1472,-242 1472,-248 1466,-254 1460,-254 1460,-254 1380,-254 1380,-254 1374,-254 1368,-248 1368,-242 1368,-242 1368,-175 1368,-175 1368,-169 1374,-163 1380,-163"/>
<text text-anchor="middle" x="1420" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls25 </text>
<text text-anchor="middle" x="1420" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust909" class="cluster">
<title>cluster_system_mem_ctrls26</title>
<g id="a_clust909"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls26.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls26.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1492,-163C1492,-163 1572,-163 1572,-163 1578,-163 1584,-169 1584,-175 1584,-175 1584,-242 1584,-242 1584,-248 1578,-254 1572,-254 1572,-254 1492,-254 1492,-254 1486,-254 1480,-248 1480,-242 1480,-242 1480,-175 1480,-175 1480,-169 1486,-163 1492,-163"/>
<text text-anchor="middle" x="1532" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls26 </text>
<text text-anchor="middle" x="1532" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust913" class="cluster">
<title>cluster_system_mem_ctrls27</title>
<g id="a_clust913"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls27.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls27.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1604,-163C1604,-163 1684,-163 1684,-163 1690,-163 1696,-169 1696,-175 1696,-175 1696,-242 1696,-242 1696,-248 1690,-254 1684,-254 1684,-254 1604,-254 1604,-254 1598,-254 1592,-248 1592,-242 1592,-242 1592,-175 1592,-175 1592,-169 1598,-163 1604,-163"/>
<text text-anchor="middle" x="1644" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls27 </text>
<text text-anchor="middle" x="1644" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust917" class="cluster">
<title>cluster_system_mem_ctrls28</title>
<g id="a_clust917"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls28.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls28.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1716,-163C1716,-163 1796,-163 1796,-163 1802,-163 1808,-169 1808,-175 1808,-175 1808,-242 1808,-242 1808,-248 1802,-254 1796,-254 1796,-254 1716,-254 1716,-254 1710,-254 1704,-248 1704,-242 1704,-242 1704,-175 1704,-175 1704,-169 1710,-163 1716,-163"/>
<text text-anchor="middle" x="1756" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls28 </text>
<text text-anchor="middle" x="1756" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust921" class="cluster">
<title>cluster_system_mem_ctrls29</title>
<g id="a_clust921"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls29.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls29.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1828,-163C1828,-163 1908,-163 1908,-163 1914,-163 1920,-169 1920,-175 1920,-175 1920,-242 1920,-242 1920,-248 1914,-254 1908,-254 1908,-254 1828,-254 1828,-254 1822,-254 1816,-248 1816,-242 1816,-242 1816,-175 1816,-175 1816,-169 1822,-163 1828,-163"/>
<text text-anchor="middle" x="1868" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls29 </text>
<text text-anchor="middle" x="1868" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust925" class="cluster">
<title>cluster_system_mem_ctrls30</title>
<g id="a_clust925"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls30.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls30.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1940,-163C1940,-163 2020,-163 2020,-163 2026,-163 2032,-169 2032,-175 2032,-175 2032,-242 2032,-242 2032,-248 2026,-254 2020,-254 2020,-254 1940,-254 1940,-254 1934,-254 1928,-248 1928,-242 1928,-242 1928,-175 1928,-175 1928,-169 1934,-163 1940,-163"/>
<text text-anchor="middle" x="1980" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls30 </text>
<text text-anchor="middle" x="1980" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust929" class="cluster">
<title>cluster_system_mem_ctrls31</title>
<g id="a_clust929"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls31.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls31.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M2052,-163C2052,-163 2132,-163 2132,-163 2138,-163 2144,-169 2144,-175 2144,-175 2144,-242 2144,-242 2144,-248 2138,-254 2132,-254 2132,-254 2052,-254 2052,-254 2046,-254 2040,-248 2040,-242 2040,-242 2040,-175 2040,-175 2040,-169 2046,-163 2052,-163"/>
<text text-anchor="middle" x="2092" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls31 </text>
<text text-anchor="middle" x="2092" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M5342,-539.5C5342,-539.5 5414,-539.5 5414,-539.5 5420,-539.5 5426,-545.5 5426,-551.5 5426,-551.5 5426,-563.5 5426,-563.5 5426,-569.5 5420,-575.5 5414,-575.5 5414,-575.5 5342,-575.5 5342,-575.5 5336,-575.5 5330,-569.5 5330,-563.5 5330,-563.5 5330,-551.5 5330,-551.5 5330,-545.5 5336,-539.5 5342,-539.5"/>
<text text-anchor="middle" x="5378" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node122" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5332,-408.5C5332,-408.5 5424,-408.5 5424,-408.5 5430,-408.5 5436,-414.5 5436,-420.5 5436,-420.5 5436,-432.5 5436,-432.5 5436,-438.5 5430,-444.5 5424,-444.5 5424,-444.5 5332,-444.5 5332,-444.5 5326,-444.5 5320,-438.5 5320,-432.5 5320,-432.5 5320,-420.5 5320,-420.5 5320,-414.5 5326,-408.5 5332,-408.5"/>
<text text-anchor="middle" x="5378" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M5378,-539.285C5378,-517.3856 5378,-480.3861 5378,-454.7663"/>
<polygon fill="#000000" stroke="#000000" points="5381.5001,-454.5603 5378,-444.5603 5374.5001,-454.5603 5381.5001,-454.5603"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M10631,-171.5C10631,-171.5 10699,-171.5 10699,-171.5 10705,-171.5 10711,-177.5 10711,-183.5 10711,-183.5 10711,-195.5 10711,-195.5 10711,-201.5 10705,-207.5 10699,-207.5 10699,-207.5 10631,-207.5 10631,-207.5 10625,-207.5 10619,-201.5 10619,-195.5 10619,-195.5 10619,-183.5 10619,-183.5 10619,-177.5 10625,-171.5 10631,-171.5"/>
<text text-anchor="middle" x="10665" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10827,-40.5C10827,-40.5 10879,-40.5 10879,-40.5 10885,-40.5 10891,-46.5 10891,-52.5 10891,-52.5 10891,-64.5 10891,-64.5 10891,-70.5 10885,-76.5 10879,-76.5 10879,-76.5 10827,-76.5 10827,-76.5 10821,-76.5 10815,-70.5 10815,-64.5 10815,-64.5 10815,-52.5 10815,-52.5 10815,-46.5 10821,-40.5 10827,-40.5"/>
<text text-anchor="middle" x="10853" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M10683.3708,-171.2426C10692.7563,-162.8042 10704.7606,-153.2836 10717,-147 10753.4461,-128.289 10772.2391,-146.2082 10806,-123 10819.8228,-113.4978 10831.0828,-98.5584 10839.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="10842.1647,-87.1631 10844.1475,-76.7554 10836.1072,-83.6549 10842.1647,-87.1631"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M10515,-171.5C10515,-171.5 10589,-171.5 10589,-171.5 10595,-171.5 10601,-177.5 10601,-183.5 10601,-183.5 10601,-195.5 10601,-195.5 10601,-201.5 10595,-207.5 10589,-207.5 10589,-207.5 10515,-207.5 10515,-207.5 10509,-207.5 10503,-201.5 10503,-195.5 10503,-195.5 10503,-183.5 10503,-183.5 10503,-177.5 10509,-171.5 10515,-171.5"/>
<text text-anchor="middle" x="10552" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10625,-40.5C10625,-40.5 10677,-40.5 10677,-40.5 10683,-40.5 10689,-46.5 10689,-52.5 10689,-52.5 10689,-64.5 10689,-64.5 10689,-70.5 10683,-76.5 10677,-76.5 10677,-76.5 10625,-76.5 10625,-76.5 10619,-76.5 10613,-70.5 10613,-64.5 10613,-64.5 10613,-52.5 10613,-52.5 10613,-46.5 10619,-40.5 10625,-40.5"/>
<text text-anchor="middle" x="10651" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M10566.5148,-171.2823C10577.0386,-157.9906 10591.5488,-139.4922 10604,-123 10613.4051,-110.5426 10623.6343,-96.5585 10632.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="10634.9809,-86.8496 10637.9943,-76.6923 10629.3044,-82.7534 10634.9809,-86.8496"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11079,-171.5C11079,-171.5 11109,-171.5 11109,-171.5 11115,-171.5 11121,-177.5 11121,-183.5 11121,-183.5 11121,-195.5 11121,-195.5 11121,-201.5 11115,-207.5 11109,-207.5 11109,-207.5 11079,-207.5 11079,-207.5 11073,-207.5 11067,-201.5 11067,-195.5 11067,-195.5 11067,-183.5 11067,-183.5 11067,-177.5 11073,-171.5 11079,-171.5"/>
<text text-anchor="middle" x="11094" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11040,-40.5C11040,-40.5 11092,-40.5 11092,-40.5 11098,-40.5 11104,-46.5 11104,-52.5 11104,-52.5 11104,-64.5 11104,-64.5 11104,-70.5 11098,-76.5 11092,-76.5 11092,-76.5 11040,-76.5 11040,-76.5 11034,-76.5 11028,-70.5 11028,-64.5 11028,-64.5 11028,-52.5 11028,-52.5 11028,-46.5 11034,-40.5 11040,-40.5"/>
<text text-anchor="middle" x="11066" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M11090.1067,-171.285C11085.405,-149.2878 11077.447,-112.0554 11071.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="11075.3732,-85.6078 11069.8602,-76.5603 11068.5278,-87.071 11075.3732,-85.6078"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M11264,-171.5C11264,-171.5 11294,-171.5 11294,-171.5 11300,-171.5 11306,-177.5 11306,-183.5 11306,-183.5 11306,-195.5 11306,-195.5 11306,-201.5 11300,-207.5 11294,-207.5 11294,-207.5 11264,-207.5 11264,-207.5 11258,-207.5 11252,-201.5 11252,-195.5 11252,-195.5 11252,-183.5 11252,-183.5 11252,-177.5 11258,-171.5 11264,-171.5"/>
<text text-anchor="middle" x="11279" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M11247,-40.5C11247,-40.5 11299,-40.5 11299,-40.5 11305,-40.5 11311,-46.5 11311,-52.5 11311,-52.5 11311,-64.5 11311,-64.5 11311,-70.5 11305,-76.5 11299,-76.5 11299,-76.5 11247,-76.5 11247,-76.5 11241,-76.5 11235,-70.5 11235,-64.5 11235,-64.5 11235,-52.5 11235,-52.5 11235,-46.5 11241,-40.5 11247,-40.5"/>
<text text-anchor="middle" x="11273" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M11278.1657,-171.285C11277.1627,-149.3856 11275.4681,-112.3861 11274.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="11277.7812,-86.3896 11273.8272,-76.5603 11270.7885,-86.71 11277.7812,-86.3896"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10725,-40.5C10725,-40.5 10785,-40.5 10785,-40.5 10791,-40.5 10797,-46.5 10797,-52.5 10797,-52.5 10797,-64.5 10797,-64.5 10797,-70.5 10791,-76.5 10785,-76.5 10785,-76.5 10725,-76.5 10725,-76.5 10719,-76.5 10713,-70.5 10713,-64.5 10713,-64.5 10713,-52.5 10713,-52.5 10713,-46.5 10719,-40.5 10725,-40.5"/>
<text text-anchor="middle" x="10755" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10523,-40.5C10523,-40.5 10583,-40.5 10583,-40.5 10589,-40.5 10595,-46.5 10595,-52.5 10595,-52.5 10595,-64.5 10595,-64.5 10595,-70.5 10589,-76.5 10583,-76.5 10583,-76.5 10523,-76.5 10523,-76.5 10517,-76.5 10511,-70.5 10511,-64.5 10511,-64.5 10511,-52.5 10511,-52.5 10511,-46.5 10517,-40.5 10523,-40.5"/>
<text text-anchor="middle" x="10553" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10938,-40.5C10938,-40.5 10998,-40.5 10998,-40.5 11004,-40.5 11010,-46.5 11010,-52.5 11010,-52.5 11010,-64.5 11010,-64.5 11010,-70.5 11004,-76.5 10998,-76.5 10998,-76.5 10938,-76.5 10938,-76.5 10932,-76.5 10926,-70.5 10926,-64.5 10926,-64.5 10926,-52.5 10926,-52.5 10926,-46.5 10932,-40.5 10938,-40.5"/>
<text text-anchor="middle" x="10968" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M11145,-40.5C11145,-40.5 11205,-40.5 11205,-40.5 11211,-40.5 11217,-46.5 11217,-52.5 11217,-52.5 11217,-64.5 11217,-64.5 11217,-70.5 11211,-76.5 11205,-76.5 11205,-76.5 11145,-76.5 11145,-76.5 11139,-76.5 11133,-70.5 11133,-64.5 11133,-64.5 11133,-52.5 11133,-52.5 11133,-46.5 11139,-40.5 11145,-40.5"/>
<text text-anchor="middle" x="11175" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M10937.5,-171.5C10937.5,-171.5 11014.5,-171.5 11014.5,-171.5 11020.5,-171.5 11026.5,-177.5 11026.5,-183.5 11026.5,-183.5 11026.5,-195.5 11026.5,-195.5 11026.5,-201.5 11020.5,-207.5 11014.5,-207.5 11014.5,-207.5 10937.5,-207.5 10937.5,-207.5 10931.5,-207.5 10925.5,-201.5 10925.5,-195.5 10925.5,-195.5 10925.5,-183.5 10925.5,-183.5 10925.5,-177.5 10931.5,-171.5 10937.5,-171.5"/>
<text text-anchor="middle" x="10976" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M10813,-171.5C10813,-171.5 10895,-171.5 10895,-171.5 10901,-171.5 10907,-177.5 10907,-183.5 10907,-183.5 10907,-195.5 10907,-195.5 10907,-201.5 10901,-207.5 10895,-207.5 10895,-207.5 10813,-207.5 10813,-207.5 10807,-207.5 10801,-201.5 10801,-195.5 10801,-195.5 10801,-183.5 10801,-183.5 10801,-177.5 10807,-171.5 10813,-171.5"/>
<text text-anchor="middle" x="10854" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M10741,-171.5C10741,-171.5 10771,-171.5 10771,-171.5 10777,-171.5 10783,-177.5 10783,-183.5 10783,-183.5 10783,-195.5 10783,-195.5 10783,-201.5 10777,-207.5 10771,-207.5 10771,-207.5 10741,-207.5 10741,-207.5 10735,-207.5 10729,-201.5 10729,-195.5 10729,-195.5 10729,-183.5 10729,-183.5 10729,-177.5 10735,-171.5 10741,-171.5"/>
<text text-anchor="middle" x="10756" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M8747,-171.5C8747,-171.5 8815,-171.5 8815,-171.5 8821,-171.5 8827,-177.5 8827,-183.5 8827,-183.5 8827,-195.5 8827,-195.5 8827,-201.5 8821,-207.5 8815,-207.5 8815,-207.5 8747,-207.5 8747,-207.5 8741,-207.5 8735,-201.5 8735,-195.5 8735,-195.5 8735,-183.5 8735,-183.5 8735,-177.5 8741,-171.5 8747,-171.5"/>
<text text-anchor="middle" x="8781" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8943,-40.5C8943,-40.5 8995,-40.5 8995,-40.5 9001,-40.5 9007,-46.5 9007,-52.5 9007,-52.5 9007,-64.5 9007,-64.5 9007,-70.5 9001,-76.5 8995,-76.5 8995,-76.5 8943,-76.5 8943,-76.5 8937,-76.5 8931,-70.5 8931,-64.5 8931,-64.5 8931,-52.5 8931,-52.5 8931,-46.5 8937,-40.5 8943,-40.5"/>
<text text-anchor="middle" x="8969" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M8799.3708,-171.2426C8808.7563,-162.8042 8820.7606,-153.2836 8833,-147 8869.4461,-128.289 8888.2391,-146.2082 8922,-123 8935.8228,-113.4978 8947.0828,-98.5584 8955.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="8958.1647,-87.1631 8960.1475,-76.7554 8952.1072,-83.6549 8958.1647,-87.1631"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M8631,-171.5C8631,-171.5 8705,-171.5 8705,-171.5 8711,-171.5 8717,-177.5 8717,-183.5 8717,-183.5 8717,-195.5 8717,-195.5 8717,-201.5 8711,-207.5 8705,-207.5 8705,-207.5 8631,-207.5 8631,-207.5 8625,-207.5 8619,-201.5 8619,-195.5 8619,-195.5 8619,-183.5 8619,-183.5 8619,-177.5 8625,-171.5 8631,-171.5"/>
<text text-anchor="middle" x="8668" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8741,-40.5C8741,-40.5 8793,-40.5 8793,-40.5 8799,-40.5 8805,-46.5 8805,-52.5 8805,-52.5 8805,-64.5 8805,-64.5 8805,-70.5 8799,-76.5 8793,-76.5 8793,-76.5 8741,-76.5 8741,-76.5 8735,-76.5 8729,-70.5 8729,-64.5 8729,-64.5 8729,-52.5 8729,-52.5 8729,-46.5 8735,-40.5 8741,-40.5"/>
<text text-anchor="middle" x="8767" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M8682.5148,-171.2823C8693.0386,-157.9906 8707.5488,-139.4922 8720,-123 8729.4051,-110.5426 8739.6343,-96.5585 8748.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="8750.9809,-86.8496 8753.9943,-76.6923 8745.3044,-82.7534 8750.9809,-86.8496"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9195,-171.5C9195,-171.5 9225,-171.5 9225,-171.5 9231,-171.5 9237,-177.5 9237,-183.5 9237,-183.5 9237,-195.5 9237,-195.5 9237,-201.5 9231,-207.5 9225,-207.5 9225,-207.5 9195,-207.5 9195,-207.5 9189,-207.5 9183,-201.5 9183,-195.5 9183,-195.5 9183,-183.5 9183,-183.5 9183,-177.5 9189,-171.5 9195,-171.5"/>
<text text-anchor="middle" x="9210" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9156,-40.5C9156,-40.5 9208,-40.5 9208,-40.5 9214,-40.5 9220,-46.5 9220,-52.5 9220,-52.5 9220,-64.5 9220,-64.5 9220,-70.5 9214,-76.5 9208,-76.5 9208,-76.5 9156,-76.5 9156,-76.5 9150,-76.5 9144,-70.5 9144,-64.5 9144,-64.5 9144,-52.5 9144,-52.5 9144,-46.5 9150,-40.5 9156,-40.5"/>
<text text-anchor="middle" x="9182" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M9206.1067,-171.285C9201.405,-149.2878 9193.447,-112.0554 9187.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="9191.3732,-85.6078 9185.8602,-76.5603 9184.5278,-87.071 9191.3732,-85.6078"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M9380,-171.5C9380,-171.5 9410,-171.5 9410,-171.5 9416,-171.5 9422,-177.5 9422,-183.5 9422,-183.5 9422,-195.5 9422,-195.5 9422,-201.5 9416,-207.5 9410,-207.5 9410,-207.5 9380,-207.5 9380,-207.5 9374,-207.5 9368,-201.5 9368,-195.5 9368,-195.5 9368,-183.5 9368,-183.5 9368,-177.5 9374,-171.5 9380,-171.5"/>
<text text-anchor="middle" x="9395" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9363,-40.5C9363,-40.5 9415,-40.5 9415,-40.5 9421,-40.5 9427,-46.5 9427,-52.5 9427,-52.5 9427,-64.5 9427,-64.5 9427,-70.5 9421,-76.5 9415,-76.5 9415,-76.5 9363,-76.5 9363,-76.5 9357,-76.5 9351,-70.5 9351,-64.5 9351,-64.5 9351,-52.5 9351,-52.5 9351,-46.5 9357,-40.5 9363,-40.5"/>
<text text-anchor="middle" x="9389" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M9394.1657,-171.285C9393.1627,-149.3856 9391.4681,-112.3861 9390.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="9393.7812,-86.3896 9389.8272,-76.5603 9386.7885,-86.71 9393.7812,-86.3896"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8841,-40.5C8841,-40.5 8901,-40.5 8901,-40.5 8907,-40.5 8913,-46.5 8913,-52.5 8913,-52.5 8913,-64.5 8913,-64.5 8913,-70.5 8907,-76.5 8901,-76.5 8901,-76.5 8841,-76.5 8841,-76.5 8835,-76.5 8829,-70.5 8829,-64.5 8829,-64.5 8829,-52.5 8829,-52.5 8829,-46.5 8835,-40.5 8841,-40.5"/>
<text text-anchor="middle" x="8871" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8639,-40.5C8639,-40.5 8699,-40.5 8699,-40.5 8705,-40.5 8711,-46.5 8711,-52.5 8711,-52.5 8711,-64.5 8711,-64.5 8711,-70.5 8705,-76.5 8699,-76.5 8699,-76.5 8639,-76.5 8639,-76.5 8633,-76.5 8627,-70.5 8627,-64.5 8627,-64.5 8627,-52.5 8627,-52.5 8627,-46.5 8633,-40.5 8639,-40.5"/>
<text text-anchor="middle" x="8669" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9054,-40.5C9054,-40.5 9114,-40.5 9114,-40.5 9120,-40.5 9126,-46.5 9126,-52.5 9126,-52.5 9126,-64.5 9126,-64.5 9126,-70.5 9120,-76.5 9114,-76.5 9114,-76.5 9054,-76.5 9054,-76.5 9048,-76.5 9042,-70.5 9042,-64.5 9042,-64.5 9042,-52.5 9042,-52.5 9042,-46.5 9048,-40.5 9054,-40.5"/>
<text text-anchor="middle" x="9084" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9261,-40.5C9261,-40.5 9321,-40.5 9321,-40.5 9327,-40.5 9333,-46.5 9333,-52.5 9333,-52.5 9333,-64.5 9333,-64.5 9333,-70.5 9327,-76.5 9321,-76.5 9321,-76.5 9261,-76.5 9261,-76.5 9255,-76.5 9249,-70.5 9249,-64.5 9249,-64.5 9249,-52.5 9249,-52.5 9249,-46.5 9255,-40.5 9261,-40.5"/>
<text text-anchor="middle" x="9291" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M9053.5,-171.5C9053.5,-171.5 9130.5,-171.5 9130.5,-171.5 9136.5,-171.5 9142.5,-177.5 9142.5,-183.5 9142.5,-183.5 9142.5,-195.5 9142.5,-195.5 9142.5,-201.5 9136.5,-207.5 9130.5,-207.5 9130.5,-207.5 9053.5,-207.5 9053.5,-207.5 9047.5,-207.5 9041.5,-201.5 9041.5,-195.5 9041.5,-195.5 9041.5,-183.5 9041.5,-183.5 9041.5,-177.5 9047.5,-171.5 9053.5,-171.5"/>
<text text-anchor="middle" x="9092" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M8929,-171.5C8929,-171.5 9011,-171.5 9011,-171.5 9017,-171.5 9023,-177.5 9023,-183.5 9023,-183.5 9023,-195.5 9023,-195.5 9023,-201.5 9017,-207.5 9011,-207.5 9011,-207.5 8929,-207.5 8929,-207.5 8923,-207.5 8917,-201.5 8917,-195.5 8917,-195.5 8917,-183.5 8917,-183.5 8917,-177.5 8923,-171.5 8929,-171.5"/>
<text text-anchor="middle" x="8970" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M8857,-171.5C8857,-171.5 8887,-171.5 8887,-171.5 8893,-171.5 8899,-177.5 8899,-183.5 8899,-183.5 8899,-195.5 8899,-195.5 8899,-201.5 8893,-207.5 8887,-207.5 8887,-207.5 8857,-207.5 8857,-207.5 8851,-207.5 8845,-201.5 8845,-195.5 8845,-195.5 8845,-183.5 8845,-183.5 8845,-177.5 8851,-171.5 8857,-171.5"/>
<text text-anchor="middle" x="8872" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M9689,-171.5C9689,-171.5 9757,-171.5 9757,-171.5 9763,-171.5 9769,-177.5 9769,-183.5 9769,-183.5 9769,-195.5 9769,-195.5 9769,-201.5 9763,-207.5 9757,-207.5 9757,-207.5 9689,-207.5 9689,-207.5 9683,-207.5 9677,-201.5 9677,-195.5 9677,-195.5 9677,-183.5 9677,-183.5 9677,-177.5 9683,-171.5 9689,-171.5"/>
<text text-anchor="middle" x="9723" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9885,-40.5C9885,-40.5 9937,-40.5 9937,-40.5 9943,-40.5 9949,-46.5 9949,-52.5 9949,-52.5 9949,-64.5 9949,-64.5 9949,-70.5 9943,-76.5 9937,-76.5 9937,-76.5 9885,-76.5 9885,-76.5 9879,-76.5 9873,-70.5 9873,-64.5 9873,-64.5 9873,-52.5 9873,-52.5 9873,-46.5 9879,-40.5 9885,-40.5"/>
<text text-anchor="middle" x="9911" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M9741.3708,-171.2426C9750.7563,-162.8042 9762.7606,-153.2836 9775,-147 9811.4461,-128.289 9830.2391,-146.2082 9864,-123 9877.8228,-113.4978 9889.0828,-98.5584 9897.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="9900.1647,-87.1631 9902.1475,-76.7554 9894.1072,-83.6549 9900.1647,-87.1631"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M9573,-171.5C9573,-171.5 9647,-171.5 9647,-171.5 9653,-171.5 9659,-177.5 9659,-183.5 9659,-183.5 9659,-195.5 9659,-195.5 9659,-201.5 9653,-207.5 9647,-207.5 9647,-207.5 9573,-207.5 9573,-207.5 9567,-207.5 9561,-201.5 9561,-195.5 9561,-195.5 9561,-183.5 9561,-183.5 9561,-177.5 9567,-171.5 9573,-171.5"/>
<text text-anchor="middle" x="9610" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M9683,-40.5C9683,-40.5 9735,-40.5 9735,-40.5 9741,-40.5 9747,-46.5 9747,-52.5 9747,-52.5 9747,-64.5 9747,-64.5 9747,-70.5 9741,-76.5 9735,-76.5 9735,-76.5 9683,-76.5 9683,-76.5 9677,-76.5 9671,-70.5 9671,-64.5 9671,-64.5 9671,-52.5 9671,-52.5 9671,-46.5 9677,-40.5 9683,-40.5"/>
<text text-anchor="middle" x="9709" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M9624.5148,-171.2823C9635.0386,-157.9906 9649.5488,-139.4922 9662,-123 9671.4051,-110.5426 9681.6343,-96.5585 9690.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="9692.9809,-86.8496 9695.9943,-76.6923 9687.3044,-82.7534 9692.9809,-86.8496"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10137,-171.5C10137,-171.5 10167,-171.5 10167,-171.5 10173,-171.5 10179,-177.5 10179,-183.5 10179,-183.5 10179,-195.5 10179,-195.5 10179,-201.5 10173,-207.5 10167,-207.5 10167,-207.5 10137,-207.5 10137,-207.5 10131,-207.5 10125,-201.5 10125,-195.5 10125,-195.5 10125,-183.5 10125,-183.5 10125,-177.5 10131,-171.5 10137,-171.5"/>
<text text-anchor="middle" x="10152" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10098,-40.5C10098,-40.5 10150,-40.5 10150,-40.5 10156,-40.5 10162,-46.5 10162,-52.5 10162,-52.5 10162,-64.5 10162,-64.5 10162,-70.5 10156,-76.5 10150,-76.5 10150,-76.5 10098,-76.5 10098,-76.5 10092,-76.5 10086,-70.5 10086,-64.5 10086,-64.5 10086,-52.5 10086,-52.5 10086,-46.5 10092,-40.5 10098,-40.5"/>
<text text-anchor="middle" x="10124" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M10148.1067,-171.285C10143.405,-149.2878 10135.447,-112.0554 10129.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="10133.3732,-85.6078 10127.8602,-76.5603 10126.5278,-87.071 10133.3732,-85.6078"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M10322,-171.5C10322,-171.5 10352,-171.5 10352,-171.5 10358,-171.5 10364,-177.5 10364,-183.5 10364,-183.5 10364,-195.5 10364,-195.5 10364,-201.5 10358,-207.5 10352,-207.5 10352,-207.5 10322,-207.5 10322,-207.5 10316,-207.5 10310,-201.5 10310,-195.5 10310,-195.5 10310,-183.5 10310,-183.5 10310,-177.5 10316,-171.5 10322,-171.5"/>
<text text-anchor="middle" x="10337" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M10305,-40.5C10305,-40.5 10357,-40.5 10357,-40.5 10363,-40.5 10369,-46.5 10369,-52.5 10369,-52.5 10369,-64.5 10369,-64.5 10369,-70.5 10363,-76.5 10357,-76.5 10357,-76.5 10305,-76.5 10305,-76.5 10299,-76.5 10293,-70.5 10293,-64.5 10293,-64.5 10293,-52.5 10293,-52.5 10293,-46.5 10299,-40.5 10305,-40.5"/>
<text text-anchor="middle" x="10331" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M10336.1657,-171.285C10335.1627,-149.3856 10333.4681,-112.3861 10332.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="10335.7812,-86.3896 10331.8272,-76.5603 10328.7885,-86.71 10335.7812,-86.3896"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9783,-40.5C9783,-40.5 9843,-40.5 9843,-40.5 9849,-40.5 9855,-46.5 9855,-52.5 9855,-52.5 9855,-64.5 9855,-64.5 9855,-70.5 9849,-76.5 9843,-76.5 9843,-76.5 9783,-76.5 9783,-76.5 9777,-76.5 9771,-70.5 9771,-64.5 9771,-64.5 9771,-52.5 9771,-52.5 9771,-46.5 9777,-40.5 9783,-40.5"/>
<text text-anchor="middle" x="9813" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9581,-40.5C9581,-40.5 9641,-40.5 9641,-40.5 9647,-40.5 9653,-46.5 9653,-52.5 9653,-52.5 9653,-64.5 9653,-64.5 9653,-70.5 9647,-76.5 9641,-76.5 9641,-76.5 9581,-76.5 9581,-76.5 9575,-76.5 9569,-70.5 9569,-64.5 9569,-64.5 9569,-52.5 9569,-52.5 9569,-46.5 9575,-40.5 9581,-40.5"/>
<text text-anchor="middle" x="9611" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M9996,-40.5C9996,-40.5 10056,-40.5 10056,-40.5 10062,-40.5 10068,-46.5 10068,-52.5 10068,-52.5 10068,-64.5 10068,-64.5 10068,-70.5 10062,-76.5 10056,-76.5 10056,-76.5 9996,-76.5 9996,-76.5 9990,-76.5 9984,-70.5 9984,-64.5 9984,-64.5 9984,-52.5 9984,-52.5 9984,-46.5 9990,-40.5 9996,-40.5"/>
<text text-anchor="middle" x="10026" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M10203,-40.5C10203,-40.5 10263,-40.5 10263,-40.5 10269,-40.5 10275,-46.5 10275,-52.5 10275,-52.5 10275,-64.5 10275,-64.5 10275,-70.5 10269,-76.5 10263,-76.5 10263,-76.5 10203,-76.5 10203,-76.5 10197,-76.5 10191,-70.5 10191,-64.5 10191,-64.5 10191,-52.5 10191,-52.5 10191,-46.5 10197,-40.5 10203,-40.5"/>
<text text-anchor="middle" x="10233" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M9995.5,-171.5C9995.5,-171.5 10072.5,-171.5 10072.5,-171.5 10078.5,-171.5 10084.5,-177.5 10084.5,-183.5 10084.5,-183.5 10084.5,-195.5 10084.5,-195.5 10084.5,-201.5 10078.5,-207.5 10072.5,-207.5 10072.5,-207.5 9995.5,-207.5 9995.5,-207.5 9989.5,-207.5 9983.5,-201.5 9983.5,-195.5 9983.5,-195.5 9983.5,-183.5 9983.5,-183.5 9983.5,-177.5 9989.5,-171.5 9995.5,-171.5"/>
<text text-anchor="middle" x="10034" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M9871,-171.5C9871,-171.5 9953,-171.5 9953,-171.5 9959,-171.5 9965,-177.5 9965,-183.5 9965,-183.5 9965,-195.5 9965,-195.5 9965,-201.5 9959,-207.5 9953,-207.5 9953,-207.5 9871,-207.5 9871,-207.5 9865,-207.5 9859,-201.5 9859,-195.5 9859,-195.5 9859,-183.5 9859,-183.5 9859,-177.5 9865,-171.5 9871,-171.5"/>
<text text-anchor="middle" x="9912" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M9799,-171.5C9799,-171.5 9829,-171.5 9829,-171.5 9835,-171.5 9841,-177.5 9841,-183.5 9841,-183.5 9841,-195.5 9841,-195.5 9841,-201.5 9835,-207.5 9829,-207.5 9829,-207.5 9799,-207.5 9799,-207.5 9793,-207.5 9787,-201.5 9787,-195.5 9787,-195.5 9787,-183.5 9787,-183.5 9787,-177.5 9793,-171.5 9799,-171.5"/>
<text text-anchor="middle" x="9814" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2288,-171.5C2288,-171.5 2356,-171.5 2356,-171.5 2362,-171.5 2368,-177.5 2368,-183.5 2368,-183.5 2368,-195.5 2368,-195.5 2368,-201.5 2362,-207.5 2356,-207.5 2356,-207.5 2288,-207.5 2288,-207.5 2282,-207.5 2276,-201.5 2276,-195.5 2276,-195.5 2276,-183.5 2276,-183.5 2276,-177.5 2282,-171.5 2288,-171.5"/>
<text text-anchor="middle" x="2322" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2443,-40.5C2443,-40.5 2495,-40.5 2495,-40.5 2501,-40.5 2507,-46.5 2507,-52.5 2507,-52.5 2507,-64.5 2507,-64.5 2507,-70.5 2501,-76.5 2495,-76.5 2495,-76.5 2443,-76.5 2443,-76.5 2437,-76.5 2431,-70.5 2431,-64.5 2431,-64.5 2431,-52.5 2431,-52.5 2431,-46.5 2437,-40.5 2443,-40.5"/>
<text text-anchor="middle" x="2469" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2342.4397,-171.285C2368.111,-148.4079 2412.2732,-109.0525 2441.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="2443.5968,-85.8264 2448.7339,-76.5603 2438.9396,-80.6004 2443.5968,-85.8264"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2172,-171.5C2172,-171.5 2246,-171.5 2246,-171.5 2252,-171.5 2258,-177.5 2258,-183.5 2258,-183.5 2258,-195.5 2258,-195.5 2258,-201.5 2252,-207.5 2246,-207.5 2246,-207.5 2172,-207.5 2172,-207.5 2166,-207.5 2160,-201.5 2160,-195.5 2160,-195.5 2160,-183.5 2160,-183.5 2160,-177.5 2166,-171.5 2172,-171.5"/>
<text text-anchor="middle" x="2209" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2212,-40.5C2212,-40.5 2264,-40.5 2264,-40.5 2270,-40.5 2276,-46.5 2276,-52.5 2276,-52.5 2276,-64.5 2276,-64.5 2276,-70.5 2270,-76.5 2264,-76.5 2264,-76.5 2212,-76.5 2212,-76.5 2206,-76.5 2200,-70.5 2200,-64.5 2200,-64.5 2200,-52.5 2200,-52.5 2200,-46.5 2206,-40.5 2212,-40.5"/>
<text text-anchor="middle" x="2238" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2213.0323,-171.285C2217.9019,-149.2878 2226.1442,-112.0554 2231.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2235.2577,-87.0804 2234.0019,-76.5603 2228.4232,-85.5674 2235.2577,-87.0804"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2736,-171.5C2736,-171.5 2766,-171.5 2766,-171.5 2772,-171.5 2778,-177.5 2778,-183.5 2778,-183.5 2778,-195.5 2778,-195.5 2778,-201.5 2772,-207.5 2766,-207.5 2766,-207.5 2736,-207.5 2736,-207.5 2730,-207.5 2724,-201.5 2724,-195.5 2724,-195.5 2724,-183.5 2724,-183.5 2724,-177.5 2730,-171.5 2736,-171.5"/>
<text text-anchor="middle" x="2751" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2702,-40.5C2702,-40.5 2754,-40.5 2754,-40.5 2760,-40.5 2766,-46.5 2766,-52.5 2766,-52.5 2766,-64.5 2766,-64.5 2766,-70.5 2760,-76.5 2754,-76.5 2754,-76.5 2702,-76.5 2702,-76.5 2696,-76.5 2690,-70.5 2690,-64.5 2690,-64.5 2690,-52.5 2690,-52.5 2690,-46.5 2696,-40.5 2702,-40.5"/>
<text text-anchor="middle" x="2728" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2747.8019,-171.285C2743.9398,-149.2878 2737.4029,-112.0554 2732.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2736.3475,-85.8044 2731.1709,-76.5603 2729.453,-87.0149 2736.3475,-85.8044"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2921,-171.5C2921,-171.5 2951,-171.5 2951,-171.5 2957,-171.5 2963,-177.5 2963,-183.5 2963,-183.5 2963,-195.5 2963,-195.5 2963,-201.5 2957,-207.5 2951,-207.5 2951,-207.5 2921,-207.5 2921,-207.5 2915,-207.5 2909,-201.5 2909,-195.5 2909,-195.5 2909,-183.5 2909,-183.5 2909,-177.5 2915,-171.5 2921,-171.5"/>
<text text-anchor="middle" x="2936" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2904,-40.5C2904,-40.5 2956,-40.5 2956,-40.5 2962,-40.5 2968,-46.5 2968,-52.5 2968,-52.5 2968,-64.5 2968,-64.5 2968,-70.5 2962,-76.5 2956,-76.5 2956,-76.5 2904,-76.5 2904,-76.5 2898,-76.5 2892,-70.5 2892,-64.5 2892,-64.5 2892,-52.5 2892,-52.5 2892,-46.5 2898,-40.5 2904,-40.5"/>
<text text-anchor="middle" x="2930" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2935.1657,-171.285C2934.1627,-149.3856 2932.4681,-112.3861 2931.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="2934.7812,-86.3896 2930.8272,-76.5603 2927.7885,-86.71 2934.7812,-86.3896"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2537,-40.5C2537,-40.5 2597,-40.5 2597,-40.5 2603,-40.5 2609,-46.5 2609,-52.5 2609,-52.5 2609,-64.5 2609,-64.5 2609,-70.5 2603,-76.5 2597,-76.5 2597,-76.5 2537,-76.5 2537,-76.5 2531,-76.5 2525,-70.5 2525,-64.5 2525,-64.5 2525,-52.5 2525,-52.5 2525,-46.5 2531,-40.5 2537,-40.5"/>
<text text-anchor="middle" x="2567" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2306,-40.5C2306,-40.5 2366,-40.5 2366,-40.5 2372,-40.5 2378,-46.5 2378,-52.5 2378,-52.5 2378,-64.5 2378,-64.5 2378,-70.5 2372,-76.5 2366,-76.5 2366,-76.5 2306,-76.5 2306,-76.5 2300,-76.5 2294,-70.5 2294,-64.5 2294,-64.5 2294,-52.5 2294,-52.5 2294,-46.5 2300,-40.5 2306,-40.5"/>
<text text-anchor="middle" x="2336" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2796,-40.5C2796,-40.5 2856,-40.5 2856,-40.5 2862,-40.5 2868,-46.5 2868,-52.5 2868,-52.5 2868,-64.5 2868,-64.5 2868,-70.5 2862,-76.5 2856,-76.5 2856,-76.5 2796,-76.5 2796,-76.5 2790,-76.5 2784,-70.5 2784,-64.5 2784,-64.5 2784,-52.5 2784,-52.5 2784,-46.5 2790,-40.5 2796,-40.5"/>
<text text-anchor="middle" x="2826" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2998,-40.5C2998,-40.5 3058,-40.5 3058,-40.5 3064,-40.5 3070,-46.5 3070,-52.5 3070,-52.5 3070,-64.5 3070,-64.5 3070,-70.5 3064,-76.5 3058,-76.5 3058,-76.5 2998,-76.5 2998,-76.5 2992,-76.5 2986,-70.5 2986,-64.5 2986,-64.5 2986,-52.5 2986,-52.5 2986,-46.5 2992,-40.5 2998,-40.5"/>
<text text-anchor="middle" x="3028" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2594.5,-171.5C2594.5,-171.5 2671.5,-171.5 2671.5,-171.5 2677.5,-171.5 2683.5,-177.5 2683.5,-183.5 2683.5,-183.5 2683.5,-195.5 2683.5,-195.5 2683.5,-201.5 2677.5,-207.5 2671.5,-207.5 2671.5,-207.5 2594.5,-207.5 2594.5,-207.5 2588.5,-207.5 2582.5,-201.5 2582.5,-195.5 2582.5,-195.5 2582.5,-183.5 2582.5,-183.5 2582.5,-177.5 2588.5,-171.5 2594.5,-171.5"/>
<text text-anchor="middle" x="2633" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2470,-171.5C2470,-171.5 2552,-171.5 2552,-171.5 2558,-171.5 2564,-177.5 2564,-183.5 2564,-183.5 2564,-195.5 2564,-195.5 2564,-201.5 2558,-207.5 2552,-207.5 2552,-207.5 2470,-207.5 2470,-207.5 2464,-207.5 2458,-201.5 2458,-195.5 2458,-195.5 2458,-183.5 2458,-183.5 2458,-177.5 2464,-171.5 2470,-171.5"/>
<text text-anchor="middle" x="2511" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2398,-171.5C2398,-171.5 2428,-171.5 2428,-171.5 2434,-171.5 2440,-177.5 2440,-183.5 2440,-183.5 2440,-195.5 2440,-195.5 2440,-201.5 2434,-207.5 2428,-207.5 2428,-207.5 2398,-207.5 2398,-207.5 2392,-207.5 2386,-201.5 2386,-195.5 2386,-195.5 2386,-183.5 2386,-183.5 2386,-177.5 2392,-171.5 2398,-171.5"/>
<text text-anchor="middle" x="2413" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu4_icache_port -->
<g id="node62" class="node">
<title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3230,-171.5C3230,-171.5 3298,-171.5 3298,-171.5 3304,-171.5 3310,-177.5 3310,-183.5 3310,-183.5 3310,-195.5 3310,-195.5 3310,-201.5 3304,-207.5 3298,-207.5 3298,-207.5 3230,-207.5 3230,-207.5 3224,-207.5 3218,-201.5 3218,-195.5 3218,-195.5 3218,-183.5 3218,-183.5 3218,-177.5 3224,-171.5 3230,-171.5"/>
<text text-anchor="middle" x="3264" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3385,-40.5C3385,-40.5 3437,-40.5 3437,-40.5 3443,-40.5 3449,-46.5 3449,-52.5 3449,-52.5 3449,-64.5 3449,-64.5 3449,-70.5 3443,-76.5 3437,-76.5 3437,-76.5 3385,-76.5 3385,-76.5 3379,-76.5 3373,-70.5 3373,-64.5 3373,-64.5 3373,-52.5 3373,-52.5 3373,-46.5 3379,-40.5 3385,-40.5"/>
<text text-anchor="middle" x="3411" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3284.4397,-171.285C3310.111,-148.4079 3354.2732,-109.0525 3383.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="3385.5968,-85.8264 3390.7339,-76.5603 3380.9396,-80.6004 3385.5968,-85.8264"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node63" class="node">
<title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3114,-171.5C3114,-171.5 3188,-171.5 3188,-171.5 3194,-171.5 3200,-177.5 3200,-183.5 3200,-183.5 3200,-195.5 3200,-195.5 3200,-201.5 3194,-207.5 3188,-207.5 3188,-207.5 3114,-207.5 3114,-207.5 3108,-207.5 3102,-201.5 3102,-195.5 3102,-195.5 3102,-183.5 3102,-183.5 3102,-177.5 3108,-171.5 3114,-171.5"/>
<text text-anchor="middle" x="3151" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3154,-40.5C3154,-40.5 3206,-40.5 3206,-40.5 3212,-40.5 3218,-46.5 3218,-52.5 3218,-52.5 3218,-64.5 3218,-64.5 3218,-70.5 3212,-76.5 3206,-76.5 3206,-76.5 3154,-76.5 3154,-76.5 3148,-76.5 3142,-70.5 3142,-64.5 3142,-64.5 3142,-52.5 3142,-52.5 3142,-46.5 3148,-40.5 3154,-40.5"/>
<text text-anchor="middle" x="3180" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3155.0323,-171.285C3159.9019,-149.2878 3168.1442,-112.0554 3173.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="3177.2577,-87.0804 3176.0019,-76.5603 3170.4232,-85.5674 3177.2577,-87.0804"/>
</g>
<!-- system_cpu4_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu4_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3678,-171.5C3678,-171.5 3708,-171.5 3708,-171.5 3714,-171.5 3720,-177.5 3720,-183.5 3720,-183.5 3720,-195.5 3720,-195.5 3720,-201.5 3714,-207.5 3708,-207.5 3708,-207.5 3678,-207.5 3678,-207.5 3672,-207.5 3666,-201.5 3666,-195.5 3666,-195.5 3666,-183.5 3666,-183.5 3666,-177.5 3672,-171.5 3678,-171.5"/>
<text text-anchor="middle" x="3693" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3644,-40.5C3644,-40.5 3696,-40.5 3696,-40.5 3702,-40.5 3708,-46.5 3708,-52.5 3708,-52.5 3708,-64.5 3708,-64.5 3708,-70.5 3702,-76.5 3696,-76.5 3696,-76.5 3644,-76.5 3644,-76.5 3638,-76.5 3632,-70.5 3632,-64.5 3632,-64.5 3632,-52.5 3632,-52.5 3632,-46.5 3638,-40.5 3644,-40.5"/>
<text text-anchor="middle" x="3670" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3689.8019,-171.285C3685.9398,-149.2878 3679.4029,-112.0554 3674.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="3678.3475,-85.8044 3673.1709,-76.5603 3671.453,-87.0149 3678.3475,-85.8044"/>
</g>
<!-- system_cpu4_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu4_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3863,-171.5C3863,-171.5 3893,-171.5 3893,-171.5 3899,-171.5 3905,-177.5 3905,-183.5 3905,-183.5 3905,-195.5 3905,-195.5 3905,-201.5 3899,-207.5 3893,-207.5 3893,-207.5 3863,-207.5 3863,-207.5 3857,-207.5 3851,-201.5 3851,-195.5 3851,-195.5 3851,-183.5 3851,-183.5 3851,-177.5 3857,-171.5 3863,-171.5"/>
<text text-anchor="middle" x="3878" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3846,-40.5C3846,-40.5 3898,-40.5 3898,-40.5 3904,-40.5 3910,-46.5 3910,-52.5 3910,-52.5 3910,-64.5 3910,-64.5 3910,-70.5 3904,-76.5 3898,-76.5 3898,-76.5 3846,-76.5 3846,-76.5 3840,-76.5 3834,-70.5 3834,-64.5 3834,-64.5 3834,-52.5 3834,-52.5 3834,-46.5 3840,-40.5 3846,-40.5"/>
<text text-anchor="middle" x="3872" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3877.1657,-171.285C3876.1627,-149.3856 3874.4681,-112.3861 3873.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="3876.7812,-86.3896 3872.8272,-76.5603 3869.7885,-86.71 3876.7812,-86.3896"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3479,-40.5C3479,-40.5 3539,-40.5 3539,-40.5 3545,-40.5 3551,-46.5 3551,-52.5 3551,-52.5 3551,-64.5 3551,-64.5 3551,-70.5 3545,-76.5 3539,-76.5 3539,-76.5 3479,-76.5 3479,-76.5 3473,-76.5 3467,-70.5 3467,-64.5 3467,-64.5 3467,-52.5 3467,-52.5 3467,-46.5 3473,-40.5 3479,-40.5"/>
<text text-anchor="middle" x="3509" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3248,-40.5C3248,-40.5 3308,-40.5 3308,-40.5 3314,-40.5 3320,-46.5 3320,-52.5 3320,-52.5 3320,-64.5 3320,-64.5 3320,-70.5 3314,-76.5 3308,-76.5 3308,-76.5 3248,-76.5 3248,-76.5 3242,-76.5 3236,-70.5 3236,-64.5 3236,-64.5 3236,-52.5 3236,-52.5 3236,-46.5 3242,-40.5 3248,-40.5"/>
<text text-anchor="middle" x="3278" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu4_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3738,-40.5C3738,-40.5 3798,-40.5 3798,-40.5 3804,-40.5 3810,-46.5 3810,-52.5 3810,-52.5 3810,-64.5 3810,-64.5 3810,-70.5 3804,-76.5 3798,-76.5 3798,-76.5 3738,-76.5 3738,-76.5 3732,-76.5 3726,-70.5 3726,-64.5 3726,-64.5 3726,-52.5 3726,-52.5 3726,-46.5 3732,-40.5 3738,-40.5"/>
<text text-anchor="middle" x="3768" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3940,-40.5C3940,-40.5 4000,-40.5 4000,-40.5 4006,-40.5 4012,-46.5 4012,-52.5 4012,-52.5 4012,-64.5 4012,-64.5 4012,-70.5 4006,-76.5 4000,-76.5 4000,-76.5 3940,-76.5 3940,-76.5 3934,-76.5 3928,-70.5 3928,-64.5 3928,-64.5 3928,-52.5 3928,-52.5 3928,-46.5 3934,-40.5 3940,-40.5"/>
<text text-anchor="middle" x="3970" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu4_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3536.5,-171.5C3536.5,-171.5 3613.5,-171.5 3613.5,-171.5 3619.5,-171.5 3625.5,-177.5 3625.5,-183.5 3625.5,-183.5 3625.5,-195.5 3625.5,-195.5 3625.5,-201.5 3619.5,-207.5 3613.5,-207.5 3613.5,-207.5 3536.5,-207.5 3536.5,-207.5 3530.5,-207.5 3524.5,-201.5 3524.5,-195.5 3524.5,-195.5 3524.5,-183.5 3524.5,-183.5 3524.5,-177.5 3530.5,-171.5 3536.5,-171.5"/>
<text text-anchor="middle" x="3575" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu4_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu4_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3412,-171.5C3412,-171.5 3494,-171.5 3494,-171.5 3500,-171.5 3506,-177.5 3506,-183.5 3506,-183.5 3506,-195.5 3506,-195.5 3506,-201.5 3500,-207.5 3494,-207.5 3494,-207.5 3412,-207.5 3412,-207.5 3406,-207.5 3400,-201.5 3400,-195.5 3400,-195.5 3400,-183.5 3400,-183.5 3400,-177.5 3406,-171.5 3412,-171.5"/>
<text text-anchor="middle" x="3453" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu4_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu4_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3340,-171.5C3340,-171.5 3370,-171.5 3370,-171.5 3376,-171.5 3382,-177.5 3382,-183.5 3382,-183.5 3382,-195.5 3382,-195.5 3382,-201.5 3376,-207.5 3370,-207.5 3370,-207.5 3340,-207.5 3340,-207.5 3334,-207.5 3328,-201.5 3328,-195.5 3328,-195.5 3328,-183.5 3328,-183.5 3328,-177.5 3334,-171.5 3340,-171.5"/>
<text text-anchor="middle" x="3355" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu5_icache_port -->
<g id="node77" class="node">
<title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4172,-171.5C4172,-171.5 4240,-171.5 4240,-171.5 4246,-171.5 4252,-177.5 4252,-183.5 4252,-183.5 4252,-195.5 4252,-195.5 4252,-201.5 4246,-207.5 4240,-207.5 4240,-207.5 4172,-207.5 4172,-207.5 4166,-207.5 4160,-201.5 4160,-195.5 4160,-195.5 4160,-183.5 4160,-183.5 4160,-177.5 4166,-171.5 4172,-171.5"/>
<text text-anchor="middle" x="4206" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4327,-40.5C4327,-40.5 4379,-40.5 4379,-40.5 4385,-40.5 4391,-46.5 4391,-52.5 4391,-52.5 4391,-64.5 4391,-64.5 4391,-70.5 4385,-76.5 4379,-76.5 4379,-76.5 4327,-76.5 4327,-76.5 4321,-76.5 4315,-70.5 4315,-64.5 4315,-64.5 4315,-52.5 4315,-52.5 4315,-46.5 4321,-40.5 4327,-40.5"/>
<text text-anchor="middle" x="4353" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4226.4397,-171.285C4252.111,-148.4079 4296.2732,-109.0525 4325.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="4327.5968,-85.8264 4332.7339,-76.5603 4322.9396,-80.6004 4327.5968,-85.8264"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node78" class="node">
<title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4056,-171.5C4056,-171.5 4130,-171.5 4130,-171.5 4136,-171.5 4142,-177.5 4142,-183.5 4142,-183.5 4142,-195.5 4142,-195.5 4142,-201.5 4136,-207.5 4130,-207.5 4130,-207.5 4056,-207.5 4056,-207.5 4050,-207.5 4044,-201.5 4044,-195.5 4044,-195.5 4044,-183.5 4044,-183.5 4044,-177.5 4050,-171.5 4056,-171.5"/>
<text text-anchor="middle" x="4093" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4096,-40.5C4096,-40.5 4148,-40.5 4148,-40.5 4154,-40.5 4160,-46.5 4160,-52.5 4160,-52.5 4160,-64.5 4160,-64.5 4160,-70.5 4154,-76.5 4148,-76.5 4148,-76.5 4096,-76.5 4096,-76.5 4090,-76.5 4084,-70.5 4084,-64.5 4084,-64.5 4084,-52.5 4084,-52.5 4084,-46.5 4090,-40.5 4096,-40.5"/>
<text text-anchor="middle" x="4122" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4097.0323,-171.285C4101.9019,-149.2878 4110.1442,-112.0554 4115.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="4119.2577,-87.0804 4118.0019,-76.5603 4112.4232,-85.5674 4119.2577,-87.0804"/>
</g>
<!-- system_cpu5_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu5_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4620,-171.5C4620,-171.5 4650,-171.5 4650,-171.5 4656,-171.5 4662,-177.5 4662,-183.5 4662,-183.5 4662,-195.5 4662,-195.5 4662,-201.5 4656,-207.5 4650,-207.5 4650,-207.5 4620,-207.5 4620,-207.5 4614,-207.5 4608,-201.5 4608,-195.5 4608,-195.5 4608,-183.5 4608,-183.5 4608,-177.5 4614,-171.5 4620,-171.5"/>
<text text-anchor="middle" x="4635" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4586,-40.5C4586,-40.5 4638,-40.5 4638,-40.5 4644,-40.5 4650,-46.5 4650,-52.5 4650,-52.5 4650,-64.5 4650,-64.5 4650,-70.5 4644,-76.5 4638,-76.5 4638,-76.5 4586,-76.5 4586,-76.5 4580,-76.5 4574,-70.5 4574,-64.5 4574,-64.5 4574,-52.5 4574,-52.5 4574,-46.5 4580,-40.5 4586,-40.5"/>
<text text-anchor="middle" x="4612" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4631.8019,-171.285C4627.9398,-149.2878 4621.4029,-112.0554 4616.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="4620.3475,-85.8044 4615.1709,-76.5603 4613.453,-87.0149 4620.3475,-85.8044"/>
</g>
<!-- system_cpu5_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu5_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4805,-171.5C4805,-171.5 4835,-171.5 4835,-171.5 4841,-171.5 4847,-177.5 4847,-183.5 4847,-183.5 4847,-195.5 4847,-195.5 4847,-201.5 4841,-207.5 4835,-207.5 4835,-207.5 4805,-207.5 4805,-207.5 4799,-207.5 4793,-201.5 4793,-195.5 4793,-195.5 4793,-183.5 4793,-183.5 4793,-177.5 4799,-171.5 4805,-171.5"/>
<text text-anchor="middle" x="4820" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4788,-40.5C4788,-40.5 4840,-40.5 4840,-40.5 4846,-40.5 4852,-46.5 4852,-52.5 4852,-52.5 4852,-64.5 4852,-64.5 4852,-70.5 4846,-76.5 4840,-76.5 4840,-76.5 4788,-76.5 4788,-76.5 4782,-76.5 4776,-70.5 4776,-64.5 4776,-64.5 4776,-52.5 4776,-52.5 4776,-46.5 4782,-40.5 4788,-40.5"/>
<text text-anchor="middle" x="4814" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4819.1657,-171.285C4818.1627,-149.3856 4816.4681,-112.3861 4815.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="4818.7812,-86.3896 4814.8272,-76.5603 4811.7885,-86.71 4818.7812,-86.3896"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4421,-40.5C4421,-40.5 4481,-40.5 4481,-40.5 4487,-40.5 4493,-46.5 4493,-52.5 4493,-52.5 4493,-64.5 4493,-64.5 4493,-70.5 4487,-76.5 4481,-76.5 4481,-76.5 4421,-76.5 4421,-76.5 4415,-76.5 4409,-70.5 4409,-64.5 4409,-64.5 4409,-52.5 4409,-52.5 4409,-46.5 4415,-40.5 4421,-40.5"/>
<text text-anchor="middle" x="4451" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4190,-40.5C4190,-40.5 4250,-40.5 4250,-40.5 4256,-40.5 4262,-46.5 4262,-52.5 4262,-52.5 4262,-64.5 4262,-64.5 4262,-70.5 4256,-76.5 4250,-76.5 4250,-76.5 4190,-76.5 4190,-76.5 4184,-76.5 4178,-70.5 4178,-64.5 4178,-64.5 4178,-52.5 4178,-52.5 4178,-46.5 4184,-40.5 4190,-40.5"/>
<text text-anchor="middle" x="4220" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu5_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4680,-40.5C4680,-40.5 4740,-40.5 4740,-40.5 4746,-40.5 4752,-46.5 4752,-52.5 4752,-52.5 4752,-64.5 4752,-64.5 4752,-70.5 4746,-76.5 4740,-76.5 4740,-76.5 4680,-76.5 4680,-76.5 4674,-76.5 4668,-70.5 4668,-64.5 4668,-64.5 4668,-52.5 4668,-52.5 4668,-46.5 4674,-40.5 4680,-40.5"/>
<text text-anchor="middle" x="4710" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4882,-40.5C4882,-40.5 4942,-40.5 4942,-40.5 4948,-40.5 4954,-46.5 4954,-52.5 4954,-52.5 4954,-64.5 4954,-64.5 4954,-70.5 4948,-76.5 4942,-76.5 4942,-76.5 4882,-76.5 4882,-76.5 4876,-76.5 4870,-70.5 4870,-64.5 4870,-64.5 4870,-52.5 4870,-52.5 4870,-46.5 4876,-40.5 4882,-40.5"/>
<text text-anchor="middle" x="4912" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu5_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4478.5,-171.5C4478.5,-171.5 4555.5,-171.5 4555.5,-171.5 4561.5,-171.5 4567.5,-177.5 4567.5,-183.5 4567.5,-183.5 4567.5,-195.5 4567.5,-195.5 4567.5,-201.5 4561.5,-207.5 4555.5,-207.5 4555.5,-207.5 4478.5,-207.5 4478.5,-207.5 4472.5,-207.5 4466.5,-201.5 4466.5,-195.5 4466.5,-195.5 4466.5,-183.5 4466.5,-183.5 4466.5,-177.5 4472.5,-171.5 4478.5,-171.5"/>
<text text-anchor="middle" x="4517" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu5_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu5_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4354,-171.5C4354,-171.5 4436,-171.5 4436,-171.5 4442,-171.5 4448,-177.5 4448,-183.5 4448,-183.5 4448,-195.5 4448,-195.5 4448,-201.5 4442,-207.5 4436,-207.5 4436,-207.5 4354,-207.5 4354,-207.5 4348,-207.5 4342,-201.5 4342,-195.5 4342,-195.5 4342,-183.5 4342,-183.5 4342,-177.5 4348,-171.5 4354,-171.5"/>
<text text-anchor="middle" x="4395" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu5_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu5_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4282,-171.5C4282,-171.5 4312,-171.5 4312,-171.5 4318,-171.5 4324,-177.5 4324,-183.5 4324,-183.5 4324,-195.5 4324,-195.5 4324,-201.5 4318,-207.5 4312,-207.5 4312,-207.5 4282,-207.5 4282,-207.5 4276,-207.5 4270,-201.5 4270,-195.5 4270,-195.5 4270,-183.5 4270,-183.5 4270,-177.5 4276,-171.5 4282,-171.5"/>
<text text-anchor="middle" x="4297" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu6_icache_port -->
<g id="node92" class="node">
<title>system_cpu6_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7805,-171.5C7805,-171.5 7873,-171.5 7873,-171.5 7879,-171.5 7885,-177.5 7885,-183.5 7885,-183.5 7885,-195.5 7885,-195.5 7885,-201.5 7879,-207.5 7873,-207.5 7873,-207.5 7805,-207.5 7805,-207.5 7799,-207.5 7793,-201.5 7793,-195.5 7793,-195.5 7793,-183.5 7793,-183.5 7793,-177.5 7799,-171.5 7805,-171.5"/>
<text text-anchor="middle" x="7839" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu6_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu6_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8001,-40.5C8001,-40.5 8053,-40.5 8053,-40.5 8059,-40.5 8065,-46.5 8065,-52.5 8065,-52.5 8065,-64.5 8065,-64.5 8065,-70.5 8059,-76.5 8053,-76.5 8053,-76.5 8001,-76.5 8001,-76.5 7995,-76.5 7989,-70.5 7989,-64.5 7989,-64.5 7989,-52.5 7989,-52.5 7989,-46.5 7995,-40.5 8001,-40.5"/>
<text text-anchor="middle" x="8027" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7857.3708,-171.2426C7866.7563,-162.8042 7878.7606,-153.2836 7891,-147 7927.4461,-128.289 7946.2391,-146.2082 7980,-123 7993.8228,-113.4978 8005.0828,-98.5584 8013.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="8016.1647,-87.1631 8018.1475,-76.7554 8010.1072,-83.6549 8016.1647,-87.1631"/>
</g>
<!-- system_cpu6_dcache_port -->
<g id="node93" class="node">
<title>system_cpu6_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7689,-171.5C7689,-171.5 7763,-171.5 7763,-171.5 7769,-171.5 7775,-177.5 7775,-183.5 7775,-183.5 7775,-195.5 7775,-195.5 7775,-201.5 7769,-207.5 7763,-207.5 7763,-207.5 7689,-207.5 7689,-207.5 7683,-207.5 7677,-201.5 7677,-195.5 7677,-195.5 7677,-183.5 7677,-183.5 7677,-177.5 7683,-171.5 7689,-171.5"/>
<text text-anchor="middle" x="7726" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu6_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu6_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7799,-40.5C7799,-40.5 7851,-40.5 7851,-40.5 7857,-40.5 7863,-46.5 7863,-52.5 7863,-52.5 7863,-64.5 7863,-64.5 7863,-70.5 7857,-76.5 7851,-76.5 7851,-76.5 7799,-76.5 7799,-76.5 7793,-76.5 7787,-70.5 7787,-64.5 7787,-64.5 7787,-52.5 7787,-52.5 7787,-46.5 7793,-40.5 7799,-40.5"/>
<text text-anchor="middle" x="7825" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7740.5148,-171.2823C7751.0386,-157.9906 7765.5488,-139.4922 7778,-123 7787.4051,-110.5426 7797.6343,-96.5585 7806.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="7808.9809,-86.8496 7811.9943,-76.6923 7803.3044,-82.7534 7808.9809,-86.8496"/>
</g>
<!-- system_cpu6_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu6_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8253,-171.5C8253,-171.5 8283,-171.5 8283,-171.5 8289,-171.5 8295,-177.5 8295,-183.5 8295,-183.5 8295,-195.5 8295,-195.5 8295,-201.5 8289,-207.5 8283,-207.5 8283,-207.5 8253,-207.5 8253,-207.5 8247,-207.5 8241,-201.5 8241,-195.5 8241,-195.5 8241,-183.5 8241,-183.5 8241,-177.5 8247,-171.5 8253,-171.5"/>
<text text-anchor="middle" x="8268" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8214,-40.5C8214,-40.5 8266,-40.5 8266,-40.5 8272,-40.5 8278,-46.5 8278,-52.5 8278,-52.5 8278,-64.5 8278,-64.5 8278,-70.5 8272,-76.5 8266,-76.5 8266,-76.5 8214,-76.5 8214,-76.5 8208,-76.5 8202,-70.5 8202,-64.5 8202,-64.5 8202,-52.5 8202,-52.5 8202,-46.5 8208,-40.5 8214,-40.5"/>
<text text-anchor="middle" x="8240" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M8264.1067,-171.285C8259.405,-149.2878 8251.447,-112.0554 8245.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="8249.3732,-85.6078 8243.8602,-76.5603 8242.5278,-87.071 8249.3732,-85.6078"/>
</g>
<!-- system_cpu6_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu6_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8438,-171.5C8438,-171.5 8468,-171.5 8468,-171.5 8474,-171.5 8480,-177.5 8480,-183.5 8480,-183.5 8480,-195.5 8480,-195.5 8480,-201.5 8474,-207.5 8468,-207.5 8468,-207.5 8438,-207.5 8438,-207.5 8432,-207.5 8426,-201.5 8426,-195.5 8426,-195.5 8426,-183.5 8426,-183.5 8426,-177.5 8432,-171.5 8438,-171.5"/>
<text text-anchor="middle" x="8453" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8421,-40.5C8421,-40.5 8473,-40.5 8473,-40.5 8479,-40.5 8485,-46.5 8485,-52.5 8485,-52.5 8485,-64.5 8485,-64.5 8485,-70.5 8479,-76.5 8473,-76.5 8473,-76.5 8421,-76.5 8421,-76.5 8415,-76.5 8409,-70.5 8409,-64.5 8409,-64.5 8409,-52.5 8409,-52.5 8409,-46.5 8415,-40.5 8421,-40.5"/>
<text text-anchor="middle" x="8447" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M8452.1657,-171.285C8451.1627,-149.3856 8449.4681,-112.3861 8448.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="8451.7812,-86.3896 8447.8272,-76.5603 8444.7885,-86.71 8451.7812,-86.3896"/>
</g>
<!-- system_cpu6_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu6_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7899,-40.5C7899,-40.5 7959,-40.5 7959,-40.5 7965,-40.5 7971,-46.5 7971,-52.5 7971,-52.5 7971,-64.5 7971,-64.5 7971,-70.5 7965,-76.5 7959,-76.5 7959,-76.5 7899,-76.5 7899,-76.5 7893,-76.5 7887,-70.5 7887,-64.5 7887,-64.5 7887,-52.5 7887,-52.5 7887,-46.5 7893,-40.5 7899,-40.5"/>
<text text-anchor="middle" x="7929" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu6_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7697,-40.5C7697,-40.5 7757,-40.5 7757,-40.5 7763,-40.5 7769,-46.5 7769,-52.5 7769,-52.5 7769,-64.5 7769,-64.5 7769,-70.5 7763,-76.5 7757,-76.5 7757,-76.5 7697,-76.5 7697,-76.5 7691,-76.5 7685,-70.5 7685,-64.5 7685,-64.5 7685,-52.5 7685,-52.5 7685,-46.5 7691,-40.5 7697,-40.5"/>
<text text-anchor="middle" x="7727" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu6_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8112,-40.5C8112,-40.5 8172,-40.5 8172,-40.5 8178,-40.5 8184,-46.5 8184,-52.5 8184,-52.5 8184,-64.5 8184,-64.5 8184,-70.5 8178,-76.5 8172,-76.5 8172,-76.5 8112,-76.5 8112,-76.5 8106,-76.5 8100,-70.5 8100,-64.5 8100,-64.5 8100,-52.5 8100,-52.5 8100,-46.5 8106,-40.5 8112,-40.5"/>
<text text-anchor="middle" x="8142" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8319,-40.5C8319,-40.5 8379,-40.5 8379,-40.5 8385,-40.5 8391,-46.5 8391,-52.5 8391,-52.5 8391,-64.5 8391,-64.5 8391,-70.5 8385,-76.5 8379,-76.5 8379,-76.5 8319,-76.5 8319,-76.5 8313,-76.5 8307,-70.5 8307,-64.5 8307,-64.5 8307,-52.5 8307,-52.5 8307,-46.5 8313,-40.5 8319,-40.5"/>
<text text-anchor="middle" x="8349" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu6_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M8111.5,-171.5C8111.5,-171.5 8188.5,-171.5 8188.5,-171.5 8194.5,-171.5 8200.5,-177.5 8200.5,-183.5 8200.5,-183.5 8200.5,-195.5 8200.5,-195.5 8200.5,-201.5 8194.5,-207.5 8188.5,-207.5 8188.5,-207.5 8111.5,-207.5 8111.5,-207.5 8105.5,-207.5 8099.5,-201.5 8099.5,-195.5 8099.5,-195.5 8099.5,-183.5 8099.5,-183.5 8099.5,-177.5 8105.5,-171.5 8111.5,-171.5"/>
<text text-anchor="middle" x="8150" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu6_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu6_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7987,-171.5C7987,-171.5 8069,-171.5 8069,-171.5 8075,-171.5 8081,-177.5 8081,-183.5 8081,-183.5 8081,-195.5 8081,-195.5 8081,-201.5 8075,-207.5 8069,-207.5 8069,-207.5 7987,-207.5 7987,-207.5 7981,-207.5 7975,-201.5 7975,-195.5 7975,-195.5 7975,-183.5 7975,-183.5 7975,-177.5 7981,-171.5 7987,-171.5"/>
<text text-anchor="middle" x="8028" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu6_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu6_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7915,-171.5C7915,-171.5 7945,-171.5 7945,-171.5 7951,-171.5 7957,-177.5 7957,-183.5 7957,-183.5 7957,-195.5 7957,-195.5 7957,-201.5 7951,-207.5 7945,-207.5 7945,-207.5 7915,-207.5 7915,-207.5 7909,-207.5 7903,-201.5 7903,-195.5 7903,-195.5 7903,-183.5 7903,-183.5 7903,-177.5 7909,-171.5 7915,-171.5"/>
<text text-anchor="middle" x="7930" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu7_icache_port -->
<g id="node107" class="node">
<title>system_cpu7_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5114,-171.5C5114,-171.5 5182,-171.5 5182,-171.5 5188,-171.5 5194,-177.5 5194,-183.5 5194,-183.5 5194,-195.5 5194,-195.5 5194,-201.5 5188,-207.5 5182,-207.5 5182,-207.5 5114,-207.5 5114,-207.5 5108,-207.5 5102,-201.5 5102,-195.5 5102,-195.5 5102,-183.5 5102,-183.5 5102,-177.5 5108,-171.5 5114,-171.5"/>
<text text-anchor="middle" x="5148" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu7_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu7_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5269,-40.5C5269,-40.5 5321,-40.5 5321,-40.5 5327,-40.5 5333,-46.5 5333,-52.5 5333,-52.5 5333,-64.5 5333,-64.5 5333,-70.5 5327,-76.5 5321,-76.5 5321,-76.5 5269,-76.5 5269,-76.5 5263,-76.5 5257,-70.5 5257,-64.5 5257,-64.5 5257,-52.5 5257,-52.5 5257,-46.5 5263,-40.5 5269,-40.5"/>
<text text-anchor="middle" x="5295" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5168.4397,-171.285C5194.111,-148.4079 5238.2732,-109.0525 5267.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="5269.5968,-85.8264 5274.7339,-76.5603 5264.9396,-80.6004 5269.5968,-85.8264"/>
</g>
<!-- system_cpu7_dcache_port -->
<g id="node108" class="node">
<title>system_cpu7_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4998,-171.5C4998,-171.5 5072,-171.5 5072,-171.5 5078,-171.5 5084,-177.5 5084,-183.5 5084,-183.5 5084,-195.5 5084,-195.5 5084,-201.5 5078,-207.5 5072,-207.5 5072,-207.5 4998,-207.5 4998,-207.5 4992,-207.5 4986,-201.5 4986,-195.5 4986,-195.5 4986,-183.5 4986,-183.5 4986,-177.5 4992,-171.5 4998,-171.5"/>
<text text-anchor="middle" x="5035" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu7_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu7_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5038,-40.5C5038,-40.5 5090,-40.5 5090,-40.5 5096,-40.5 5102,-46.5 5102,-52.5 5102,-52.5 5102,-64.5 5102,-64.5 5102,-70.5 5096,-76.5 5090,-76.5 5090,-76.5 5038,-76.5 5038,-76.5 5032,-76.5 5026,-70.5 5026,-64.5 5026,-64.5 5026,-52.5 5026,-52.5 5026,-46.5 5032,-40.5 5038,-40.5"/>
<text text-anchor="middle" x="5064" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5039.0323,-171.285C5043.9019,-149.2878 5052.1442,-112.0554 5057.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="5061.2577,-87.0804 5060.0019,-76.5603 5054.4232,-85.5674 5061.2577,-87.0804"/>
</g>
<!-- system_cpu7_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu7_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5562,-171.5C5562,-171.5 5592,-171.5 5592,-171.5 5598,-171.5 5604,-177.5 5604,-183.5 5604,-183.5 5604,-195.5 5604,-195.5 5604,-201.5 5598,-207.5 5592,-207.5 5592,-207.5 5562,-207.5 5562,-207.5 5556,-207.5 5550,-201.5 5550,-195.5 5550,-195.5 5550,-183.5 5550,-183.5 5550,-177.5 5556,-171.5 5562,-171.5"/>
<text text-anchor="middle" x="5577" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5528,-40.5C5528,-40.5 5580,-40.5 5580,-40.5 5586,-40.5 5592,-46.5 5592,-52.5 5592,-52.5 5592,-64.5 5592,-64.5 5592,-70.5 5586,-76.5 5580,-76.5 5580,-76.5 5528,-76.5 5528,-76.5 5522,-76.5 5516,-70.5 5516,-64.5 5516,-64.5 5516,-52.5 5516,-52.5 5516,-46.5 5522,-40.5 5528,-40.5"/>
<text text-anchor="middle" x="5554" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5573.8019,-171.285C5569.9398,-149.2878 5563.4029,-112.0554 5558.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="5562.3475,-85.8044 5557.1709,-76.5603 5555.453,-87.0149 5562.3475,-85.8044"/>
</g>
<!-- system_cpu7_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu7_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5747,-171.5C5747,-171.5 5777,-171.5 5777,-171.5 5783,-171.5 5789,-177.5 5789,-183.5 5789,-183.5 5789,-195.5 5789,-195.5 5789,-201.5 5783,-207.5 5777,-207.5 5777,-207.5 5747,-207.5 5747,-207.5 5741,-207.5 5735,-201.5 5735,-195.5 5735,-195.5 5735,-183.5 5735,-183.5 5735,-177.5 5741,-171.5 5747,-171.5"/>
<text text-anchor="middle" x="5762" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5730,-40.5C5730,-40.5 5782,-40.5 5782,-40.5 5788,-40.5 5794,-46.5 5794,-52.5 5794,-52.5 5794,-64.5 5794,-64.5 5794,-70.5 5788,-76.5 5782,-76.5 5782,-76.5 5730,-76.5 5730,-76.5 5724,-76.5 5718,-70.5 5718,-64.5 5718,-64.5 5718,-52.5 5718,-52.5 5718,-46.5 5724,-40.5 5730,-40.5"/>
<text text-anchor="middle" x="5756" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5761.1657,-171.285C5760.1627,-149.3856 5758.4681,-112.3861 5757.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="5760.7812,-86.3896 5756.8272,-76.5603 5753.7885,-86.71 5760.7812,-86.3896"/>
</g>
<!-- system_cpu7_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu7_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5363,-40.5C5363,-40.5 5423,-40.5 5423,-40.5 5429,-40.5 5435,-46.5 5435,-52.5 5435,-52.5 5435,-64.5 5435,-64.5 5435,-70.5 5429,-76.5 5423,-76.5 5423,-76.5 5363,-76.5 5363,-76.5 5357,-76.5 5351,-70.5 5351,-64.5 5351,-64.5 5351,-52.5 5351,-52.5 5351,-46.5 5357,-40.5 5363,-40.5"/>
<text text-anchor="middle" x="5393" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu7_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5132,-40.5C5132,-40.5 5192,-40.5 5192,-40.5 5198,-40.5 5204,-46.5 5204,-52.5 5204,-52.5 5204,-64.5 5204,-64.5 5204,-70.5 5198,-76.5 5192,-76.5 5192,-76.5 5132,-76.5 5132,-76.5 5126,-76.5 5120,-70.5 5120,-64.5 5120,-64.5 5120,-52.5 5120,-52.5 5120,-46.5 5126,-40.5 5132,-40.5"/>
<text text-anchor="middle" x="5162" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu7_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5622,-40.5C5622,-40.5 5682,-40.5 5682,-40.5 5688,-40.5 5694,-46.5 5694,-52.5 5694,-52.5 5694,-64.5 5694,-64.5 5694,-70.5 5688,-76.5 5682,-76.5 5682,-76.5 5622,-76.5 5622,-76.5 5616,-76.5 5610,-70.5 5610,-64.5 5610,-64.5 5610,-52.5 5610,-52.5 5610,-46.5 5616,-40.5 5622,-40.5"/>
<text text-anchor="middle" x="5652" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5824,-40.5C5824,-40.5 5884,-40.5 5884,-40.5 5890,-40.5 5896,-46.5 5896,-52.5 5896,-52.5 5896,-64.5 5896,-64.5 5896,-70.5 5890,-76.5 5884,-76.5 5884,-76.5 5824,-76.5 5824,-76.5 5818,-76.5 5812,-70.5 5812,-64.5 5812,-64.5 5812,-52.5 5812,-52.5 5812,-46.5 5818,-40.5 5824,-40.5"/>
<text text-anchor="middle" x="5854" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu7_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5420.5,-171.5C5420.5,-171.5 5497.5,-171.5 5497.5,-171.5 5503.5,-171.5 5509.5,-177.5 5509.5,-183.5 5509.5,-183.5 5509.5,-195.5 5509.5,-195.5 5509.5,-201.5 5503.5,-207.5 5497.5,-207.5 5497.5,-207.5 5420.5,-207.5 5420.5,-207.5 5414.5,-207.5 5408.5,-201.5 5408.5,-195.5 5408.5,-195.5 5408.5,-183.5 5408.5,-183.5 5408.5,-177.5 5414.5,-171.5 5420.5,-171.5"/>
<text text-anchor="middle" x="5459" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu7_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu7_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5296,-171.5C5296,-171.5 5378,-171.5 5378,-171.5 5384,-171.5 5390,-177.5 5390,-183.5 5390,-183.5 5390,-195.5 5390,-195.5 5390,-201.5 5384,-207.5 5378,-207.5 5378,-207.5 5296,-207.5 5296,-207.5 5290,-207.5 5284,-201.5 5284,-195.5 5284,-195.5 5284,-183.5 5284,-183.5 5284,-177.5 5290,-171.5 5296,-171.5"/>
<text text-anchor="middle" x="5337" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu7_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu7_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5224,-171.5C5224,-171.5 5254,-171.5 5254,-171.5 5260,-171.5 5266,-177.5 5266,-183.5 5266,-183.5 5266,-195.5 5266,-195.5 5266,-201.5 5260,-207.5 5254,-207.5 5254,-207.5 5224,-207.5 5224,-207.5 5218,-207.5 5212,-201.5 5212,-195.5 5212,-195.5 5212,-183.5 5212,-183.5 5212,-177.5 5218,-171.5 5224,-171.5"/>
<text text-anchor="middle" x="5239" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge35" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5446.4491,-426.3518C6079.2712,-424.9493 10887.2791,-413.5848 10916,-392 10974.7704,-347.8317 10978.2869,-248.634 10977.0494,-207.6984"/>
<polygon fill="#000000" stroke="#000000" points="5446.1218,-422.8524 5436.1296,-426.3746 5446.1373,-429.8524 5446.1218,-422.8524"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge36" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5446.5096,-426.4086C5944.8788,-425.6775 8994.7897,-420.0586 9032,-392 9090.6994,-347.7374 9094.2561,-248.5931 9093.0394,-207.6851"/>
<polygon fill="#000000" stroke="#000000" points="5446.2348,-422.9089 5436.2399,-426.4235 5446.245,-429.9089 5446.2348,-422.9089"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge37" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5446.3156,-426.264C6015.5355,-424.2647 9950.3421,-409.8035 9974,-392 10032.7422,-347.7942 10036.2747,-248.6177 10035.0454,-207.6931"/>
<polygon fill="#000000" stroke="#000000" points="5446.1989,-422.7642 5436.2113,-426.2994 5446.2235,-429.7642 5446.1989,-422.7642"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge38" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5329.7967,-404.9952C5323.5745,-402.9473 5317.2072,-401.1929 5311,-400 5293.2756,-396.5938 2726.8865,-402.2053 2712,-392 2649.4383,-349.1114 2636.4169,-248.7361 2633.7094,-207.5857"/>
<polygon fill="#000000" stroke="#000000" points="5328.8165,-408.3613 5339.4112,-408.4162 5331.1631,-401.7663 5328.8165,-408.3613"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor -->
<g id="edge39" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5329.7946,-405.0057C5323.5728,-402.956 5317.2062,-401.1983 5311,-400 5288.4032,-395.637 3672.9706,-405.0295 3654,-392 3591.4759,-349.0567 3578.433,-248.7126 3575.7146,-207.5781"/>
<polygon fill="#000000" stroke="#000000" points="5328.8142,-408.3717 5339.4089,-408.4283 5331.1619,-401.7771 5328.8142,-408.3717"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor -->
<g id="edge40" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5329.7872,-405.0438C5323.5666,-402.9877 5317.2024,-401.218 5311,-400 5291.5099,-396.1725 4612.3367,-403.2971 4596,-392 4533.6128,-348.8581 4520.4918,-248.6272 4517.7336,-207.5506"/>
<polygon fill="#000000" stroke="#000000" points="5328.8056,-408.4096 5339.4003,-408.4724 5331.1572,-401.8164 5328.8056,-408.4096"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor -->
<g id="edge41" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5446.3454,-426.1805C5864.7066,-424.159 8062.8205,-412.5648 8090,-392 8148.6268,-347.6412 8152.2246,-248.5514 8151.0291,-207.6715"/>
<polygon fill="#000000" stroke="#000000" points="5446.1994,-422.6811 5436.2164,-426.2293 5446.2332,-429.681 5446.1994,-422.6811"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor -->
<g id="edge42" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M5395.2998,-399.5407C5396.6351,-397.0347 5397.8922,-394.4978 5399,-392 5427.9124,-326.8062 5447.5261,-243.7845 5455.2813,-207.6577"/>
<polygon fill="#000000" stroke="#000000" points="5392.1829,-397.9404 5390.2483,-408.3571 5398.2566,-401.4205 5392.1829,-397.9404"/>
</g>
<!-- system_l2_mem_side -->
<g id="node125" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6634,-40.5C6634,-40.5 6694,-40.5 6694,-40.5 6700,-40.5 6706,-46.5 6706,-52.5 6706,-52.5 6706,-64.5 6706,-64.5 6706,-70.5 6700,-76.5 6694,-76.5 6694,-76.5 6634,-76.5 6634,-76.5 6628,-76.5 6622,-70.5 6622,-64.5 6622,-64.5 6622,-52.5 6622,-52.5 6622,-46.5 6628,-40.5 6634,-40.5"/>
<text text-anchor="middle" x="6664" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge34" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="#000000" d="M5446.535,-424.1748C5582.7682,-419.2418 5875.9552,-406.9461 5892,-392 5972.4393,-317.069 5847.5486,-224.0098 5926,-147 5976.016,-97.9031 6472.6327,-68.4009 6621.8296,-60.5946"/>
<polygon fill="#000000" stroke="#000000" points="5446.0828,-420.6887 5436.2148,-424.5453 5446.334,-427.6842 5446.0828,-420.6887"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node123" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M5188.5,-408.5C5188.5,-408.5 5289.5,-408.5 5289.5,-408.5 5295.5,-408.5 5301.5,-414.5 5301.5,-420.5 5301.5,-420.5 5301.5,-432.5 5301.5,-432.5 5301.5,-438.5 5295.5,-444.5 5289.5,-444.5 5289.5,-444.5 5188.5,-444.5 5188.5,-444.5 5182.5,-444.5 5176.5,-438.5 5176.5,-432.5 5176.5,-432.5 5176.5,-420.5 5176.5,-420.5 5176.5,-414.5 5182.5,-408.5 5188.5,-408.5"/>
<text text-anchor="middle" x="5239" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge44" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5280.5693,-408.3998C5290.3678,-404.9238 5300.9041,-401.8065 5311,-400 5329.7337,-396.6478 10776.7076,-403.3283 10792,-392 10846.8393,-351.3763 10854.7489,-263.202 10854.953,-217.7898"/>
<polygon fill="#000000" stroke="#000000" points="10858.4526,-217.711 10854.8737,-207.739 10851.4528,-217.7663 10858.4526,-217.711"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge43" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5280.5693,-408.3999C5290.3678,-404.9239 5300.9041,-401.8066 5311,-400 5329.5047,-396.6886 10710.7461,-404.2562 10725,-392 10774.932,-349.0661 10768.8523,-262.3068 10761.6635,-217.5764"/>
<polygon fill="#000000" stroke="#000000" points="10765.1029,-216.9255 10759.9414,-207.673 10758.2064,-218.1248 10765.1029,-216.9255"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge46" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5280.5703,-408.4054C5290.3687,-404.9292 5300.9048,-401.8104 5311,-400 5323.2935,-397.7954 8897.9669,-399.4382 8908,-392 8962.8238,-351.3553 8970.7403,-263.1905 8970.9495,-217.7851"/>
<polygon fill="#000000" stroke="#000000" points="8974.4491,-217.7082 8970.8714,-207.7358 8967.4493,-217.7627 8974.4491,-217.7082"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge45" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5280.5703,-408.4058C5290.3688,-404.9295 5300.9049,-401.8106 5311,-400 5323.0645,-397.8362 8831.7094,-399.9949 8841,-392 8890.9151,-349.0464 8884.8429,-262.2959 8877.6596,-217.5718"/>
<polygon fill="#000000" stroke="#000000" points="8881.0994,-216.923 8875.9388,-207.6699 8874.2027,-218.1216 8881.0994,-216.923"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge48" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5280.5697,-408.402C5290.3681,-404.9259 5300.9044,-401.8081 5311,-400 5326.5136,-397.2216 9837.3372,-401.3833 9850,-392 9904.8331,-351.368 9912.7455,-263.1974 9912.9516,-217.788"/>
<polygon fill="#000000" stroke="#000000" points="9916.4512,-217.7099 9912.8728,-207.7377 9909.4514,-217.7649 9916.4512,-217.7099"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge47" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5280.5697,-408.4022C5290.3682,-404.9261 5300.9044,-401.8082 5311,-400 5326.2846,-397.2624 9771.2277,-402.1255 9783,-392 9832.9253,-349.0583 9826.8486,-262.3025 9819.6619,-217.5746"/>
<polygon fill="#000000" stroke="#000000" points="9823.1015,-216.9245 9817.9404,-207.6718 9816.2049,-218.1235 9823.1015,-216.9245"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge50" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5176.4329,-426.1895C4777.1265,-424.148 2600.9443,-412.1057 2574,-392 2519.2266,-351.1284 2510.7616,-263.0657 2510.2471,-217.7336"/>
<polygon fill="#000000" stroke="#000000" points="2513.7471,-217.7047 2510.2569,-207.7012 2506.7471,-217.6978 2513.7471,-217.7047"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge49" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5176.4666,-426.2685C4766.2534,-424.685 2475.9019,-414.8257 2449,-392 2398.5869,-349.2255 2402.2659,-262.395 2408.1628,-217.613"/>
<polygon fill="#000000" stroke="#000000" points="2411.6293,-218.0958 2409.5971,-207.6977 2404.7014,-217.0936 2411.6293,-218.0958"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder -->
<g id="edge52" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5176.4779,-426.2428C4871.1251,-424.8641 3549.8369,-417.4357 3516,-392 3461.3715,-350.9349 3452.8413,-262.9593 3452.28,-217.6898"/>
<polygon fill="#000000" stroke="#000000" points="3455.7801,-217.6714 3452.279,-207.6717 3448.7801,-217.6721 3455.7801,-217.6714"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio -->
<g id="edge51" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5176.415,-426.4136C4857.3739,-425.8406 3425.6879,-421.6205 3391,-392 3340.7219,-349.0668 3344.3406,-262.3072 3350.1938,-217.5765"/>
<polygon fill="#000000" stroke="#000000" points="3353.6588,-218.0695 3351.618,-207.6731 3346.7301,-217.0731 3353.6588,-218.0695"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder -->
<g id="edge54" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5176.4362,-425.684C4996.1048,-423.0758 4486.2851,-413.8013 4458,-392 4403.985,-350.3669 4395.153,-262.9684 4394.3979,-217.8268"/>
<polygon fill="#000000" stroke="#000000" points="4397.8969,-217.5571 4394.355,-207.5718 4390.897,-217.5864 4397.8969,-217.5571"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio -->
<g id="edge53" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5176.4068,-426.2517C4976.5243,-425.1816 4364.7537,-419.6518 4333,-392 4283.2458,-348.6729 4286.5581,-262.4035 4292.2539,-217.7477"/>
<polygon fill="#000000" stroke="#000000" points="4295.7544,-217.9882 4293.6829,-207.5978 4288.8228,-217.0121 4295.7544,-217.9882"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder -->
<g id="edge56" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5280.5713,-408.4113C5290.3697,-404.9347 5300.9055,-401.8144 5311,-400 5329.1468,-396.7383 7951.1931,-402.9864 7966,-392 8020.8077,-351.3337 8028.7315,-263.1786 8028.9458,-217.7802"/>
<polygon fill="#000000" stroke="#000000" points="8032.4455,-217.7054 8028.8689,-207.7325 8025.4457,-217.759 8032.4455,-217.7054"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio -->
<g id="edge55" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5280.5714,-408.4119C5290.3698,-404.9353 5300.9056,-401.8148 5311,-400 5328.6887,-396.8199 7885.3821,-403.7284 7899,-392 7948.8974,-349.0258 7942.8331,-262.2845 7935.6555,-217.5671"/>
<polygon fill="#000000" stroke="#000000" points="7939.0957,-216.9203 7933.936,-207.6668 7932.1989,-218.1182 7939.0957,-216.9203"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder -->
<g id="edge58" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M5261.5018,-408.3637C5266.4918,-403.4777 5271.3691,-397.8972 5275,-392 5309.6835,-335.6692 5326.2397,-258.4932 5333.017,-217.5977"/>
<polygon fill="#000000" stroke="#000000" points="5336.5019,-217.9679 5334.6056,-207.5442 5329.5876,-216.8753 5336.5019,-217.9679"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio -->
<g id="edge57" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M5239,-408.2965C5239,-367.283 5239,-267.3911 5239,-218.0466"/>
<polygon fill="#000000" stroke="#000000" points="5242.5001,-217.7655 5239,-207.7655 5235.5001,-217.7655 5242.5001,-217.7655"/>
</g>
<!-- system_mem_ctrls00_port -->
<g id="node128" class="node">
<title>system_mem_ctrls00_port</title>
<path fill="#94918b" stroke="#000000" d="M5952,-171.5C5952,-171.5 5982,-171.5 5982,-171.5 5988,-171.5 5994,-177.5 5994,-183.5 5994,-183.5 5994,-195.5 5994,-195.5 5994,-201.5 5988,-207.5 5982,-207.5 5982,-207.5 5952,-207.5 5952,-207.5 5946,-207.5 5940,-201.5 5940,-195.5 5940,-195.5 5940,-183.5 5940,-183.5 5940,-177.5 5946,-171.5 5952,-171.5"/>
<text text-anchor="middle" x="5967" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls00_port -->
<g id="edge59" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls00_port</title>
<path fill="none" stroke="#000000" d="M5280.5858,-408.4909C5290.3836,-405.0106 5300.9154,-401.8686 5311,-400 5326.8703,-397.0593 5878.8163,-401.3114 5892,-392 5948.9828,-351.7541 5962.7529,-263.0237 5966.024,-217.5581"/>
<polygon fill="#000000" stroke="#000000" points="5969.5219,-217.696 5966.6252,-207.5048 5962.5344,-217.2781 5969.5219,-217.696"/>
</g>
<!-- system_mem_ctrls01_port -->
<g id="node129" class="node">
<title>system_mem_ctrls01_port</title>
<path fill="#94918b" stroke="#000000" d="M6062,-171.5C6062,-171.5 6092,-171.5 6092,-171.5 6098,-171.5 6104,-177.5 6104,-183.5 6104,-183.5 6104,-195.5 6104,-195.5 6104,-201.5 6098,-207.5 6092,-207.5 6092,-207.5 6062,-207.5 6062,-207.5 6056,-207.5 6050,-201.5 6050,-195.5 6050,-195.5 6050,-183.5 6050,-183.5 6050,-177.5 6056,-171.5 6062,-171.5"/>
<text text-anchor="middle" x="6077" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls01_port -->
<g id="edge60" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls01_port</title>
<path fill="none" stroke="#000000" d="M5280.5821,-408.4704C5290.38,-404.9911 5300.9129,-401.8547 5311,-400 5330.8627,-396.3479 6022.4986,-404.9449 6038,-392 6088.8818,-349.5096 6086.5629,-262.5523 6081.3828,-217.6782"/>
<polygon fill="#000000" stroke="#000000" points="6084.8521,-217.2149 6080.1077,-207.7418 6077.9091,-218.1059 6084.8521,-217.2149"/>
</g>
<!-- system_mem_ctrls02_port -->
<g id="node130" class="node">
<title>system_mem_ctrls02_port</title>
<path fill="#94918b" stroke="#000000" d="M6174,-171.5C6174,-171.5 6204,-171.5 6204,-171.5 6210,-171.5 6216,-177.5 6216,-183.5 6216,-183.5 6216,-195.5 6216,-195.5 6216,-201.5 6210,-207.5 6204,-207.5 6204,-207.5 6174,-207.5 6174,-207.5 6168,-207.5 6162,-201.5 6162,-195.5 6162,-195.5 6162,-183.5 6162,-183.5 6162,-177.5 6168,-171.5 6174,-171.5"/>
<text text-anchor="middle" x="6189" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls02_port -->
<g id="edge61" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls02_port</title>
<path fill="none" stroke="#000000" d="M5280.5801,-408.4596C5290.3781,-404.9807 5300.9115,-401.8473 5311,-400 5322.4627,-397.9011 6141.0499,-399.4629 6150,-392 6200.913,-349.547 6198.5801,-262.573 6193.39,-217.6868"/>
<polygon fill="#000000" stroke="#000000" points="6196.8588,-217.2198 6192.1126,-207.7476 6189.9159,-218.1122 6196.8588,-217.2198"/>
</g>
<!-- system_mem_ctrls03_port -->
<g id="node131" class="node">
<title>system_mem_ctrls03_port</title>
<path fill="#94918b" stroke="#000000" d="M6286,-171.5C6286,-171.5 6316,-171.5 6316,-171.5 6322,-171.5 6328,-177.5 6328,-183.5 6328,-183.5 6328,-195.5 6328,-195.5 6328,-201.5 6322,-207.5 6316,-207.5 6316,-207.5 6286,-207.5 6286,-207.5 6280,-207.5 6274,-201.5 6274,-195.5 6274,-195.5 6274,-183.5 6274,-183.5 6274,-177.5 6280,-171.5 6286,-171.5"/>
<text text-anchor="middle" x="6301" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls03_port -->
<g id="edge62" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls03_port</title>
<path fill="none" stroke="#000000" d="M5280.5786,-408.4512C5290.3766,-404.9728 5300.9105,-401.8416 5311,-400 5323.9941,-397.6282 6251.8505,-400.4534 6262,-392 6312.9368,-349.5756 6310.5933,-262.5888 6305.3954,-217.6934"/>
<polygon fill="#000000" stroke="#000000" points="6308.8639,-217.2235 6304.1163,-207.752 6301.9212,-218.1169 6308.8639,-217.2235"/>
</g>
<!-- system_mem_ctrls04_port -->
<g id="node132" class="node">
<title>system_mem_ctrls04_port</title>
<path fill="#94918b" stroke="#000000" d="M6398,-171.5C6398,-171.5 6428,-171.5 6428,-171.5 6434,-171.5 6440,-177.5 6440,-183.5 6440,-183.5 6440,-195.5 6440,-195.5 6440,-201.5 6434,-207.5 6428,-207.5 6428,-207.5 6398,-207.5 6398,-207.5 6392,-207.5 6386,-201.5 6386,-195.5 6386,-195.5 6386,-183.5 6386,-183.5 6386,-177.5 6392,-171.5 6398,-171.5"/>
<text text-anchor="middle" x="6413" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls04_port -->
<g id="edge63" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls04_port</title>
<path fill="none" stroke="#000000" d="M5280.5774,-408.4447C5290.3755,-404.9666 5300.9097,-401.8371 5311,-400 5325.5255,-397.3553 6362.651,-401.4438 6374,-392 6424.9556,-349.5981 6422.6037,-262.6013 6417.3998,-217.6986"/>
<polygon fill="#000000" stroke="#000000" points="6420.868,-217.2265 6416.1192,-207.7555 6413.9253,-218.1207 6420.868,-217.2265"/>
</g>
<!-- system_mem_ctrls05_port -->
<g id="node133" class="node">
<title>system_mem_ctrls05_port</title>
<path fill="#94918b" stroke="#000000" d="M6510,-171.5C6510,-171.5 6540,-171.5 6540,-171.5 6546,-171.5 6552,-177.5 6552,-183.5 6552,-183.5 6552,-195.5 6552,-195.5 6552,-201.5 6546,-207.5 6540,-207.5 6540,-207.5 6510,-207.5 6510,-207.5 6504,-207.5 6498,-201.5 6498,-195.5 6498,-195.5 6498,-183.5 6498,-183.5 6498,-177.5 6504,-171.5 6510,-171.5"/>
<text text-anchor="middle" x="6525" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls05_port -->
<g id="edge64" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls05_port</title>
<path fill="none" stroke="#000000" d="M5280.5764,-408.4394C5290.3746,-404.9615 5300.909,-401.8335 5311,-400 5327.0569,-397.0825 6473.4516,-402.4343 6486,-392 6536.9708,-349.6164 6534.6121,-262.6114 6529.4033,-217.7028"/>
<polygon fill="#000000" stroke="#000000" points="6532.8712,-217.2289 6528.1215,-207.7583 6525.9286,-218.1237 6532.8712,-217.2289"/>
</g>
<!-- system_mem_ctrls06_port -->
<g id="node134" class="node">
<title>system_mem_ctrls06_port</title>
<path fill="#94918b" stroke="#000000" d="M6622,-171.5C6622,-171.5 6652,-171.5 6652,-171.5 6658,-171.5 6664,-177.5 6664,-183.5 6664,-183.5 6664,-195.5 6664,-195.5 6664,-201.5 6658,-207.5 6652,-207.5 6652,-207.5 6622,-207.5 6622,-207.5 6616,-207.5 6610,-201.5 6610,-195.5 6610,-195.5 6610,-183.5 6610,-183.5 6610,-177.5 6616,-171.5 6622,-171.5"/>
<text text-anchor="middle" x="6637" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls06_port -->
<g id="edge65" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls06_port</title>
<path fill="none" stroke="#000000" d="M5280.5756,-408.435C5290.3738,-404.9573 5300.9085,-401.8305 5311,-400 5328.5883,-396.8096 6584.2522,-403.4248 6598,-392 6648.9834,-349.6315 6646.6191,-262.6197 6641.4061,-217.7063"/>
<polygon fill="#000000" stroke="#000000" points="6644.8739,-217.2308 6640.1235,-207.7607 6637.9314,-218.1262 6644.8739,-217.2308"/>
</g>
<!-- system_mem_ctrls07_port -->
<g id="node135" class="node">
<title>system_mem_ctrls07_port</title>
<path fill="#94918b" stroke="#000000" d="M6734,-171.5C6734,-171.5 6764,-171.5 6764,-171.5 6770,-171.5 6776,-177.5 6776,-183.5 6776,-183.5 6776,-195.5 6776,-195.5 6776,-201.5 6770,-207.5 6764,-207.5 6764,-207.5 6734,-207.5 6734,-207.5 6728,-207.5 6722,-201.5 6722,-195.5 6722,-195.5 6722,-183.5 6722,-183.5 6722,-177.5 6728,-171.5 6734,-171.5"/>
<text text-anchor="middle" x="6749" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls07_port -->
<g id="edge66" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls07_port</title>
<path fill="none" stroke="#000000" d="M5280.5749,-408.4313C5290.3732,-404.9538 5300.908,-401.828 5311,-400 5330.1197,-396.5367 6695.0528,-404.4153 6710,-392 6760.9939,-349.6442 6758.6249,-262.6268 6753.4086,-217.7092"/>
<polygon fill="#000000" stroke="#000000" points="6756.8762,-217.2325 6752.1251,-207.7626 6749.9337,-218.1284 6756.8762,-217.2325"/>
</g>
<!-- system_mem_ctrls08_port -->
<g id="node136" class="node">
<title>system_mem_ctrls08_port</title>
<path fill="#94918b" stroke="#000000" d="M6846,-171.5C6846,-171.5 6876,-171.5 6876,-171.5 6882,-171.5 6888,-177.5 6888,-183.5 6888,-183.5 6888,-195.5 6888,-195.5 6888,-201.5 6882,-207.5 6876,-207.5 6876,-207.5 6846,-207.5 6846,-207.5 6840,-207.5 6834,-201.5 6834,-195.5 6834,-195.5 6834,-183.5 6834,-183.5 6834,-177.5 6840,-171.5 6846,-171.5"/>
<text text-anchor="middle" x="6861" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls08_port -->
<g id="edge67" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls08_port</title>
<path fill="none" stroke="#000000" d="M5280.5744,-408.4282C5290.3726,-404.9508 5300.9076,-401.8259 5311,-400 5331.6512,-396.2638 6805.8533,-405.4057 6822,-392 6873.0029,-349.655 6870.6299,-262.6327 6865.4106,-217.7117"/>
<polygon fill="#000000" stroke="#000000" points="6868.8781,-217.2339 6864.1265,-207.7643 6861.9357,-218.1302 6868.8781,-217.2339"/>
</g>
<!-- system_mem_ctrls09_port -->
<g id="node137" class="node">
<title>system_mem_ctrls09_port</title>
<path fill="#94918b" stroke="#000000" d="M6958,-171.5C6958,-171.5 6988,-171.5 6988,-171.5 6994,-171.5 7000,-177.5 7000,-183.5 7000,-183.5 7000,-195.5 7000,-195.5 7000,-201.5 6994,-207.5 6988,-207.5 6988,-207.5 6958,-207.5 6958,-207.5 6952,-207.5 6946,-201.5 6946,-195.5 6946,-195.5 6946,-183.5 6946,-183.5 6946,-177.5 6952,-171.5 6958,-171.5"/>
<text text-anchor="middle" x="6973" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls09_port -->
<g id="edge68" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls09_port</title>
<path fill="none" stroke="#000000" d="M5280.5739,-408.4255C5290.3722,-404.9483 5300.9073,-401.824 5311,-400 5333.1826,-395.991 6916.6539,-406.3962 6934,-392 6985.0106,-349.6643 6982.6342,-262.6379 6977.4124,-217.7138"/>
<polygon fill="#000000" stroke="#000000" points="6980.8797,-217.2351 6976.1277,-207.7658 6973.9374,-218.1317 6980.8797,-217.2351"/>
</g>
<!-- system_mem_ctrls10_port -->
<g id="node138" class="node">
<title>system_mem_ctrls10_port</title>
<path fill="#94918b" stroke="#000000" d="M7070,-171.5C7070,-171.5 7100,-171.5 7100,-171.5 7106,-171.5 7112,-177.5 7112,-183.5 7112,-183.5 7112,-195.5 7112,-195.5 7112,-201.5 7106,-207.5 7100,-207.5 7100,-207.5 7070,-207.5 7070,-207.5 7064,-207.5 7058,-201.5 7058,-195.5 7058,-195.5 7058,-183.5 7058,-183.5 7058,-177.5 7064,-171.5 7070,-171.5"/>
<text text-anchor="middle" x="7085" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls10_port -->
<g id="edge69" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls10_port</title>
<path fill="none" stroke="#000000" d="M5280.5734,-408.4231C5290.3718,-404.946 5300.907,-401.8224 5311,-400 5322.857,-397.859 7036.7272,-399.6933 7046,-392 7097.0174,-349.6724 7094.6379,-262.6424 7089.4139,-217.7157"/>
<polygon fill="#000000" stroke="#000000" points="7092.8812,-217.2362 7088.1288,-207.767 7085.9389,-218.1331 7092.8812,-217.2362"/>
</g>
<!-- system_mem_ctrls11_port -->
<g id="node139" class="node">
<title>system_mem_ctrls11_port</title>
<path fill="#94918b" stroke="#000000" d="M7182,-171.5C7182,-171.5 7212,-171.5 7212,-171.5 7218,-171.5 7224,-177.5 7224,-183.5 7224,-183.5 7224,-195.5 7224,-195.5 7224,-201.5 7218,-207.5 7212,-207.5 7212,-207.5 7182,-207.5 7182,-207.5 7176,-207.5 7170,-201.5 7170,-195.5 7170,-195.5 7170,-183.5 7170,-183.5 7170,-177.5 7176,-171.5 7182,-171.5"/>
<text text-anchor="middle" x="7197" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls11_port -->
<g id="edge70" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls11_port</title>
<path fill="none" stroke="#000000" d="M5280.5731,-408.421C5290.3714,-404.944 5300.9067,-401.821 5311,-400 5323.6227,-397.7226 7148.1275,-400.1886 7158,-392 7209.0233,-349.6796 7206.6412,-262.6463 7201.4153,-217.7173"/>
<polygon fill="#000000" stroke="#000000" points="7204.8824,-217.2371 7200.1297,-207.7681 7197.9402,-218.1342 7204.8824,-217.2371"/>
</g>
<!-- system_mem_ctrls12_port -->
<g id="node140" class="node">
<title>system_mem_ctrls12_port</title>
<path fill="#94918b" stroke="#000000" d="M7293,-171.5C7293,-171.5 7323,-171.5 7323,-171.5 7329,-171.5 7335,-177.5 7335,-183.5 7335,-183.5 7335,-195.5 7335,-195.5 7335,-201.5 7329,-207.5 7323,-207.5 7323,-207.5 7293,-207.5 7293,-207.5 7287,-207.5 7281,-201.5 7281,-195.5 7281,-195.5 7281,-183.5 7281,-183.5 7281,-177.5 7287,-171.5 7293,-171.5"/>
<text text-anchor="middle" x="7308" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls12_port -->
<g id="edge71" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls12_port</title>
<path fill="none" stroke="#000000" d="M5280.5727,-408.4192C5290.3711,-404.9423 5300.9065,-401.8198 5311,-400 5324.3816,-397.5874 7258.5331,-400.6794 7269,-392 7320.0285,-349.6858 7317.644,-262.6498 7312.4165,-217.7187"/>
<polygon fill="#000000" stroke="#000000" points="7315.8836,-217.2379 7311.1305,-207.7691 7308.9413,-218.1353 7315.8836,-217.2379"/>
</g>
<!-- system_mem_ctrls13_port -->
<g id="node141" class="node">
<title>system_mem_ctrls13_port</title>
<path fill="#94918b" stroke="#000000" d="M78,-171.5C78,-171.5 108,-171.5 108,-171.5 114,-171.5 120,-177.5 120,-183.5 120,-183.5 120,-195.5 120,-195.5 120,-201.5 114,-207.5 108,-207.5 108,-207.5 78,-207.5 78,-207.5 72,-207.5 66,-201.5 66,-195.5 66,-195.5 66,-183.5 66,-183.5 66,-177.5 72,-171.5 78,-171.5"/>
<text text-anchor="middle" x="93" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls13_port -->
<g id="edge72" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls13_port</title>
<path fill="none" stroke="#000000" d="M5176.1426,-426.3473C4593.581,-424.9 157.4797,-413.1859 132,-392 81.028,-349.6178 83.3872,-262.6121 88.5965,-217.7031"/>
<polygon fill="#000000" stroke="#000000" points="92.0711,-218.124 89.8783,-207.7585 85.1285,-217.229 92.0711,-218.124"/>
</g>
<!-- system_mem_ctrls14_port -->
<g id="node142" class="node">
<title>system_mem_ctrls14_port</title>
<path fill="#94918b" stroke="#000000" d="M190,-171.5C190,-171.5 220,-171.5 220,-171.5 226,-171.5 232,-177.5 232,-183.5 232,-183.5 232,-195.5 232,-195.5 232,-201.5 226,-207.5 220,-207.5 220,-207.5 190,-207.5 190,-207.5 184,-207.5 178,-201.5 178,-195.5 178,-195.5 178,-183.5 178,-183.5 178,-177.5 184,-171.5 190,-171.5"/>
<text text-anchor="middle" x="205" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls14_port -->
<g id="edge73" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls14_port</title>
<path fill="none" stroke="#000000" d="M5176.1742,-426.3377C4600.9355,-424.8202 268.8998,-412.7069 244,-392 193.0312,-349.6139 195.389,-262.61 200.5972,-217.7022"/>
<polygon fill="#000000" stroke="#000000" points="204.0718,-218.1233 201.8788,-207.7579 197.1292,-217.2285 204.0718,-218.1233"/>
</g>
<!-- system_mem_ctrls15_port -->
<g id="node143" class="node">
<title>system_mem_ctrls15_port</title>
<path fill="#94918b" stroke="#000000" d="M302,-171.5C302,-171.5 332,-171.5 332,-171.5 338,-171.5 344,-177.5 344,-183.5 344,-183.5 344,-195.5 344,-195.5 344,-201.5 338,-207.5 332,-207.5 332,-207.5 302,-207.5 302,-207.5 296,-207.5 290,-201.5 290,-195.5 290,-195.5 290,-183.5 290,-183.5 290,-177.5 296,-171.5 302,-171.5"/>
<text text-anchor="middle" x="317" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls15_port -->
<g id="edge74" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls15_port</title>
<path fill="none" stroke="#000000" d="M5176.2526,-426.3279C4608.6001,-424.7392 380.3208,-412.2287 356,-392 305.0346,-349.6099 307.3909,-262.6078 312.598,-217.7013"/>
<polygon fill="#000000" stroke="#000000" points="316.0726,-218.1226 313.8793,-207.7573 309.13,-217.228 316.0726,-218.1226"/>
</g>
<!-- system_mem_ctrls16_port -->
<g id="node144" class="node">
<title>system_mem_ctrls16_port</title>
<path fill="#94918b" stroke="#000000" d="M414,-171.5C414,-171.5 444,-171.5 444,-171.5 450,-171.5 456,-177.5 456,-183.5 456,-183.5 456,-195.5 456,-195.5 456,-201.5 450,-207.5 444,-207.5 444,-207.5 414,-207.5 414,-207.5 408,-207.5 402,-201.5 402,-195.5 402,-195.5 402,-183.5 402,-183.5 402,-177.5 408,-171.5 414,-171.5"/>
<text text-anchor="middle" x="429" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls16_port -->
<g id="edge75" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls16_port</title>
<path fill="none" stroke="#000000" d="M5176.3788,-426.3178C4616.5745,-424.6569 491.7427,-411.7512 468,-392 417.0381,-349.6056 419.3928,-262.6054 424.5988,-217.7003"/>
<polygon fill="#000000" stroke="#000000" points="428.0733,-218.1219 425.8798,-207.7567 421.1307,-217.2275 428.0733,-218.1219"/>
</g>
<!-- system_mem_ctrls17_port -->
<g id="node145" class="node">
<title>system_mem_ctrls17_port</title>
<path fill="#94918b" stroke="#000000" d="M526,-171.5C526,-171.5 556,-171.5 556,-171.5 562,-171.5 568,-177.5 568,-183.5 568,-183.5 568,-195.5 568,-195.5 568,-201.5 562,-207.5 556,-207.5 556,-207.5 526,-207.5 526,-207.5 520,-207.5 514,-201.5 514,-195.5 514,-195.5 514,-183.5 514,-183.5 514,-177.5 520,-171.5 526,-171.5"/>
<text text-anchor="middle" x="541" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls17_port -->
<g id="edge76" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls17_port</title>
<path fill="none" stroke="#000000" d="M5176.1192,-426.3059C4622.7501,-424.5663 603.1594,-411.2693 580,-392 529.0418,-349.6012 531.3949,-262.603 536.5997,-217.6993"/>
<polygon fill="#000000" stroke="#000000" points="540.0741,-218.1212 537.8804,-207.756 533.1315,-217.2269 540.0741,-218.1212"/>
</g>
<!-- system_mem_ctrls18_port -->
<g id="node146" class="node">
<title>system_mem_ctrls18_port</title>
<path fill="#94918b" stroke="#000000" d="M638,-171.5C638,-171.5 668,-171.5 668,-171.5 674,-171.5 680,-177.5 680,-183.5 680,-183.5 680,-195.5 680,-195.5 680,-201.5 674,-207.5 668,-207.5 668,-207.5 638,-207.5 638,-207.5 632,-207.5 626,-201.5 626,-195.5 626,-195.5 626,-183.5 626,-183.5 626,-177.5 632,-171.5 638,-171.5"/>
<text text-anchor="middle" x="653" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls18_port -->
<g id="edge77" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls18_port</title>
<path fill="none" stroke="#000000" d="M5176.3501,-426.2951C4631.3952,-424.4813 714.5832,-410.7934 692,-392 641.0457,-349.5966 643.397,-262.6004 648.6005,-217.6982"/>
<polygon fill="#000000" stroke="#000000" points="652.075,-218.1204 649.881,-207.7553 645.1323,-217.2263 652.075,-218.1204"/>
</g>
<!-- system_mem_ctrls19_port -->
<g id="node147" class="node">
<title>system_mem_ctrls19_port</title>
<path fill="#94918b" stroke="#000000" d="M750,-171.5C750,-171.5 780,-171.5 780,-171.5 786,-171.5 792,-177.5 792,-183.5 792,-183.5 792,-195.5 792,-195.5 792,-201.5 786,-207.5 780,-207.5 780,-207.5 750,-207.5 750,-207.5 744,-207.5 738,-201.5 738,-195.5 738,-195.5 738,-183.5 738,-183.5 738,-177.5 744,-171.5 750,-171.5"/>
<text text-anchor="middle" x="765" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls19_port -->
<g id="edge78" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls19_port</title>
<path fill="none" stroke="#000000" d="M5176.2087,-426.2825C4638.3459,-424.3876 826.0021,-410.3134 804,-392 753.0497,-349.5917 755.3993,-262.5977 760.6015,-217.6971"/>
<polygon fill="#000000" stroke="#000000" points="764.0759,-218.1196 761.8816,-207.7545 757.1332,-217.2256 764.0759,-218.1196"/>
</g>
<!-- system_mem_ctrls20_port -->
<g id="node148" class="node">
<title>system_mem_ctrls20_port</title>
<path fill="#94918b" stroke="#000000" d="M862,-171.5C862,-171.5 892,-171.5 892,-171.5 898,-171.5 904,-177.5 904,-183.5 904,-183.5 904,-195.5 904,-195.5 904,-201.5 898,-207.5 892,-207.5 892,-207.5 862,-207.5 862,-207.5 856,-207.5 850,-201.5 850,-195.5 850,-195.5 850,-183.5 850,-183.5 850,-177.5 856,-171.5 862,-171.5"/>
<text text-anchor="middle" x="877" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls20_port -->
<g id="edge79" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls20_port</title>
<path fill="none" stroke="#000000" d="M5176.1312,-426.2694C4645.7095,-424.2922 937.4222,-409.8343 916,-392 865.054,-349.5865 867.4016,-262.5949 872.6025,-217.6959"/>
<polygon fill="#000000" stroke="#000000" points="876.0768,-218.1188 873.8823,-207.7537 869.1341,-217.225 876.0768,-218.1188"/>
</g>
<!-- system_mem_ctrls21_port -->
<g id="node149" class="node">
<title>system_mem_ctrls21_port</title>
<path fill="#94918b" stroke="#000000" d="M974,-171.5C974,-171.5 1004,-171.5 1004,-171.5 1010,-171.5 1016,-177.5 1016,-183.5 1016,-183.5 1016,-195.5 1016,-195.5 1016,-201.5 1010,-207.5 1004,-207.5 1004,-207.5 974,-207.5 974,-207.5 968,-207.5 962,-201.5 962,-195.5 962,-195.5 962,-183.5 962,-183.5 962,-177.5 968,-171.5 974,-171.5"/>
<text text-anchor="middle" x="989" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls21_port -->
<g id="edge80" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls21_port</title>
<path fill="none" stroke="#000000" d="M5176.1194,-426.2559C4653.4855,-424.1952 1048.8434,-409.3563 1028,-392 977.0585,-349.5811 979.4041,-262.5919 984.6035,-217.6947"/>
<polygon fill="#000000" stroke="#000000" points="988.0778,-218.1179 985.883,-207.7529 981.1351,-217.2243 988.0778,-218.1179"/>
</g>
<!-- system_mem_ctrls22_port -->
<g id="node150" class="node">
<title>system_mem_ctrls22_port</title>
<path fill="#94918b" stroke="#000000" d="M1086,-171.5C1086,-171.5 1116,-171.5 1116,-171.5 1122,-171.5 1128,-177.5 1128,-183.5 1128,-183.5 1128,-195.5 1128,-195.5 1128,-201.5 1122,-207.5 1116,-207.5 1116,-207.5 1086,-207.5 1086,-207.5 1080,-207.5 1074,-201.5 1074,-195.5 1074,-195.5 1074,-183.5 1074,-183.5 1074,-177.5 1080,-171.5 1086,-171.5"/>
<text text-anchor="middle" x="1101" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls22_port -->
<g id="edge81" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls22_port</title>
<path fill="none" stroke="#000000" d="M5176.1749,-426.2419C4661.6732,-424.0965 1160.2658,-408.8791 1140,-392 1089.0633,-349.5754 1091.4067,-262.5887 1096.6046,-217.6934"/>
<polygon fill="#000000" stroke="#000000" points="1100.0789,-218.1169 1097.8837,-207.752 1093.1361,-217.2235 1100.0789,-218.1169"/>
</g>
<!-- system_mem_ctrls23_port -->
<g id="node151" class="node">
<title>system_mem_ctrls23_port</title>
<path fill="#94918b" stroke="#000000" d="M1198,-171.5C1198,-171.5 1228,-171.5 1228,-171.5 1234,-171.5 1240,-177.5 1240,-183.5 1240,-183.5 1240,-195.5 1240,-195.5 1240,-201.5 1234,-207.5 1228,-207.5 1228,-207.5 1198,-207.5 1198,-207.5 1192,-207.5 1186,-201.5 1186,-195.5 1186,-195.5 1186,-183.5 1186,-183.5 1186,-177.5 1192,-171.5 1198,-171.5"/>
<text text-anchor="middle" x="1213" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls23_port -->
<g id="edge82" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls23_port</title>
<path fill="none" stroke="#000000" d="M5176.2994,-426.2275C4670.272,-423.9962 1271.6894,-408.403 1252,-392 1201.0683,-349.5694 1203.4095,-262.5854 1208.6057,-217.692"/>
<polygon fill="#000000" stroke="#000000" points="1212.08,-218.1159 1209.8845,-207.751 1205.1372,-217.2227 1212.08,-218.1159"/>
</g>
<!-- system_mem_ctrls24_port -->
<g id="node152" class="node">
<title>system_mem_ctrls24_port</title>
<path fill="#94918b" stroke="#000000" d="M1310,-171.5C1310,-171.5 1340,-171.5 1340,-171.5 1346,-171.5 1352,-177.5 1352,-183.5 1352,-183.5 1352,-195.5 1352,-195.5 1352,-201.5 1346,-207.5 1340,-207.5 1340,-207.5 1310,-207.5 1310,-207.5 1304,-207.5 1298,-201.5 1298,-195.5 1298,-195.5 1298,-183.5 1298,-183.5 1298,-177.5 1304,-171.5 1310,-171.5"/>
<text text-anchor="middle" x="1325" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls24_port -->
<g id="edge83" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls24_port</title>
<path fill="none" stroke="#000000" d="M5176.4284,-426.4843C4680.4332,-426.2961 1402.2182,-423.8472 1364,-392 1313.0736,-349.5631 1315.4124,-262.5819 1320.607,-217.6905"/>
<polygon fill="#000000" stroke="#000000" points="1324.0811,-218.1149 1321.8853,-207.7501 1317.1383,-217.2219 1324.0811,-218.1149"/>
</g>
<!-- system_mem_ctrls25_port -->
<g id="node153" class="node">
<title>system_mem_ctrls25_port</title>
<path fill="#94918b" stroke="#000000" d="M1422,-171.5C1422,-171.5 1452,-171.5 1452,-171.5 1458,-171.5 1464,-177.5 1464,-183.5 1464,-183.5 1464,-195.5 1464,-195.5 1464,-201.5 1458,-207.5 1452,-207.5 1452,-207.5 1422,-207.5 1422,-207.5 1416,-207.5 1410,-201.5 1410,-195.5 1410,-195.5 1410,-183.5 1410,-183.5 1410,-177.5 1416,-171.5 1422,-171.5"/>
<text text-anchor="middle" x="1437" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls25_port -->
<g id="edge84" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls25_port</title>
<path fill="none" stroke="#000000" d="M5176.3144,-426.4673C4688.1739,-426.1489 1513.0606,-422.8909 1476,-392 1425.0792,-349.5563 1427.4156,-262.5781 1432.6082,-217.689"/>
<polygon fill="#000000" stroke="#000000" points="1436.0824,-218.1137 1433.8862,-207.749 1429.1395,-217.221 1436.0824,-218.1137"/>
</g>
<!-- system_mem_ctrls26_port -->
<g id="node154" class="node">
<title>system_mem_ctrls26_port</title>
<path fill="#94918b" stroke="#000000" d="M1534,-171.5C1534,-171.5 1564,-171.5 1564,-171.5 1570,-171.5 1576,-177.5 1576,-183.5 1576,-183.5 1576,-195.5 1576,-195.5 1576,-201.5 1570,-207.5 1564,-207.5 1564,-207.5 1534,-207.5 1534,-207.5 1528,-207.5 1522,-201.5 1522,-195.5 1522,-195.5 1522,-183.5 1522,-183.5 1522,-177.5 1528,-171.5 1534,-171.5"/>
<text text-anchor="middle" x="1549" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls26_port -->
<g id="edge85" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls26_port</title>
<path fill="none" stroke="#000000" d="M5176.2875,-426.4493C4696.4255,-425.9976 1623.9059,-421.937 1588,-392 1537.0852,-349.5491 1539.4189,-262.5742 1544.6096,-217.6873"/>
<polygon fill="#000000" stroke="#000000" points="1548.0837,-218.1125 1545.8871,-207.7479 1541.1408,-217.2201 1548.0837,-218.1125"/>
</g>
<!-- system_mem_ctrls27_port -->
<g id="node155" class="node">
<title>system_mem_ctrls27_port</title>
<path fill="#94918b" stroke="#000000" d="M1646,-171.5C1646,-171.5 1676,-171.5 1676,-171.5 1682,-171.5 1688,-177.5 1688,-183.5 1688,-183.5 1688,-195.5 1688,-195.5 1688,-201.5 1682,-207.5 1676,-207.5 1676,-207.5 1646,-207.5 1646,-207.5 1640,-207.5 1634,-201.5 1634,-195.5 1634,-195.5 1634,-183.5 1634,-183.5 1634,-177.5 1640,-171.5 1646,-171.5"/>
<text text-anchor="middle" x="1661" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls27_port -->
<g id="edge86" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls27_port</title>
<path fill="none" stroke="#000000" d="M5176.3503,-426.4303C4705.1869,-425.8421 1734.7541,-420.9854 1700,-392 1649.0915,-349.5415 1651.4224,-262.5699 1656.6111,-217.6856"/>
<polygon fill="#000000" stroke="#000000" points="1660.0851,-218.1113 1657.8881,-207.7467 1653.1421,-217.2191 1660.0851,-218.1113"/>
</g>
<!-- system_mem_ctrls28_port -->
<g id="node156" class="node">
<title>system_mem_ctrls28_port</title>
<path fill="#94918b" stroke="#000000" d="M1758,-171.5C1758,-171.5 1788,-171.5 1788,-171.5 1794,-171.5 1800,-177.5 1800,-183.5 1800,-183.5 1800,-195.5 1800,-195.5 1800,-201.5 1794,-207.5 1788,-207.5 1788,-207.5 1758,-207.5 1758,-207.5 1752,-207.5 1746,-201.5 1746,-195.5 1746,-195.5 1746,-183.5 1746,-183.5 1746,-177.5 1752,-171.5 1758,-171.5"/>
<text text-anchor="middle" x="1773" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls28_port -->
<g id="edge87" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls28_port</title>
<path fill="none" stroke="#000000" d="M5176.1367,-426.4096C4712.9339,-425.6794 1845.5963,-420.0289 1812,-392 1761.0983,-349.5334 1763.4261,-262.5655 1768.6126,-217.6837"/>
<polygon fill="#000000" stroke="#000000" points="1772.0866,-218.1099 1769.8892,-207.7455 1765.1436,-217.218 1772.0866,-218.1099"/>
</g>
<!-- system_mem_ctrls29_port -->
<g id="node157" class="node">
<title>system_mem_ctrls29_port</title>
<path fill="#94918b" stroke="#000000" d="M1870,-171.5C1870,-171.5 1900,-171.5 1900,-171.5 1906,-171.5 1912,-177.5 1912,-183.5 1912,-183.5 1912,-195.5 1912,-195.5 1912,-201.5 1906,-207.5 1900,-207.5 1900,-207.5 1870,-207.5 1870,-207.5 1864,-207.5 1858,-201.5 1858,-195.5 1858,-195.5 1858,-183.5 1858,-183.5 1858,-177.5 1864,-171.5 1870,-171.5"/>
<text text-anchor="middle" x="1885" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls29_port -->
<g id="edge88" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls29_port</title>
<path fill="none" stroke="#000000" d="M5176.3937,-426.3883C4722.7638,-425.5152 1956.4507,-419.0825 1924,-392 1873.1055,-349.5248 1875.4301,-262.5607 1880.6143,-217.6817"/>
<polygon fill="#000000" stroke="#000000" points="1884.0881,-218.1085 1881.8903,-207.7441 1877.1451,-217.2169 1884.0881,-218.1085"/>
</g>
<!-- system_mem_ctrls30_port -->
<g id="node158" class="node">
<title>system_mem_ctrls30_port</title>
<path fill="#94918b" stroke="#000000" d="M1982,-171.5C1982,-171.5 2012,-171.5 2012,-171.5 2018,-171.5 2024,-177.5 2024,-183.5 2024,-183.5 2024,-195.5 2024,-195.5 2024,-201.5 2018,-207.5 2012,-207.5 2012,-207.5 1982,-207.5 1982,-207.5 1976,-207.5 1970,-201.5 1970,-195.5 1970,-195.5 1970,-183.5 1970,-183.5 1970,-177.5 1976,-171.5 1982,-171.5"/>
<text text-anchor="middle" x="1997" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls30_port -->
<g id="edge89" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls30_port</title>
<path fill="none" stroke="#000000" d="M5176.3935,-426.3651C4731.6808,-425.3431 2067.2996,-418.1315 2036,-392 1985.1132,-349.5155 1987.4344,-262.5555 1992.6161,-217.6796"/>
<polygon fill="#000000" stroke="#000000" points="1996.0898,-218.1069 1993.8915,-207.7427 1989.1468,-217.2157 1996.0898,-218.1069"/>
</g>
<!-- system_mem_ctrls31_port -->
<g id="node159" class="node">
<title>system_mem_ctrls31_port</title>
<path fill="#94918b" stroke="#000000" d="M2094,-171.5C2094,-171.5 2124,-171.5 2124,-171.5 2130,-171.5 2136,-177.5 2136,-183.5 2136,-183.5 2136,-195.5 2136,-195.5 2136,-201.5 2130,-207.5 2124,-207.5 2124,-207.5 2094,-207.5 2094,-207.5 2088,-207.5 2082,-201.5 2082,-195.5 2082,-195.5 2082,-183.5 2082,-183.5 2082,-177.5 2088,-171.5 2094,-171.5"/>
<text text-anchor="middle" x="2109" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls31_port -->
<g id="edge90" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls31_port</title>
<path fill="none" stroke="#000000" d="M5176.1595,-426.3396C4739.8394,-425.1617 2178.1441,-417.1767 2148,-392 2097.1215,-349.5056 2099.439,-262.55 2104.618,-217.6773"/>
<polygon fill="#000000" stroke="#000000" points="2108.0917,-218.1053 2105.8928,-207.7412 2101.1486,-217.2144 2108.0917,-218.1053"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node124" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6736,-40.5C6736,-40.5 6788,-40.5 6788,-40.5 6794,-40.5 6800,-46.5 6800,-52.5 6800,-52.5 6800,-64.5 6800,-64.5 6800,-70.5 6794,-76.5 6788,-76.5 6788,-76.5 6736,-76.5 6736,-76.5 6730,-76.5 6724,-70.5 6724,-64.5 6724,-64.5 6724,-52.5 6724,-52.5 6724,-46.5 6730,-40.5 6736,-40.5"/>
<text text-anchor="middle" x="6762" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node126" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M7549,-171.5C7549,-171.5 7641,-171.5 7641,-171.5 7647,-171.5 7653,-177.5 7653,-183.5 7653,-183.5 7653,-195.5 7653,-195.5 7653,-201.5 7647,-207.5 7641,-207.5 7641,-207.5 7549,-207.5 7549,-207.5 7543,-207.5 7537,-201.5 7537,-195.5 7537,-195.5 7537,-183.5 7537,-183.5 7537,-177.5 7543,-171.5 7549,-171.5"/>
<text text-anchor="middle" x="7595" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge91" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M7626.2016,-165.6287C7637.7578,-158.1626 7651.3772,-150.8698 7665,-147 7746.1262,-123.9544 10624.7271,-158.9861 10701,-123 10721.2082,-113.4656 10736.5497,-92.2889 10745.6235,-76.7916"/>
<polygon fill="#000000" stroke="#000000" points="7624.1181,-162.8126 7617.8008,-171.318 7628.0433,-168.6085 7624.1181,-162.8126"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge92" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M7626.2036,-165.6358C7637.76,-158.1703 7651.379,-150.8762 7665,-147 7810.1326,-105.699 10232.6469,-150.5791 10381,-123 10429.4427,-113.9944 10482.0613,-92.366 10516.171,-76.6309"/>
<polygon fill="#000000" stroke="#000000" points="7624.1205,-162.8193 7617.8025,-171.3243 7628.0453,-168.6156 7624.1205,-162.8193"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge93" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7626.2005,-165.6249C7637.7566,-158.1585 7651.3763,-150.8665 7665,-147 7751.5296,-122.4425 10819.9611,-157.5687 10903,-123 10925.6022,-113.5908 10944.5332,-92.1609 10956.0306,-76.5778"/>
<polygon fill="#000000" stroke="#000000" points="7624.1167,-162.809 7617.7998,-171.3147 7628.0422,-168.6047 7624.1167,-162.809"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge94" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7626.1995,-165.6214C7637.7555,-158.1547 7651.3754,-150.8634 7665,-147 7757.2273,-120.8482 11028.4069,-161.9517 11116,-123 11137.3549,-113.5037 11154.368,-92.0915 11164.5351,-76.5363"/>
<polygon fill="#000000" stroke="#000000" points="7624.1155,-162.8056 7617.7989,-171.3116 7628.0412,-168.6013 7624.1155,-162.8056"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge95" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M7626.2299,-165.7272C7637.7887,-158.2701 7651.4025,-150.9578 7665,-147 7787.9264,-111.22 8701.568,-178.3765 8817,-123 8837.1462,-113.3352 8852.4998,-92.1839 8861.5934,-76.7283"/>
<polygon fill="#000000" stroke="#000000" points="7624.1528,-162.9065 7617.8257,-171.4047 7628.0713,-168.707 7624.1528,-162.9065"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge96" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M7626.2478,-165.7881C7637.8082,-158.3365 7651.4185,-151.0122 7665,-147 7842.3873,-94.5968 8315.497,-158.6232 8497,-123 8545.1937,-113.5411 8597.6473,-92.1214 8631.7954,-76.5541"/>
<polygon fill="#000000" stroke="#000000" points="7624.1745,-162.9647 7617.8414,-171.4583 7628.089,-168.7679 7624.1745,-162.9647"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge97" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7626.223,-165.7035C7637.7812,-158.2443 7651.3964,-150.9367 7665,-147 7809.5377,-105.1731 8880.3881,-181.5438 9019,-123 9041.5534,-113.4744 9060.4943,-92.0682 9072.0074,-76.5223"/>
<polygon fill="#000000" stroke="#000000" points="7624.1444,-162.8839 7617.8196,-171.3839 7628.0645,-168.6833 7624.1444,-162.8839"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge98" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7626.2177,-165.6852C7637.7754,-158.2242 7651.3917,-150.9203 7665,-147 7748.6634,-122.8983 9152.5941,-158.7093 9232,-123 9253.1766,-113.4768 9270.1149,-92.2978 9280.3169,-76.797"/>
<polygon fill="#000000" stroke="#000000" points="7624.1379,-162.8664 7617.815,-171.3677 7628.0593,-168.665 7624.1379,-162.8664"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge99" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M7626.2093,-165.6558C7637.7662,-158.1922 7651.3841,-150.8941 7665,-147 7776.8564,-115.0098 9653.8704,-172.8296 9759,-123 9779.1912,-113.4297 9794.5361,-92.26 9803.6153,-76.7742"/>
<polygon fill="#000000" stroke="#000000" points="7624.1275,-162.8384 7617.8076,-171.3419 7628.0509,-168.6356 7624.1275,-162.8384"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge100" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M7626.2138,-165.6715C7637.7712,-158.2094 7651.3882,-150.9081 7665,-147 7854.4743,-92.5996 9245.2764,-159.4839 9439,-123 9487.4214,-113.8808 9540.0444,-92.2759 9574.161,-76.5773"/>
<polygon fill="#000000" stroke="#000000" points="7624.1331,-162.8535 7617.8115,-171.3557 7628.0554,-168.6514 7624.1331,-162.8535"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge101" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7626.2071,-165.6481C7637.7638,-158.1838 7651.3822,-150.8872 7665,-147 7787.663,-111.986 9843.3091,-172.2042 9961,-123 9983.5879,-113.5564 10002.5218,-92.1336 10014.0238,-76.5614"/>
<polygon fill="#000000" stroke="#000000" points="7624.1249,-162.8311 7617.8056,-171.3351 7628.0488,-168.6279 7624.1249,-162.8311"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge102" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7626.2052,-165.6413C7637.7617,-158.1764 7651.3804,-150.8811 7665,-147 7799.0583,-108.7976 10046.7046,-179.806 10174,-123 10195.3425,-113.4758 10212.3581,-92.0693 10222.5292,-76.523"/>
<polygon fill="#000000" stroke="#000000" points="7624.1225,-162.8246 7617.8039,-171.3291 7628.0469,-168.6212 7624.1225,-162.8246"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge103" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9535,-165.3972C7553.975,-158.007 7541.0379,-150.8214 7528,-147 7398.715,-109.1067 2807.9973,-158.3726 2678,-123 2644.8805,-113.9881 2611.4395,-92.4776 2590.049,-76.767"/>
<polygon fill="#000000" stroke="#000000" points="7563.1185,-168.3864 7573.3027,-171.3076 7567.163,-162.6731 7563.1185,-168.3864"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge104" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9541,-165.3954C7553.9756,-158.005 7541.0384,-150.8198 7528,-147 7391.8061,-107.1002 2553.1378,-169.3448 2419,-123 2392.437,-113.8224 2367.7968,-92.3455 2352.3785,-76.6881"/>
<polygon fill="#000000" stroke="#000000" points="7563.119,-168.3846 7573.3032,-171.3059 7567.1636,-162.6713 7563.119,-168.3846"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge105" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9531,-165.3988C7553.9745,-158.0088 7541.0375,-150.8228 7528,-147 7404.1034,-110.6715 2996.8442,-177.9322 2880,-123 2859.6466,-113.4312 2844.2395,-92.0338 2835.1931,-76.5018"/>
<polygon fill="#000000" stroke="#000000" points="7563.118,-168.388 7573.3023,-171.309 7567.1624,-162.6746 7563.118,-168.388"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge106" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9524,-165.401C7553.9738,-158.0111 7541.037,-150.8247 7528,-147 7293.5445,-78.2165 3364.5039,-191.6182 3130,-123 3099.0327,-113.9387 3068.4114,-92.4382 3048.9262,-76.7434"/>
<polygon fill="#000000" stroke="#000000" points="7563.1174,-168.3902 7573.3017,-171.3109 7567.1616,-162.6766 7563.1174,-168.3902"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side -->
<g id="edge107" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9509,-165.4061C7553.9722,-158.0166 7541.0357,-150.8292 7528,-147 7319.6863,-85.8085 3829.4641,-180.1299 3620,-123 3586.8859,-113.9684 3553.4438,-92.4618 3532.0516,-76.7576"/>
<polygon fill="#000000" stroke="#000000" points="7563.1159,-168.3952 7573.3004,-171.3153 7567.1598,-162.6814 7563.1159,-168.3952"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side -->
<g id="edge108" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9518,-165.4032C7553.9731,-158.0135 7541.0364,-150.8267 7528,-147 7416.9342,-114.3978 3470.3859,-160.858 3361,-123 3334.4419,-113.8083 3309.8006,-92.3343 3294.3809,-76.6814"/>
<polygon fill="#000000" stroke="#000000" points="7563.1167,-168.3924 7573.3011,-171.3128 7567.1608,-162.6787 7563.1167,-168.3924"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side -->
<g id="edge109" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9502,-165.4085C7553.9714,-158.0193 7541.035,-150.8314 7528,-147 7429.2315,-117.9691 3915.1356,-166.8607 3822,-123 3801.785,-113.4801 3786.4448,-92.3005 3777.3732,-76.7986"/>
<polygon fill="#000000" stroke="#000000" points="7563.1152,-168.3977 7573.2998,-171.3175 7567.1589,-162.6838 7563.1152,-168.3977"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side -->
<g id="edge110" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9492,-165.412C7553.9703,-158.023 7541.0341,-150.8344 7528,-147 7343.8007,-92.8116 4256.2375,-177.0585 4072,-123 4041.0395,-113.9156 4010.4168,-92.4198 3990.9295,-76.7325"/>
<polygon fill="#000000" stroke="#000000" points="7563.1142,-168.4011 7573.2989,-171.3205 7567.1577,-162.6871 7563.1142,-168.4011"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side -->
<g id="edge111" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9467,-165.4205C7553.9676,-158.0322 7541.0319,-150.8419 7528,-147 7369.9422,-100.4035 4720.9338,-166.5147 4562,-123 4528.8948,-113.9361 4495.4509,-92.4361 4474.0558,-76.7422"/>
<polygon fill="#000000" stroke="#000000" points="7563.1117,-168.4096 7573.2967,-171.3279 7567.1546,-162.6951 7563.1117,-168.4096"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side -->
<g id="edge112" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9481,-165.4157C7553.9691,-158.027 7541.0332,-150.8377 7528,-147 7356.1246,-96.3907 4472.2684,-181.7426 4303,-123 4276.4496,-113.786 4251.8068,-92.3165 4236.3845,-76.6707"/>
<polygon fill="#000000" stroke="#000000" points="7563.1131,-168.4048 7573.2979,-171.3237 7567.1563,-162.6906 7563.1131,-168.4048"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side -->
<g id="edge113" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9454,-165.4248C7553.9662,-158.037 7541.0308,-150.8457 7528,-147 7454.3594,-125.2666 4833.4272,-155.7893 4764,-123 4743.7955,-113.4578 4728.4533,-92.2825 4719.3783,-76.7878"/>
<polygon fill="#000000" stroke="#000000" points="7563.1104,-168.414 7573.2956,-171.3318 7567.153,-162.6993 7563.1104,-168.414"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side -->
<g id="edge114" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9435,-165.4312C7553.9642,-158.0439 7541.0291,-150.8514 7528,-147 7394.0563,-107.4066 5147.9716,-162.499 5014,-123 4983.0513,-113.8754 4952.4263,-92.3877 4932.9351,-76.7133"/>
<polygon fill="#000000" stroke="#000000" points="7563.1085,-168.4203 7573.2939,-171.3374 7567.1507,-162.7053 7563.1085,-168.4203"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side -->
<g id="edge115" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M7627.625,-165.6851C7638.9422,-158.5397 7652.0509,-151.4314 7665,-147 7753.8805,-116.5837 7792.2807,-167.5243 7875,-123 7894.5468,-112.4788 7909.9188,-91.7128 7919.1827,-76.5768"/>
<polygon fill="#000000" stroke="#000000" points="7625.4047,-162.956 7618.9701,-171.3731 7629.2492,-168.8058 7625.4047,-162.956"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side -->
<g id="edge116" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M7620.6037,-164.0903C7646.5144,-138.3758 7685.9234,-99.2654 7708.8018,-76.5603"/>
<polygon fill="#000000" stroke="#000000" points="7617.9865,-161.7566 7613.354,-171.285 7622.9174,-166.7251 7617.9865,-161.7566"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side -->
<g id="edge117" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7626.5933,-165.8324C7638.0995,-158.4618 7651.587,-151.1774 7665,-147 7752.5624,-119.7294 7993.2548,-160.3845 8077,-123 8099.2109,-113.0849 8118.0904,-91.9825 8129.687,-76.6067"/>
<polygon fill="#000000" stroke="#000000" points="7624.5817,-162.9671 7618.2147,-171.4355 7628.4729,-168.7859 7624.5817,-162.9671"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side -->
<g id="edge118" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7626.5473,-165.6819C7638.0495,-158.2985 7651.5463,-151.0444 7665,-147 7798.107,-106.9864 8163.9028,-181.4642 8290,-123 8311.0654,-113.2332 8328.0254,-92.1018 8338.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="7624.5264,-162.823 7618.174,-171.3023 7628.4276,-168.6351 7624.5264,-162.823"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side -->
<g id="edge119" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9385,-165.4483C7553.9587,-158.0624 7541.0247,-150.8664 7528,-147 7312.3946,-82.9966 5720.809,-182.7994 5504,-123 5470.9119,-113.8738 5437.4645,-92.3864 5416.064,-76.7125"/>
<polygon fill="#000000" stroke="#000000" points="7563.1035,-168.4373 7573.2895,-171.3524 7567.1446,-162.7216 7563.1035,-168.4373"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side -->
<g id="edge120" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9414,-165.4383C7553.9619,-158.0516 7541.0273,-150.8577 7528,-147 7406.38,-110.9856 5364.7656,-164.7694 5245,-123 5218.4638,-113.7452 5193.8181,-92.284 5178.3913,-76.6513"/>
<polygon fill="#000000" stroke="#000000" points="7563.1064,-168.4274 7573.2921,-171.3436 7567.1482,-162.7121 7563.1064,-168.4274"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side -->
<g id="edge121" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9356,-165.458C7553.9556,-158.0729 7541.0221,-150.875 7528,-147 7430.9736,-118.1279 5797.4386,-166.4361 5706,-123 5685.817,-113.4124 5670.4705,-92.2461 5661.3887,-76.7658"/>
<polygon fill="#000000" stroke="#000000" points="7563.1007,-168.447 7573.2869,-171.3609 7567.141,-162.7308 7563.1007,-168.447"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side -->
<g id="edge122" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M7564.9068,-165.5536C7553.9243,-158.1766 7540.9967,-150.9593 7528,-147 7430.3939,-117.2652 6711.877,-128.6727 6610,-123 6337.4184,-107.8221 6010.6992,-74.9458 5896.15,-62.9749"/>
<polygon fill="#000000" stroke="#000000" points="7563.0721,-168.5425 7573.2617,-171.4449 7567.106,-162.8217 7563.0721,-168.5425"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node127" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M7405.5,-171.5C7405.5,-171.5 7506.5,-171.5 7506.5,-171.5 7512.5,-171.5 7518.5,-177.5 7518.5,-183.5 7518.5,-183.5 7518.5,-195.5 7518.5,-195.5 7518.5,-201.5 7512.5,-207.5 7506.5,-207.5 7506.5,-207.5 7405.5,-207.5 7405.5,-207.5 7399.5,-207.5 7393.5,-201.5 7393.5,-195.5 7393.5,-195.5 7393.5,-183.5 7393.5,-183.5 7393.5,-177.5 7399.5,-171.5 7405.5,-171.5"/>
<text text-anchor="middle" x="7456" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge123" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M7429.7255,-171.3867C7415.8316,-162.6616 7398.139,-152.8472 7381,-147 7274.8201,-110.7755 6936.5919,-75.355 6810.2328,-63.0537"/>
<polygon fill="#000000" stroke="#000000" points="6810.3789,-59.5515 6800.0882,-62.0715 6809.7043,-66.519 6810.3789,-59.5515"/>
</g>
</g>
</svg>
