{
  "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "tiny_tonegen": {
      "attributes": {
        "hdlname": "tiny_tonegen",
        "top": "00000000000000000000000000000001",
        "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:6.1-41.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ena": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "address_in": {
          "direction": "input",
          "bits": [ 5, 6, 7 ]
        },
        "write_strobe_in": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "data_in": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13 ]
        },
        "signal_bit_out": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
        "$flatten\\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21.28-21.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ]
          }
        },
        "$flatten\\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17$10": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ],
            "B": [ "0", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 59 ]
          }
        },
        "$flatten\\clk_scaler.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19$11": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19.28-19.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "Y": [ 61 ]
          }
        },
        "$flatten\\clk_scaler.$procdff$192": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 62 ],
            "Q": [ 60 ]
          }
        },
        "$flatten\\clk_scaler.$procdff$197": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74 ],
            "Q": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$82": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.13-22.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 59 ],
            "Y": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$84": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.22-16.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.18-26.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ],
            "S": [ 4 ],
            "Y": [ 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$88": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.13-22.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 61 ],
            "S": [ 59 ],
            "Y": [ 87 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$90": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.22-16.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.18-26.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 87 ],
            "S": [ 4 ],
            "Y": [ 62 ]
          }
        },
        "$flatten\\signal_gen.$auto$proc_dff.cc:242:proc_dff$206": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 88 ],
            "B": [ 89 ],
            "S": [ 90 ],
            "Y": [ 91 ]
          }
        },
        "$flatten\\signal_gen.$procdff$200": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000011001000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:76.5-106.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 90 ],
            "CLK": [ 60 ],
            "D": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ],
            "Q": [ 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ]
          }
        },
        "$flatten\\signal_gen.$procdff$208": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:76.5-106.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 60 ],
            "D": [ 91 ],
            "Q": [ 89 ]
          }
        },
        "$flatten\\signal_gen.$procmux$92": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:91.62-91.62|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:90.17-103.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 10 ],
            "S": [ 116 ],
            "Y": [ 117 ]
          }
        },
        "$flatten\\signal_gen.$procmux$93_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:91.62-91.62|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:90.17-103.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 116 ]
          }
        },
        "$flatten\\signal_gen.$procmux$94": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:89.17-89.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:89.13-104.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 117 ],
            "S": [ 8 ],
            "Y": [ 88 ]
          }
        },
        "$flatten\\signal_gen.$procmux$97": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:90.31-90.31|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:90.17-103.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ],
            "B": [ 9, 10, 11, 12, 13, 109, 110, 111, 112, 113, 114, 115 ],
            "S": [ 118 ],
            "Y": [ 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ]
          }
        },
        "$flatten\\signal_gen.$procmux$98_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:90.31-90.31|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:90.17-103.24"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "Y": [ 118 ]
          }
        },
        "$flatten\\signal_gen.$procmux$99": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:89.17-89.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:89.13-104.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ],
            "B": [ 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
            "S": [ 8 ],
            "Y": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21.28-21.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17$10": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142 ],
            "B": [ 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ],
            "Y": [ 175 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19$11": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19.28-19.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "Y": [ 176 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procdff$192": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 90 ],
            "CLK": [ 60 ],
            "D": [ 177 ],
            "Q": [ 14 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procdff$197": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 90 ],
            "CLK": [ 60 ],
            "D": [ 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189 ],
            "Q": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$82": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.13-22.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 175 ],
            "Y": [ 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$84": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.22-16.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.18-26.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ],
            "S": [ 89 ],
            "Y": [ 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$88": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.13-22.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 176 ],
            "S": [ 175 ],
            "Y": [ 202 ]
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$90": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.22-16.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.18-26.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 202 ],
            "S": [ 89 ],
            "Y": [ 177 ]
          }
        },
        "$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:36$1": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:36.10-36.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 90 ]
          }
        }
      },
      "netnames": {
        "$flatten\\clk_scaler.$0\\clk_out[0:0]": {
          "hide_name": 1,
          "bits": [ 62 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          }
        },
        "$flatten\\clk_scaler.$0\\counter[11:0]": {
          "hide_name": 1,
          "bits": [ 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          }
        },
        "$flatten\\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12_Y": {
          "hide_name": 1,
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21.28-21.39",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17$10_Y": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40"
          }
        },
        "$flatten\\clk_scaler.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19$11_Y": {
          "hide_name": 1,
          "bits": [ 61 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19.28-19.36"
          }
        },
        "$flatten\\clk_scaler.$procmux$82_Y": {
          "hide_name": 1,
          "bits": [ 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86 ],
          "attributes": {
          }
        },
        "$flatten\\clk_scaler.$procmux$88_Y": {
          "hide_name": 1,
          "bits": [ 87 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$0\\enableA[0:0]": {
          "hide_name": 1,
          "bits": [ 88 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:76.5-106.8"
          }
        },
        "$flatten\\signal_gen.$0\\periodA[11:0]": {
          "hide_name": 1,
          "bits": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:76.5-106.8"
          }
        },
        "$flatten\\signal_gen.$auto$rtlil.cc:3094:Mux$207": {
          "hide_name": 1,
          "bits": [ 91 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$92_Y": {
          "hide_name": 1,
          "bits": [ 117 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$93_CMP": {
          "hide_name": 1,
          "bits": [ 116 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$97_Y": {
          "hide_name": 1,
          "bits": [ 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$98_CMP": {
          "hide_name": 1,
          "bits": [ 118 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$0\\clk_out[0:0]": {
          "hide_name": 1,
          "bits": [ 177 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$0\\counter[11:0]": {
          "hide_name": 1,
          "bits": [ 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21$12_Y": {
          "hide_name": 1,
          "bits": [ 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:21.28-21.39",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17$10_Y": {
          "hide_name": 1,
          "bits": [ 175 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:17.17-17.40"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19$11_Y": {
          "hide_name": 1,
          "bits": [ 176 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:19.28-19.36"
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$82_Y": {
          "hide_name": 1,
          "bits": [ 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tonegenA.$procmux$88_Y": {
          "hide_name": 1,
          "bits": [ 202 ],
          "attributes": {
          }
        },
        "address_in": {
          "hide_name": 0,
          "bits": [ 5, 6, 7 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:10.20-10.30"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:7.23-7.26"
          }
        },
        "clk_scaled": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:17.6-17.16"
          }
        },
        "clk_scaler.counter": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "hdlname": "clk_scaler counter",
            "init": "000000000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8.15-8.22"
          }
        },
        "data_in": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:12.20-12.27"
          }
        },
        "ena": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:9.20-9.23"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:8.23-8.28"
          }
        },
        "signal_bit_out": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:14.17-14.31"
          }
        },
        "signal_gen.enableA": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "hdlname": "signal_gen enableA",
            "init": "1",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:24.9-24.16"
          }
        },
        "signal_gen.mix.rst": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "hdlname": "signal_gen mix rst",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:3.11-3.14"
          }
        },
        "signal_gen.periodA": {
          "hide_name": 0,
          "bits": [ 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ],
          "attributes": {
            "hdlname": "signal_gen periodA",
            "init": "000011001000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20.16-20.23"
          }
        },
        "signal_gen.tonegenA.counter": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142 ],
          "attributes": {
            "hdlname": "signal_gen tonegenA counter",
            "init": "000000000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8.15-8.22"
          }
        },
        "write_strobe_in": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:11.17-11.32"
          }
        }
      }
    }
  }
}
