--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml final_topmodule.twx final_topmodule.ncd -o
final_topmodule.twr final_topmodule.pcf -ucf puf_ucf.ucf

Design file:              final_topmodule.ncd
Physical constraint file: final_topmodule.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock enable to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
led<0>      |        17.666(R)|      SLOW  |         4.923(R)|      FAST  |bit0/osc_out<0>_BUFG|   0.000|
            |        17.924(R)|      SLOW  |         5.037(R)|      FAST  |bit0/osc_out<1>_BUFG|   0.000|
led<1>      |        18.887(R)|      SLOW  |         5.375(R)|      FAST  |bit1/osc_out<0>_BUFG|   0.000|
            |        19.054(R)|      SLOW  |         5.563(R)|      FAST  |bit1/osc_out<1>_BUFG|   0.000|
led<2>      |        18.115(R)|      SLOW  |         5.225(R)|      FAST  |bit2/osc_out<0>_BUFG|   0.000|
            |        18.698(R)|      SLOW  |         5.249(R)|      FAST  |bit2/osc_out<1>_BUFG|   0.000|
led<3>      |        19.025(R)|      SLOW  |         5.680(R)|      FAST  |bit3/osc_out<0>_BUFG|   0.000|
            |        18.939(R)|      SLOW  |         5.525(R)|      FAST  |bit3/osc_out<1>_BUFG|   0.000|
led<4>      |        18.870(R)|      SLOW  |         5.476(R)|      FAST  |bit4/osc_out<0>_BUFG|   0.000|
            |        18.667(R)|      SLOW  |         5.324(R)|      FAST  |bit4/osc_out<1>_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock sel<0> to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
led<0>      |        15.783(R)|      SLOW  |         4.260(R)|      FAST  |bit0/osc_out<0>_BUFG|   0.000|
led<1>      |        15.148(R)|      SLOW  |         4.090(R)|      FAST  |bit1/osc_out<0>_BUFG|   0.000|
led<2>      |        15.347(R)|      SLOW  |         4.223(R)|      FAST  |bit2/osc_out<0>_BUFG|   0.000|
led<3>      |        15.698(R)|      SLOW  |         4.562(R)|      FAST  |bit3/osc_out<0>_BUFG|   0.000|
led<4>      |        15.831(R)|      SLOW  |         4.407(R)|      FAST  |bit4/osc_out<0>_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock sel<1> to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
led<0>      |        15.556(R)|      SLOW  |         4.167(R)|      FAST  |bit0/osc_out<0>_BUFG|   0.000|
led<1>      |        15.557(R)|      SLOW  |         4.224(R)|      FAST  |bit1/osc_out<0>_BUFG|   0.000|
led<2>      |        15.663(R)|      SLOW  |         4.355(R)|      FAST  |bit2/osc_out<0>_BUFG|   0.000|
led<3>      |        16.141(R)|      SLOW  |         4.689(R)|      FAST  |bit3/osc_out<0>_BUFG|   0.000|
led<4>      |        16.147(R)|      SLOW  |         4.540(R)|      FAST  |bit4/osc_out<0>_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock sel<2> to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
led<0>      |        16.402(R)|      SLOW  |         4.536(R)|      FAST  |bit0/osc_out<1>_BUFG|   0.000|
led<1>      |        16.099(R)|      SLOW  |         4.643(R)|      FAST  |bit1/osc_out<1>_BUFG|   0.000|
led<2>      |        16.060(R)|      SLOW  |         4.389(R)|      FAST  |bit2/osc_out<1>_BUFG|   0.000|
led<3>      |        16.328(R)|      SLOW  |         4.673(R)|      FAST  |bit3/osc_out<1>_BUFG|   0.000|
led<4>      |        16.456(R)|      SLOW  |         4.612(R)|      FAST  |bit4/osc_out<1>_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock sel<3> to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
led<0>      |        16.172(R)|      SLOW  |         4.417(R)|      FAST  |bit0/osc_out<1>_BUFG|   0.000|
led<1>      |        16.425(R)|      SLOW  |         4.697(R)|      FAST  |bit1/osc_out<1>_BUFG|   0.000|
led<2>      |        16.354(R)|      SLOW  |         4.450(R)|      FAST  |bit2/osc_out<1>_BUFG|   0.000|
led<3>      |        16.251(R)|      SLOW  |         4.621(R)|      FAST  |bit3/osc_out<1>_BUFG|   0.000|
led<4>      |        16.377(R)|      SLOW  |         4.558(R)|      FAST  |bit4/osc_out<1>_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock to Setup on destination clock enable
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
enable         |    2.756|         |         |         |
sel<0>         |    2.739|         |         |         |
sel<1>         |    2.739|         |         |         |
sel<2>         |    2.756|         |         |         |
sel<3>         |    2.756|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sel<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
enable         |    2.739|         |         |         |
sel<0>         |    2.739|         |         |         |
sel<1>         |    2.739|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sel<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
enable         |    2.739|         |         |         |
sel<0>         |    2.739|         |         |         |
sel<1>         |    2.739|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sel<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
enable         |    2.756|         |         |         |
sel<2>         |    2.756|         |         |         |
sel<3>         |    2.756|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sel<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
enable         |    2.756|         |         |         |
sel<2>         |    2.756|         |         |         |
sel<3>         |    2.756|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 25 18:15:21 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 667 MB



