Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interface_tb_behav xil_defaultlib.interface_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/fifo_buffer.v" Line 1. Module fifo_buffer(BUS=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/fifo_buffer.v" Line 1. Module fifo_buffer(BUS=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/fifo_buffer.v" Line 1. Module fifo_buffer(BUS=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/fifo_buffer.v" Line 1. Module fifo_buffer(BUS=3) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_buffer(BUS=3)
Compiling module xil_defaultlib.interface
Compiling module xil_defaultlib.interface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interface_tb_behav
