Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student1/abehl/COE758/Project2/constants.vhd" in Library work.
Architecture constants of Entity constants is up to date.
Compiling vhdl file "/home/student1/abehl/COE758/Project2/clock_divider.vhd" in Library work.
Architecture behavioral of Entity clock_divider is up to date.
Compiling vhdl file "/home/student1/abehl/COE758/Project2/count_gen.vhd" in Library work.
Architecture behavioral of Entity count_gen is up to date.
Compiling vhdl file "/home/student1/abehl/COE758/Project2/sys_gen.vhd" in Library work.
Architecture behavioral of Entity sync_gen is up to date.
Compiling vhdl file "/home/student1/abehl/COE758/Project2/paddle.vhd" in Library work.
Architecture behavioral of Entity paddle is up to date.
Compiling vhdl file "/home/student1/abehl/COE758/Project2/ball.vhd" in Library work.
Architecture behavioral of Entity ball is up to date.
Compiling vhdl file "/home/student1/abehl/COE758/Project2/VGA.vhd" in Library work.
Entity <vga> compiled.
Entity <vga> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/student1/abehl/COE758/Project2/ipcore_dir/icon.vhd" in Library work.
Architecture icon_a of Entity icon is up to date.
Compiling vhdl file "/home/student1/abehl/COE758/Project2/ipcore_dir/ila.vhd" in Library work.
Architecture ila_a of Entity ila is up to date.
Compiling vhdl file "/home/student1/abehl/COE758/Project2/top_level.vhd" in Library work.
Architecture behavioral of Entity top_level is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_level> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <count_gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sync_gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <paddle> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ball> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top_level> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/student1/abehl/COE758/Project2/top_level.vhd" line 194: Instantiating black box module <icon>.
WARNING:Xst:2211 - "/home/student1/abehl/COE758/Project2/top_level.vhd" line 198: Instantiating black box module <ila>.
Entity <top_level> analyzed. Unit <top_level> generated.

Analyzing Entity <clock_divider> in library <work> (Architecture <behavioral>).
Entity <clock_divider> analyzed. Unit <clock_divider> generated.

Analyzing Entity <count_gen> in library <work> (Architecture <behavioral>).
Entity <count_gen> analyzed. Unit <count_gen> generated.

Analyzing Entity <sync_gen> in library <work> (Architecture <behavioral>).
Entity <sync_gen> analyzed. Unit <sync_gen> generated.

Analyzing Entity <paddle> in library <work> (Architecture <behavioral>).
Entity <paddle> analyzed. Unit <paddle> generated.

Analyzing Entity <ball> in library <work> (Architecture <behavioral>).
Entity <ball> analyzed. Unit <ball> generated.

Analyzing Entity <VGA> in library <work> (Architecture <behavioral>).
Entity <VGA> analyzed. Unit <VGA> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock_divider>.
    Related source file is "/home/student1/abehl/COE758/Project2/clock_divider.vhd".
    Found 1-bit register for signal <clk_25_s>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_divider> synthesized.


Synthesizing Unit <count_gen>.
    Related source file is "/home/student1/abehl/COE758/Project2/count_gen.vhd".
    Found 10-bit up counter for signal <h_count_s>.
    Found 1-bit register for signal <new_frame_s>.
    Found 10-bit comparator less for signal <new_frame_s$cmp_lt0000> created at line 27.
    Found 10-bit comparator less for signal <new_frame_s$cmp_lt0001> created at line 29.
    Found 10-bit up counter for signal <v_count_s>.
    Found 10-bit comparator greatequal for signal <v_count_s$cmp_ge0000> created at line 27.
    Found 10-bit comparator greatequal for signal <v_count_s$cmp_ge0001> created at line 29.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <count_gen> synthesized.


Synthesizing Unit <sync_gen>.
    Related source file is "/home/student1/abehl/COE758/Project2/sys_gen.vhd".
    Found 1-bit register for signal <h_sync_s>.
    Found 10-bit comparator greater for signal <h_sync_s$cmp_gt0000> created at line 27.
    Found 10-bit comparator less for signal <h_sync_s$cmp_lt0000> created at line 27.
    Found 1-bit register for signal <v_sync_s>.
    Found 10-bit comparator greater for signal <v_sync_s$cmp_gt0000> created at line 38.
    Found 10-bit comparator less for signal <v_sync_s$cmp_lt0000> created at line 38.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <sync_gen> synthesized.


Synthesizing Unit <paddle>.
    Related source file is "/home/student1/abehl/COE758/Project2/paddle.vhd".
    Found 1-bit register for signal <right_paddle>.
    Found 1-bit register for signal <left_paddle>.
    Found 9-bit subtractor for signal <$sub0000> created at line 86.
    Found 9-bit subtractor for signal <$sub0001> created at line 88.
    Found 1-bit register for signal <left_down_s>.
    Found 9-bit updown accumulator for signal <left_pos_s>.
    Found 9-bit comparator greatequal for signal <left_pos_s$cmp_ge0000> created at line 53.
    Found 9-bit comparator lessequal for signal <left_pos_s$cmp_le0000> created at line 47.
    Found 1-bit register for signal <left_up_s>.
    Found 1-bit register for signal <right_down_s>.
    Found 10-bit comparator greatequal for signal <right_paddle$cmp_ge0000> created at line 86.
    Found 10-bit comparator greatequal for signal <right_paddle$cmp_ge0001> created at line 86.
    Found 10-bit comparator greatequal for signal <right_paddle$cmp_ge0002> created at line 88.
    Found 10-bit comparator greatequal for signal <right_paddle$cmp_ge0003> created at line 88.
    Found 10-bit comparator lessequal for signal <right_paddle$cmp_le0000> created at line 86.
    Found 10-bit comparator lessequal for signal <right_paddle$cmp_le0001> created at line 86.
    Found 10-bit comparator lessequal for signal <right_paddle$cmp_le0002> created at line 88.
    Found 10-bit comparator lessequal for signal <right_paddle$cmp_le0003> created at line 88.
    Found 9-bit updown accumulator for signal <right_pos_s>.
    Found 9-bit comparator greatequal for signal <right_pos_s$cmp_ge0000> created at line 74.
    Found 9-bit comparator lessequal for signal <right_pos_s$cmp_le0000> created at line 68.
    Found 1-bit register for signal <right_up_s>.
    Found 9-bit adder for signal <sub0000$addsub0000> created at line 86.
    Found 9-bit adder for signal <sub0001$addsub0000> created at line 88.
    Summary:
	inferred   2 Accumulator(s).
	inferred   6 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <paddle> synthesized.


Synthesizing Unit <ball>.
    Related source file is "/home/student1/abehl/COE758/Project2/ball.vhd".
    Found 1-bit register for signal <ball>.
    Found 9-bit subtractor for signal <$sub0001> created at line 35.
    Found 9-bit subtractor for signal <$sub0002> created at line 92.
    Found 10-bit adder for signal <ball$addsub0000> created at line 92.
    Found 10-bit subtractor for signal <ball$addsub0001> created at line 92.
    Found 10-bit comparator greatequal for signal <ball$cmp_ge0000> created at line 92.
    Found 10-bit comparator greatequal for signal <ball$cmp_ge0001> created at line 92.
    Found 10-bit comparator lessequal for signal <ball$cmp_le0000> created at line 92.
    Found 10-bit comparator lessequal for signal <ball$cmp_le0001> created at line 92.
    Found 10-bit register for signal <h_ball>.
    Found 10-bit comparator greatequal for signal <h_ball$cmp_ge0000> created at line 48.
    Found 10-bit comparator greatequal for signal <h_ball$cmp_ge0001> created at line 50.
    Found 9-bit comparator greater for signal <h_ball$cmp_gt0000> created at line 50.
    Found 10-bit comparator lessequal for signal <h_ball$cmp_le0000> created at line 36.
    Found 9-bit comparator less for signal <h_ball$cmp_lt0000> created at line 50.
    Found 10-bit addsub for signal <h_ball$share0000>.
    Found 1-bit register for signal <h_ball_mov>.
    Found 11-bit adder for signal <h_ball_mov$addsub0000> created at line 35.
    Found 10-bit subtractor for signal <h_ball_mov$addsub0001> created at line 35.
    Found 9-bit subtractor for signal <h_ball_mov$addsub0002> created at line 49.
    Found 10-bit comparator greatequal for signal <h_ball_mov$cmp_ge0000> created at line 34.
    Found 9-bit comparator greatequal for signal <h_ball_mov$cmp_ge0001> created at line 42.
    Found 10-bit comparator greater for signal <h_ball_mov$cmp_gt0000> created at line 35.
    Found 10-bit comparator greater for signal <h_ball_mov$cmp_gt0001> created at line 42.
    Found 10-bit comparator greater for signal <h_ball_mov$cmp_gt0002> created at line 34.
    Found 9-bit comparator greater for signal <h_ball_mov$cmp_gt0003> created at line 49.
    Found 10-bit comparator lessequal for signal <h_ball_mov$cmp_le0000> created at line 34.
    Found 9-bit comparator lessequal for signal <h_ball_mov$cmp_le0001> created at line 42.
    Found 11-bit comparator less for signal <h_ball_mov$cmp_lt0000> created at line 35.
    Found 10-bit comparator less for signal <h_ball_mov$cmp_lt0001> created at line 34.
    Found 10-bit comparator less for signal <h_ball_mov$cmp_lt0002> created at line 49.
    Found 10-bit comparator less for signal <h_ball_mov$cmp_lt0003> created at line 48.
    Found 10-bit subtractor for signal <sub0000$sub0000> created at line 35.
    Found 9-bit adder for signal <sub0001$add0000> created at line 35.
    Found 9-bit adder for signal <sub0002$addsub0000> created at line 92.
    Found 9-bit updown accumulator for signal <v_ball>.
    Found 1-bit register for signal <v_ball_mov>.
    Found 9-bit adder for signal <v_ball_mov$add0000> created at line 65.
    Found 9-bit comparator equal for signal <v_ball_mov$cmp_eq0000> created at line 65.
    Found 9-bit comparator equal for signal <v_ball_mov$cmp_eq0001> created at line 65.
    Found 10-bit comparator equal for signal <v_ball_mov$cmp_eq0002> created at line 76.
    Found 10-bit comparator equal for signal <v_ball_mov$cmp_eq0003> created at line 76.
    Found 9-bit comparator greatequal for signal <v_ball_mov$cmp_ge0000> created at line 50.
    Found 10-bit comparator greatequal for signal <v_ball_mov$cmp_ge0001> created at line 67.
    Found 9-bit comparator greatequal for signal <v_ball_mov$cmp_ge0002> created at line 75.
    Found 10-bit comparator greater for signal <v_ball_mov$cmp_gt0000> created at line 67.
    Found 10-bit comparator greater for signal <v_ball_mov$cmp_gt0001> created at line 67.
    Found 10-bit comparator greater for signal <v_ball_mov$cmp_gt0002> created at line 36.
    Found 9-bit comparator greater for signal <v_ball_mov$cmp_gt0003> created at line 64.
    Found 10-bit comparator lessequal for signal <v_ball_mov$cmp_le0000> created at line 48.
    Found 9-bit comparator lessequal for signal <v_ball_mov$cmp_le0001> created at line 50.
    Found 9-bit comparator lessequal for signal <v_ball_mov$cmp_le0002> created at line 64.
    Found 10-bit comparator lessequal for signal <v_ball_mov$cmp_le0003> created at line 67.
    Found 10-bit comparator lessequal for signal <v_ball_mov$cmp_le0004> created at line 67.
    Found 10-bit comparator less for signal <v_ball_mov$cmp_lt0000> created at line 67.
    Found 9-bit comparator less for signal <v_ball_mov$cmp_lt0001> created at line 75.
    Found 9-bit comparator not equal for signal <v_ball_mov$cmp_ne0000> created at line 65.
    Found 9-bit comparator not equal for signal <v_ball_mov$cmp_ne0001> created at line 65.
    Found 10-bit comparator not equal for signal <v_ball_mov$cmp_ne0002> created at line 76.
    Found 10-bit comparator not equal for signal <v_ball_mov$cmp_ne0003> created at line 76.
    Found 10-bit subtractor for signal <v_ball_mov$sub0000> created at line 76.
    Summary:
	inferred   1 Accumulator(s).
	inferred  13 D-type flip-flop(s).
	inferred  13 Adder/Subtractor(s).
	inferred  43 Comparator(s).
Unit <ball> synthesized.


Synthesizing Unit <VGA>.
    Related source file is "/home/student1/abehl/COE758/Project2/VGA.vhd".
    Found 8-bit register for signal <Bout_s>.
    Found 8-bit register for signal <Gout_s>.
    Found 10-bit comparator greatequal for signal <Gout_s$cmp_ge0000> created at line 64.
    Found 10-bit comparator greater for signal <Gout_s$cmp_gt0000> created at line 30.
    Found 10-bit comparator greater for signal <Gout_s$cmp_gt0001> created at line 64.
    Found 10-bit comparator greater for signal <Gout_s$cmp_gt0002> created at line 64.
    Found 10-bit comparator greater for signal <Gout_s$cmp_gt0003> created at line 64.
    Found 10-bit comparator greater for signal <Gout_s$cmp_gt0004> created at line 64.
    Found 10-bit comparator lessequal for signal <Gout_s$cmp_le0000> created at line 64.
    Found 10-bit comparator less for signal <Gout_s$cmp_lt0000> created at line 30.
    Found 10-bit comparator less for signal <Gout_s$cmp_lt0001> created at line 64.
    Found 10-bit comparator less for signal <Gout_s$cmp_lt0002> created at line 64.
    Found 10-bit comparator less for signal <Gout_s$cmp_lt0003> created at line 64.
    Found 10-bit comparator less for signal <Gout_s$cmp_lt0004> created at line 64.
    Found 10-bit comparator less for signal <Gout_s$cmp_lt0005> created at line 75.
    Found 10-bit comparator less for signal <Gout_s$cmp_lt0006> created at line 75.
    Found 8-bit register for signal <Rout_s>.
    Found 10-bit comparator greater for signal <Rout_s$cmp_gt0000> created at line 48.
    Found 10-bit comparator greater for signal <Rout_s$cmp_gt0001> created at line 48.
    Found 10-bit comparator greater for signal <Rout_s$cmp_gt0002> created at line 48.
    Found 10-bit comparator greater for signal <Rout_s$cmp_gt0003> created at line 55.
    Found 10-bit comparator greater for signal <Rout_s$cmp_gt0004> created at line 55.
    Found 10-bit comparator less for signal <Rout_s$cmp_lt0000> created at line 48.
    Found 10-bit comparator less for signal <Rout_s$cmp_lt0001> created at line 48.
    Found 10-bit comparator less for signal <Rout_s$cmp_lt0002> created at line 48.
    Found 10-bit comparator less for signal <Rout_s$cmp_lt0003> created at line 55.
    Found 10-bit comparator less for signal <Rout_s$cmp_lt0004> created at line 55.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred  24 Comparator(s).
Unit <VGA> synthesized.


Synthesizing Unit <top_level>.
    Related source file is "/home/student1/abehl/COE758/Project2/top_level.vhd".
WARNING:Xst:653 - Signal <trig0<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ila_data<6:4>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
Unit <top_level> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 4
 11-bit adder                                          : 1
 9-bit adder                                           : 5
 9-bit subtractor                                      : 5
# Counters                                             : 2
 10-bit up counter                                     : 2
# Accumulators                                         : 3
 9-bit updown accumulator                              : 3
# Registers                                            : 17
 1-bit register                                        : 13
 10-bit register                                       : 1
 8-bit register                                        : 3
# Comparators                                          : 87
 10-bit comparator equal                               : 2
 10-bit comparator greatequal                          : 13
 10-bit comparator greater                             : 18
 10-bit comparator less                                : 20
 10-bit comparator lessequal                           : 12
 10-bit comparator not equal                           : 2
 11-bit comparator less                                : 1
 9-bit comparator equal                                : 2
 9-bit comparator greatequal                           : 5
 9-bit comparator greater                              : 3
 9-bit comparator less                                 : 2
 9-bit comparator lessequal                            : 5
 9-bit comparator not equal                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/icon.ngc>.
Reading core <ipcore_dir/ila.ngc>.
Loading core <icon> for timing and area information for instance <Inst_icon>.
Loading core <ila> for timing and area information for instance <Inst_ila>.
INFO:Xst:2261 - The FF/Latch <Bout_s_0> in Unit <Inst_VGA> is equivalent to the following 3 FFs/Latches, which will be removed : <Bout_s_1> <Bout_s_2> <Bout_s_3> 
INFO:Xst:2261 - The FF/Latch <Bout_s_4> in Unit <Inst_VGA> is equivalent to the following 3 FFs/Latches, which will be removed : <Bout_s_5> <Bout_s_6> <Bout_s_7> 

Synthesizing (advanced) Unit <paddle>.
The following registers are absorbed into accumulator <left_pos_s_ren>: 1 register on signal <left_up_s>.
The following registers are absorbed into accumulator <right_pos_s_ren>: 1 register on signal <right_up_s>.
Unit <paddle> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 4
 11-bit adder                                          : 1
 9-bit adder                                           : 5
 9-bit subtractor                                      : 5
# Counters                                             : 2
 10-bit up counter                                     : 2
# Accumulators                                         : 3
 9-bit updown accumulator                              : 3
# Registers                                            : 47
 Flip-Flops                                            : 47
# Comparators                                          : 87
 10-bit comparator equal                               : 2
 10-bit comparator greatequal                          : 13
 10-bit comparator greater                             : 18
 10-bit comparator less                                : 20
 10-bit comparator lessequal                           : 12
 10-bit comparator not equal                           : 2
 11-bit comparator less                                : 1
 9-bit comparator equal                                : 2
 9-bit comparator greatequal                           : 5
 9-bit comparator greater                              : 3
 9-bit comparator less                                 : 2
 9-bit comparator lessequal                            : 5
 9-bit comparator not equal                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Bout_s_0> in Unit <VGA> is equivalent to the following 3 FFs/Latches, which will be removed : <Bout_s_1> <Bout_s_2> <Bout_s_3> 
INFO:Xst:2261 - The FF/Latch <Bout_s_4> in Unit <VGA> is equivalent to the following 3 FFs/Latches, which will be removed : <Bout_s_5> <Bout_s_6> <Bout_s_7> 
INFO:Xst:2261 - The FF/Latch <Rout_s_0> in Unit <VGA> is equivalent to the following 7 FFs/Latches, which will be removed : <Rout_s_1> <Rout_s_2> <Rout_s_3> <Rout_s_4> <Rout_s_5> <Rout_s_6> <Rout_s_7> 
INFO:Xst:2261 - The FF/Latch <left_up_s> in Unit <paddle> is equivalent to the following FF/Latch, which will be removed : <name> 
INFO:Xst:2261 - The FF/Latch <right_up_s> in Unit <paddle> is equivalent to the following FF/Latch, which will be removed : <name1> 
INFO:Xst:2261 - The FF/Latch <Gout_s_0> in Unit <VGA> is equivalent to the following 6 FFs/Latches, which will be removed : <Gout_s_1> <Gout_s_2> <Gout_s_3> <Gout_s_5> <Gout_s_6> <Gout_s_7> 

Optimizing unit <top_level> ...

Optimizing unit <sync_gen> ...

Optimizing unit <paddle> ...

Optimizing unit <ball> ...

Optimizing unit <VGA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 12.
FlipFlop Inst_sync_gen/h_sync_s has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Inst_clock_divider/clk_25_s has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Inst_sync_gen/v_sync_s has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Inst_VGA/Bout_s_4 has been replicated 4 time(s) to handle iob=true attribute.
FlipFlop Inst_VGA/Bout_s_0 has been replicated 4 time(s) to handle iob=true attribute.
FlipFlop Inst_VGA/Gout_s_0 has been replicated 7 time(s) to handle iob=true attribute.
FlipFlop Inst_VGA/Gout_s_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop Inst_VGA/Rout_s_0 has been replicated 8 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 102
 Flip-Flops                                            : 102

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_level.ngr
Top Level Output File Name         : top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 1294
#      GND                         : 3
#      INV                         : 33
#      LUT1                        : 85
#      LUT2                        : 202
#      LUT3                        : 109
#      LUT3_L                      : 1
#      LUT4                        : 311
#      LUT4_L                      : 1
#      MUXCY                       : 257
#      MUXCY_L                     : 54
#      MUXF5                       : 56
#      MUXF6                       : 9
#      VCC                         : 3
#      XORCY                       : 170
# FlipFlops/Latches                : 351
#      FD                          : 36
#      FDC                         : 1
#      FDCE                        : 24
#      FDE                         : 73
#      FDP                         : 34
#      FDPE                        : 4
#      FDR                         : 60
#      FDRE                        : 74
#      FDRS                        : 14
#      FDS                         : 29
#      FDSE                        : 1
#      LDC                         : 1
# RAMS                             : 2
#      RAMB16_S1_S36               : 2
# Shift Registers                  : 85
#      SRL16                       : 32
#      SRL16E                      : 1
#      SRLC16E                     : 52
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 4
#      OBUF                        : 27
# Others                           : 4
#      BSCAN_SPARTAN3              : 1
#      TIMESPEC                    : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      535  out of   4656    11%  
 Number of Slice Flip Flops:            320  out of   9312     3%  
 Number of 4 input LUTs:                827  out of   9312     8%  
    Number used as logic:               742
    Number used as Shift registers:      85
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  
    IOB Flip Flops:                      31
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------+------------------------------------------------------+-------+
Clock Signal                                                                    | Clock buffer(FF name)                                | Load  |
--------------------------------------------------------------------------------+------------------------------------------------------+-------+
Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1                                      | BUFG                                                 | 133   |
Inst_icon/U0/iUPDATE_OUT                                                        | NONE(Inst_icon/U0/U_ICON/U_iDATA_CMD)                | 1     |
clk_50                                                                          | BUFGP                                                | 205   |
Inst_icon/CONTROL0<13>(Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
Inst_clock_divider/clk_25_s1                                                    | BUFG                                                 | 100   |
--------------------------------------------------------------------------------+------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                               | Buffer(FF name)                                                                                                       | Load  |
-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------+
Inst_ila/N0(Inst_ila/XST_GND:G)                                                                              | NONE(Inst_ila/U0/I_DQ.G_DW[0].U_DQ)                                                                                   | 34    |
Inst_icon/U0/U_ICON/U_CMD/iSEL_n(Inst_icon/U0/U_ICON/U_CMD/U_SEL_n:O)                                        | NONE(Inst_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                           | 10    |
Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)        | NONE(Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                              | 4     |
Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)      | NONE(Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                             | 4     |
Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)              | NONE(Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                 | 4     |
Inst_icon/CONTROL0<20>(Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                             | NONE(Inst_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[0].U_TREG)| 2     |
Inst_ila/U0/I_YES_D.U_ILA/iARM(Inst_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)             | NONE(Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                   | 2     |
Inst_icon/CONTROL0<13>(Inst_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                             | NONE(Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                   | 1     |
Inst_icon/U0/U_ICON/iSEL_n(Inst_icon/U0/U_ICON/U_iSEL_n:O)                                                   | NONE(Inst_icon/U0/U_ICON/U_iDATA_CMD)                                                                                 | 1     |
Inst_ila/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)| NONE(Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                       | 1     |
Inst_ila/U0/I_YES_D.U_ILA/iRESET<1>(Inst_ila/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                        | NONE(Inst_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                | 1     |
-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.778ns (Maximum Frequency: 72.579MHz)
   Minimum input arrival time before clock: 1.731ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

=========================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 nS HIGH 15 nS
  Clock period: 11.202ns (frequency: 89.268MHz)
  Total number of paths / destination ports: 3320 / 280
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  22.991ns
  Source:               Inst_icon/U0/U_ICON/U_TDI_reg (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      11.202ns (Levels of Logic = 9)
  Source Clock:         Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns
  Destination Clock:    Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 30.000ns

  Data Path: Inst_icon/U0/U_ICON/U_TDI_reg (FF) to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.514   0.632  U0/U_ICON/U_TDI_reg (CONTROL0<1>)
     end scope: 'Inst_icon'
     begin scope: 'Inst_ila'
     LUT4:I2->O            1   0.612   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<7> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<7>)
     MUXCY:S->O            1   0.404   0.000  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>)
     MUXCY:CI->O           3   0.399   0.603  U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8> (U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>)
     LUT3:I0->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G (N41)
     MUXF5:I1->O           1   0.278   0.387  U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5 (U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5)
     LUT3_L:I2->LO         1   0.612   0.103  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0 (N38)
     LUT4:I3->O            1   0.612   0.360  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39 (U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39)
     LUT4:I3->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87 (U0/I_YES_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.268          U0/I_YES_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                     11.202ns (9.117ns logic, 2.085ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS
  Clock period: 3.016ns (frequency: 331.587MHz)
  Total number of paths / destination ports: 18 / 18
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  11.984ns
  Source:               Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      3.016ns (Levels of Logic = 1)
  Source Clock:         Inst_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 15.000ns

  Data Path: Inst_icon/U0/U_ICON/U_iDATA_CMD (FF) to Inst_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.612   0.643  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.795          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      3.016ns (1.921ns logic, 1.095ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS
  Clock period: 2.202ns (frequency: 454.060MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  12.798ns
  Source:               Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Source Clock:         Inst_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    Inst_icon/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: Inst_icon/U0/U_ICON/U_iDATA_CMD (FF) to Inst_icon/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.612   0.357  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.268          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.202ns (1.394ns logic, 0.808ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: TS_J_TO_D = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" TIG;
  Clock period: 5.445ns (frequency: 183.655MHz)
  Total number of paths / destination ports: 168 / 85
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  5.445ns
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      5.445ns (Levels of Logic = 2)
  Source Clock:         Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns
  Destination Clock:    clk_50 rising at 0.000ns

  Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF) to Inst_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   3.224   0.000  U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/iO<0>)
     MUXF5:I1->O           1   0.278   0.000  U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5 (U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>)
     MUXF6:I1->O           9   0.451   0.697  U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6 (U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET)
     FDRE:R                    0.795          U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    ----------------------------------------
    Total                      5.445ns (4.748ns logic, 0.697ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================
Timing constraint: TS_D_TO_J = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" TIG;
  Clock period: 6.179ns (frequency: 161.838MHz)
  Total number of paths / destination ports: 246 / 230
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  6.179ns
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM)
  Destination:          Inst_icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      6.179ns (Levels of Logic = 5)
  Source Clock:         Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns
  Destination Clock:    Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns

  Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM) to Inst_icon/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S1_S36:CLKA->DOA0    1   2.436   0.426  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/localDOA<0>)
     LUT3:I1->O            1   0.612   0.426  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/I_MUX.U_RD_DATA/U_CS_MUX/I1.U_MUX2/O1 (U0/I_YES_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.612   0.509  U0/I_YES_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'Inst_ila'
     begin scope: 'Inst_icon'
     LUT4:I0->O            1   0.612   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4 (U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4)
     MUXF5:I0->O           1   0.278   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5 (U0/U_ICON/iTDO_next)
     FDE:D                     0.268          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      6.179ns (4.818ns logic, 1.361ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: TS_D2_TO_T2 = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS" TIG;
  Clock period: 5.624ns (frequency: 177.798MHz)
  Total number of paths / destination ports: 3 / 3
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  5.624ns
  Source:               Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.624ns (Levels of Logic = 6)
  Source Clock:         Inst_icon/CONTROL0<13> falling at 0.000ns
  Destination Clock:    Inst_icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising at 0.000ns

  Data Path: Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH) to Inst_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.509  U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL)
     LUT3:I0->O            3   0.612   0.481  U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1 (U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat)
     LUT3:I2->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F (N42)
     MUXF5:I0->O           1   0.278   0.387  U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91 (U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91)
     LUT4:I2->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4 (U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4)
     MUXF5:I0->O           1   0.278   0.387  U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5 (U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1)
     LUT4:I2->O            1   0.612   0.000  U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87 (U0/I_YES_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.268          U0/I_YES_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                      5.624ns (3.860ns logic, 1.764ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: TS_J2_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
-------------------------------------------------------------------------
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================
Timing constraint: TS_J3_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
-------------------------------------------------------------------------
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================
Timing constraint: TS_J4_TO_D2 = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK" TIG;
-------------------------------------------------------------------------
WARNING:Xst:1415 - No path found for this constraint.

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.39 secs
 
--> 


Total memory usage is 676144 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :   10 (   0 filtered)

