Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Apr 22 10:48:26 2023
| Host         : LAPTOP-4J4IK2F8 running 64-bit major release  (build 9200)
| Command      : report_methodology -file project_reti_logiche_methodology_drc_routed.rpt -pb project_reti_logiche_methodology_drc_routed.pb -rpx project_reti_logiche_methodology_drc_routed.rpx
| Design       : project_reti_logiche
| Device       : xc7a200tfbg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 44
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 44         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on i_mem_data[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on i_rst relative to clock(s) clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on i_start relative to clock(s) clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on i_w relative to clock(s) clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on o_mem_en relative to clock(s) clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on o_z0[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on o_z0[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on o_z0[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on o_z0[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on o_z0[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on o_z0[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on o_z0[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on o_z0[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on o_z1[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on o_z1[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on o_z1[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on o_z1[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on o_z1[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on o_z1[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on o_z1[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on o_z1[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on o_z2[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on o_z2[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on o_z2[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on o_z2[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on o_z2[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on o_z2[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on o_z2[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on o_z2[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on o_z3[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on o_z3[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on o_z3[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on o_z3[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on o_z3[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on o_z3[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on o_z3[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on o_z3[7] relative to clock(s) clock
Related violations: <none>


