<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/*
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv</a>
time_elapsed: 0.095s
</pre>
<pre>

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv:1</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
checker observer_model(bit valid, reset);
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv:1</a>: syntax error, unexpected IDENTIFIER
checker observer_model(bit valid, reset);
        ^~~~~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv:1</a>: syntax error, unexpected &#39;)&#39;, expecting &#39;,&#39; or &#39;;&#39;
checker observer_model(bit valid, reset);
                                       ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv:2</a>: Unsupported or unknown PLI call: $global_clock
  default clocking @($global_clock); endclocking
                     ^~~~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv:4</a>: syntax error, unexpected IDENTIFIER
  m1: assume property (reset |=&gt; !flag);
  ^~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv:6</a>: Unsupported or unknown PLI call: $rising_gclk
  m3: assume property ($rising_gclk(flag) |-&gt; valid);
                       ^~~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv:7</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
endchecker : observer_model
^~~~~~~~~~
%Error: Exiting due to 7 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /home/travis/miniconda/envs/sv-test-env/bin/verilator_bin -Wno-fatal --cc -I/home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/\* <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p495.sv</a>

</pre>
</body>