--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 15.447 ns
From           : reset_n
To             : tpgen:U5B|rp178:u3|H
From Clock     : 
To Clock       : txclkod
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 20.551 ns
From           : channelregs:u2|cfgreg[0]
To             : spdselc
From Clock     : scl
To Clock       : 
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 23.081 ns
From           : cd_mutec
To             : ledcdc
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.134 ns
From           : rxdd[2]
To             : rxdata_ind[4]
From Clock     : 
To Clock       : rxclkd_n
Failed Paths   : 0

Type           : Worst-case Minimum tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.584 ns
From           : edh:U12B|data_out[8]
To             : prxdd[8]
From Clock     : rxclkd_p
To Clock       : 
Failed Paths   : 0

Type           : Worst-case Minimum tpd
Slack          : N/A
Required Time  : None
Actual Time    : 5.345 ns
From           : txclkoc
To             : txclkc
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Clock Setup: 'scl'
Slack          : N/A
Required Time  : None
Actual Time    : 41.84 MHz ( period = 23.902 ns )
From           : channelregs:u3|Ycrcreg[13]
To             : spi:u1|sdi~reg0
From Clock     : scl
To Clock       : scl
Failed Paths   : 0

Type           : Clock Setup: 'txclkoc'
Slack          : N/A
Required Time  : None
Actual Time    : 45.82 MHz ( period = 21.825 ns )
From           : tpgen:U5A|eg1:u1|linecount_out[3]
To             : tpgen:U5A|edh:u4|data_out[6]
From Clock     : txclkoc
To Clock       : txclkoc
Failed Paths   : 0

Type           : Clock Setup: 'txclkod'
Slack          : N/A
Required Time  : None
Actual Time    : 47.33 MHz ( period = 21.129 ns )
From           : tpgen:U5B|eg1:u1|linecount_out[3]
To             : tpgen:U5B|edh:u4|data_out[5]
From Clock     : txclkod
To Clock       : txclkod
Failed Paths   : 0

Type           : Clock Setup: 'rxclkc_p'
Slack          : N/A
Required Time  : None
Actual Time    : 47.71 MHz ( period = 20.958 ns )
From           : video_detect:U11A|count[6]
To             : edh:U12A|data_out[3]
From Clock     : rxclkc_p
To Clock       : rxclkc_p
Failed Paths   : 0

Type           : Clock Setup: 'rxclkd_p'
Slack          : N/A
Required Time  : None
Actual Time    : 51.40 MHz ( period = 19.456 ns )
From           : video_detect:U11B|count[1]
To             : edh:U12B|data_out[8]
From Clock     : rxclkd_p
To Clock       : rxclkd_p
Failed Paths   : 0

Type           : Clock Setup: 'clkout'
Slack          : N/A
Required Time  : None
Actual Time    : 113.13 MHz ( period = 8.839 ns )
From           : autorate:u13b|timer200ms[14]
To             : autorate:u13b|lpm_counter:lficount_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4]
From Clock     : clkout
To Clock       : clkout
Failed Paths   : 0

Type           : Clock Hold: 'scl'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : spi:u1|data_out[0]
To             : channelregs:u3|txsrcreg[0]
From Clock     : scl
To Clock       : scl
Failed Paths   : 8

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 8

--------------------------------------------------------------------------------------

