
roboime-tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000525c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080053e4  080053e4  000153e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800543c  0800543c  0001543c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005440  08005440  00015440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000bc  20000000  08005444  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000200bc  2**0
                  CONTENTS
  7 .bss          00000f58  200000bc  200000bc  000200bc  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20001014  20001014  000200bc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00014990  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000035d5  00000000  00000000  00034a7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f30  00000000  00000000  00038058  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d78  00000000  00000000  00038f88  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000061f4  00000000  00000000  00039d00  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000597a  00000000  00000000  0003fef4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0004586e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003f9c  00000000  00000000  000458ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         0000003c  00000000  00000000  00049888  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      000000ac  00000000  00000000  000498c4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000bc 	.word	0x200000bc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080053cc 	.word	0x080053cc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000c0 	.word	0x200000c0
 80001c4:	080053cc 	.word	0x080053cc

080001c8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001cc:	4a16      	ldr	r2, [pc, #88]	; (8000228 <SystemInit+0x60>)
 80001ce:	4b16      	ldr	r3, [pc, #88]	; (8000228 <SystemInit+0x60>)
 80001d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001dc:	4a13      	ldr	r2, [pc, #76]	; (800022c <SystemInit+0x64>)
 80001de:	4b13      	ldr	r3, [pc, #76]	; (800022c <SystemInit+0x64>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	f043 0301 	orr.w	r3, r3, #1
 80001e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001e8:	4b10      	ldr	r3, [pc, #64]	; (800022c <SystemInit+0x64>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001ee:	4a0f      	ldr	r2, [pc, #60]	; (800022c <SystemInit+0x64>)
 80001f0:	4b0e      	ldr	r3, [pc, #56]	; (800022c <SystemInit+0x64>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80001f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80001fc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80001fe:	4b0b      	ldr	r3, [pc, #44]	; (800022c <SystemInit+0x64>)
 8000200:	4a0b      	ldr	r2, [pc, #44]	; (8000230 <SystemInit+0x68>)
 8000202:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000204:	4a09      	ldr	r2, [pc, #36]	; (800022c <SystemInit+0x64>)
 8000206:	4b09      	ldr	r3, [pc, #36]	; (800022c <SystemInit+0x64>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800020e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000210:	4b06      	ldr	r3, [pc, #24]	; (800022c <SystemInit+0x64>)
 8000212:	2200      	movs	r2, #0
 8000214:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000216:	f000 f80d 	bl	8000234 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800021a:	4b03      	ldr	r3, [pc, #12]	; (8000228 <SystemInit+0x60>)
 800021c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000220:	609a      	str	r2, [r3, #8]
#endif
}
 8000222:	bf00      	nop
 8000224:	bd80      	pop	{r7, pc}
 8000226:	bf00      	nop
 8000228:	e000ed00 	.word	0xe000ed00
 800022c:	40023800 	.word	0x40023800
 8000230:	24003010 	.word	0x24003010

08000234 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800023a:	2300      	movs	r3, #0
 800023c:	607b      	str	r3, [r7, #4]
 800023e:	2300      	movs	r3, #0
 8000240:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000242:	4a36      	ldr	r2, [pc, #216]	; (800031c <SetSysClock+0xe8>)
 8000244:	4b35      	ldr	r3, [pc, #212]	; (800031c <SetSysClock+0xe8>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800024c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800024e:	4b33      	ldr	r3, [pc, #204]	; (800031c <SetSysClock+0xe8>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000256:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	3301      	adds	r3, #1
 800025c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800025e:	683b      	ldr	r3, [r7, #0]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d103      	bne.n	800026c <SetSysClock+0x38>
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800026a:	d1f0      	bne.n	800024e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800026c:	4b2b      	ldr	r3, [pc, #172]	; (800031c <SetSysClock+0xe8>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000274:	2b00      	cmp	r3, #0
 8000276:	d002      	beq.n	800027e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000278:	2301      	movs	r3, #1
 800027a:	603b      	str	r3, [r7, #0]
 800027c:	e001      	b.n	8000282 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800027e:	2300      	movs	r3, #0
 8000280:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000282:	683b      	ldr	r3, [r7, #0]
 8000284:	2b01      	cmp	r3, #1
 8000286:	d142      	bne.n	800030e <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000288:	4a24      	ldr	r2, [pc, #144]	; (800031c <SetSysClock+0xe8>)
 800028a:	4b24      	ldr	r3, [pc, #144]	; (800031c <SetSysClock+0xe8>)
 800028c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800028e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000292:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8000294:	4a22      	ldr	r2, [pc, #136]	; (8000320 <SetSysClock+0xec>)
 8000296:	4b22      	ldr	r3, [pc, #136]	; (8000320 <SetSysClock+0xec>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800029e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80002a0:	4a1e      	ldr	r2, [pc, #120]	; (800031c <SetSysClock+0xe8>)
 80002a2:	4b1e      	ldr	r3, [pc, #120]	; (800031c <SetSysClock+0xe8>)
 80002a4:	689b      	ldr	r3, [r3, #8]
 80002a6:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80002a8:	4a1c      	ldr	r2, [pc, #112]	; (800031c <SetSysClock+0xe8>)
 80002aa:	4b1c      	ldr	r3, [pc, #112]	; (800031c <SetSysClock+0xe8>)
 80002ac:	689b      	ldr	r3, [r3, #8]
 80002ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80002b2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80002b4:	4a19      	ldr	r2, [pc, #100]	; (800031c <SetSysClock+0xe8>)
 80002b6:	4b19      	ldr	r3, [pc, #100]	; (800031c <SetSysClock+0xe8>)
 80002b8:	689b      	ldr	r3, [r3, #8]
 80002ba:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80002be:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80002c0:	4b16      	ldr	r3, [pc, #88]	; (800031c <SetSysClock+0xe8>)
 80002c2:	4a18      	ldr	r2, [pc, #96]	; (8000324 <SetSysClock+0xf0>)
 80002c4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80002c6:	4a15      	ldr	r2, [pc, #84]	; (800031c <SetSysClock+0xe8>)
 80002c8:	4b14      	ldr	r3, [pc, #80]	; (800031c <SetSysClock+0xe8>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002d0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80002d2:	bf00      	nop
 80002d4:	4b11      	ldr	r3, [pc, #68]	; (800031c <SetSysClock+0xe8>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d0f9      	beq.n	80002d4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80002e0:	4b11      	ldr	r3, [pc, #68]	; (8000328 <SetSysClock+0xf4>)
 80002e2:	f240 6205 	movw	r2, #1541	; 0x605
 80002e6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80002e8:	4a0c      	ldr	r2, [pc, #48]	; (800031c <SetSysClock+0xe8>)
 80002ea:	4b0c      	ldr	r3, [pc, #48]	; (800031c <SetSysClock+0xe8>)
 80002ec:	689b      	ldr	r3, [r3, #8]
 80002ee:	f023 0303 	bic.w	r3, r3, #3
 80002f2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80002f4:	4a09      	ldr	r2, [pc, #36]	; (800031c <SetSysClock+0xe8>)
 80002f6:	4b09      	ldr	r3, [pc, #36]	; (800031c <SetSysClock+0xe8>)
 80002f8:	689b      	ldr	r3, [r3, #8]
 80002fa:	f043 0302 	orr.w	r3, r3, #2
 80002fe:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000300:	bf00      	nop
 8000302:	4b06      	ldr	r3, [pc, #24]	; (800031c <SetSysClock+0xe8>)
 8000304:	689b      	ldr	r3, [r3, #8]
 8000306:	f003 030c 	and.w	r3, r3, #12
 800030a:	2b08      	cmp	r3, #8
 800030c:	d1f9      	bne.n	8000302 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800030e:	bf00      	nop
 8000310:	370c      	adds	r7, #12
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	40023800 	.word	0x40023800
 8000320:	40007000 	.word	0x40007000
 8000324:	07405408 	.word	0x07405408
 8000328:	40023c00 	.word	0x40023c00

0800032c <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
}
 8000330:	bf00      	nop
 8000332:	46bd      	mov	sp, r7
 8000334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000338:	4770      	bx	lr
 800033a:	bf00      	nop

0800033c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000340:	e7fe      	b.n	8000340 <HardFault_Handler+0x4>
 8000342:	bf00      	nop

08000344 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000348:	e7fe      	b.n	8000348 <MemManage_Handler+0x4>
 800034a:	bf00      	nop

0800034c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000350:	e7fe      	b.n	8000350 <BusFault_Handler+0x4>
 8000352:	bf00      	nop

08000354 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000358:	e7fe      	b.n	8000358 <UsageFault_Handler+0x4>
 800035a:	bf00      	nop

0800035c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
}
 8000360:	bf00      	nop
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop

0800036c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
}
 8000370:	bf00      	nop
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop

0800037c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800037c:	b480      	push	{r7}
 800037e:	af00      	add	r7, sp, #0
}
 8000380:	bf00      	nop
 8000382:	46bd      	mov	sp, r7
 8000384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop

0800038c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800038c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003c4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000390:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000392:	e003      	b.n	800039c <LoopCopyDataInit>

08000394 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000394:	4b0c      	ldr	r3, [pc, #48]	; (80003c8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000396:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000398:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800039a:	3104      	adds	r1, #4

0800039c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800039c:	480b      	ldr	r0, [pc, #44]	; (80003cc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800039e:	4b0c      	ldr	r3, [pc, #48]	; (80003d0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80003a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80003a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80003a4:	d3f6      	bcc.n	8000394 <CopyDataInit>
  ldr  r2, =_sbss
 80003a6:	4a0b      	ldr	r2, [pc, #44]	; (80003d4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80003a8:	e002      	b.n	80003b0 <LoopFillZerobss>

080003aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80003aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80003ac:	f842 3b04 	str.w	r3, [r2], #4

080003b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80003b0:	4b09      	ldr	r3, [pc, #36]	; (80003d8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80003b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80003b4:	d3f9      	bcc.n	80003aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80003b6:	f7ff ff07 	bl	80001c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80003ba:	f004 ff89 	bl	80052d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80003be:	f000 f85b 	bl	8000478 <main>
  bx  lr    
 80003c2:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003c4:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 80003c8:	08005444 	.word	0x08005444
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80003cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80003d0:	200000bc 	.word	0x200000bc
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 80003d4:	200000bc 	.word	0x200000bc
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80003d8:	20001014 	.word	0x20001014

080003dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80003dc:	e7fe      	b.n	80003dc <ADC_IRQHandler>
	...

080003e0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b083      	sub	sp, #12
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	4603      	mov	r3, r0
 80003e8:	6039      	str	r1, [r7, #0]
 80003ea:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80003ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	da0b      	bge.n	800040c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80003f4:	490d      	ldr	r1, [pc, #52]	; (800042c <NVIC_SetPriority+0x4c>)
 80003f6:	79fb      	ldrb	r3, [r7, #7]
 80003f8:	f003 030f 	and.w	r3, r3, #15
 80003fc:	3b04      	subs	r3, #4
 80003fe:	683a      	ldr	r2, [r7, #0]
 8000400:	b2d2      	uxtb	r2, r2
 8000402:	0112      	lsls	r2, r2, #4
 8000404:	b2d2      	uxtb	r2, r2
 8000406:	440b      	add	r3, r1
 8000408:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800040a:	e009      	b.n	8000420 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800040c:	4908      	ldr	r1, [pc, #32]	; (8000430 <NVIC_SetPriority+0x50>)
 800040e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000412:	683a      	ldr	r2, [r7, #0]
 8000414:	b2d2      	uxtb	r2, r2
 8000416:	0112      	lsls	r2, r2, #4
 8000418:	b2d2      	uxtb	r2, r2
 800041a:	440b      	add	r3, r1
 800041c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000420:	bf00      	nop
 8000422:	370c      	adds	r7, #12
 8000424:	46bd      	mov	sp, r7
 8000426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042a:	4770      	bx	lr
 800042c:	e000ed00 	.word	0xe000ed00
 8000430:	e000e100 	.word	0xe000e100

08000434 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000442:	d301      	bcc.n	8000448 <SysTick_Config+0x14>
 8000444:	2301      	movs	r3, #1
 8000446:	e011      	b.n	800046c <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000448:	4a0a      	ldr	r2, [pc, #40]	; (8000474 <SysTick_Config+0x40>)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000450:	3b01      	subs	r3, #1
 8000452:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8000454:	210f      	movs	r1, #15
 8000456:	f04f 30ff 	mov.w	r0, #4294967295
 800045a:	f7ff ffc1 	bl	80003e0 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800045e:	4b05      	ldr	r3, [pc, #20]	; (8000474 <SysTick_Config+0x40>)
 8000460:	2200      	movs	r2, #0
 8000462:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000464:	4b03      	ldr	r3, [pc, #12]	; (8000474 <SysTick_Config+0x40>)
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
 8000466:	2207      	movs	r2, #7
 8000468:	601a      	str	r2, [r3, #0]
  return (0);                                                  /* Function successful */
 800046a:	2300      	movs	r3, #0
}
 800046c:	4618      	mov	r0, r3
 800046e:	3708      	adds	r7, #8
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}
 8000474:	e000e010 	.word	0xe000e010

08000478 <main>:
uint8_t payload_to_print=0;//flag que sinaliza a main() que há uma payload para ser lida
uint64_t packets_sent=0;
NRF* radio_ptr;

int main(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b0c0      	sub	sp, #256	; 0x100
 800047c:	af0a      	add	r7, sp, #40	; 0x28
	SysTick_Config(SystemCoreClock/1000000);
 800047e:	4b36      	ldr	r3, [pc, #216]	; (8000558 <main+0xe0>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	4a36      	ldr	r2, [pc, #216]	; (800055c <main+0xe4>)
 8000484:	fba2 2303 	umull	r2, r3, r2, r3
 8000488:	0c9b      	lsrs	r3, r3, #18
 800048a:	4618      	mov	r0, r3
 800048c:	f7ff ffd2 	bl	8000434 <SysTick_Config>
  *  See also the <system_*.c> file and how the SystemInit() function updates 
  *  SCB->VTOR register.  
  *  E.g.  SCB->VTOR = 0x20000000;  
  */

  STM_EVAL_LEDInit(LED3);
 8000490:	2001      	movs	r0, #1
 8000492:	f000 fa81 	bl	8000998 <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED4);
 8000496:	2000      	movs	r0, #0
 8000498:	f000 fa7e 	bl	8000998 <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED5);
 800049c:	2002      	movs	r0, #2
 800049e:	f000 fa7b 	bl	8000998 <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED6);
 80004a2:	2003      	movs	r0, #3
 80004a4:	f000 fa78 	bl	8000998 <STM_EVAL_LEDInit>

  NRF radio;//inicializa o NRF com os pinos default, deixa em POWER_UP
 80004a8:	4638      	mov	r0, r7
 80004aa:	2380      	movs	r3, #128	; 0x80
 80004ac:	9309      	str	r3, [sp, #36]	; 0x24
 80004ae:	4b2c      	ldr	r3, [pc, #176]	; (8000560 <main+0xe8>)
 80004b0:	9308      	str	r3, [sp, #32]
 80004b2:	2340      	movs	r3, #64	; 0x40
 80004b4:	9307      	str	r3, [sp, #28]
 80004b6:	4b2a      	ldr	r3, [pc, #168]	; (8000560 <main+0xe8>)
 80004b8:	9306      	str	r3, [sp, #24]
 80004ba:	2320      	movs	r3, #32
 80004bc:	9305      	str	r3, [sp, #20]
 80004be:	4b28      	ldr	r3, [pc, #160]	; (8000560 <main+0xe8>)
 80004c0:	9304      	str	r3, [sp, #16]
 80004c2:	2310      	movs	r3, #16
 80004c4:	9303      	str	r3, [sp, #12]
 80004c6:	4b26      	ldr	r3, [pc, #152]	; (8000560 <main+0xe8>)
 80004c8:	9302      	str	r3, [sp, #8]
 80004ca:	4b26      	ldr	r3, [pc, #152]	; (8000564 <main+0xec>)
 80004cc:	9301      	str	r3, [sp, #4]
 80004ce:	2320      	movs	r3, #32
 80004d0:	9300      	str	r3, [sp, #0]
 80004d2:	4b25      	ldr	r3, [pc, #148]	; (8000568 <main+0xf0>)
 80004d4:	2208      	movs	r2, #8
 80004d6:	4922      	ldr	r1, [pc, #136]	; (8000560 <main+0xe8>)
 80004d8:	f003 f9b2 	bl	8003840 <_ZN3NRFC1EP12GPIO_TypeDeftS1_tP11SPI_TypeDefS1_tS1_tS1_tS1_t>
  radio_ptr=&radio;
 80004dc:	4a23      	ldr	r2, [pc, #140]	; (800056c <main+0xf4>)
 80004de:	463b      	mov	r3, r7
 80004e0:	6013      	str	r3, [r2, #0]

  radio.REFRESH();//TODO remover após debug
 80004e2:	463b      	mov	r3, r7
 80004e4:	4618      	mov	r0, r3
 80004e6:	f002 ffbf 	bl	8003468 <_ZN16NRF_REGISTER_MAP7REFRESHEv>

  radio.TX_configure();//faz uma configuração default para o modo TX
 80004ea:	463b      	mov	r3, r7
 80004ec:	4618      	mov	r0, r3
 80004ee:	f003 fdd7 	bl	80040a0 <_ZN3NRF12TX_configureEv>
  radio.REFRESH();//TODO remover após debug
 80004f2:	463b      	mov	r3, r7
 80004f4:	4618      	mov	r0, r3
 80004f6:	f002 ffb7 	bl	8003468 <_ZN16NRF_REGISTER_MAP7REFRESHEv>

  //inicialização do USB
  /*USBD_Init(&USB_OTG_dev, USB_OTG_FS_CORE_ID, &USR_desc, &USBD_CDC_cb, &USR_cb);*/

  Delay_s(20);
 80004fa:	2014      	movs	r0, #20
 80004fc:	f003 ff02 	bl	8004304 <_Z7Delay_sh>
  STM_EVAL_LEDOn(LED3);
 8000500:	2001      	movs	r0, #1
 8000502:	f000 fa77 	bl	80009f4 <STM_EVAL_LEDOn>
  STM_EVAL_LEDOn(LED4);
 8000506:	2000      	movs	r0, #0
 8000508:	f000 fa74 	bl	80009f4 <STM_EVAL_LEDOn>
  STM_EVAL_LEDOn(LED5);
 800050c:	2002      	movs	r0, #2
 800050e:	f000 fa71 	bl	80009f4 <STM_EVAL_LEDOn>
  STM_EVAL_LEDOn(LED6);
 8000512:	2003      	movs	r0, #3
 8000514:	f000 fa6e 	bl	80009f4 <STM_EVAL_LEDOn>
  Delay_s(1);
 8000518:	2001      	movs	r0, #1
 800051a:	f003 fef3 	bl	8004304 <_Z7Delay_sh>
  STM_EVAL_LEDOff(LED3);
 800051e:	2001      	movs	r0, #1
 8000520:	f000 fa80 	bl	8000a24 <STM_EVAL_LEDOff>
  STM_EVAL_LEDOff(LED4);
 8000524:	2000      	movs	r0, #0
 8000526:	f000 fa7d 	bl	8000a24 <STM_EVAL_LEDOff>
  STM_EVAL_LEDOff(LED5);
 800052a:	2002      	movs	r0, #2
 800052c:	f000 fa7a 	bl	8000a24 <STM_EVAL_LEDOff>
  STM_EVAL_LEDOff(LED6);
 8000530:	2003      	movs	r0, #3
 8000532:	f000 fa77 	bl	8000a24 <STM_EVAL_LEDOff>
				if(radio_ptr->RECEIVE(ack_payload))//verifica se chegou algo na RX-fifo
					VCP_send_buffer(ack_payload,5);
#endif
*/
//				print_nRF();
				send(&radio);
 8000536:	463b      	mov	r3, r7
 8000538:	4618      	mov	r0, r3
 800053a:	f000 f923 	bl	8000784 <_Z4sendP3NRF>
				if(payload_to_print){
 800053e:	4b0c      	ldr	r3, [pc, #48]	; (8000570 <main+0xf8>)
 8000540:	781b      	ldrb	r3, [r3, #0]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d0f7      	beq.n	8000536 <main+0xbe>
					VCP_send_buffer(ack_payload,5);
 8000546:	2105      	movs	r1, #5
 8000548:	480a      	ldr	r0, [pc, #40]	; (8000574 <main+0xfc>)
 800054a:	f002 fcb7 	bl	8002ebc <VCP_send_buffer>
					payload_to_print=0;
 800054e:	4b08      	ldr	r3, [pc, #32]	; (8000570 <main+0xf8>)
 8000550:	2200      	movs	r2, #0
 8000552:	701a      	strb	r2, [r3, #0]
  STM_EVAL_LEDOff(LED6);

//  uint8_t  ack_payload[]={0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0};
  //uint64_t packets_sent=0;
  /* Infinite loop */
  while (1)
 8000554:	e7ef      	b.n	8000536 <main+0xbe>
 8000556:	bf00      	nop
 8000558:	20000000 	.word	0x20000000
 800055c:	431bde83 	.word	0x431bde83
 8000560:	40020000 	.word	0x40020000
 8000564:	40013000 	.word	0x40013000
 8000568:	40020800 	.word	0x40020800
 800056c:	200006ec 	.word	0x200006ec
 8000570:	200006e8 	.word	0x200006e8
 8000574:	200006c8 	.word	0x200006c8

08000578 <EXTI9_5_IRQHandler>:
					payload_to_print=0;
				}
  }
}

void EXTI9_5_IRQHandler(){
 8000578:	b590      	push	{r4, r7, lr}
 800057a:	b085      	sub	sp, #20
 800057c:	af00      	add	r7, sp, #0
	STM_EVAL_LEDOn(LED4);//VERDE: indica IRQ=low
 800057e:	2000      	movs	r0, #0
 8000580:	f000 fa38 	bl	80009f4 <STM_EVAL_LEDOn>

	uint8_t status=0;
 8000584:	2300      	movs	r3, #0
 8000586:	71fb      	strb	r3, [r7, #7]
	radio_ptr->R_REGISTER(STATUS_ADDRESS,1,&status);
 8000588:	4b1f      	ldr	r3, [pc, #124]	; (8000608 <EXTI9_5_IRQHandler+0x90>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	3304      	adds	r3, #4
 8000590:	681c      	ldr	r4, [r3, #0]
 8000592:	4b1d      	ldr	r3, [pc, #116]	; (8000608 <EXTI9_5_IRQHandler+0x90>)
 8000594:	6818      	ldr	r0, [r3, #0]
 8000596:	1dfb      	adds	r3, r7, #7
 8000598:	2201      	movs	r2, #1
 800059a:	2107      	movs	r1, #7
 800059c:	47a0      	blx	r4
	for (uint64_t i=0;i<0x1dc4;i++);
 800059e:	f04f 0300 	mov.w	r3, #0
 80005a2:	f04f 0400 	mov.w	r4, #0
 80005a6:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80005aa:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80005ae:	f641 51c3 	movw	r1, #7619	; 0x1dc3
 80005b2:	f04f 0200 	mov.w	r2, #0
 80005b6:	42a2      	cmp	r2, r4
 80005b8:	bf08      	it	eq
 80005ba:	4299      	cmpeq	r1, r3
 80005bc:	d307      	bcc.n	80005ce <EXTI9_5_IRQHandler+0x56>
 80005be:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80005c2:	3301      	adds	r3, #1
 80005c4:	f144 0400 	adc.w	r4, r4, #0
 80005c8:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80005cc:	e7ed      	b.n	80005aa <EXTI9_5_IRQHandler+0x32>

	if(status & RX_DR_MASK){
 80005ce:	79fb      	ldrb	r3, [r7, #7]
 80005d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <EXTI9_5_IRQHandler+0x64>
		RX_DR_Handler();
 80005d8:	f000 f818 	bl	800060c <_Z13RX_DR_Handlerv>
	}

	if(status & TX_DS_MASK){
 80005dc:	79fb      	ldrb	r3, [r7, #7]
 80005de:	f003 0320 	and.w	r3, r3, #32
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <EXTI9_5_IRQHandler+0x72>
		TX_DS_Handler();
 80005e6:	f000 f831 	bl	800064c <_Z13TX_DS_Handlerv>
	}
	if(status & MAX_RT_MASK){
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	f003 0310 	and.w	r3, r3, #16
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <EXTI9_5_IRQHandler+0x80>
		MAX_RT_Handler();
 80005f4:	f000 f888 	bl	8000708 <_Z14MAX_RT_Handlerv>
	}

	STM_EVAL_LEDOff(LED4);
 80005f8:	2000      	movs	r0, #0
 80005fa:	f000 fa13 	bl	8000a24 <STM_EVAL_LEDOff>
	return;
 80005fe:	bf00      	nop
}
 8000600:	3714      	adds	r7, #20
 8000602:	46bd      	mov	sp, r7
 8000604:	bd90      	pop	{r4, r7, pc}
 8000606:	bf00      	nop
 8000608:	200006ec 	.word	0x200006ec

0800060c <_Z13RX_DR_Handlerv>:

void RX_DR_Handler(){
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
	uint8_t status=0;
 8000612:	2300      	movs	r3, #0
 8000614:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_fifo_not_empty=0;
 8000616:	2300      	movs	r3, #0
 8000618:	71bb      	strb	r3, [r7, #6]
	radio_ptr->stop_listen();//reseta o CE para evitar problemas durante a escrita do registrador
 800061a:	4b09      	ldr	r3, [pc, #36]	; (8000640 <_Z13RX_DR_Handlerv+0x34>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4618      	mov	r0, r3
 8000620:	f003 fc7e 	bl	8003f20 <_ZN3NRF11stop_listenEv>

	//armazena o valor recebido e limpa a flag RX_DR
	radio_ptr->RECEIVE(ack_payload);
 8000624:	4b06      	ldr	r3, [pc, #24]	; (8000640 <_Z13RX_DR_Handlerv+0x34>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4906      	ldr	r1, [pc, #24]	; (8000644 <_Z13RX_DR_Handlerv+0x38>)
 800062a:	4618      	mov	r0, r3
 800062c:	f003 fc84 	bl	8003f38 <_ZN3NRF7RECEIVEEPh>
	payload_to_print=1;
 8000630:	4b05      	ldr	r3, [pc, #20]	; (8000648 <_Z13RX_DR_Handlerv+0x3c>)
 8000632:	2201      	movs	r2, #1
 8000634:	701a      	strb	r2, [r3, #0]

	//TODO:levar em conta a possibilidade de a payload ter mais de 5 bytes
	//VCP_send_buffer(ack_payload,5);

	return;
 8000636:	bf00      	nop
}
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	200006ec 	.word	0x200006ec
 8000644:	200006c8 	.word	0x200006c8
 8000648:	200006e8 	.word	0x200006e8

0800064c <_Z13TX_DS_Handlerv>:

void TX_DS_Handler(){
 800064c:	b590      	push	{r4, r7, lr}
 800064e:	b087      	sub	sp, #28
 8000650:	af00      	add	r7, sp, #0
	uint8_t status=0;
 8000652:	2300      	movs	r3, #0
 8000654:	71fb      	strb	r3, [r7, #7]
	radio_ptr->stop_listen();//reseta o CE para evitar problemas durante a escrita do registrador
 8000656:	4b2b      	ldr	r3, [pc, #172]	; (8000704 <_Z13TX_DS_Handlerv+0xb8>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	4618      	mov	r0, r3
 800065c:	f003 fc60 	bl	8003f20 <_ZN3NRF11stop_listenEv>
	radio_ptr->R_REGISTER(STATUS_ADDRESS,1,&status);
 8000660:	4b28      	ldr	r3, [pc, #160]	; (8000704 <_Z13TX_DS_Handlerv+0xb8>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	3304      	adds	r3, #4
 8000668:	681c      	ldr	r4, [r3, #0]
 800066a:	4b26      	ldr	r3, [pc, #152]	; (8000704 <_Z13TX_DS_Handlerv+0xb8>)
 800066c:	6818      	ldr	r0, [r3, #0]
 800066e:	1dfb      	adds	r3, r7, #7
 8000670:	2201      	movs	r2, #1
 8000672:	2107      	movs	r1, #7
 8000674:	47a0      	blx	r4
	for (uint64_t i=0;i<0x1dc4;i++);
 8000676:	f04f 0300 	mov.w	r3, #0
 800067a:	f04f 0400 	mov.w	r4, #0
 800067e:	e9c7 3404 	strd	r3, r4, [r7, #16]
 8000682:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8000686:	f641 51c3 	movw	r1, #7619	; 0x1dc3
 800068a:	f04f 0200 	mov.w	r2, #0
 800068e:	42a2      	cmp	r2, r4
 8000690:	bf08      	it	eq
 8000692:	4299      	cmpeq	r1, r3
 8000694:	d307      	bcc.n	80006a6 <_Z13TX_DS_Handlerv+0x5a>
 8000696:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800069a:	3301      	adds	r3, #1
 800069c:	f144 0400 	adc.w	r4, r4, #0
 80006a0:	e9c7 3404 	strd	r3, r4, [r7, #16]
 80006a4:	e7ed      	b.n	8000682 <_Z13TX_DS_Handlerv+0x36>
	status |= TX_DS_MASK;
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	f043 0320 	orr.w	r3, r3, #32
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	71fb      	strb	r3, [r7, #7]
	radio_ptr->W_REGISTER(STATUS_ADDRESS,1,&status);//limpa a flag TX_DS
 80006b0:	4b14      	ldr	r3, [pc, #80]	; (8000704 <_Z13TX_DS_Handlerv+0xb8>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	681c      	ldr	r4, [r3, #0]
 80006b8:	4b12      	ldr	r3, [pc, #72]	; (8000704 <_Z13TX_DS_Handlerv+0xb8>)
 80006ba:	6818      	ldr	r0, [r3, #0]
 80006bc:	1dfb      	adds	r3, r7, #7
 80006be:	2201      	movs	r2, #1
 80006c0:	2107      	movs	r1, #7
 80006c2:	47a0      	blx	r4
	for (uint64_t i=0;i<0x1dc4;i++);
 80006c4:	f04f 0300 	mov.w	r3, #0
 80006c8:	f04f 0400 	mov.w	r4, #0
 80006cc:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80006d0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80006d4:	f641 51c3 	movw	r1, #7619	; 0x1dc3
 80006d8:	f04f 0200 	mov.w	r2, #0
 80006dc:	42a2      	cmp	r2, r4
 80006de:	bf08      	it	eq
 80006e0:	4299      	cmpeq	r1, r3
 80006e2:	d307      	bcc.n	80006f4 <_Z13TX_DS_Handlerv+0xa8>
 80006e4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80006e8:	3301      	adds	r3, #1
 80006ea:	f144 0400 	adc.w	r4, r4, #0
 80006ee:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80006f2:	e7ed      	b.n	80006d0 <_Z13TX_DS_Handlerv+0x84>

	STM_EVAL_LEDToggle(LED6);//AZUL:indicador de sucesso
 80006f4:	2003      	movs	r0, #3
 80006f6:	f000 f9ad 	bl	8000a54 <STM_EVAL_LEDToggle>
	return;
 80006fa:	bf00      	nop
}
 80006fc:	371c      	adds	r7, #28
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd90      	pop	{r4, r7, pc}
 8000702:	bf00      	nop
 8000704:	200006ec 	.word	0x200006ec

08000708 <_Z14MAX_RT_Handlerv>:

//reseta a flag MAX_RT
void MAX_RT_Handler(){
 8000708:	b590      	push	{r4, r7, lr}
 800070a:	b085      	sub	sp, #20
 800070c:	af00      	add	r7, sp, #0
	uint8_t status;
	radio_ptr->stop_listen();//reseta o CE para evitar problemas durante a escrita do registrador
 800070e:	4b1c      	ldr	r3, [pc, #112]	; (8000780 <_Z14MAX_RT_Handlerv+0x78>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	4618      	mov	r0, r3
 8000714:	f003 fc04 	bl	8003f20 <_ZN3NRF11stop_listenEv>
	radio_ptr->R_REGISTER(STATUS_ADDRESS,1,&status);
 8000718:	4b19      	ldr	r3, [pc, #100]	; (8000780 <_Z14MAX_RT_Handlerv+0x78>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	3304      	adds	r3, #4
 8000720:	681c      	ldr	r4, [r3, #0]
 8000722:	4b17      	ldr	r3, [pc, #92]	; (8000780 <_Z14MAX_RT_Handlerv+0x78>)
 8000724:	6818      	ldr	r0, [r3, #0]
 8000726:	1dfb      	adds	r3, r7, #7
 8000728:	2201      	movs	r2, #1
 800072a:	2107      	movs	r1, #7
 800072c:	47a0      	blx	r4
	STD_ITER_DELAY
 800072e:	2300      	movs	r3, #0
 8000730:	60fb      	str	r3, [r7, #12]
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	f640 62e1 	movw	r2, #3809	; 0xee1
 8000738:	4293      	cmp	r3, r2
 800073a:	dc03      	bgt.n	8000744 <_Z14MAX_RT_Handlerv+0x3c>
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	3301      	adds	r3, #1
 8000740:	60fb      	str	r3, [r7, #12]
 8000742:	e7f6      	b.n	8000732 <_Z14MAX_RT_Handlerv+0x2a>

	status |= MAX_RT_MASK;
 8000744:	79fb      	ldrb	r3, [r7, #7]
 8000746:	f043 0310 	orr.w	r3, r3, #16
 800074a:	b2db      	uxtb	r3, r3
 800074c:	71fb      	strb	r3, [r7, #7]
	radio_ptr->W_REGISTER(STATUS_ADDRESS,1,&status);//limpa a flag MAX_RT
 800074e:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <_Z14MAX_RT_Handlerv+0x78>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	681c      	ldr	r4, [r3, #0]
 8000756:	4b0a      	ldr	r3, [pc, #40]	; (8000780 <_Z14MAX_RT_Handlerv+0x78>)
 8000758:	6818      	ldr	r0, [r3, #0]
 800075a:	1dfb      	adds	r3, r7, #7
 800075c:	2201      	movs	r2, #1
 800075e:	2107      	movs	r1, #7
 8000760:	47a0      	blx	r4
	STD_ITER_DELAY
 8000762:	2300      	movs	r3, #0
 8000764:	60bb      	str	r3, [r7, #8]
 8000766:	68bb      	ldr	r3, [r7, #8]
 8000768:	f640 62e1 	movw	r2, #3809	; 0xee1
 800076c:	4293      	cmp	r3, r2
 800076e:	dc03      	bgt.n	8000778 <_Z14MAX_RT_Handlerv+0x70>
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	3301      	adds	r3, #1
 8000774:	60bb      	str	r3, [r7, #8]
 8000776:	e7f6      	b.n	8000766 <_Z14MAX_RT_Handlerv+0x5e>
	return;
 8000778:	bf00      	nop
}
 800077a:	3714      	adds	r7, #20
 800077c:	46bd      	mov	sp, r7
 800077e:	bd90      	pop	{r4, r7, pc}
 8000780:	200006ec 	.word	0x200006ec

08000784 <_Z4sendP3NRF>:

uint8_t send(NRF* radio_ptr){
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
	  uint8_t symbol;
	  uint8_t i;
	  uint8_t  buffer[]={'a',43,43,43,43};
 800078c:	4a0e      	ldr	r2, [pc, #56]	; (80007c8 <_Z4sendP3NRF+0x44>)
 800078e:	f107 0308 	add.w	r3, r7, #8
 8000792:	6810      	ldr	r0, [r2, #0]
 8000794:	6018      	str	r0, [r3, #0]
 8000796:	7912      	ldrb	r2, [r2, #4]
 8000798:	711a      	strb	r2, [r3, #4]

	  	//TODO REMOVER PARA VOLTAR A EXECUTAR O LOOP
		if(radio_ptr->SEND(buffer)){
 800079a:	f107 0308 	add.w	r3, r7, #8
 800079e:	2205      	movs	r2, #5
 80007a0:	4619      	mov	r1, r3
 80007a2:	6878      	ldr	r0, [r7, #4]
 80007a4:	f003 fb8a 	bl	8003ebc <_ZN3NRF4SENDEPhh>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	bf14      	ite	ne
 80007ae:	2301      	movne	r3, #1
 80007b0:	2300      	moveq	r3, #0
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <_Z4sendP3NRF+0x38>
				return 1;//indicador de sucesso
 80007b8:	2301      	movs	r3, #1
 80007ba:	e000      	b.n	80007be <_Z4sendP3NRF+0x3a>
		}
		else{
				return 0;//indicador de falha
 80007bc:	2300      	movs	r3, #0
						return 0;//indicador de falha
				}
			}
		}
	  }
}
 80007be:	4618      	mov	r0, r3
 80007c0:	3710      	adds	r7, #16
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	080053e4 	.word	0x080053e4

080007cc <OTG_FS_IRQHandler>:
}
}
*/

void OTG_FS_IRQHandler(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  USBD_OTG_ISR_Handler (&USB_OTG_dev);
 80007d0:	4802      	ldr	r0, [pc, #8]	; (80007dc <OTG_FS_IRQHandler+0x10>)
 80007d2:	f000 f95d 	bl	8000a90 <USBD_OTG_ISR_Handler>
}
 80007d6:	bf00      	nop
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	200000d8 	.word	0x200000d8

080007e0 <OTG_FS_WKUP_IRQHandler>:

void OTG_FS_WKUP_IRQHandler(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  if(USB_OTG_dev.cfg.low_power)
 80007e4:	4b0a      	ldr	r3, [pc, #40]	; (8000810 <OTG_FS_WKUP_IRQHandler+0x30>)
 80007e6:	7a9b      	ldrb	r3, [r3, #10]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d00a      	beq.n	8000802 <OTG_FS_WKUP_IRQHandler+0x22>
  {
    *(uint32_t *)(0xE000ED10) &= 0xFFFFFFF9 ;
 80007ec:	4a09      	ldr	r2, [pc, #36]	; (8000814 <OTG_FS_WKUP_IRQHandler+0x34>)
 80007ee:	4b09      	ldr	r3, [pc, #36]	; (8000814 <OTG_FS_WKUP_IRQHandler+0x34>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	f023 0306 	bic.w	r3, r3, #6
 80007f6:	6013      	str	r3, [r2, #0]
    SystemInit();
 80007f8:	f7ff fce6 	bl	80001c8 <SystemInit>
    USB_OTG_UngateClock(&USB_OTG_dev);
 80007fc:	4804      	ldr	r0, [pc, #16]	; (8000810 <OTG_FS_WKUP_IRQHandler+0x30>)
 80007fe:	f001 fcb7 	bl	8002170 <USB_OTG_UngateClock>
  }
  EXTI_ClearITPendingBit(EXTI_Line18);
 8000802:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000806:	f004 fbc3 	bl	8004f90 <EXTI_ClearITPendingBit>
}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	200000d8 	.word	0x200000d8
 8000814:	e000ed10 	.word	0xe000ed10

08000818 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
extern "C" void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
 8000820:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8000822:	bf00      	nop
}
 8000824:	370c      	adds	r7, #12
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop

08000830 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
extern "C" uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8000834:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8000838:	4618      	mov	r0, r3
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop

08000844 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000848:	4b37      	ldr	r3, [pc, #220]	; (8000928 <Audio_MAL_IRQHandler+0xe4>)
 800084a:	681a      	ldr	r2, [r3, #0]
 800084c:	4b37      	ldr	r3, [pc, #220]	; (800092c <Audio_MAL_IRQHandler+0xe8>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4619      	mov	r1, r3
 8000852:	4610      	mov	r0, r2
 8000854:	f004 fc38 	bl	80050c8 <DMA_GetFlagStatus>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d062      	beq.n	8000924 <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 800085e:	4b34      	ldr	r3, [pc, #208]	; (8000930 <Audio_MAL_IRQHandler+0xec>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d04a      	beq.n	80008fc <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000866:	bf00      	nop
 8000868:	4b2f      	ldr	r3, [pc, #188]	; (8000928 <Audio_MAL_IRQHandler+0xe4>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4618      	mov	r0, r3
 800086e:	f004 fc13 	bl	8005098 <DMA_GetCmdStatus>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d1f7      	bne.n	8000868 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000878:	4b2b      	ldr	r3, [pc, #172]	; (8000928 <Audio_MAL_IRQHandler+0xe4>)
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	4b2b      	ldr	r3, [pc, #172]	; (800092c <Audio_MAL_IRQHandler+0xe8>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4619      	mov	r1, r3
 8000882:	4610      	mov	r0, r2
 8000884:	f004 fc5c 	bl	8005140 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000888:	4b2a      	ldr	r3, [pc, #168]	; (8000934 <Audio_MAL_IRQHandler+0xf0>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	461a      	mov	r2, r3
 800088e:	4b2a      	ldr	r3, [pc, #168]	; (8000938 <Audio_MAL_IRQHandler+0xf4>)
 8000890:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000892:	4b27      	ldr	r3, [pc, #156]	; (8000930 <Audio_MAL_IRQHandler+0xec>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800089a:	4293      	cmp	r3, r2
 800089c:	bf28      	it	cs
 800089e:	4613      	movcs	r3, r2
 80008a0:	4a25      	ldr	r2, [pc, #148]	; (8000938 <Audio_MAL_IRQHandler+0xf4>)
 80008a2:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 80008a4:	4b20      	ldr	r3, [pc, #128]	; (8000928 <Audio_MAL_IRQHandler+0xe4>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4923      	ldr	r1, [pc, #140]	; (8000938 <Audio_MAL_IRQHandler+0xf4>)
 80008aa:	4618      	mov	r0, r3
 80008ac:	f004 fb80 	bl	8004fb0 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 80008b0:	4b1d      	ldr	r3, [pc, #116]	; (8000928 <Audio_MAL_IRQHandler+0xe4>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	2101      	movs	r1, #1
 80008b6:	4618      	mov	r0, r3
 80008b8:	f004 fbd2 	bl	8005060 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 80008bc:	4b1d      	ldr	r3, [pc, #116]	; (8000934 <Audio_MAL_IRQHandler+0xf0>)
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	4b1b      	ldr	r3, [pc, #108]	; (8000930 <Audio_MAL_IRQHandler+0xec>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80008c8:	428b      	cmp	r3, r1
 80008ca:	bf28      	it	cs
 80008cc:	460b      	movcs	r3, r1
 80008ce:	005b      	lsls	r3, r3, #1
 80008d0:	4413      	add	r3, r2
 80008d2:	4a18      	ldr	r2, [pc, #96]	; (8000934 <Audio_MAL_IRQHandler+0xf0>)
 80008d4:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 80008d6:	4b16      	ldr	r3, [pc, #88]	; (8000930 <Audio_MAL_IRQHandler+0xec>)
 80008d8:	681a      	ldr	r2, [r3, #0]
 80008da:	4b15      	ldr	r3, [pc, #84]	; (8000930 <Audio_MAL_IRQHandler+0xec>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80008e2:	428b      	cmp	r3, r1
 80008e4:	bf28      	it	cs
 80008e6:	460b      	movcs	r3, r1
 80008e8:	1ad3      	subs	r3, r2, r3
 80008ea:	4a11      	ldr	r2, [pc, #68]	; (8000930 <Audio_MAL_IRQHandler+0xec>)
 80008ec:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 80008ee:	4b0e      	ldr	r3, [pc, #56]	; (8000928 <Audio_MAL_IRQHandler+0xe4>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	2101      	movs	r1, #1
 80008f4:	4618      	mov	r0, r3
 80008f6:	f004 fbb3 	bl	8005060 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 80008fa:	e013      	b.n	8000924 <Audio_MAL_IRQHandler+0xe0>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 80008fc:	4b0a      	ldr	r3, [pc, #40]	; (8000928 <Audio_MAL_IRQHandler+0xe4>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2100      	movs	r1, #0
 8000902:	4618      	mov	r0, r3
 8000904:	f004 fbac 	bl	8005060 <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000908:	4b07      	ldr	r3, [pc, #28]	; (8000928 <Audio_MAL_IRQHandler+0xe4>)
 800090a:	681a      	ldr	r2, [r3, #0]
 800090c:	4b07      	ldr	r3, [pc, #28]	; (800092c <Audio_MAL_IRQHandler+0xe8>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4619      	mov	r1, r3
 8000912:	4610      	mov	r0, r2
 8000914:	f004 fc14 	bl	8005140 <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000918:	4b06      	ldr	r3, [pc, #24]	; (8000934 <Audio_MAL_IRQHandler+0xf0>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	2100      	movs	r1, #0
 800091e:	4618      	mov	r0, r3
 8000920:	f7ff ff7a 	bl	8000818 <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000924:	bf00      	nop
 8000926:	bd80      	pop	{r7, pc}
 8000928:	2000000c 	.word	0x2000000c
 800092c:	20000010 	.word	0x20000010
 8000930:	20000004 	.word	0x20000004
 8000934:	20000708 	.word	0x20000708
 8000938:	20000748 	.word	0x20000748

0800093c <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000940:	f7ff ff80 	bl	8000844 <Audio_MAL_IRQHandler>
}
 8000944:	bf00      	nop
 8000946:	bd80      	pop	{r7, pc}

08000948 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 800094c:	f7ff ff7a 	bl	8000844 <Audio_MAL_IRQHandler>
}
 8000950:	bf00      	nop
 8000952:	bd80      	pop	{r7, pc}

08000954 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000958:	2102      	movs	r1, #2
 800095a:	480d      	ldr	r0, [pc, #52]	; (8000990 <SPI3_IRQHandler+0x3c>)
 800095c:	f004 f932 	bl	8004bc4 <SPI_I2S_GetFlagStatus>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d011      	beq.n	800098a <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000966:	4b0b      	ldr	r3, [pc, #44]	; (8000994 <SPI3_IRQHandler+0x40>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	2b02      	cmp	r3, #2
 800096c:	d106      	bne.n	800097c <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 800096e:	f7ff ff5f 	bl	8000830 <EVAL_AUDIO_GetSampleCallBack>
 8000972:	4603      	mov	r3, r0
 8000974:	4619      	mov	r1, r3
 8000976:	2004      	movs	r0, #4
 8000978:	f004 fc10 	bl	800519c <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 800097c:	f7ff ff58 	bl	8000830 <EVAL_AUDIO_GetSampleCallBack>
 8000980:	4603      	mov	r3, r0
 8000982:	4619      	mov	r1, r3
 8000984:	4802      	ldr	r0, [pc, #8]	; (8000990 <SPI3_IRQHandler+0x3c>)
 8000986:	f004 f90d 	bl	8004ba4 <SPI_I2S_SendData>
  }
}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40003c00 	.word	0x40003c00
 8000994:	20000008 	.word	0x20000008

08000998 <STM_EVAL_LEDInit>:
  *     @arg LED5
  *     @arg LED6
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	4a10      	ldr	r2, [pc, #64]	; (80009e8 <STM_EVAL_LEDInit+0x50>)
 80009a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009aa:	2101      	movs	r1, #1
 80009ac:	4618      	mov	r0, r3
 80009ae:	f004 f925 	bl	8004bfc <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	4a0d      	ldr	r2, [pc, #52]	; (80009ec <STM_EVAL_LEDInit+0x54>)
 80009b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80009bc:	2301      	movs	r3, #1
 80009be:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80009c0:	2300      	movs	r3, #0
 80009c2:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80009c4:	2301      	movs	r3, #1
 80009c6:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80009c8:	2302      	movs	r3, #2
 80009ca:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 80009cc:	79fb      	ldrb	r3, [r7, #7]
 80009ce:	4a08      	ldr	r2, [pc, #32]	; (80009f0 <STM_EVAL_LEDInit+0x58>)
 80009d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009d4:	f107 0208 	add.w	r2, r7, #8
 80009d8:	4611      	mov	r1, r2
 80009da:	4618      	mov	r0, r3
 80009dc:	f004 f96e 	bl	8004cbc <GPIO_Init>
}
 80009e0:	bf00      	nop
 80009e2:	3710      	adds	r7, #16
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	08005408 	.word	0x08005408
 80009ec:	08005400 	.word	0x08005400
 80009f0:	20000014 	.word	0x20000014

080009f4 <STM_EVAL_LEDOn>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b083      	sub	sp, #12
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	4603      	mov	r3, r0
 80009fc:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 80009fe:	79fb      	ldrb	r3, [r7, #7]
 8000a00:	4a06      	ldr	r2, [pc, #24]	; (8000a1c <STM_EVAL_LEDOn+0x28>)
 8000a02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a06:	79fa      	ldrb	r2, [r7, #7]
 8000a08:	4905      	ldr	r1, [pc, #20]	; (8000a20 <STM_EVAL_LEDOn+0x2c>)
 8000a0a:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000a0e:	831a      	strh	r2, [r3, #24]
}
 8000a10:	bf00      	nop
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	20000014 	.word	0x20000014
 8000a20:	08005400 	.word	0x08005400

08000a24 <STM_EVAL_LEDOff>:
  *     @arg LED5
  *     @arg LED6 
  * @retval None
  */
void STM_EVAL_LEDOff(Led_TypeDef Led)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRH = GPIO_PIN[Led];  
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	4a06      	ldr	r2, [pc, #24]	; (8000a4c <STM_EVAL_LEDOff+0x28>)
 8000a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a36:	79fa      	ldrb	r2, [r7, #7]
 8000a38:	4905      	ldr	r1, [pc, #20]	; (8000a50 <STM_EVAL_LEDOff+0x2c>)
 8000a3a:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000a3e:	835a      	strh	r2, [r3, #26]
}
 8000a40:	bf00      	nop
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	20000014 	.word	0x20000014
 8000a50:	08005400 	.word	0x08005400

08000a54 <STM_EVAL_LEDToggle>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDToggle(Led_TypeDef Led)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->ODR ^= GPIO_PIN[Led];
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	4a09      	ldr	r2, [pc, #36]	; (8000a88 <STM_EVAL_LEDToggle+0x34>)
 8000a62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a66:	79fa      	ldrb	r2, [r7, #7]
 8000a68:	4907      	ldr	r1, [pc, #28]	; (8000a88 <STM_EVAL_LEDToggle+0x34>)
 8000a6a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000a6e:	6952      	ldr	r2, [r2, #20]
 8000a70:	79f9      	ldrb	r1, [r7, #7]
 8000a72:	4806      	ldr	r0, [pc, #24]	; (8000a8c <STM_EVAL_LEDToggle+0x38>)
 8000a74:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 8000a78:	404a      	eors	r2, r1
 8000a7a:	615a      	str	r2, [r3, #20]
}
 8000a7c:	bf00      	nop
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr
 8000a88:	20000014 	.word	0x20000014
 8000a8c:	08005400 	.word	0x08005400

08000a90 <USBD_OTG_ISR_Handler>:
*         handles all USB Interrupts
* @param  pdev: device instance
* @retval status
*/
uint32_t USBD_OTG_ISR_Handler (USB_OTG_CORE_HANDLE *pdev)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b086      	sub	sp, #24
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintr_status;
  uint32_t retval = 0;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	617b      	str	r3, [r7, #20]
  
  if (USB_OTG_IsDeviceMode(pdev)) /* ensure that we are in device mode */
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f000 ff43 	bl	8001928 <USB_OTG_IsDeviceMode>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	f000 809c 	beq.w	8000be2 <USBD_OTG_ISR_Handler+0x152>
  {
    gintr_status.d32 = USB_OTG_ReadCoreItr(pdev);
 8000aaa:	6878      	ldr	r0, [r7, #4]
 8000aac:	f000 ff4e 	bl	800194c <USB_OTG_ReadCoreItr>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	613b      	str	r3, [r7, #16]
    if (!gintr_status.d32) /* avoid spurious interrupt */
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d101      	bne.n	8000abe <USBD_OTG_ISR_Handler+0x2e>
    {
      return 0;
 8000aba:	2300      	movs	r3, #0
 8000abc:	e092      	b.n	8000be4 <USBD_OTG_ISR_Handler+0x154>
    }
    
    if (gintr_status.b.outepintr)
 8000abe:	7cbb      	ldrb	r3, [r7, #18]
 8000ac0:	f003 0308 	and.w	r3, r3, #8
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d006      	beq.n	8000ad8 <USBD_OTG_ISR_Handler+0x48>
    {
      retval |= DCD_HandleOutEP_ISR(pdev);
 8000aca:	6878      	ldr	r0, [r7, #4]
 8000acc:	f000 fa12 	bl	8000ef4 <DCD_HandleOutEP_ISR>
 8000ad0:	4602      	mov	r2, r0
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	617b      	str	r3, [r7, #20]
    }    
    
    if (gintr_status.b.inepint)
 8000ad8:	7cbb      	ldrb	r3, [r7, #18]
 8000ada:	f003 0304 	and.w	r3, r3, #4
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d006      	beq.n	8000af2 <USBD_OTG_ISR_Handler+0x62>
    {
      retval |= DCD_HandleInEP_ISR(pdev);
 8000ae4:	6878      	ldr	r0, [r7, #4]
 8000ae6:	f000 f90f 	bl	8000d08 <DCD_HandleInEP_ISR>
 8000aea:	4602      	mov	r2, r0
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	4313      	orrs	r3, r2
 8000af0:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.modemismatch)
 8000af2:	7c3b      	ldrb	r3, [r7, #16]
 8000af4:	f003 0302 	and.w	r3, r3, #2
 8000af8:	b2db      	uxtb	r3, r3
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d009      	beq.n	8000b12 <USBD_OTG_ISR_Handler+0x82>
    {
      USB_OTG_GINTSTS_TypeDef  gintsts;
      
      /* Clear interrupt */
      gintsts.d32 = 0;
 8000afe:	2300      	movs	r3, #0
 8000b00:	60fb      	str	r3, [r7, #12]
      gintsts.b.modemismatch = 1;
 8000b02:	7b3b      	ldrb	r3, [r7, #12]
 8000b04:	f043 0302 	orr.w	r3, r3, #2
 8000b08:	733b      	strb	r3, [r7, #12]
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	68db      	ldr	r3, [r3, #12]
 8000b0e:	68fa      	ldr	r2, [r7, #12]
 8000b10:	615a      	str	r2, [r3, #20]
    }
    
    if (gintr_status.b.wkupintr)
 8000b12:	7cfb      	ldrb	r3, [r7, #19]
 8000b14:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d006      	beq.n	8000b2c <USBD_OTG_ISR_Handler+0x9c>
    {
      retval |= DCD_HandleResume_ISR(pdev);
 8000b1e:	6878      	ldr	r0, [r7, #4]
 8000b20:	f000 f864 	bl	8000bec <DCD_HandleResume_ISR>
 8000b24:	4602      	mov	r2, r0
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.usbsuspend)
 8000b2c:	7c7b      	ldrb	r3, [r7, #17]
 8000b2e:	f003 0308 	and.w	r3, r3, #8
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d006      	beq.n	8000b46 <USBD_OTG_ISR_Handler+0xb6>
    {
      retval |= DCD_HandleUSBSuspend_ISR(pdev);
 8000b38:	6878      	ldr	r0, [r7, #4]
 8000b3a:	f000 f897 	bl	8000c6c <DCD_HandleUSBSuspend_ISR>
 8000b3e:	4602      	mov	r2, r0
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	4313      	orrs	r3, r2
 8000b44:	617b      	str	r3, [r7, #20]
    }
    if (gintr_status.b.sofintr)
 8000b46:	7c3b      	ldrb	r3, [r7, #16]
 8000b48:	f003 0308 	and.w	r3, r3, #8
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d006      	beq.n	8000b60 <USBD_OTG_ISR_Handler+0xd0>
    {
      retval |= DCD_HandleSof_ISR(pdev);
 8000b52:	6878      	ldr	r0, [r7, #4]
 8000b54:	f000 fa8a 	bl	800106c <DCD_HandleSof_ISR>
 8000b58:	4602      	mov	r2, r0
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	617b      	str	r3, [r7, #20]
      
    }
    
    if (gintr_status.b.rxstsqlvl)
 8000b60:	7c3b      	ldrb	r3, [r7, #16]
 8000b62:	f003 0310 	and.w	r3, r3, #16
 8000b66:	b2db      	uxtb	r3, r3
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d006      	beq.n	8000b7a <USBD_OTG_ISR_Handler+0xea>
    {
      retval |= DCD_HandleRxStatusQueueLevel_ISR(pdev);
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f000 fa97 	bl	80010a0 <DCD_HandleRxStatusQueueLevel_ISR>
 8000b72:	4602      	mov	r2, r0
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	617b      	str	r3, [r7, #20]
      
    }
    
    if (gintr_status.b.usbreset)
 8000b7a:	7c7b      	ldrb	r3, [r7, #17]
 8000b7c:	f003 0310 	and.w	r3, r3, #16
 8000b80:	b2db      	uxtb	r3, r3
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d006      	beq.n	8000b94 <USBD_OTG_ISR_Handler+0x104>
    {
      retval |= DCD_HandleUsbReset_ISR(pdev);
 8000b86:	6878      	ldr	r0, [r7, #4]
 8000b88:	f000 fb7e 	bl	8001288 <DCD_HandleUsbReset_ISR>
 8000b8c:	4602      	mov	r2, r0
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	617b      	str	r3, [r7, #20]
      
    }
    if (gintr_status.b.enumdone)
 8000b94:	7c7b      	ldrb	r3, [r7, #17]
 8000b96:	f003 0320 	and.w	r3, r3, #32
 8000b9a:	b2db      	uxtb	r3, r3
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d006      	beq.n	8000bae <USBD_OTG_ISR_Handler+0x11e>
    {
      retval |= DCD_HandleEnumDone_ISR(pdev);
 8000ba0:	6878      	ldr	r0, [r7, #4]
 8000ba2:	f000 fc0d 	bl	80013c0 <DCD_HandleEnumDone_ISR>
 8000ba6:	4602      	mov	r2, r0
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	4313      	orrs	r3, r2
 8000bac:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.incomplisoin)
 8000bae:	7cbb      	ldrb	r3, [r7, #18]
 8000bb0:	f003 0310 	and.w	r3, r3, #16
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d006      	beq.n	8000bc8 <USBD_OTG_ISR_Handler+0x138>
    {
      retval |= DCD_IsoINIncomplete_ISR(pdev);
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	f000 fc3c 	bl	8001438 <DCD_IsoINIncomplete_ISR>
 8000bc0:	4602      	mov	r2, r0
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	617b      	str	r3, [r7, #20]
    }

    if (gintr_status.b.incomplisoout)
 8000bc8:	7cbb      	ldrb	r3, [r7, #18]
 8000bca:	f003 0320 	and.w	r3, r3, #32
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d006      	beq.n	8000be2 <USBD_OTG_ISR_Handler+0x152>
    {
      retval |= DCD_IsoOUTIncomplete_ISR(pdev);
 8000bd4:	6878      	ldr	r0, [r7, #4]
 8000bd6:	f000 fc49 	bl	800146c <DCD_IsoOUTIncomplete_ISR>
 8000bda:	4602      	mov	r2, r0
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	4313      	orrs	r3, r2
 8000be0:	617b      	str	r3, [r7, #20]
    {
      retval |= DCD_OTG_ISR(pdev);
    }   
#endif    
  }
  return retval;
 8000be2:	697b      	ldr	r3, [r7, #20]
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3718      	adds	r7, #24
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <DCD_HandleResume_ISR>:
*                 remote Wake-up sequence
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleResume_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b086      	sub	sp, #24
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_DCTL_TypeDef     devctl;
  USB_OTG_PCGCCTL_TypeDef  power;
  
  if(pdev->cfg.low_power)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	7a9b      	ldrb	r3, [r3, #10]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d011      	beq.n	8000c20 <DCD_HandleResume_ISR+0x34>
  {
    /* un-gate USB Core clock */
    power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	60fb      	str	r3, [r7, #12]
    power.b.gatehclk = 0;
 8000c06:	7b3b      	ldrb	r3, [r7, #12]
 8000c08:	f36f 0341 	bfc	r3, #1, #1
 8000c0c:	733b      	strb	r3, [r7, #12]
    power.b.stoppclk = 0;
 8000c0e:	7b3b      	ldrb	r3, [r7, #12]
 8000c10:	f36f 0300 	bfc	r3, #0, #1
 8000c14:	733b      	strb	r3, [r7, #12]
    USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8000c1c:	68fa      	ldr	r2, [r7, #12]
 8000c1e:	601a      	str	r2, [r3, #0]
  }
  
  /* Clear the Remote Wake-up Signaling */
  devctl.d32 = 0;
 8000c20:	2300      	movs	r3, #0
 8000c22:	613b      	str	r3, [r7, #16]
  devctl.b.rmtwkupsig = 1;
 8000c24:	7c3b      	ldrb	r3, [r7, #16]
 8000c26:	f043 0301 	orr.w	r3, r3, #1
 8000c2a:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	691b      	ldr	r3, [r3, #16]
 8000c30:	687a      	ldr	r2, [r7, #4]
 8000c32:	6912      	ldr	r2, [r2, #16]
 8000c34:	6851      	ldr	r1, [r2, #4]
 8000c36:	693a      	ldr	r2, [r7, #16]
 8000c38:	43d2      	mvns	r2, r2
 8000c3a:	400a      	ands	r2, r1
 8000c3c:	605a      	str	r2, [r3, #4]
  
  /* Inform upper layer by the Resume Event */
  USBD_DCD_INT_fops->Resume (pdev);
 8000c3e:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <DCD_HandleResume_ISR+0x7c>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	617b      	str	r3, [r7, #20]
  gintsts.b.wkupintr = 1;
 8000c4c:	7dfb      	ldrb	r3, [r7, #23]
 8000c4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c52:	75fb      	strb	r3, [r7, #23]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	697a      	ldr	r2, [r7, #20]
 8000c5a:	615a      	str	r2, [r3, #20]
  return 1;
 8000c5c:	2301      	movs	r3, #1
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	3718      	adds	r7, #24
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	20000050 	.word	0x20000050

08000c6c <DCD_HandleUSBSuspend_ISR>:
*         Indicates that SUSPEND state has been detected on the USB
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleUSBSuspend_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b086      	sub	sp, #24
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_PCGCCTL_TypeDef  power;
  USB_OTG_DSTS_TypeDef     dsts;
  
  USBD_DCD_INT_fops->Suspend (pdev);      
 8000c74:	4b22      	ldr	r3, [pc, #136]	; (8000d00 <DCD_HandleUSBSuspend_ISR+0x94>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	695b      	ldr	r3, [r3, #20]
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	4798      	blx	r3
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	691b      	ldr	r3, [r3, #16]
 8000c82:	689b      	ldr	r3, [r3, #8]
 8000c84:	60fb      	str	r3, [r7, #12]
    
  /* Clear interrupt */
  gintsts.d32 = 0;
 8000c86:	2300      	movs	r3, #0
 8000c88:	617b      	str	r3, [r7, #20]
  gintsts.b.usbsuspend = 1;
 8000c8a:	7d7b      	ldrb	r3, [r7, #21]
 8000c8c:	f043 0308 	orr.w	r3, r3, #8
 8000c90:	757b      	strb	r3, [r7, #21]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	68db      	ldr	r3, [r3, #12]
 8000c96:	697a      	ldr	r2, [r7, #20]
 8000c98:	615a      	str	r2, [r3, #20]
  
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1))
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	7a9b      	ldrb	r3, [r3, #10]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d029      	beq.n	8000cf6 <DCD_HandleUSBSuspend_ISR+0x8a>
 8000ca2:	7b3b      	ldrb	r3, [r7, #12]
 8000ca4:	f003 0301 	and.w	r3, r3, #1
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d023      	beq.n	8000cf6 <DCD_HandleUSBSuspend_ISR+0x8a>
  {
	/*  switch-off the clocks */
    power.d32 = 0;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	613b      	str	r3, [r7, #16]
    power.b.stoppclk = 1;
 8000cb2:	7c3b      	ldrb	r3, [r7, #16]
 8000cb4:	f043 0301 	orr.w	r3, r3, #1
 8000cb8:	743b      	strb	r3, [r7, #16]
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);  
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8000cc0:	687a      	ldr	r2, [r7, #4]
 8000cc2:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8000cc6:	6811      	ldr	r1, [r2, #0]
 8000cc8:	693a      	ldr	r2, [r7, #16]
 8000cca:	430a      	orrs	r2, r1
 8000ccc:	601a      	str	r2, [r3, #0]
    
    power.b.gatehclk = 1;
 8000cce:	7c3b      	ldrb	r3, [r7, #16]
 8000cd0:	f043 0302 	orr.w	r3, r3, #2
 8000cd4:	743b      	strb	r3, [r7, #16]
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8000ce2:	6811      	ldr	r1, [r2, #0]
 8000ce4:	693a      	ldr	r2, [r7, #16]
 8000ce6:	430a      	orrs	r2, r1
 8000ce8:	601a      	str	r2, [r3, #0]
    
    /* Request to enter Sleep mode after exit from current ISR */
    SCB->SCR |= (SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk);
 8000cea:	4a06      	ldr	r2, [pc, #24]	; (8000d04 <DCD_HandleUSBSuspend_ISR+0x98>)
 8000cec:	4b05      	ldr	r3, [pc, #20]	; (8000d04 <DCD_HandleUSBSuspend_ISR+0x98>)
 8000cee:	691b      	ldr	r3, [r3, #16]
 8000cf0:	f043 0306 	orr.w	r3, r3, #6
 8000cf4:	6113      	str	r3, [r2, #16]
  }
  return 1;
 8000cf6:	2301      	movs	r3, #1
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3718      	adds	r7, #24
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	20000050 	.word	0x20000050
 8000d04:	e000ed00 	.word	0xe000ed00

08000d08 <DCD_HandleInEP_ISR>:
*         Indicates that an IN EP has a pending Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleInEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b086      	sub	sp, #24
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  USB_OTG_DIEPINTn_TypeDef  diepint;
  
  uint32_t ep_intr;
  uint32_t epnum = 0;
 8000d10:	2300      	movs	r3, #0
 8000d12:	613b      	str	r3, [r7, #16]
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
 8000d14:	2300      	movs	r3, #0
 8000d16:	60bb      	str	r3, [r7, #8]
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f001 f9d9 	bl	80020d0 <USB_OTG_ReadDevAllInEPItr>
 8000d1e:	6178      	str	r0, [r7, #20]
  
  while ( ep_intr )
 8000d20:	e0dc      	b.n	8000edc <DCD_HandleInEP_ISR+0x1d4>
  {
    if (ep_intr&0x1) /* In ITR */
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	f003 0301 	and.w	r3, r3, #1
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	f000 80d1 	beq.w	8000ed0 <DCD_HandleInEP_ISR+0x1c8>
    {
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	4619      	mov	r1, r3
 8000d34:	6878      	ldr	r0, [r7, #4]
 8000d36:	f000 fbb3 	bl	80014a0 <DCD_ReadDevInEP>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	60bb      	str	r3, [r7, #8]
      if ( diepint.b.xfercompl )
 8000d3e:	7a3b      	ldrb	r3, [r7, #8]
 8000d40:	f003 0301 	and.w	r3, r3, #1
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d032      	beq.n	8000db0 <DCD_HandleInEP_ISR+0xa8>
      {
        fifoemptymsk = 0x1 << epnum;
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	693b      	ldr	r3, [r7, #16]
 8000d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d52:	60fb      	str	r3, [r7, #12]
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	691b      	ldr	r3, [r3, #16]
 8000d58:	687a      	ldr	r2, [r7, #4]
 8000d5a:	6912      	ldr	r2, [r2, #16]
 8000d5c:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8000d5e:	68fa      	ldr	r2, [r7, #12]
 8000d60:	43d2      	mvns	r2, r2
 8000d62:	400a      	ands	r2, r1
 8000d64:	635a      	str	r2, [r3, #52]	; 0x34
        CLEAR_IN_EP_INTR(epnum, xfercompl);
 8000d66:	2300      	movs	r3, #0
 8000d68:	60bb      	str	r3, [r7, #8]
 8000d6a:	7a3b      	ldrb	r3, [r7, #8]
 8000d6c:	f043 0301 	orr.w	r3, r3, #1
 8000d70:	723b      	strb	r3, [r7, #8]
 8000d72:	687a      	ldr	r2, [r7, #4]
 8000d74:	693b      	ldr	r3, [r7, #16]
 8000d76:	3304      	adds	r3, #4
 8000d78:	009b      	lsls	r3, r3, #2
 8000d7a:	4413      	add	r3, r2
 8000d7c:	689b      	ldr	r3, [r3, #8]
 8000d7e:	68ba      	ldr	r2, [r7, #8]
 8000d80:	609a      	str	r2, [r3, #8]
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 8000d82:	4b5b      	ldr	r3, [pc, #364]	; (8000ef0 <DCD_HandleInEP_ISR+0x1e8>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	693a      	ldr	r2, [r7, #16]
 8000d8a:	b2d2      	uxtb	r2, r2
 8000d8c:	4611      	mov	r1, r2
 8000d8e:	6878      	ldr	r0, [r7, #4]
 8000d90:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	78db      	ldrb	r3, [r3, #3]
 8000d96:	2b01      	cmp	r3, #1
 8000d98:	d10a      	bne.n	8000db0 <DCD_HandleInEP_ISR+0xa8>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_IN))
 8000d9a:	693b      	ldr	r3, [r7, #16]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d107      	bne.n	8000db0 <DCD_HandleInEP_ISR+0xa8>
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 8000da6:	2b04      	cmp	r3, #4
 8000da8:	d102      	bne.n	8000db0 <DCD_HandleInEP_ISR+0xa8>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f001 f9a6 	bl	80020fc <USB_OTG_EP0_OutStart>
          }
        }           
      }
      if ( diepint.b.ahberr )
 8000db0:	7a3b      	ldrb	r3, [r7, #8]
 8000db2:	f003 0304 	and.w	r3, r3, #4
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d00d      	beq.n	8000dd8 <DCD_HandleInEP_ISR+0xd0>
      {
        CLEAR_IN_EP_INTR(epnum, ahberr);
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	60bb      	str	r3, [r7, #8]
 8000dc0:	7a3b      	ldrb	r3, [r7, #8]
 8000dc2:	f043 0304 	orr.w	r3, r3, #4
 8000dc6:	723b      	strb	r3, [r7, #8]
 8000dc8:	687a      	ldr	r2, [r7, #4]
 8000dca:	693b      	ldr	r3, [r7, #16]
 8000dcc:	3304      	adds	r3, #4
 8000dce:	009b      	lsls	r3, r3, #2
 8000dd0:	4413      	add	r3, r2
 8000dd2:	689b      	ldr	r3, [r3, #8]
 8000dd4:	68ba      	ldr	r2, [r7, #8]
 8000dd6:	609a      	str	r2, [r3, #8]
      }
      if ( diepint.b.timeout )
 8000dd8:	7a3b      	ldrb	r3, [r7, #8]
 8000dda:	f003 0308 	and.w	r3, r3, #8
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d00d      	beq.n	8000e00 <DCD_HandleInEP_ISR+0xf8>
      {
        CLEAR_IN_EP_INTR(epnum, timeout);
 8000de4:	2300      	movs	r3, #0
 8000de6:	60bb      	str	r3, [r7, #8]
 8000de8:	7a3b      	ldrb	r3, [r7, #8]
 8000dea:	f043 0308 	orr.w	r3, r3, #8
 8000dee:	723b      	strb	r3, [r7, #8]
 8000df0:	687a      	ldr	r2, [r7, #4]
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	3304      	adds	r3, #4
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	4413      	add	r3, r2
 8000dfa:	689b      	ldr	r3, [r3, #8]
 8000dfc:	68ba      	ldr	r2, [r7, #8]
 8000dfe:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.intktxfemp)
 8000e00:	7a3b      	ldrb	r3, [r7, #8]
 8000e02:	f003 0310 	and.w	r3, r3, #16
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d00d      	beq.n	8000e28 <DCD_HandleInEP_ISR+0x120>
      {
        CLEAR_IN_EP_INTR(epnum, intktxfemp);
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60bb      	str	r3, [r7, #8]
 8000e10:	7a3b      	ldrb	r3, [r7, #8]
 8000e12:	f043 0310 	orr.w	r3, r3, #16
 8000e16:	723b      	strb	r3, [r7, #8]
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	3304      	adds	r3, #4
 8000e1e:	009b      	lsls	r3, r3, #2
 8000e20:	4413      	add	r3, r2
 8000e22:	689b      	ldr	r3, [r3, #8]
 8000e24:	68ba      	ldr	r2, [r7, #8]
 8000e26:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.intknepmis)
 8000e28:	7a3b      	ldrb	r3, [r7, #8]
 8000e2a:	f003 0320 	and.w	r3, r3, #32
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d00d      	beq.n	8000e50 <DCD_HandleInEP_ISR+0x148>
      {
        CLEAR_IN_EP_INTR(epnum, intknepmis);
 8000e34:	2300      	movs	r3, #0
 8000e36:	60bb      	str	r3, [r7, #8]
 8000e38:	7a3b      	ldrb	r3, [r7, #8]
 8000e3a:	f043 0320 	orr.w	r3, r3, #32
 8000e3e:	723b      	strb	r3, [r7, #8]
 8000e40:	687a      	ldr	r2, [r7, #4]
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	3304      	adds	r3, #4
 8000e46:	009b      	lsls	r3, r3, #2
 8000e48:	4413      	add	r3, r2
 8000e4a:	689b      	ldr	r3, [r3, #8]
 8000e4c:	68ba      	ldr	r2, [r7, #8]
 8000e4e:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.inepnakeff)
 8000e50:	7a3b      	ldrb	r3, [r7, #8]
 8000e52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d00d      	beq.n	8000e78 <DCD_HandleInEP_ISR+0x170>
      {
        CLEAR_IN_EP_INTR(epnum, inepnakeff);
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	60bb      	str	r3, [r7, #8]
 8000e60:	7a3b      	ldrb	r3, [r7, #8]
 8000e62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e66:	723b      	strb	r3, [r7, #8]
 8000e68:	687a      	ldr	r2, [r7, #4]
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	3304      	adds	r3, #4
 8000e6e:	009b      	lsls	r3, r3, #2
 8000e70:	4413      	add	r3, r2
 8000e72:	689b      	ldr	r3, [r3, #8]
 8000e74:	68ba      	ldr	r2, [r7, #8]
 8000e76:	609a      	str	r2, [r3, #8]
      }
      if ( diepint.b.epdisabled )
 8000e78:	7a3b      	ldrb	r3, [r7, #8]
 8000e7a:	f003 0302 	and.w	r3, r3, #2
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d00d      	beq.n	8000ea0 <DCD_HandleInEP_ISR+0x198>
      {
        CLEAR_IN_EP_INTR(epnum, epdisabled);
 8000e84:	2300      	movs	r3, #0
 8000e86:	60bb      	str	r3, [r7, #8]
 8000e88:	7a3b      	ldrb	r3, [r7, #8]
 8000e8a:	f043 0302 	orr.w	r3, r3, #2
 8000e8e:	723b      	strb	r3, [r7, #8]
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	693b      	ldr	r3, [r7, #16]
 8000e94:	3304      	adds	r3, #4
 8000e96:	009b      	lsls	r3, r3, #2
 8000e98:	4413      	add	r3, r2
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	68ba      	ldr	r2, [r7, #8]
 8000e9e:	609a      	str	r2, [r3, #8]
      }       
      if (diepint.b.emptyintr)
 8000ea0:	7a3b      	ldrb	r3, [r7, #8]
 8000ea2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d011      	beq.n	8000ed0 <DCD_HandleInEP_ISR+0x1c8>
      {
        
        DCD_WriteEmptyTxFifo(pdev , epnum);
 8000eac:	6939      	ldr	r1, [r7, #16]
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	f000 f978 	bl	80011a4 <DCD_WriteEmptyTxFifo>
        
        CLEAR_IN_EP_INTR(epnum, emptyintr);
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	60bb      	str	r3, [r7, #8]
 8000eb8:	7a3b      	ldrb	r3, [r7, #8]
 8000eba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ebe:	723b      	strb	r3, [r7, #8]
 8000ec0:	687a      	ldr	r2, [r7, #4]
 8000ec2:	693b      	ldr	r3, [r7, #16]
 8000ec4:	3304      	adds	r3, #4
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	4413      	add	r3, r2
 8000eca:	689b      	ldr	r3, [r3, #8]
 8000ecc:	68ba      	ldr	r2, [r7, #8]
 8000ece:	609a      	str	r2, [r3, #8]
      }
    }
    epnum++;
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	613b      	str	r3, [r7, #16]
    ep_intr >>= 1;
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	085b      	lsrs	r3, r3, #1
 8000eda:	617b      	str	r3, [r7, #20]
  uint32_t epnum = 0;
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
  
  while ( ep_intr )
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	f47f af1f 	bne.w	8000d22 <DCD_HandleInEP_ISR+0x1a>
    }
    epnum++;
    ep_intr >>= 1;
  }
  
  return 1;
 8000ee4:	2301      	movs	r3, #1
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3718      	adds	r7, #24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	20000050 	.word	0x20000050

08000ef4 <DCD_HandleOutEP_ISR>:
*         Indicates that an OUT EP has a pending Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleOutEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  uint32_t ep_intr;
  USB_OTG_DOEPINTn_TypeDef  doepint;
  USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
  uint32_t epnum = 0;
 8000efc:	2300      	movs	r3, #0
 8000efe:	613b      	str	r3, [r7, #16]
  
  doepint.d32 = 0;
 8000f00:	2300      	movs	r3, #0
 8000f02:	60fb      	str	r3, [r7, #12]
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	f001 f8b1 	bl	800206c <USB_OTG_ReadDevAllOutEp_itr>
 8000f0a:	6178      	str	r0, [r7, #20]
  
  while ( ep_intr )
 8000f0c:	e0a3      	b.n	8001056 <DCD_HandleOutEP_ISR+0x162>
  {
    if (ep_intr&0x1)
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	f003 0301 	and.w	r3, r3, #1
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	f000 8098 	beq.w	800104a <DCD_HandleOutEP_ISR+0x156>
    {
      
      doepint.d32 = USB_OTG_ReadDevOutEP_itr(pdev, epnum);
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	4619      	mov	r1, r3
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f001 f8b9 	bl	8002098 <USB_OTG_ReadDevOutEP_itr>
 8000f26:	4603      	mov	r3, r0
 8000f28:	60fb      	str	r3, [r7, #12]
      
      /* Transfer complete */
      if ( doepint.b.xfercompl )
 8000f2a:	7b3b      	ldrb	r3, [r7, #12]
 8000f2c:	f003 0301 	and.w	r3, r3, #1
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d048      	beq.n	8000fc8 <DCD_HandleOutEP_ISR+0xd4>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
 8000f36:	2300      	movs	r3, #0
 8000f38:	60fb      	str	r3, [r7, #12]
 8000f3a:	7b3b      	ldrb	r3, [r7, #12]
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	733b      	strb	r3, [r7, #12]
 8000f42:	687a      	ldr	r2, [r7, #4]
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	3314      	adds	r3, #20
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	4413      	add	r3, r2
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	68fa      	ldr	r2, [r7, #12]
 8000f50:	609a      	str	r2, [r3, #8]
        if (pdev->cfg.dma_enable == 1)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	78db      	ldrb	r3, [r3, #3]
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d11f      	bne.n	8000f9a <DCD_HandleOutEP_ISR+0xa6>
        {
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
 8000f5a:	687a      	ldr	r2, [r7, #4]
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	3314      	adds	r3, #20
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	4413      	add	r3, r2
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	691b      	ldr	r3, [r3, #16]
 8000f68:	60bb      	str	r3, [r7, #8]
          /*ToDo : handle more than one single MPS size packet */
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 8000f6a:	6879      	ldr	r1, [r7, #4]
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	4613      	mov	r3, r2
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	4413      	add	r3, r2
 8000f74:	00db      	lsls	r3, r3, #3
 8000f76:	440b      	add	r3, r1
 8000f78:	f503 735e 	add.w	r3, r3, #888	; 0x378
 8000f7c:	681b      	ldr	r3, [r3, #0]
            deptsiz.b.xfersize;
 8000f7e:	68ba      	ldr	r2, [r7, #8]
 8000f80:	f3c2 0212 	ubfx	r2, r2, #0, #19
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
        if (pdev->cfg.dma_enable == 1)
        {
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
          /*ToDo : handle more than one single MPS size packet */
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 8000f84:	1a99      	subs	r1, r3, r2
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	693a      	ldr	r2, [r7, #16]
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	4413      	add	r3, r2
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	4403      	add	r3, r0
 8000f94:	f503 7362 	add.w	r3, r3, #904	; 0x388
 8000f98:	6019      	str	r1, [r3, #0]
            deptsiz.b.xfersize;
        }
        /* Inform upper layer: data ready */
        /* RX COMPLETE */
        USBD_DCD_INT_fops->DataOutStage(pdev , epnum);
 8000f9a:	4b33      	ldr	r3, [pc, #204]	; (8001068 <DCD_HandleOutEP_ISR+0x174>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	693a      	ldr	r2, [r7, #16]
 8000fa2:	b2d2      	uxtb	r2, r2
 8000fa4:	4611      	mov	r1, r2
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	78db      	ldrb	r3, [r3, #3]
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d10a      	bne.n	8000fc8 <DCD_HandleOutEP_ISR+0xd4>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_OUT))
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d107      	bne.n	8000fc8 <DCD_HandleOutEP_ISR+0xd4>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 8000fbe:	2b05      	cmp	r3, #5
 8000fc0:	d102      	bne.n	8000fc8 <DCD_HandleOutEP_ISR+0xd4>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f001 f89a 	bl	80020fc <USB_OTG_EP0_OutStart>
          }
        }        
      }
      /* Endpoint disable  */
      if ( doepint.b.epdisabled )
 8000fc8:	7b3b      	ldrb	r3, [r7, #12]
 8000fca:	f003 0302 	and.w	r3, r3, #2
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d00d      	beq.n	8000ff0 <DCD_HandleOutEP_ISR+0xfc>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, epdisabled);
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	7b3b      	ldrb	r3, [r7, #12]
 8000fda:	f043 0302 	orr.w	r3, r3, #2
 8000fde:	733b      	strb	r3, [r7, #12]
 8000fe0:	687a      	ldr	r2, [r7, #4]
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	3314      	adds	r3, #20
 8000fe6:	009b      	lsls	r3, r3, #2
 8000fe8:	4413      	add	r3, r2
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	68fa      	ldr	r2, [r7, #12]
 8000fee:	609a      	str	r2, [r3, #8]
      }
      /* AHB Error */
      if ( doepint.b.ahberr )
 8000ff0:	7b3b      	ldrb	r3, [r7, #12]
 8000ff2:	f003 0304 	and.w	r3, r3, #4
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d00d      	beq.n	8001018 <DCD_HandleOutEP_ISR+0x124>
      {
        CLEAR_OUT_EP_INTR(epnum, ahberr);
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	7b3b      	ldrb	r3, [r7, #12]
 8001002:	f043 0304 	orr.w	r3, r3, #4
 8001006:	733b      	strb	r3, [r7, #12]
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	3314      	adds	r3, #20
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	4413      	add	r3, r2
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	68fa      	ldr	r2, [r7, #12]
 8001016:	609a      	str	r2, [r3, #8]
      }
      /* Setup Phase Done (control EPs) */
      if ( doepint.b.setup )
 8001018:	7b3b      	ldrb	r3, [r7, #12]
 800101a:	f003 0308 	and.w	r3, r3, #8
 800101e:	b2db      	uxtb	r3, r3
 8001020:	2b00      	cmp	r3, #0
 8001022:	d012      	beq.n	800104a <DCD_HandleOutEP_ISR+0x156>
      {
        
        /* inform the upper layer that a setup packet is available */
        /* SETUP COMPLETE */
        USBD_DCD_INT_fops->SetupStage(pdev);
 8001024:	4b10      	ldr	r3, [pc, #64]	; (8001068 <DCD_HandleOutEP_ISR+0x174>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	4798      	blx	r3
        CLEAR_OUT_EP_INTR(epnum, setup);
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
 8001032:	7b3b      	ldrb	r3, [r7, #12]
 8001034:	f043 0308 	orr.w	r3, r3, #8
 8001038:	733b      	strb	r3, [r7, #12]
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	3314      	adds	r3, #20
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	4413      	add	r3, r2
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	68fa      	ldr	r2, [r7, #12]
 8001048:	609a      	str	r2, [r3, #8]
      }
    }
    epnum++;
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	3301      	adds	r3, #1
 800104e:	613b      	str	r3, [r7, #16]
    ep_intr >>= 1;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	085b      	lsrs	r3, r3, #1
 8001054:	617b      	str	r3, [r7, #20]
  doepint.d32 = 0;
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
  
  while ( ep_intr )
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	2b00      	cmp	r3, #0
 800105a:	f47f af58 	bne.w	8000f0e <DCD_HandleOutEP_ISR+0x1a>
      }
    }
    epnum++;
    ep_intr >>= 1;
  }
  return 1;
 800105e:	2301      	movs	r3, #1
}
 8001060:	4618      	mov	r0, r3
 8001062:	3718      	adds	r7, #24
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000050 	.word	0x20000050

0800106c <DCD_HandleSof_ISR>:
*         Handles the SOF Interrupts
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleSof_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  GINTSTS;
  
  
  USBD_DCD_INT_fops->SOF(pdev);
 8001074:	4b09      	ldr	r3, [pc, #36]	; (800109c <DCD_HandleSof_ISR+0x30>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	68db      	ldr	r3, [r3, #12]
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	4798      	blx	r3
  
  /* Clear interrupt */
  GINTSTS.d32 = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
  GINTSTS.b.sofintr = 1;
 8001082:	7b3b      	ldrb	r3, [r7, #12]
 8001084:	f043 0308 	orr.w	r3, r3, #8
 8001088:	733b      	strb	r3, [r7, #12]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, GINTSTS.d32);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	68db      	ldr	r3, [r3, #12]
 800108e:	68fa      	ldr	r2, [r7, #12]
 8001090:	615a      	str	r2, [r3, #20]
  
  return 1;
 8001092:	2301      	movs	r3, #1
}
 8001094:	4618      	mov	r0, r3
 8001096:	3710      	adds	r7, #16
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20000050 	.word	0x20000050

080010a0 <DCD_HandleRxStatusQueueLevel_ISR>:
*         Handles the Rx Status Queue Level Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleRxStatusQueueLevel_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTMSK_TypeDef  int_mask;
  USB_OTG_DRXSTS_TypeDef   status;
  USB_OTG_EP *ep;
  
  /* Disable the Rx Status Queue Level interrupt */
  int_mask.d32 = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	613b      	str	r3, [r7, #16]
  int_mask.b.rxstsqlvl = 1;
 80010ac:	7c3b      	ldrb	r3, [r7, #16]
 80010ae:	f043 0310 	orr.w	r3, r3, #16
 80010b2:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	687a      	ldr	r2, [r7, #4]
 80010ba:	68d2      	ldr	r2, [r2, #12]
 80010bc:	6991      	ldr	r1, [r2, #24]
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	43d2      	mvns	r2, r2
 80010c2:	400a      	ands	r2, r1
 80010c4:	619a      	str	r2, [r3, #24]
  
  /* Get the Status from the top of the FIFO */
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	68db      	ldr	r3, [r3, #12]
 80010ca:	6a1b      	ldr	r3, [r3, #32]
 80010cc:	60fb      	str	r3, [r7, #12]
  
  ep = &pdev->dev.out_ep[status.b.epnum];
 80010ce:	7b3b      	ldrb	r3, [r7, #12]
 80010d0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	461a      	mov	r2, r3
 80010d8:	4613      	mov	r3, r2
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	4413      	add	r3, r2
 80010de:	00db      	lsls	r3, r3, #3
 80010e0:	f503 735c 	add.w	r3, r3, #880	; 0x370
 80010e4:	687a      	ldr	r2, [r7, #4]
 80010e6:	4413      	add	r3, r2
 80010e8:	617b      	str	r3, [r7, #20]
  
  switch (status.b.pktsts)
 80010ea:	7bbb      	ldrb	r3, [r7, #14]
 80010ec:	f3c3 0343 	ubfx	r3, r3, #1, #4
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	3b01      	subs	r3, #1
 80010f4:	2b05      	cmp	r3, #5
 80010f6:	d845      	bhi.n	8001184 <DCD_HandleRxStatusQueueLevel_ISR+0xe4>
 80010f8:	a201      	add	r2, pc, #4	; (adr r2, 8001100 <DCD_HandleRxStatusQueueLevel_ISR+0x60>)
 80010fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010fe:	bf00      	nop
 8001100:	08001185 	.word	0x08001185
 8001104:	08001119 	.word	0x08001119
 8001108:	08001185 	.word	0x08001185
 800110c:	08001185 	.word	0x08001185
 8001110:	08001185 	.word	0x08001185
 8001114:	08001161 	.word	0x08001161
  {
  case STS_GOUT_NAK:
    break;
  case STS_DATA_UPDT:
    if (status.b.bcnt)
 8001118:	89ba      	ldrh	r2, [r7, #12]
 800111a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800111e:	4013      	ands	r3, r2
 8001120:	b29b      	uxth	r3, r3
 8001122:	2b00      	cmp	r3, #0
 8001124:	d030      	beq.n	8001188 <DCD_HandleRxStatusQueueLevel_ISR+0xe8>
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	68d9      	ldr	r1, [r3, #12]
 800112a:	89bb      	ldrh	r3, [r7, #12]
 800112c:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8001130:	b29b      	uxth	r3, r3
 8001132:	461a      	mov	r2, r3
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f000 fb81 	bl	800183c <USB_OTG_ReadPacket>
      ep->xfer_buff += status.b.bcnt;
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	68db      	ldr	r3, [r3, #12]
 800113e:	89ba      	ldrh	r2, [r7, #12]
 8001140:	f3c2 120a 	ubfx	r2, r2, #4, #11
 8001144:	b292      	uxth	r2, r2
 8001146:	441a      	add	r2, r3
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	60da      	str	r2, [r3, #12]
      ep->xfer_count += status.b.bcnt;
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	89ba      	ldrh	r2, [r7, #12]
 8001152:	f3c2 120a 	ubfx	r2, r2, #4, #11
 8001156:	b292      	uxth	r2, r2
 8001158:	441a      	add	r2, r3
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	619a      	str	r2, [r3, #24]
    }
    break;
 800115e:	e013      	b.n	8001188 <DCD_HandleRxStatusQueueLevel_ISR+0xe8>
    break;
  case STS_SETUP_COMP:
    break;
  case STS_SETUP_UPDT:
    /* Copy the setup packet received in FIFO into the setup buffer in RAM */
    USB_OTG_ReadPacket(pdev , pdev->dev.setup_packet, 8);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f503 63b9 	add.w	r3, r3, #1480	; 0x5c8
 8001166:	2208      	movs	r2, #8
 8001168:	4619      	mov	r1, r3
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f000 fb66 	bl	800183c <USB_OTG_ReadPacket>
    ep->xfer_count += status.b.bcnt;
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	89ba      	ldrh	r2, [r7, #12]
 8001176:	f3c2 120a 	ubfx	r2, r2, #4, #11
 800117a:	b292      	uxth	r2, r2
 800117c:	441a      	add	r2, r3
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	619a      	str	r2, [r3, #24]
    break;
 8001182:	e002      	b.n	800118a <DCD_HandleRxStatusQueueLevel_ISR+0xea>
  default:
    break;
 8001184:	bf00      	nop
 8001186:	e000      	b.n	800118a <DCD_HandleRxStatusQueueLevel_ISR+0xea>
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
      ep->xfer_buff += status.b.bcnt;
      ep->xfer_count += status.b.bcnt;
    }
    break;
 8001188:	bf00      	nop
  default:
    break;
  }
  
  /* Enable the Rx Status Queue Level interrupt */
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, int_mask.d32);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	68db      	ldr	r3, [r3, #12]
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	68d2      	ldr	r2, [r2, #12]
 8001192:	6991      	ldr	r1, [r2, #24]
 8001194:	693a      	ldr	r2, [r7, #16]
 8001196:	430a      	orrs	r2, r1
 8001198:	619a      	str	r2, [r3, #24]
  
  return 1;
 800119a:	2301      	movs	r3, #1
}
 800119c:	4618      	mov	r0, r3
 800119e:	3718      	adds	r7, #24
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <DCD_WriteEmptyTxFifo>:
*         check FIFO for the next packet to be loaded
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_WriteEmptyTxFifo(USB_OTG_CORE_HANDLE *pdev, uint32_t epnum)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b086      	sub	sp, #24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	6039      	str	r1, [r7, #0]
  USB_OTG_DTXFSTSn_TypeDef  txstatus;
  USB_OTG_EP *ep;
  uint32_t len = 0;
 80011ae:	2300      	movs	r3, #0
 80011b0:	617b      	str	r3, [r7, #20]
  uint32_t len32b;
  txstatus.d32 = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	60bb      	str	r3, [r7, #8]
  
  ep = &pdev->dev.in_ep[epnum];    
 80011b6:	683a      	ldr	r2, [r7, #0]
 80011b8:	4613      	mov	r3, r2
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	4413      	add	r3, r2
 80011be:	00db      	lsls	r3, r3, #3
 80011c0:	f503 738c 	add.w	r3, r3, #280	; 0x118
 80011c4:	687a      	ldr	r2, [r7, #4]
 80011c6:	4413      	add	r3, r2
 80011c8:	60fb      	str	r3, [r7, #12]
  
  len = ep->xfer_len - ep->xfer_count;
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	695a      	ldr	r2, [r3, #20]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	699b      	ldr	r3, [r3, #24]
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	617b      	str	r3, [r7, #20]
  
  if (len > ep->maxpacket)
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	689a      	ldr	r2, [r3, #8]
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	429a      	cmp	r2, r3
 80011de:	d202      	bcs.n	80011e6 <DCD_WriteEmptyTxFifo+0x42>
  {
    len = ep->maxpacket;
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	617b      	str	r3, [r7, #20]
  }
  
  len32b = (len + 3) / 4;
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	3303      	adds	r3, #3
 80011ea:	089b      	lsrs	r3, r3, #2
 80011ec:	613b      	str	r3, [r7, #16]
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	3304      	adds	r3, #4
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	4413      	add	r3, r2
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	699b      	ldr	r3, [r3, #24]
 80011fc:	60bb      	str	r3, [r7, #8]
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 80011fe:	e02e      	b.n	800125e <DCD_WriteEmptyTxFifo+0xba>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	695a      	ldr	r2, [r3, #20]
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	699b      	ldr	r3, [r3, #24]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	617b      	str	r3, [r7, #20]
    
    if (len > ep->maxpacket)
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	689a      	ldr	r2, [r3, #8]
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	429a      	cmp	r2, r3
 8001214:	d202      	bcs.n	800121c <DCD_WriteEmptyTxFifo+0x78>
    {
      len = ep->maxpacket;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	617b      	str	r3, [r7, #20]
    }
    len32b = (len + 3) / 4;
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	3303      	adds	r3, #3
 8001220:	089b      	lsrs	r3, r3, #2
 8001222:	613b      	str	r3, [r7, #16]
    
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	68d9      	ldr	r1, [r3, #12]
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	b2da      	uxtb	r2, r3
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	b29b      	uxth	r3, r3
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f000 fac7 	bl	80017c4 <USB_OTG_WritePacket>
    
    ep->xfer_buff  += len;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	68da      	ldr	r2, [r3, #12]
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	441a      	add	r2, r3
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	699a      	ldr	r2, [r3, #24]
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	441a      	add	r2, r3
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	619a      	str	r2, [r3, #24]
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 800124e:	687a      	ldr	r2, [r7, #4]
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	3304      	adds	r3, #4
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	4413      	add	r3, r2
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	60bb      	str	r3, [r7, #8]
  len32b = (len + 3) / 4;
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 800125e:	893b      	ldrh	r3, [r7, #8]
 8001260:	461a      	mov	r2, r3
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	429a      	cmp	r2, r3
 8001266:	d909      	bls.n	800127c <DCD_WriteEmptyTxFifo+0xd8>
          ep->xfer_count < ep->xfer_len &&
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	699a      	ldr	r2, [r3, #24]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	695b      	ldr	r3, [r3, #20]
  len32b = (len + 3) / 4;
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 8001270:	429a      	cmp	r2, r3
 8001272:	d203      	bcs.n	800127c <DCD_WriteEmptyTxFifo+0xd8>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0)
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	695b      	ldr	r3, [r3, #20]
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
          ep->xfer_count < ep->xfer_len &&
 8001278:	2b00      	cmp	r3, #0
 800127a:	d1c1      	bne.n	8001200 <DCD_WriteEmptyTxFifo+0x5c>
    ep->xfer_count += len;
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  }
  
  return 1;
 800127c:	2301      	movs	r3, #1
}
 800127e:	4618      	mov	r0, r3
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop

08001288 <DCD_HandleUsbReset_ISR>:
*         This interrupt occurs when a USB Reset is detected
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleUsbReset_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b08a      	sub	sp, #40	; 0x28
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  USB_OTG_DCFG_TypeDef     dcfg;
  USB_OTG_DCTL_TypeDef     dctl;
  USB_OTG_GINTSTS_TypeDef  gintsts;
  uint32_t i;
  
  dctl.d32 = 0;
 8001290:	2300      	movs	r3, #0
 8001292:	613b      	str	r3, [r7, #16]
  daintmsk.d32 = 0;
 8001294:	2300      	movs	r3, #0
 8001296:	623b      	str	r3, [r7, #32]
  doepmsk.d32 = 0;
 8001298:	2300      	movs	r3, #0
 800129a:	61fb      	str	r3, [r7, #28]
  diepmsk.d32 = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	61bb      	str	r3, [r7, #24]
  dcfg.d32 = 0;
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
  gintsts.d32 = 0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Remote Wake-up Signaling */
  dctl.b.rmtwkupsig = 1;
 80012a8:	7c3b      	ldrb	r3, [r7, #16]
 80012aa:	f043 0301 	orr.w	r3, r3, #1
 80012ae:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	691b      	ldr	r3, [r3, #16]
 80012b4:	687a      	ldr	r2, [r7, #4]
 80012b6:	6912      	ldr	r2, [r2, #16]
 80012b8:	6851      	ldr	r1, [r2, #4]
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	43d2      	mvns	r2, r2
 80012be:	400a      	ands	r2, r1
 80012c0:	605a      	str	r2, [r3, #4]
  
  /* Flush the Tx FIFO */
  USB_OTG_FlushTxFifo(pdev ,  0 );
 80012c2:	2100      	movs	r1, #0
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f000 fae5 	bl	8001894 <USB_OTG_FlushTxFifo>
  
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80012ca:	2300      	movs	r3, #0
 80012cc:	627b      	str	r3, [r7, #36]	; 0x24
 80012ce:	e012      	b.n	80012f6 <DCD_HandleUsbReset_ISR+0x6e>
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80012d0:	687a      	ldr	r2, [r7, #4]
 80012d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d4:	3304      	adds	r3, #4
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	4413      	add	r3, r2
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	22ff      	movs	r2, #255	; 0xff
 80012de:	609a      	str	r2, [r3, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e4:	3314      	adds	r3, #20
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	4413      	add	r3, r2
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	22ff      	movs	r2, #255	; 0xff
 80012ee:	609a      	str	r2, [r3, #8]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
  
  /* Flush the Tx FIFO */
  USB_OTG_FlushTxFifo(pdev ,  0 );
  
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80012f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f2:	3301      	adds	r3, #1
 80012f4:	627b      	str	r3, [r7, #36]	; 0x24
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	785b      	ldrb	r3, [r3, #1]
 80012fa:	461a      	mov	r2, r3
 80012fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012fe:	429a      	cmp	r2, r3
 8001300:	d8e6      	bhi.n	80012d0 <DCD_HandleUsbReset_ISR+0x48>
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	691b      	ldr	r3, [r3, #16]
 8001306:	f04f 32ff 	mov.w	r2, #4294967295
 800130a:	619a      	str	r2, [r3, #24]
  
  daintmsk.ep.in = 1;
 800130c:	2301      	movs	r3, #1
 800130e:	843b      	strh	r3, [r7, #32]
  daintmsk.ep.out = 1;
 8001310:	2301      	movs	r3, #1
 8001312:	847b      	strh	r3, [r7, #34]	; 0x22
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, daintmsk.d32 );
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	691b      	ldr	r3, [r3, #16]
 8001318:	6a3a      	ldr	r2, [r7, #32]
 800131a:	61da      	str	r2, [r3, #28]
  
  doepmsk.b.setup = 1;
 800131c:	7f3b      	ldrb	r3, [r7, #28]
 800131e:	f043 0308 	orr.w	r3, r3, #8
 8001322:	773b      	strb	r3, [r7, #28]
  doepmsk.b.xfercompl = 1;
 8001324:	7f3b      	ldrb	r3, [r7, #28]
 8001326:	f043 0301 	orr.w	r3, r3, #1
 800132a:	773b      	strb	r3, [r7, #28]
  doepmsk.b.ahberr = 1;
 800132c:	7f3b      	ldrb	r3, [r7, #28]
 800132e:	f043 0304 	orr.w	r3, r3, #4
 8001332:	773b      	strb	r3, [r7, #28]
  doepmsk.b.epdisabled = 1;
 8001334:	7f3b      	ldrb	r3, [r7, #28]
 8001336:	f043 0302 	orr.w	r3, r3, #2
 800133a:	773b      	strb	r3, [r7, #28]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, doepmsk.d32 );
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	691b      	ldr	r3, [r3, #16]
 8001340:	69fa      	ldr	r2, [r7, #28]
 8001342:	615a      	str	r2, [r3, #20]
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED   
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOUTEP1MSK, doepmsk.d32 );
#endif
  diepmsk.b.xfercompl = 1;
 8001344:	7e3b      	ldrb	r3, [r7, #24]
 8001346:	f043 0301 	orr.w	r3, r3, #1
 800134a:	763b      	strb	r3, [r7, #24]
  diepmsk.b.timeout = 1;
 800134c:	7e3b      	ldrb	r3, [r7, #24]
 800134e:	f043 0308 	orr.w	r3, r3, #8
 8001352:	763b      	strb	r3, [r7, #24]
  diepmsk.b.epdisabled = 1;
 8001354:	7e3b      	ldrb	r3, [r7, #24]
 8001356:	f043 0302 	orr.w	r3, r3, #2
 800135a:	763b      	strb	r3, [r7, #24]
  diepmsk.b.ahberr = 1;
 800135c:	7e3b      	ldrb	r3, [r7, #24]
 800135e:	f043 0304 	orr.w	r3, r3, #4
 8001362:	763b      	strb	r3, [r7, #24]
  diepmsk.b.intknepmis = 1;
 8001364:	7e3b      	ldrb	r3, [r7, #24]
 8001366:	f043 0320 	orr.w	r3, r3, #32
 800136a:	763b      	strb	r3, [r7, #24]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, diepmsk.d32 );
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	691b      	ldr	r3, [r3, #16]
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	611a      	str	r2, [r3, #16]
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED  
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DINEP1MSK, diepmsk.d32 );
#endif
  /* Reset Device Address */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	691b      	ldr	r3, [r3, #16]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	617b      	str	r3, [r7, #20]
  dcfg.b.devaddr = 0;
 800137c:	8abb      	ldrh	r3, [r7, #20]
 800137e:	f36f 130a 	bfc	r3, #4, #7
 8001382:	82bb      	strh	r3, [r7, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	691b      	ldr	r3, [r3, #16]
 8001388:	697a      	ldr	r2, [r7, #20]
 800138a:	601a      	str	r2, [r3, #0]
  
  
  /* setup EP0 to receive SETUP packets */
  USB_OTG_EP0_OutStart(pdev);
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f000 feb5 	bl	80020fc <USB_OTG_EP0_OutStart>
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 8001392:	2300      	movs	r3, #0
 8001394:	60fb      	str	r3, [r7, #12]
  gintsts.b.usbreset = 1;
 8001396:	7b7b      	ldrb	r3, [r7, #13]
 8001398:	f043 0310 	orr.w	r3, r3, #16
 800139c:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	68fa      	ldr	r2, [r7, #12]
 80013a4:	615a      	str	r2, [r3, #20]
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 80013a6:	4b05      	ldr	r3, [pc, #20]	; (80013bc <DCD_HandleUsbReset_ISR+0x134>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	691b      	ldr	r3, [r3, #16]
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	4798      	blx	r3
  return 1;
 80013b0:	2301      	movs	r3, #1
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3728      	adds	r7, #40	; 0x28
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	20000050 	.word	0x20000050

080013c0 <DCD_HandleEnumDone_ISR>:
*         Read the device status register and set the device speed
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleEnumDone_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_GUSBCFG_TypeDef  gusbcfg;
  
  USB_OTG_EP0Activate(pdev);
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f000 fafb 	bl	80019c4 <USB_OTG_EP0Activate>
  
  /* Set USB turn-around time based on device speed and PHY interface. */
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	68db      	ldr	r3, [r3, #12]
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	60bb      	str	r3, [r7, #8]
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f000 fad0 	bl	800197c <USB_OTG_GetDeviceSpeed>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b03      	cmp	r3, #3
 80013e0:	d10c      	bne.n	80013fc <DCD_HandleEnumDone_ISR+0x3c>
  {
    pdev->cfg.speed            = USB_OTG_SPEED_HIGH;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	709a      	strb	r2, [r3, #2]
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013ee:	809a      	strh	r2, [r3, #4]
    gusbcfg.b.usbtrdtim = 9;
 80013f0:	7a7b      	ldrb	r3, [r7, #9]
 80013f2:	2209      	movs	r2, #9
 80013f4:	f362 0385 	bfi	r3, r2, #2, #4
 80013f8:	727b      	strb	r3, [r7, #9]
 80013fa:	e00a      	b.n	8001412 <DCD_HandleEnumDone_ISR+0x52>
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2201      	movs	r2, #1
 8001400:	709a      	strb	r2, [r3, #2]
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2240      	movs	r2, #64	; 0x40
 8001406:	809a      	strh	r2, [r3, #4]
    gusbcfg.b.usbtrdtim = 5;
 8001408:	7a7b      	ldrb	r3, [r7, #9]
 800140a:	2205      	movs	r2, #5
 800140c:	f362 0385 	bfi	r3, r2, #2, #4
 8001410:	727b      	strb	r3, [r7, #9]
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	68db      	ldr	r3, [r3, #12]
 8001416:	68ba      	ldr	r2, [r7, #8]
 8001418:	60da      	str	r2, [r3, #12]
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 800141a:	2300      	movs	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]
  gintsts.b.enumdone = 1;
 800141e:	7b7b      	ldrb	r3, [r7, #13]
 8001420:	f043 0320 	orr.w	r3, r3, #32
 8001424:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, gintsts.d32 );
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	68fa      	ldr	r2, [r7, #12]
 800142c:	615a      	str	r2, [r3, #20]
  return 1;
 800142e:	2301      	movs	r3, #1
}
 8001430:	4618      	mov	r0, r3
 8001432:	3710      	adds	r7, #16
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}

08001438 <DCD_IsoINIncomplete_ISR>:
*         handle the ISO IN incomplete interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_IsoINIncomplete_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;
 8001440:	2300      	movs	r3, #0
 8001442:	60fb      	str	r3, [r7, #12]

  USBD_DCD_INT_fops->IsoINIncomplete (pdev); 
 8001444:	4b08      	ldr	r3, [pc, #32]	; (8001468 <DCD_IsoINIncomplete_ISR+0x30>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	69db      	ldr	r3, [r3, #28]
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoin = 1;
 800144e:	7bbb      	ldrb	r3, [r7, #14]
 8001450:	f043 0310 	orr.w	r3, r3, #16
 8001454:	73bb      	strb	r3, [r7, #14]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	68db      	ldr	r3, [r3, #12]
 800145a:	68fa      	ldr	r2, [r7, #12]
 800145c:	615a      	str	r2, [r3, #20]
  
  return 1;
 800145e:	2301      	movs	r3, #1
}
 8001460:	4618      	mov	r0, r3
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20000050 	.word	0x20000050

0800146c <DCD_IsoOUTIncomplete_ISR>:
*         handle the ISO OUT incomplete interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_IsoOUTIncomplete_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;
 8001474:	2300      	movs	r3, #0
 8001476:	60fb      	str	r3, [r7, #12]

  USBD_DCD_INT_fops->IsoOUTIncomplete (pdev); 
 8001478:	4b08      	ldr	r3, [pc, #32]	; (800149c <DCD_IsoOUTIncomplete_ISR+0x30>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	6a1b      	ldr	r3, [r3, #32]
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoout = 1;
 8001482:	7bbb      	ldrb	r3, [r7, #14]
 8001484:	f043 0320 	orr.w	r3, r3, #32
 8001488:	73bb      	strb	r3, [r7, #14]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	68fa      	ldr	r2, [r7, #12]
 8001490:	615a      	str	r2, [r3, #20]
  return 1;
 8001492:	2301      	movs	r3, #1
}
 8001494:	4618      	mov	r0, r3
 8001496:	3710      	adds	r7, #16
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20000050 	.word	0x20000050

080014a0 <DCD_ReadDevInEP>:
*         Reads ep flags
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b087      	sub	sp, #28
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	460b      	mov	r3, r1
 80014aa:	70fb      	strb	r3, [r7, #3]
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	691b      	ldr	r3, [r3, #16]
 80014b0:	691b      	ldr	r3, [r3, #16]
 80014b2:	617b      	str	r3, [r7, #20]
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	691b      	ldr	r3, [r3, #16]
 80014b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014ba:	613b      	str	r3, [r7, #16]
  msk |= ((emp >> epnum) & 0x1) << 7;
 80014bc:	78fb      	ldrb	r3, [r7, #3]
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	fa22 f303 	lsr.w	r3, r2, r3
 80014c4:	01db      	lsls	r3, r3, #7
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	697a      	ldr	r2, [r7, #20]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	617b      	str	r3, [r7, #20]
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 80014ce:	78fb      	ldrb	r3, [r7, #3]
 80014d0:	687a      	ldr	r2, [r7, #4]
 80014d2:	3304      	adds	r3, #4
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	4413      	add	r3, r2
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	689a      	ldr	r2, [r3, #8]
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	4013      	ands	r3, r2
 80014e0:	60fb      	str	r3, [r7, #12]
  return v;
 80014e2:	68fb      	ldr	r3, [r7, #12]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	371c      	adds	r7, #28
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <DCD_EP_Open>:
*/
uint32_t DCD_EP_Open(USB_OTG_CORE_HANDLE *pdev , 
                     uint8_t ep_addr,
                     uint16_t ep_mps,
                     uint8_t ep_type)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	4608      	mov	r0, r1
 80014fa:	4611      	mov	r1, r2
 80014fc:	461a      	mov	r2, r3
 80014fe:	4603      	mov	r3, r0
 8001500:	70fb      	strb	r3, [r7, #3]
 8001502:	460b      	mov	r3, r1
 8001504:	803b      	strh	r3, [r7, #0]
 8001506:	4613      	mov	r3, r2
 8001508:	70bb      	strb	r3, [r7, #2]
  USB_OTG_EP *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 800150a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800150e:	2b00      	cmp	r3, #0
 8001510:	da0c      	bge.n	800152c <DCD_EP_Open+0x3c>
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8001512:	78fb      	ldrb	r3, [r7, #3]
 8001514:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001518:	4613      	mov	r3, r2
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	4413      	add	r3, r2
 800151e:	00db      	lsls	r3, r3, #3
 8001520:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	4413      	add	r3, r2
 8001528:	60fb      	str	r3, [r7, #12]
 800152a:	e00b      	b.n	8001544 <DCD_EP_Open+0x54>
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800152c:	78fb      	ldrb	r3, [r7, #3]
 800152e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001532:	4613      	mov	r3, r2
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	4413      	add	r3, r2
 8001538:	00db      	lsls	r3, r3, #3
 800153a:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	4413      	add	r3, r2
 8001542:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 8001544:	78fb      	ldrb	r3, [r7, #3]
 8001546:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800154a:	b2da      	uxtb	r2, r3
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8001550:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001554:	b2db      	uxtb	r3, r3
 8001556:	09db      	lsrs	r3, r3, #7
 8001558:	b2db      	uxtb	r3, r3
 800155a:	461a      	mov	r2, r3
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 8001560:	883a      	ldrh	r2, [r7, #0]
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	78ba      	ldrb	r2, [r7, #2]
 800156a:	70da      	strb	r2, [r3, #3]
  if (ep->is_in)
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	785b      	ldrb	r3, [r3, #1]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d004      	beq.n	800157e <DCD_EP_Open+0x8e>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	b29a      	uxth	r2, r3
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == USB_OTG_EP_BULK )
 800157e:	78bb      	ldrb	r3, [r7, #2]
 8001580:	2b02      	cmp	r3, #2
 8001582:	d102      	bne.n	800158a <DCD_EP_Open+0x9a>
  {
    ep->data_pid_start = 0;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	2200      	movs	r2, #0
 8001588:	711a      	strb	r2, [r3, #4]
  }
  USB_OTG_EPActivate(pdev , ep );
 800158a:	68f9      	ldr	r1, [r7, #12]
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f000 fa55 	bl	8001a3c <USB_OTG_EPActivate>
  return 0;
 8001592:	2300      	movs	r3, #0
}
 8001594:	4618      	mov	r0, r3
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}

0800159c <DCD_EP_PrepareRx>:
*/
uint32_t   DCD_EP_PrepareRx( USB_OTG_CORE_HANDLE *pdev,
                            uint8_t   ep_addr,
                            uint8_t *pbuf,                        
                            uint16_t  buf_len)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	607a      	str	r2, [r7, #4]
 80015a6:	461a      	mov	r2, r3
 80015a8:	460b      	mov	r3, r1
 80015aa:	72fb      	strb	r3, [r7, #11]
 80015ac:	4613      	mov	r3, r2
 80015ae:	813b      	strh	r3, [r7, #8]
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 80015b0:	7afb      	ldrb	r3, [r7, #11]
 80015b2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80015b6:	4613      	mov	r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	4413      	add	r3, r2
 80015bc:	00db      	lsls	r3, r3, #3
 80015be:	f503 735c 	add.w	r3, r3, #880	; 0x370
 80015c2:	68fa      	ldr	r2, [r7, #12]
 80015c4:	4413      	add	r3, r2
 80015c6:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;  
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	687a      	ldr	r2, [r7, #4]
 80015cc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = buf_len;
 80015ce:	893a      	ldrh	r2, [r7, #8]
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0;
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	2200      	movs	r2, #0
 80015d8:	619a      	str	r2, [r3, #24]
  ep->is_in = 0;
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	2200      	movs	r2, #0
 80015de:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 80015e0:	7afb      	ldrb	r3, [r7, #11]
 80015e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80015e6:	b2da      	uxtb	r2, r3
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	701a      	strb	r2, [r3, #0]
  
  if (pdev->cfg.dma_enable == 1)
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	78db      	ldrb	r3, [r3, #3]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d102      	bne.n	80015fa <DCD_EP_PrepareRx+0x5e>
  {
    ep->dma_addr = (uint32_t)pbuf;  
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	611a      	str	r2, [r3, #16]
  }
  
  if ( ep->num == 0 )
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d104      	bne.n	800160c <DCD_EP_PrepareRx+0x70>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 8001602:	6979      	ldr	r1, [r7, #20]
 8001604:	68f8      	ldr	r0, [r7, #12]
 8001606:	f000 fbc7 	bl	8001d98 <USB_OTG_EP0StartXfer>
 800160a:	e003      	b.n	8001614 <DCD_EP_PrepareRx+0x78>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 800160c:	6979      	ldr	r1, [r7, #20]
 800160e:	68f8      	ldr	r0, [r7, #12]
 8001610:	f000 fa82 	bl	8001b18 <USB_OTG_EPStartXfer>
  }
  return 0;
 8001614:	2300      	movs	r3, #0
}
 8001616:	4618      	mov	r0, r3
 8001618:	3718      	adds	r7, #24
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop

08001620 <DCD_EP_Tx>:
*/
uint32_t  DCD_EP_Tx ( USB_OTG_CORE_HANDLE *pdev,
                     uint8_t   ep_addr,
                     uint8_t   *pbuf,
                     uint32_t   buf_len)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af00      	add	r7, sp, #0
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	607a      	str	r2, [r7, #4]
 800162a:	603b      	str	r3, [r7, #0]
 800162c:	460b      	mov	r3, r1
 800162e:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8001630:	7afb      	ldrb	r3, [r7, #11]
 8001632:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001636:	4613      	mov	r3, r2
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	4413      	add	r3, r2
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	4413      	add	r3, r2
 8001646:	617b      	str	r3, [r7, #20]
  
  /* Setup and start the Transfer */
  ep->is_in = 1;
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	2201      	movs	r2, #1
 800164c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;  
 800164e:	7afb      	ldrb	r3, [r7, #11]
 8001650:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001654:	b2da      	uxtb	r2, r3
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	701a      	strb	r2, [r3, #0]
  ep->xfer_buff = pbuf;
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	60da      	str	r2, [r3, #12]
  ep->dma_addr = (uint32_t)pbuf;  
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0;
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	2200      	movs	r2, #0
 800166a:	619a      	str	r2, [r3, #24]
  ep->xfer_len  = buf_len;
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	615a      	str	r2, [r3, #20]
  
  if ( ep->num == 0 )
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d104      	bne.n	8001684 <DCD_EP_Tx+0x64>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 800167a:	6979      	ldr	r1, [r7, #20]
 800167c:	68f8      	ldr	r0, [r7, #12]
 800167e:	f000 fb8b 	bl	8001d98 <USB_OTG_EP0StartXfer>
 8001682:	e003      	b.n	800168c <DCD_EP_Tx+0x6c>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 8001684:	6979      	ldr	r1, [r7, #20]
 8001686:	68f8      	ldr	r0, [r7, #12]
 8001688:	f000 fa46 	bl	8001b18 <USB_OTG_EPStartXfer>
  }
  return 0;
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3718      	adds	r7, #24
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop

08001698 <DCD_EP_Stall>:
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_Stall (USB_OTG_CORE_HANDLE *pdev, uint8_t   epnum)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	460b      	mov	r3, r1
 80016a2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 80016a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	da0c      	bge.n	80016c6 <DCD_EP_Stall+0x2e>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];
 80016ac:	78fb      	ldrb	r3, [r7, #3]
 80016ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80016b2:	4613      	mov	r3, r2
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	4413      	add	r3, r2
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	f503 738c 	add.w	r3, r3, #280	; 0x118
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	4413      	add	r3, r2
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	e009      	b.n	80016da <DCD_EP_Stall+0x42>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 80016c6:	78fa      	ldrb	r2, [r7, #3]
 80016c8:	4613      	mov	r3, r2
 80016ca:	009b      	lsls	r3, r3, #2
 80016cc:	4413      	add	r3, r2
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	f503 735c 	add.w	r3, r3, #880	; 0x370
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	4413      	add	r3, r2
 80016d8:	60fb      	str	r3, [r7, #12]
  }

  ep->is_stall = 1;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	2201      	movs	r2, #1
 80016de:	709a      	strb	r2, [r3, #2]
  ep->num   = epnum & 0x7F;
 80016e0:	78fb      	ldrb	r3, [r7, #3]
 80016e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80016e6:	b2da      	uxtb	r2, r3
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 80016ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	09db      	lsrs	r3, r3, #7
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	461a      	mov	r2, r3
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPSetStall(pdev , ep);
 80016fc:	68f9      	ldr	r1, [r7, #12]
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f000 fc34 	bl	8001f6c <USB_OTG_EPSetStall>
  return (0);
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	3710      	adds	r7, #16
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop

08001710 <DCD_EP_ClrStall>:
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_ClrStall (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	460b      	mov	r3, r1
 800171a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 800171c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001720:	2b00      	cmp	r3, #0
 8001722:	da0c      	bge.n	800173e <DCD_EP_ClrStall+0x2e>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 8001724:	78fb      	ldrb	r3, [r7, #3]
 8001726:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800172a:	4613      	mov	r3, r2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	4413      	add	r3, r2
 8001730:	00db      	lsls	r3, r3, #3
 8001732:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	4413      	add	r3, r2
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	e009      	b.n	8001752 <DCD_EP_ClrStall+0x42>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800173e:	78fa      	ldrb	r2, [r7, #3]
 8001740:	4613      	mov	r3, r2
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	4413      	add	r3, r2
 8001746:	00db      	lsls	r3, r3, #3
 8001748:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	4413      	add	r3, r2
 8001750:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0;  
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	2200      	movs	r2, #0
 8001756:	709a      	strb	r2, [r3, #2]
  ep->num   = epnum & 0x7F;
 8001758:	78fb      	ldrb	r3, [r7, #3]
 800175a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800175e:	b2da      	uxtb	r2, r3
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 8001764:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001768:	b2db      	uxtb	r3, r3
 800176a:	09db      	lsrs	r3, r3, #7
 800176c:	b2db      	uxtb	r3, r3
 800176e:	461a      	mov	r2, r3
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPClearStall(pdev , ep);
 8001774:	68f9      	ldr	r1, [r7, #12]
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f000 fc3c 	bl	8001ff4 <USB_OTG_EPClearStall>
  return (0);
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop

08001788 <DCD_EP_SetAddress>:
* @param pdev: device instance
* @param address: new device address
* @retval : status
*/
void  DCD_EP_SetAddress (USB_OTG_CORE_HANDLE *pdev, uint8_t address)
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	460b      	mov	r3, r1
 8001792:	70fb      	strb	r3, [r7, #3]
  USB_OTG_DCFG_TypeDef  dcfg;
  dcfg.d32 = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	60fb      	str	r3, [r7, #12]
  dcfg.b.devaddr = address;
 8001798:	78fb      	ldrb	r3, [r7, #3]
 800179a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	89bb      	ldrh	r3, [r7, #12]
 80017a2:	f362 130a 	bfi	r3, r2, #4, #7
 80017a6:	81bb      	strh	r3, [r7, #12]
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	691b      	ldr	r3, [r3, #16]
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	6912      	ldr	r2, [r2, #16]
 80017b0:	6811      	ldr	r1, [r2, #0]
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	430a      	orrs	r2, r1
 80017b6:	601a      	str	r2, [r3, #0]
}
 80017b8:	bf00      	nop
 80017ba:	3714      	adds	r7, #20
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <USB_OTG_WritePacket>:
*/
USB_OTG_STS USB_OTG_WritePacket(USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t             *src, 
                                uint8_t             ch_ep_num, 
                                uint16_t            len)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b089      	sub	sp, #36	; 0x24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	60b9      	str	r1, [r7, #8]
 80017ce:	4611      	mov	r1, r2
 80017d0:	461a      	mov	r2, r3
 80017d2:	460b      	mov	r3, r1
 80017d4:	71fb      	strb	r3, [r7, #7]
 80017d6:	4613      	mov	r3, r2
 80017d8:	80bb      	strh	r3, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 80017da:	2300      	movs	r3, #0
 80017dc:	76fb      	strb	r3, [r7, #27]
  if (pdev->cfg.dma_enable == 0)
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	78db      	ldrb	r3, [r3, #3]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d122      	bne.n	800182c <USB_OTG_WritePacket+0x68>
  {
    uint32_t count32b= 0 , i= 0;
 80017e6:	2300      	movs	r3, #0
 80017e8:	617b      	str	r3, [r7, #20]
 80017ea:	2300      	movs	r3, #0
 80017ec:	61fb      	str	r3, [r7, #28]
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
 80017ee:	88bb      	ldrh	r3, [r7, #4]
 80017f0:	3303      	adds	r3, #3
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	da00      	bge.n	80017f8 <USB_OTG_WritePacket+0x34>
 80017f6:	3303      	adds	r3, #3
 80017f8:	109b      	asrs	r3, r3, #2
 80017fa:	617b      	str	r3, [r7, #20]
    fifo = pdev->regs.DFIFO[ch_ep_num];
 80017fc:	79fb      	ldrb	r3, [r7, #7]
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	3332      	adds	r3, #50	; 0x32
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	4413      	add	r3, r2
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	613b      	str	r3, [r7, #16]
    for (i = 0; i < count32b; i++, src+=4)
 800180a:	2300      	movs	r3, #0
 800180c:	61fb      	str	r3, [r7, #28]
 800180e:	e009      	b.n	8001824 <USB_OTG_WritePacket+0x60>
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	601a      	str	r2, [r3, #0]
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
    for (i = 0; i < count32b; i++, src+=4)
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	3301      	adds	r3, #1
 800181c:	61fb      	str	r3, [r7, #28]
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	3304      	adds	r3, #4
 8001822:	60bb      	str	r3, [r7, #8]
 8001824:	69fa      	ldr	r2, [r7, #28]
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	429a      	cmp	r2, r3
 800182a:	d3f1      	bcc.n	8001810 <USB_OTG_WritePacket+0x4c>
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
    }
  }
  return status;
 800182c:	7efb      	ldrb	r3, [r7, #27]
}
 800182e:	4618      	mov	r0, r3
 8001830:	3724      	adds	r7, #36	; 0x24
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop

0800183c <USB_OTG_ReadPacket>:
* @retval None
*/
void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
                         uint8_t *dest, 
                         uint16_t len)
{
 800183c:	b480      	push	{r7}
 800183e:	b089      	sub	sp, #36	; 0x24
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	4613      	mov	r3, r2
 8001848:	80fb      	strh	r3, [r7, #6]
  uint32_t i=0;
 800184a:	2300      	movs	r3, #0
 800184c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b = (len + 3) / 4;
 800184e:	88fb      	ldrh	r3, [r7, #6]
 8001850:	3303      	adds	r3, #3
 8001852:	2b00      	cmp	r3, #0
 8001854:	da00      	bge.n	8001858 <USB_OTG_ReadPacket+0x1c>
 8001856:	3303      	adds	r3, #3
 8001858:	109b      	asrs	r3, r3, #2
 800185a:	61bb      	str	r3, [r7, #24]
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8001862:	617b      	str	r3, [r7, #20]
  
  for ( i = 0; i < count32b; i++, dest += 4 )
 8001864:	2300      	movs	r3, #0
 8001866:	61fb      	str	r3, [r7, #28]
 8001868:	e009      	b.n	800187e <USB_OTG_ReadPacket+0x42>
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	601a      	str	r2, [r3, #0]
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
  
  for ( i = 0; i < count32b; i++, dest += 4 )
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	3301      	adds	r3, #1
 8001876:	61fb      	str	r3, [r7, #28]
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	3304      	adds	r3, #4
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	69fa      	ldr	r2, [r7, #28]
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	429a      	cmp	r2, r3
 8001884:	d3f1      	bcc.n	800186a <USB_OTG_ReadPacket+0x2e>
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
    
  }
  return ((void *)dest);
 8001886:	68bb      	ldr	r3, [r7, #8]
}
 8001888:	4618      	mov	r0, r3
 800188a:	3724      	adds	r7, #36	; 0x24
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <USB_OTG_FlushTxFifo>:
* @param  pdev : Selected device
* @param  num : FO num
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushTxFifo (USB_OTG_CORE_HANDLE *pdev , uint32_t num )
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800189e:	2300      	movs	r3, #0
 80018a0:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  
  uint32_t count = 0;
 80018a2:	2300      	movs	r3, #0
 80018a4:	617b      	str	r3, [r7, #20]
  greset.d32 = 0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	60fb      	str	r3, [r7, #12]
  greset.b.txfflsh = 1;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	f043 0320 	orr.w	r3, r3, #32
 80018b0:	60fb      	str	r3, [r7, #12]
  greset.b.txfnum  = num;
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	f003 031f 	and.w	r3, r3, #31
 80018ba:	b2da      	uxtb	r2, r3
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	f362 138a 	bfi	r3, r2, #6, #5
 80018c2:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	68fa      	ldr	r2, [r7, #12]
 80018ca:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	691b      	ldr	r3, [r3, #16]
 80018d2:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	3301      	adds	r3, #1
 80018d8:	617b      	str	r3, [r7, #20]
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	4a09      	ldr	r2, [pc, #36]	; (8001904 <USB_OTG_FlushTxFifo+0x70>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d806      	bhi.n	80018f0 <USB_OTG_FlushTxFifo+0x5c>
    {
      break;
    }
  }
  while (greset.b.txfflsh == 1);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d0ee      	beq.n	80018cc <USB_OTG_FlushTxFifo+0x38>
 80018ee:	e000      	b.n	80018f2 <USB_OTG_FlushTxFifo+0x5e>
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
    if (++count > 200000)
    {
      break;
 80018f0:	bf00      	nop
    }
  }
  while (greset.b.txfflsh == 1);
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 80018f2:	2003      	movs	r0, #3
 80018f4:	f001 fb20 	bl	8002f38 <USB_OTG_BSP_uDelay>
  return status;
 80018f8:	7cfb      	ldrb	r3, [r7, #19]
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3718      	adds	r7, #24
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	00030d40 	.word	0x00030d40

08001908 <USB_OTG_GetMode>:
* @brief  USB_OTG_GetMode : Get current mode
* @param  pdev : Selected device
* @retval current mode
*/
uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	695b      	ldr	r3, [r3, #20]
 8001916:	f003 0301 	and.w	r3, r3, #1
}
 800191a:	4618      	mov	r0, r3
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop

08001928 <USB_OTG_IsDeviceMode>:
* @brief  USB_OTG_IsDeviceMode : Check if it is device mode
* @param  pdev : Selected device
* @retval num_in_ep
*/
uint8_t USB_OTG_IsDeviceMode(USB_OTG_CORE_HANDLE *pdev)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  return (USB_OTG_GetMode(pdev) != HOST_MODE);
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f7ff ffe9 	bl	8001908 <USB_OTG_GetMode>
 8001936:	4603      	mov	r3, r0
 8001938:	2b01      	cmp	r3, #1
 800193a:	bf14      	ite	ne
 800193c:	2301      	movne	r3, #1
 800193e:	2300      	moveq	r3, #0
 8001940:	b2db      	uxtb	r3, r3
}
 8001942:	4618      	mov	r0, r3
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop

0800194c <USB_OTG_ReadCoreItr>:
* @brief  USB_OTG_ReadCoreItr : returns the Core Interrupt register
* @param  pdev : Selected device
* @retval Status
*/
uint32_t USB_OTG_ReadCoreItr(USB_OTG_CORE_HANDLE *pdev)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  uint32_t v = 0;
 8001954:	2300      	movs	r3, #0
 8001956:	60fb      	str	r3, [r7, #12]
  v = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	695b      	ldr	r3, [r3, #20]
 800195e:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	699b      	ldr	r3, [r3, #24]
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	4013      	ands	r3, r2
 800196a:	60fb      	str	r3, [r7, #12]
  return v;
 800196c:	68fb      	ldr	r3, [r7, #12]
}
 800196e:	4618      	mov	r0, r3
 8001970:	3714      	adds	r7, #20
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop

0800197c <USB_OTG_GetDeviceSpeed>:
*         Get the device speed from the device status register
* @param  None
* @retval status
*/
enum USB_OTG_SPEED USB_OTG_GetDeviceSpeed (USB_OTG_CORE_HANDLE *pdev)
{
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  USB_OTG_DSTS_TypeDef  dsts;
  enum USB_OTG_SPEED speed = USB_SPEED_UNKNOWN;
 8001984:	2300      	movs	r3, #0
 8001986:	73fb      	strb	r3, [r7, #15]
  
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	691b      	ldr	r3, [r3, #16]
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	60bb      	str	r3, [r7, #8]
  
  switch (dsts.b.enumspd)
 8001990:	7a3b      	ldrb	r3, [r7, #8]
 8001992:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8001996:	b2db      	uxtb	r3, r3
 8001998:	2b02      	cmp	r3, #2
 800199a:	d009      	beq.n	80019b0 <USB_OTG_GetDeviceSpeed+0x34>
 800199c:	2b03      	cmp	r3, #3
 800199e:	d004      	beq.n	80019aa <USB_OTG_GetDeviceSpeed+0x2e>
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d002      	beq.n	80019aa <USB_OTG_GetDeviceSpeed+0x2e>
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
    speed = USB_SPEED_HIGH;
 80019a4:	2303      	movs	r3, #3
 80019a6:	73fb      	strb	r3, [r7, #15]
    break;
 80019a8:	e005      	b.n	80019b6 <USB_OTG_GetDeviceSpeed+0x3a>
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    speed = USB_SPEED_FULL;
 80019aa:	2302      	movs	r3, #2
 80019ac:	73fb      	strb	r3, [r7, #15]
    break;
 80019ae:	e002      	b.n	80019b6 <USB_OTG_GetDeviceSpeed+0x3a>
    
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    speed = USB_SPEED_LOW;
 80019b0:	2301      	movs	r3, #1
 80019b2:	73fb      	strb	r3, [r7, #15]
    break;
 80019b4:	bf00      	nop
  }
  
  return speed;
 80019b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3714      	adds	r7, #20
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <USB_OTG_EP0Activate>:
*   for transmitting packets
* @param  None
* @retval USB_OTG_STS : status
*/
USB_OTG_STS  USB_OTG_EP0Activate(USB_OTG_CORE_HANDLE *pdev)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b087      	sub	sp, #28
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  USB_OTG_STS             status = USB_OTG_OK;
 80019cc:	2300      	movs	r3, #0
 80019ce:	75fb      	strb	r3, [r7, #23]
  USB_OTG_DSTS_TypeDef    dsts;
  USB_OTG_DEPCTL_TypeDef  diepctl;
  USB_OTG_DCTL_TypeDef    dctl;
  
  dctl.d32 = 0;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60bb      	str	r3, [r7, #8]
  /* Read the Device Status and Endpoint 0 Control registers */
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	691b      	ldr	r3, [r3, #16]
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	613b      	str	r3, [r7, #16]
  diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	699b      	ldr	r3, [r3, #24]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	60fb      	str	r3, [r7, #12]
  /* Set the MPS of the IN EP based on the enumeration speed */
  switch (dsts.b.enumspd)
 80019e4:	7c3b      	ldrb	r3, [r7, #16]
 80019e6:	f3c3 0341 	ubfx	r3, r3, #1, #2
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	2b02      	cmp	r3, #2
 80019ee:	d004      	beq.n	80019fa <USB_OTG_EP0Activate+0x36>
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    diepctl.b.mps = DEP0CTL_MPS_64;
 80019f0:	89bb      	ldrh	r3, [r7, #12]
 80019f2:	f36f 030a 	bfc	r3, #0, #11
 80019f6:	81bb      	strh	r3, [r7, #12]
    break;
 80019f8:	e005      	b.n	8001a06 <USB_OTG_EP0Activate+0x42>
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    diepctl.b.mps = DEP0CTL_MPS_8;
 80019fa:	89bb      	ldrh	r3, [r7, #12]
 80019fc:	2203      	movs	r2, #3
 80019fe:	f362 030a 	bfi	r3, r2, #0, #11
 8001a02:	81bb      	strh	r3, [r7, #12]
    break;
 8001a04:	bf00      	nop
  }
  USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL, diepctl.d32);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	699b      	ldr	r3, [r3, #24]
 8001a0a:	68fa      	ldr	r2, [r7, #12]
 8001a0c:	601a      	str	r2, [r3, #0]
  dctl.b.cgnpinnak = 1;
 8001a0e:	7a7b      	ldrb	r3, [r7, #9]
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	727b      	strb	r3, [r7, #9]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, dctl.d32);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	691b      	ldr	r3, [r3, #16]
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	6912      	ldr	r2, [r2, #16]
 8001a1e:	6851      	ldr	r1, [r2, #4]
 8001a20:	68ba      	ldr	r2, [r7, #8]
 8001a22:	43d2      	mvns	r2, r2
 8001a24:	4011      	ands	r1, r2
 8001a26:	68ba      	ldr	r2, [r7, #8]
 8001a28:	430a      	orrs	r2, r1
 8001a2a:	605a      	str	r2, [r3, #4]
  return status;
 8001a2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	371c      	adds	r7, #28
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop

08001a3c <USB_OTG_EPActivate>:
* @brief  USB_OTG_EPActivate : Activates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPActivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b087      	sub	sp, #28
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 8001a46:	2300      	movs	r3, #0
 8001a48:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  
  depctl.d32 = 0;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]
  daintmsk.d32 = 0;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60bb      	str	r3, [r7, #8]
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	785b      	ldrb	r3, [r3, #1]
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d10f      	bne.n	8001a7a <USB_OTG_EPActivate+0x3e>
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	3304      	adds	r3, #4
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	4413      	add	r3, r2
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	617b      	str	r3, [r7, #20]
    daintmsk.ep.in = 1 << ep->num;
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	461a      	mov	r2, r3
 8001a70:	2301      	movs	r3, #1
 8001a72:	4093      	lsls	r3, r2
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	813b      	strh	r3, [r7, #8]
 8001a78:	e00e      	b.n	8001a98 <USB_OTG_EPActivate+0x5c>
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	3314      	adds	r3, #20
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	4413      	add	r3, r2
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	617b      	str	r3, [r7, #20]
    daintmsk.ep.out = 1 << ep->num;
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	461a      	mov	r2, r3
 8001a90:	2301      	movs	r3, #1
 8001a92:	4093      	lsls	r3, r2
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	817b      	strh	r3, [r7, #10]
  }
  /* If the EP is already active don't change the EP Control
  * register. */
  depctl.d32 = USB_OTG_READ_REG32(addr);
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	60fb      	str	r3, [r7, #12]
  if (!depctl.b.usbactep)
 8001a9e:	7b7b      	ldrb	r3, [r7, #13]
 8001aa0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d127      	bne.n	8001afa <USB_OTG_EPActivate+0xbe>
  {
    depctl.b.mps    = ep->maxpacket;
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001ab4:	b29a      	uxth	r2, r3
 8001ab6:	89bb      	ldrh	r3, [r7, #12]
 8001ab8:	f362 030a 	bfi	r3, r2, #0, #11
 8001abc:	81bb      	strh	r3, [r7, #12]
    depctl.b.eptype = ep->type;
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	78db      	ldrb	r3, [r3, #3]
 8001ac2:	f003 0303 	and.w	r3, r3, #3
 8001ac6:	b2da      	uxtb	r2, r3
 8001ac8:	7bbb      	ldrb	r3, [r7, #14]
 8001aca:	f362 0383 	bfi	r3, r2, #2, #2
 8001ace:	73bb      	strb	r3, [r7, #14]
    depctl.b.txfnum = ep->tx_fifo_num;
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	88db      	ldrh	r3, [r3, #6]
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	f003 030f 	and.w	r3, r3, #15
 8001ada:	b2da      	uxtb	r2, r3
 8001adc:	89fb      	ldrh	r3, [r7, #14]
 8001ade:	f362 1389 	bfi	r3, r2, #6, #4
 8001ae2:	81fb      	strh	r3, [r7, #14]
    depctl.b.setd0pid = 1;
 8001ae4:	7bfb      	ldrb	r3, [r7, #15]
 8001ae6:	f043 0310 	orr.w	r3, r3, #16
 8001aea:	73fb      	strb	r3, [r7, #15]
    depctl.b.usbactep = 1;
 8001aec:	7b7b      	ldrb	r3, [r7, #13]
 8001aee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001af2:	737b      	strb	r3, [r7, #13]
    USB_OTG_WRITE_REG32(addr, depctl.d32);
 8001af4:	68fa      	ldr	r2, [r7, #12]
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	601a      	str	r2, [r3, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, 0, daintmsk.d32);
  }
  else
#endif   
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, 0, daintmsk.d32);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	691b      	ldr	r3, [r3, #16]
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	6912      	ldr	r2, [r2, #16]
 8001b02:	69d1      	ldr	r1, [r2, #28]
 8001b04:	68ba      	ldr	r2, [r7, #8]
 8001b06:	430a      	orrs	r2, r1
 8001b08:	61da      	str	r2, [r3, #28]
  return status;
 8001b0a:	7cfb      	ldrb	r3, [r7, #19]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	371c      	adds	r7, #28
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <USB_OTG_EPStartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPStartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b088      	sub	sp, #32
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 8001b22:	2300      	movs	r3, #0
 8001b24:	77fb      	strb	r3, [r7, #31]
  USB_OTG_DEPCTL_TypeDef     depctl;
  USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
  USB_OTG_DSTS_TypeDef       dsts;    
  uint32_t fifoemptymsk = 0;  
 8001b26:	2300      	movs	r3, #0
 8001b28:	61bb      	str	r3, [r7, #24]
  
  depctl.d32 = 0;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	617b      	str	r3, [r7, #20]
  deptsiz.d32 = 0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	613b      	str	r3, [r7, #16]
  /* IN endpoint */
  if (ep->is_in == 1)
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	785b      	ldrb	r3, [r3, #1]
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	f040 80ab 	bne.w	8001c92 <USB_OTG_EPStartXfer+0x17a>
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	3304      	adds	r3, #4
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	4413      	add	r3, r2
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	617b      	str	r3, [r7, #20]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	3304      	adds	r3, #4
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	4413      	add	r3, r2
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	691b      	ldr	r3, [r3, #16]
 8001b5e:	613b      	str	r3, [r7, #16]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	695b      	ldr	r3, [r3, #20]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d109      	bne.n	8001b7c <USB_OTG_EPStartXfer+0x64>
    {
      deptsiz.b.xfersize = 0;
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	f36f 0312 	bfc	r3, #0, #19
 8001b6e:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = 1;
 8001b70:	8a7b      	ldrh	r3, [r7, #18]
 8001b72:	2201      	movs	r2, #1
 8001b74:	f362 03cc 	bfi	r3, r2, #3, #10
 8001b78:	827b      	strh	r3, [r7, #18]
 8001b7a:	e022      	b.n	8001bc2 <USB_OTG_EPStartXfer+0xaa>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      deptsiz.b.xfersize = ep->xfer_len;
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	695b      	ldr	r3, [r3, #20]
 8001b80:	f3c3 0212 	ubfx	r2, r3, #0, #19
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	f362 0312 	bfi	r3, r2, #0, #19
 8001b8a:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	695a      	ldr	r2, [r3, #20]
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	4413      	add	r3, r2
 8001b96:	1e5a      	subs	r2, r3, #1
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ba0:	b29b      	uxth	r3, r3
 8001ba2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ba6:	b29a      	uxth	r2, r3
 8001ba8:	8a7b      	ldrh	r3, [r7, #18]
 8001baa:	f362 03cc 	bfi	r3, r2, #3, #10
 8001bae:	827b      	strh	r3, [r7, #18]

      if (ep->type == EP_TYPE_ISOC)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	78db      	ldrb	r3, [r3, #3]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d104      	bne.n	8001bc2 <USB_OTG_EPStartXfer+0xaa>
      {
        deptsiz.b.mc = 1;
 8001bb8:	7cfb      	ldrb	r3, [r7, #19]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f362 1346 	bfi	r3, r2, #5, #2
 8001bc0:	74fb      	strb	r3, [r7, #19]
      }       
    }
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	3304      	adds	r3, #4
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	4413      	add	r3, r2
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	78db      	ldrb	r3, [r3, #3]
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d10a      	bne.n	8001bf2 <USB_OTG_EPStartXfer+0xda>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	3304      	adds	r3, #4
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	4413      	add	r3, r2
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	683a      	ldr	r2, [r7, #0]
 8001bec:	6912      	ldr	r2, [r2, #16]
 8001bee:	615a      	str	r2, [r3, #20]
 8001bf0:	e015      	b.n	8001c1e <USB_OTG_EPStartXfer+0x106>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	78db      	ldrb	r3, [r3, #3]
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d011      	beq.n	8001c1e <USB_OTG_EPStartXfer+0x106>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	695b      	ldr	r3, [r3, #20]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d00d      	beq.n	8001c1e <USB_OTG_EPStartXfer+0x106>
        {
          fifoemptymsk = 1 << ep->num;
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	461a      	mov	r2, r3
 8001c08:	2301      	movs	r3, #1
 8001c0a:	4093      	lsls	r3, r2
 8001c0c:	61bb      	str	r3, [r7, #24]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	691b      	ldr	r3, [r3, #16]
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	6912      	ldr	r2, [r2, #16]
 8001c16:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	635a      	str	r2, [r3, #52]	; 0x34
        }
      }
    }
    
    
    if (ep->type == EP_TYPE_ISOC)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	78db      	ldrb	r3, [r3, #3]
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d114      	bne.n	8001c50 <USB_OTG_EPStartXfer+0x138>
    {
      dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	691b      	ldr	r3, [r3, #16]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	60fb      	str	r3, [r7, #12]
      
      if (((dsts.b.soffn)&0x1) == 0)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8001c34:	b29b      	uxth	r3, r3
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d104      	bne.n	8001c48 <USB_OTG_EPStartXfer+0x130>
      {
        depctl.b.setd1pid = 1;
 8001c3e:	7dfb      	ldrb	r3, [r7, #23]
 8001c40:	f043 0320 	orr.w	r3, r3, #32
 8001c44:	75fb      	strb	r3, [r7, #23]
 8001c46:	e003      	b.n	8001c50 <USB_OTG_EPStartXfer+0x138>
      }
      else
      {
        depctl.b.setd0pid = 1;
 8001c48:	7dfb      	ldrb	r3, [r7, #23]
 8001c4a:	f043 0310 	orr.w	r3, r3, #16
 8001c4e:	75fb      	strb	r3, [r7, #23]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
 8001c50:	7dfb      	ldrb	r3, [r7, #23]
 8001c52:	f043 0304 	orr.w	r3, r3, #4
 8001c56:	75fb      	strb	r3, [r7, #23]
    depctl.b.epena = 1;
 8001c58:	7dfb      	ldrb	r3, [r7, #23]
 8001c5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c5e:	75fb      	strb	r3, [r7, #23]
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	3304      	adds	r3, #4
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	4413      	add	r3, r2
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	697a      	ldr	r2, [r7, #20]
 8001c70:	601a      	str	r2, [r3, #0]

    if (ep->type == EP_TYPE_ISOC)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	78db      	ldrb	r3, [r3, #3]
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	f040 8089 	bne.w	8001d8e <USB_OTG_EPStartXfer+0x276>
    {
      USB_OTG_WritePacket(pdev, ep->xfer_buff, ep->num, ep->xfer_len);   
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	68d9      	ldr	r1, [r3, #12]
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	781a      	ldrb	r2, [r3, #0]
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	695b      	ldr	r3, [r3, #20]
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f7ff fd9a 	bl	80017c4 <USB_OTG_WritePacket>
 8001c90:	e07d      	b.n	8001d8e <USB_OTG_EPStartXfer+0x276>
    }    
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	3314      	adds	r3, #20
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	4413      	add	r3, r2
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	617b      	str	r3, [r7, #20]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	3314      	adds	r3, #20
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	4413      	add	r3, r2
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	691b      	ldr	r3, [r3, #16]
 8001cb4:	613b      	str	r3, [r7, #16]
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    if (ep->xfer_len == 0)
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d10d      	bne.n	8001cda <USB_OTG_EPStartXfer+0x1c2>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	f3c3 0212 	ubfx	r2, r3, #0, #19
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	f362 0312 	bfi	r3, r2, #0, #19
 8001ccc:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = 1;
 8001cce:	8a7b      	ldrh	r3, [r7, #18]
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	f362 03cc 	bfi	r3, r2, #3, #10
 8001cd6:	827b      	strh	r3, [r7, #18]
 8001cd8:	e020      	b.n	8001d1c <USB_OTG_EPStartXfer+0x204>
    }
    else
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	695a      	ldr	r2, [r3, #20]
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	1e5a      	subs	r2, r3, #1
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001cf4:	b29a      	uxth	r2, r3
 8001cf6:	8a7b      	ldrh	r3, [r7, #18]
 8001cf8:	f362 03cc 	bfi	r3, r2, #3, #10
 8001cfc:	827b      	strh	r3, [r7, #18]
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 8001cfe:	8a7b      	ldrh	r3, [r7, #18]
 8001d00:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	461a      	mov	r2, r3
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	fb03 f302 	mul.w	r3, r3, r2
 8001d10:	f3c3 0212 	ubfx	r2, r3, #0, #19
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	f362 0312 	bfi	r3, r2, #0, #19
 8001d1a:	613b      	str	r3, [r7, #16]
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	687a      	ldr	r2, [r7, #4]
 8001d22:	3314      	adds	r3, #20
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	4413      	add	r3, r2
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	693a      	ldr	r2, [r7, #16]
 8001d2c:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	78db      	ldrb	r3, [r3, #3]
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d109      	bne.n	8001d4a <USB_OTG_EPStartXfer+0x232>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	687a      	ldr	r2, [r7, #4]
 8001d3c:	3314      	adds	r3, #20
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4413      	add	r3, r2
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	683a      	ldr	r2, [r7, #0]
 8001d46:	6912      	ldr	r2, [r2, #16]
 8001d48:	615a      	str	r2, [r3, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	78db      	ldrb	r3, [r3, #3]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d10c      	bne.n	8001d6c <USB_OTG_EPStartXfer+0x254>
    {
      if (ep->even_odd_frame)
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	795b      	ldrb	r3, [r3, #5]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d004      	beq.n	8001d64 <USB_OTG_EPStartXfer+0x24c>
      {
        depctl.b.setd1pid = 1;
 8001d5a:	7dfb      	ldrb	r3, [r7, #23]
 8001d5c:	f043 0320 	orr.w	r3, r3, #32
 8001d60:	75fb      	strb	r3, [r7, #23]
 8001d62:	e003      	b.n	8001d6c <USB_OTG_EPStartXfer+0x254>
      }
      else
      {
        depctl.b.setd0pid = 1;
 8001d64:	7dfb      	ldrb	r3, [r7, #23]
 8001d66:	f043 0310 	orr.w	r3, r3, #16
 8001d6a:	75fb      	strb	r3, [r7, #23]
      }
    }
    /* EP enable */
    depctl.b.cnak = 1;
 8001d6c:	7dfb      	ldrb	r3, [r7, #23]
 8001d6e:	f043 0304 	orr.w	r3, r3, #4
 8001d72:	75fb      	strb	r3, [r7, #23]
    depctl.b.epena = 1;
 8001d74:	7dfb      	ldrb	r3, [r7, #23]
 8001d76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d7a:	75fb      	strb	r3, [r7, #23]
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	3314      	adds	r3, #20
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	4413      	add	r3, r2
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	697a      	ldr	r2, [r7, #20]
 8001d8c:	601a      	str	r2, [r3, #0]
  }
  return status;
 8001d8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3720      	adds	r7, #32
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <USB_OTG_EP0StartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EP0StartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b089      	sub	sp, #36	; 0x24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
  USB_OTG_STS                 status = USB_OTG_OK;
 8001da2:	2300      	movs	r3, #0
 8001da4:	77fb      	strb	r3, [r7, #31]
  USB_OTG_DEPCTL_TypeDef      depctl;
  USB_OTG_DEP0XFRSIZ_TypeDef  deptsiz;
  USB_OTG_INEPREGS          *in_regs;
  uint32_t fifoemptymsk = 0;
 8001da6:	2300      	movs	r3, #0
 8001da8:	61bb      	str	r3, [r7, #24]
  
  depctl.d32   = 0;
 8001daa:	2300      	movs	r3, #0
 8001dac:	613b      	str	r3, [r7, #16]
  deptsiz.d32  = 0;
 8001dae:	2300      	movs	r3, #0
 8001db0:	60bb      	str	r3, [r7, #8]
  /* IN endpoint */
  if (ep->is_in == 1)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	785b      	ldrb	r3, [r3, #1]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d170      	bne.n	8001e9c <USB_OTG_EP0StartXfer+0x104>
  {
    in_regs = pdev->regs.INEP_REGS[0];
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	699b      	ldr	r3, [r3, #24]
 8001dbe:	617b      	str	r3, [r7, #20]
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	613b      	str	r3, [r7, #16]
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	691b      	ldr	r3, [r3, #16]
 8001dca:	60bb      	str	r3, [r7, #8]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	695b      	ldr	r3, [r3, #20]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d109      	bne.n	8001de8 <USB_OTG_EP0StartXfer+0x50>
    {
      deptsiz.b.xfersize = 0;
 8001dd4:	7a3b      	ldrb	r3, [r7, #8]
 8001dd6:	f36f 0306 	bfc	r3, #0, #7
 8001dda:	723b      	strb	r3, [r7, #8]
      deptsiz.b.pktcnt = 1;
 8001ddc:	7abb      	ldrb	r3, [r7, #10]
 8001dde:	2201      	movs	r2, #1
 8001de0:	f362 03c4 	bfi	r3, r2, #3, #2
 8001de4:	72bb      	strb	r3, [r7, #10]
 8001de6:	e023      	b.n	8001e30 <USB_OTG_EP0StartXfer+0x98>
      
    }
    else
    {
      if (ep->xfer_len > ep->maxpacket)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	695a      	ldr	r2, [r3, #20]
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d90e      	bls.n	8001e12 <USB_OTG_EP0StartXfer+0x7a>
      {
        ep->xfer_len = ep->maxpacket;
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	689a      	ldr	r2, [r3, #8]
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	615a      	str	r2, [r3, #20]
        deptsiz.b.xfersize = ep->maxpacket;
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	7a3b      	ldrb	r3, [r7, #8]
 8001e0a:	f362 0306 	bfi	r3, r2, #0, #7
 8001e0e:	723b      	strb	r3, [r7, #8]
 8001e10:	e009      	b.n	8001e26 <USB_OTG_EP0StartXfer+0x8e>
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	695b      	ldr	r3, [r3, #20]
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	7a3b      	ldrb	r3, [r7, #8]
 8001e20:	f362 0306 	bfi	r3, r2, #0, #7
 8001e24:	723b      	strb	r3, [r7, #8]
      }
      deptsiz.b.pktcnt = 1;
 8001e26:	7abb      	ldrb	r3, [r7, #10]
 8001e28:	2201      	movs	r2, #1
 8001e2a:	f362 03c4 	bfi	r3, r2, #3, #2
 8001e2e:	72bb      	strb	r3, [r7, #10]
    }
    USB_OTG_WRITE_REG32(&in_regs->DIEPTSIZ, deptsiz.d32);
 8001e30:	68ba      	ldr	r2, [r7, #8]
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	78db      	ldrb	r3, [r3, #3]
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d109      	bne.n	8001e52 <USB_OTG_EP0StartXfer+0xba>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	3304      	adds	r3, #4
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	4413      	add	r3, r2
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	683a      	ldr	r2, [r7, #0]
 8001e4e:	6912      	ldr	r2, [r2, #16]
 8001e50:	615a      	str	r2, [r3, #20]
    }
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
 8001e52:	7cfb      	ldrb	r3, [r7, #19]
 8001e54:	f043 0304 	orr.w	r3, r3, #4
 8001e58:	74fb      	strb	r3, [r7, #19]
    depctl.b.epena = 1;
 8001e5a:	7cfb      	ldrb	r3, [r7, #19]
 8001e5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e60:	74fb      	strb	r3, [r7, #19]
    USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 8001e62:	693a      	ldr	r2, [r7, #16]
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	601a      	str	r2, [r3, #0]
    
    
    
    if (pdev->cfg.dma_enable == 0)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	78db      	ldrb	r3, [r3, #3]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d176      	bne.n	8001f5e <USB_OTG_EP0StartXfer+0x1c6>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	695b      	ldr	r3, [r3, #20]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d072      	beq.n	8001f5e <USB_OTG_EP0StartXfer+0x1c6>
      {
        {
          fifoemptymsk |= 1 << ep->num;
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	2301      	movs	r3, #1
 8001e80:	4093      	lsls	r3, r2
 8001e82:	461a      	mov	r2, r3
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	61bb      	str	r3, [r7, #24]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	6912      	ldr	r2, [r2, #16]
 8001e92:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	430a      	orrs	r2, r1
 8001e98:	635a      	str	r2, [r3, #52]	; 0x34
 8001e9a:	e060      	b.n	8001f5e <USB_OTG_EP0StartXfer+0x1c6>
    }
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	3314      	adds	r3, #20
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	4413      	add	r3, r2
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	613b      	str	r3, [r7, #16]
    deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	3314      	adds	r3, #20
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	4413      	add	r3, r2
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	691b      	ldr	r3, [r3, #16]
 8001ebe:	60bb      	str	r3, [r7, #8]
    /* Program the transfer size and packet count as follows:
    * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
    * pktcnt = N           */
    if (ep->xfer_len == 0)
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	695b      	ldr	r3, [r3, #20]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d10f      	bne.n	8001ee8 <USB_OTG_EP0StartXfer+0x150>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ed2:	b2da      	uxtb	r2, r3
 8001ed4:	7a3b      	ldrb	r3, [r7, #8]
 8001ed6:	f362 0306 	bfi	r3, r2, #0, #7
 8001eda:	723b      	strb	r3, [r7, #8]
      deptsiz.b.pktcnt = 1;
 8001edc:	7abb      	ldrb	r3, [r7, #10]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	f362 03c4 	bfi	r3, r2, #3, #2
 8001ee4:	72bb      	strb	r3, [r7, #10]
 8001ee6:	e012      	b.n	8001f0e <USB_OTG_EP0StartXfer+0x176>
    }
    else
    {
      ep->xfer_len = ep->maxpacket;
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	689a      	ldr	r2, [r3, #8]
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	615a      	str	r2, [r3, #20]
      deptsiz.b.xfersize = ep->maxpacket;
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001efa:	b2da      	uxtb	r2, r3
 8001efc:	7a3b      	ldrb	r3, [r7, #8]
 8001efe:	f362 0306 	bfi	r3, r2, #0, #7
 8001f02:	723b      	strb	r3, [r7, #8]
      deptsiz.b.pktcnt = 1;
 8001f04:	7abb      	ldrb	r3, [r7, #10]
 8001f06:	2201      	movs	r2, #1
 8001f08:	f362 03c4 	bfi	r3, r2, #3, #2
 8001f0c:	72bb      	strb	r3, [r7, #10]
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	3314      	adds	r3, #20
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	68ba      	ldr	r2, [r7, #8]
 8001f1e:	611a      	str	r2, [r3, #16]
    if (pdev->cfg.dma_enable == 1)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	78db      	ldrb	r3, [r3, #3]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d109      	bne.n	8001f3c <USB_OTG_EP0StartXfer+0x1a4>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	687a      	ldr	r2, [r7, #4]
 8001f2e:	3314      	adds	r3, #20
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	4413      	add	r3, r2
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	683a      	ldr	r2, [r7, #0]
 8001f38:	6912      	ldr	r2, [r2, #16]
 8001f3a:	615a      	str	r2, [r3, #20]
    }
    /* EP enable */
    depctl.b.cnak = 1;
 8001f3c:	7cfb      	ldrb	r3, [r7, #19]
 8001f3e:	f043 0304 	orr.w	r3, r3, #4
 8001f42:	74fb      	strb	r3, [r7, #19]
    depctl.b.epena = 1;
 8001f44:	7cfb      	ldrb	r3, [r7, #19]
 8001f46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f4a:	74fb      	strb	r3, [r7, #19]
    USB_OTG_WRITE_REG32 (&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL), depctl.d32);
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	687a      	ldr	r2, [r7, #4]
 8001f52:	3314      	adds	r3, #20
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	4413      	add	r3, r2
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	601a      	str	r2, [r3, #0]
    
  }
  return status;
 8001f5e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3724      	adds	r7, #36	; 0x24
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <USB_OTG_EPSetStall>:
* @brief  USB_OTG_EPSetStall : Set the EP STALL
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPSetStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b087      	sub	sp, #28
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 8001f76:	2300      	movs	r3, #0
 8001f78:	75fb      	strb	r3, [r7, #23]
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60fb      	str	r3, [r7, #12]
  if (ep->is_in == 1)
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	785b      	ldrb	r3, [r3, #1]
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d11c      	bne.n	8001fc0 <USB_OTG_EPSetStall+0x54>
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	3304      	adds	r3, #4
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	4413      	add	r3, r2
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	613b      	str	r3, [r7, #16]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	60fb      	str	r3, [r7, #12]
    /* set the disable and stall bits */
    if (depctl.b.epena)
 8001f9c:	7bfb      	ldrb	r3, [r7, #15]
 8001f9e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d003      	beq.n	8001fb0 <USB_OTG_EPSetStall+0x44>
    {
      depctl.b.epdis = 1;
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fae:	73fb      	strb	r3, [r7, #15]
    }
    depctl.b.stall = 1;
 8001fb0:	7bbb      	ldrb	r3, [r7, #14]
 8001fb2:	f043 0320 	orr.w	r3, r3, #32
 8001fb6:	73bb      	strb	r3, [r7, #14]
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	e011      	b.n	8001fe4 <USB_OTG_EPSetStall+0x78>
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	3314      	adds	r3, #20
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	4413      	add	r3, r2
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	613b      	str	r3, [r7, #16]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	60fb      	str	r3, [r7, #12]
    /* set the stall bit */
    depctl.b.stall = 1;
 8001fd6:	7bbb      	ldrb	r3, [r7, #14]
 8001fd8:	f043 0320 	orr.w	r3, r3, #32
 8001fdc:	73bb      	strb	r3, [r7, #14]
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	601a      	str	r2, [r3, #0]
  }
  return status;
 8001fe4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	371c      	adds	r7, #28
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop

08001ff4 <USB_OTG_EPClearStall>:
* @brief  Clear the EP STALL
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPClearStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b087      	sub	sp, #28
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 8001ffe:	2300      	movs	r3, #0
 8002000:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
 8002002:	2300      	movs	r3, #0
 8002004:	60fb      	str	r3, [r7, #12]
  
  if (ep->is_in == 1)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	785b      	ldrb	r3, [r3, #1]
 800200a:	2b01      	cmp	r3, #1
 800200c:	d108      	bne.n	8002020 <USB_OTG_EPClearStall+0x2c>
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	3304      	adds	r3, #4
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	4413      	add	r3, r2
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	617b      	str	r3, [r7, #20]
 800201e:	e007      	b.n	8002030 <USB_OTG_EPClearStall+0x3c>
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	3314      	adds	r3, #20
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	4413      	add	r3, r2
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	617b      	str	r3, [r7, #20]
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	60fb      	str	r3, [r7, #12]
  /* clear the stall bits */
  depctl.b.stall = 0;
 8002036:	7bbb      	ldrb	r3, [r7, #14]
 8002038:	f36f 1345 	bfc	r3, #5, #1
 800203c:	73bb      	strb	r3, [r7, #14]
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	78db      	ldrb	r3, [r3, #3]
 8002042:	2b03      	cmp	r3, #3
 8002044:	d003      	beq.n	800204e <USB_OTG_EPClearStall+0x5a>
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	78db      	ldrb	r3, [r3, #3]
 800204a:	2b02      	cmp	r3, #2
 800204c:	d103      	bne.n	8002056 <USB_OTG_EPClearStall+0x62>
  {
    depctl.b.setd0pid = 1; /* DATA0 */
 800204e:	7bfb      	ldrb	r3, [r7, #15]
 8002050:	f043 0310 	orr.w	r3, r3, #16
 8002054:	73fb      	strb	r3, [r7, #15]
  }
  USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	601a      	str	r2, [r3, #0]
  return status;
 800205c:	7cfb      	ldrb	r3, [r7, #19]
}
 800205e:	4618      	mov	r0, r3
 8002060:	371c      	adds	r7, #28
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop

0800206c <USB_OTG_ReadDevAllOutEp_itr>:
* @brief  USB_OTG_ReadDevAllOutEp_itr : returns OUT endpoint interrupt bits
* @param  pdev : Selected device
* @retval OUT endpoint interrupt bits
*/
uint32_t USB_OTG_ReadDevAllOutEp_itr(USB_OTG_CORE_HANDLE *pdev)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	691b      	ldr	r3, [r3, #16]
 8002078:	699b      	ldr	r3, [r3, #24]
 800207a:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	69db      	ldr	r3, [r3, #28]
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	4013      	ands	r3, r2
 8002086:	60fb      	str	r3, [r7, #12]
  return ((v & 0xffff0000) >> 16);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	0c1b      	lsrs	r3, r3, #16
}
 800208c:	4618      	mov	r0, r3
 800208e:	3714      	adds	r7, #20
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <USB_OTG_ReadDevOutEP_itr>:
* @param  pdev : Selected device
* @param  ep : end point number
* @retval Device OUT EP Interrupt register
*/
uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	460b      	mov	r3, r1
 80020a2:	70fb      	strb	r3, [r7, #3]
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 80020a4:	78fb      	ldrb	r3, [r7, #3]
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	3314      	adds	r3, #20
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	4413      	add	r3, r2
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	691b      	ldr	r3, [r3, #16]
 80020b8:	695b      	ldr	r3, [r3, #20]
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	4013      	ands	r3, r2
 80020be:	60fb      	str	r3, [r7, #12]
  return v;
 80020c0:	68fb      	ldr	r3, [r7, #12]
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3714      	adds	r7, #20
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop

080020d0 <USB_OTG_ReadDevAllInEPItr>:
* @brief  USB_OTG_ReadDevAllInEPItr : Get int status register
* @param  pdev : Selected device
* @retval int status register
*/
uint32_t USB_OTG_ReadDevAllInEPItr(USB_OTG_CORE_HANDLE *pdev)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	691b      	ldr	r3, [r3, #16]
 80020dc:	699b      	ldr	r3, [r3, #24]
 80020de:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	691b      	ldr	r3, [r3, #16]
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	4013      	ands	r3, r2
 80020ea:	60fb      	str	r3, [r7, #12]
  return (v & 0xffff);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	b29b      	uxth	r3, r3
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3714      	adds	r7, #20
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <USB_OTG_EP0_OutStart>:
* @brief  configures EPO to receive SETUP packets
* @param  None
* @retval : None
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b087      	sub	sp, #28
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
 8002104:	2300      	movs	r3, #0
 8002106:	613b      	str	r3, [r7, #16]
  doeptsize0.b.supcnt = 3;
 8002108:	7cfb      	ldrb	r3, [r7, #19]
 800210a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800210e:	74fb      	strb	r3, [r7, #19]
  doeptsize0.b.pktcnt = 1;
 8002110:	7cbb      	ldrb	r3, [r7, #18]
 8002112:	2201      	movs	r2, #1
 8002114:	f362 03c4 	bfi	r3, r2, #3, #2
 8002118:	74bb      	strb	r3, [r7, #18]
  doeptsize0.b.xfersize = 8 * 3;
 800211a:	7c3b      	ldrb	r3, [r7, #16]
 800211c:	2218      	movs	r2, #24
 800211e:	f362 0306 	bfi	r3, r2, #0, #7
 8002122:	743b      	strb	r3, [r7, #16]
  USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPTSIZ, doeptsize0.d32 );
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	78db      	ldrb	r3, [r3, #3]
 8002130:	2b01      	cmp	r3, #1
 8002132:	d116      	bne.n	8002162 <USB_OTG_EP0_OutStart+0x66>
  {
    USB_OTG_DEPCTL_TypeDef  doepctl;
    doepctl.d32 = 0;
 8002134:	2300      	movs	r3, #0
 8002136:	60fb      	str	r3, [r7, #12]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPDMA, 
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	f502 62b9 	add.w	r2, r2, #1480	; 0x5c8
 8002142:	615a      	str	r2, [r3, #20]
                        (uint32_t)&pdev->dev.setup_packet);
    
    /* EP enable */
    doepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[0]->DOEPCTL);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	60fb      	str	r3, [r7, #12]
    doepctl.b.epena = 1;
 800214c:	7bfb      	ldrb	r3, [r7, #15]
 800214e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002152:	73fb      	strb	r3, [r7, #15]
    doepctl.d32 = 0x80008000;
 8002154:	f04f 2380 	mov.w	r3, #2147516416	; 0x80008000
 8002158:	60fb      	str	r3, [r7, #12]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800215e:	68fa      	ldr	r2, [r7, #12]
 8002160:	601a      	str	r2, [r3, #0]
  }
}
 8002162:	bf00      	nop
 8002164:	371c      	adds	r7, #28
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop

08002170 <USB_OTG_UngateClock>:
* @brief  USB_OTG_UngateClock : active USB Core clock
* @param  None
* @retval : None
*/
void USB_OTG_UngateClock(USB_OTG_CORE_HANDLE *pdev)
{
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  if(pdev->cfg.low_power)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	7a9b      	ldrb	r3, [r3, #10]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d01b      	beq.n	80021b8 <USB_OTG_UngateClock+0x48>
  {
    
    USB_OTG_DSTS_TypeDef     dsts;
    USB_OTG_PCGCCTL_TypeDef  power; 
    
    dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	691b      	ldr	r3, [r3, #16]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	60fb      	str	r3, [r7, #12]
    
    if(dsts.b.suspsts == 1)
 8002188:	7b3b      	ldrb	r3, [r7, #12]
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	b2db      	uxtb	r3, r3
 8002190:	2b00      	cmp	r3, #0
 8002192:	d011      	beq.n	80021b8 <USB_OTG_UngateClock+0x48>
    {
      /* un-gate USB Core clock */
      power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	60bb      	str	r3, [r7, #8]
      power.b.gatehclk = 0;
 800219e:	7a3b      	ldrb	r3, [r7, #8]
 80021a0:	f36f 0341 	bfc	r3, #1, #1
 80021a4:	723b      	strb	r3, [r7, #8]
      power.b.stoppclk = 0;
 80021a6:	7a3b      	ldrb	r3, [r7, #8]
 80021a8:	f36f 0300 	bfc	r3, #0, #1
 80021ac:	723b      	strb	r3, [r7, #8]
      USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80021b4:	68ba      	ldr	r2, [r7, #8]
 80021b6:	601a      	str	r2, [r3, #0]
      
    }
  }
}
 80021b8:	bf00      	nop
 80021ba:	3714      	adds	r7, #20
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdDevReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
  USBD_Status ret = USBD_OK;  
 80021ce:	2300      	movs	r3, #0
 80021d0:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	785b      	ldrb	r3, [r3, #1]
 80021d6:	2b09      	cmp	r3, #9
 80021d8:	d839      	bhi.n	800224e <USBD_StdDevReq+0x8a>
 80021da:	a201      	add	r2, pc, #4	; (adr r2, 80021e0 <USBD_StdDevReq+0x1c>)
 80021dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e0:	08002231 	.word	0x08002231
 80021e4:	08002245 	.word	0x08002245
 80021e8:	0800224f 	.word	0x0800224f
 80021ec:	0800223b 	.word	0x0800223b
 80021f0:	0800224f 	.word	0x0800224f
 80021f4:	08002213 	.word	0x08002213
 80021f8:	08002209 	.word	0x08002209
 80021fc:	0800224f 	.word	0x0800224f
 8002200:	08002227 	.word	0x08002227
 8002204:	0800221d 	.word	0x0800221d
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 8002208:	6839      	ldr	r1, [r7, #0]
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f000 f936 	bl	800247c <USBD_GetDescriptor>
    break;
 8002210:	e022      	b.n	8002258 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 8002212:	6839      	ldr	r1, [r7, #0]
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f000 fa05 	bl	8002624 <USBD_SetAddress>
    break;
 800221a:	e01d      	b.n	8002258 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 800221c:	6839      	ldr	r1, [r7, #0]
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f000 fa3e 	bl	80026a0 <USBD_SetConfig>
    break;
 8002224:	e018      	b.n	8002258 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 8002226:	6839      	ldr	r1, [r7, #0]
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f000 fab3 	bl	8002794 <USBD_GetConfig>
    break;
 800222e:	e013      	b.n	8002258 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 8002230:	6839      	ldr	r1, [r7, #0]
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f000 fade 	bl	80027f4 <USBD_GetStatus>
    break;
 8002238:	e00e      	b.n	8002258 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 800223a:	6839      	ldr	r1, [r7, #0]
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f000 fb01 	bl	8002844 <USBD_SetFeature>
    break;
 8002242:	e009      	b.n	8002258 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 8002244:	6839      	ldr	r1, [r7, #0]
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f000 fb64 	bl	8002914 <USBD_ClrFeature>
    break;
 800224c:	e004      	b.n	8002258 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 800224e:	6839      	ldr	r1, [r7, #0]
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f000 fbd1 	bl	80029f8 <USBD_CtlError>
    break;
 8002256:	bf00      	nop
  }
  
  return ret;
 8002258:	7bfb      	ldrb	r3, [r7, #15]
}
 800225a:	4618      	mov	r0, r3
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop

08002264 <USBD_StdItfReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdItfReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  USBD_Status ret = USBD_OK; 
 800226e:	2300      	movs	r3, #0
 8002270:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev.device_status) 
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8002278:	2b03      	cmp	r3, #3
 800227a:	d11b      	bne.n	80022b4 <USBD_StdItfReq+0x50>
  {
  case USB_OTG_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_ITF_MAX_NUM) 
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	889b      	ldrh	r3, [r3, #4]
 8002280:	b2db      	uxtb	r3, r3
 8002282:	2b01      	cmp	r3, #1
 8002284:	d811      	bhi.n	80022aa <USBD_StdItfReq+0x46>
    {
      pdev->dev.class_cb->Setup (pdev, req); 
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	6839      	ldr	r1, [r7, #0]
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	88db      	ldrh	r3, [r3, #6]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d110      	bne.n	80022be <USBD_StdItfReq+0x5a>
 800229c:	7bfb      	ldrb	r3, [r7, #15]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d10d      	bne.n	80022be <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 fc14 	bl	8002ad0 <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 80022a8:	e009      	b.n	80022be <USBD_StdItfReq+0x5a>
         USBD_CtlSendStatus(pdev);
      }
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
 80022aa:	6839      	ldr	r1, [r7, #0]
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f000 fba3 	bl	80029f8 <USBD_CtlError>
    }
    break;
 80022b2:	e004      	b.n	80022be <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 80022b4:	6839      	ldr	r1, [r7, #0]
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f000 fb9e 	bl	80029f8 <USBD_CtlError>
    break;
 80022bc:	e000      	b.n	80022c0 <USBD_StdItfReq+0x5c>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 80022be:	bf00      	nop
    
  default:
     USBD_CtlError(pdev , req);
    break;
  }
  return ret;
 80022c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3710      	adds	r7, #16
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop

080022cc <USBD_StdEPReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdEPReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_Status ret = USBD_OK; 
 80022d6:	2300      	movs	r3, #0
 80022d8:	73fb      	strb	r3, [r7, #15]
  
  ep_addr  = LOBYTE(req->wIndex);   
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	889b      	ldrh	r3, [r3, #4]
 80022de:	73bb      	strb	r3, [r7, #14]
  
  switch (req->bRequest) 
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	785b      	ldrb	r3, [r3, #1]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d039      	beq.n	800235c <USBD_StdEPReq+0x90>
 80022e8:	2b03      	cmp	r3, #3
 80022ea:	d002      	beq.n	80022f2 <USBD_StdEPReq+0x26>
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d06c      	beq.n	80023ca <USBD_StdEPReq+0xfe>
      break;
    }
    break;
    
  default:
    break;
 80022f0:	e0bd      	b.n	800246e <USBD_StdEPReq+0x1a2>
  switch (req->bRequest) 
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev.device_status) 
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d002      	beq.n	8002302 <USBD_StdEPReq+0x36>
 80022fc:	2b03      	cmp	r3, #3
 80022fe:	d00c      	beq.n	800231a <USBD_StdEPReq+0x4e>
 8002300:	e025      	b.n	800234e <USBD_StdEPReq+0x82>
    {
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8002302:	7bbb      	ldrb	r3, [r7, #14]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d027      	beq.n	8002358 <USBD_StdEPReq+0x8c>
 8002308:	7bbb      	ldrb	r3, [r7, #14]
 800230a:	2b80      	cmp	r3, #128	; 0x80
 800230c:	d024      	beq.n	8002358 <USBD_StdEPReq+0x8c>
      {
        DCD_EP_Stall(pdev , ep_addr);
 800230e:	7bbb      	ldrb	r3, [r7, #14]
 8002310:	4619      	mov	r1, r3
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	f7ff f9c0 	bl	8001698 <DCD_EP_Stall>
      }
      break;	
 8002318:	e01e      	b.n	8002358 <USBD_StdEPReq+0x8c>
      
    case USB_OTG_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	885b      	ldrh	r3, [r3, #2]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d10a      	bne.n	8002338 <USBD_StdEPReq+0x6c>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8002322:	7bbb      	ldrb	r3, [r7, #14]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d007      	beq.n	8002338 <USBD_StdEPReq+0x6c>
 8002328:	7bbb      	ldrb	r3, [r7, #14]
 800232a:	2b80      	cmp	r3, #128	; 0x80
 800232c:	d004      	beq.n	8002338 <USBD_StdEPReq+0x6c>
        { 
          DCD_EP_Stall(pdev , ep_addr);
 800232e:	7bbb      	ldrb	r3, [r7, #14]
 8002330:	4619      	mov	r1, r3
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f7ff f9b0 	bl	8001698 <DCD_EP_Stall>
          
        }
      }
      pdev->dev.class_cb->Setup (pdev, req);   
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	6839      	ldr	r1, [r7, #0]
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f000 fbc2 	bl	8002ad0 <USBD_CtlSendStatus>
      
      break;
 800234c:	e005      	b.n	800235a <USBD_StdEPReq+0x8e>
      
    default:                         
      USBD_CtlError(pdev , req);
 800234e:	6839      	ldr	r1, [r7, #0]
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f000 fb51 	bl	80029f8 <USBD_CtlError>
      break;    
 8002356:	e000      	b.n	800235a <USBD_StdEPReq+0x8e>
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
      {
        DCD_EP_Stall(pdev , ep_addr);
      }
      break;	
 8002358:	bf00      	nop
      
    default:                         
      USBD_CtlError(pdev , req);
      break;    
    }
    break;
 800235a:	e088      	b.n	800246e <USBD_StdEPReq+0x1a2>
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev.device_status) 
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8002362:	2b02      	cmp	r3, #2
 8002364:	d002      	beq.n	800236c <USBD_StdEPReq+0xa0>
 8002366:	2b03      	cmp	r3, #3
 8002368:	d00c      	beq.n	8002384 <USBD_StdEPReq+0xb8>
 800236a:	e025      	b.n	80023b8 <USBD_StdEPReq+0xec>
    {
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800236c:	7bbb      	ldrb	r3, [r7, #14]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d027      	beq.n	80023c2 <USBD_StdEPReq+0xf6>
 8002372:	7bbb      	ldrb	r3, [r7, #14]
 8002374:	2b80      	cmp	r3, #128	; 0x80
 8002376:	d024      	beq.n	80023c2 <USBD_StdEPReq+0xf6>
      {
        DCD_EP_Stall(pdev , ep_addr);
 8002378:	7bbb      	ldrb	r3, [r7, #14]
 800237a:	4619      	mov	r1, r3
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f7ff f98b 	bl	8001698 <DCD_EP_Stall>
      }
      break;	
 8002382:	e01e      	b.n	80023c2 <USBD_StdEPReq+0xf6>
      
    case USB_OTG_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	885b      	ldrh	r3, [r3, #2]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d11c      	bne.n	80023c6 <USBD_StdEPReq+0xfa>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800238c:	7bbb      	ldrb	r3, [r7, #14]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d00e      	beq.n	80023b0 <USBD_StdEPReq+0xe4>
 8002392:	7bbb      	ldrb	r3, [r7, #14]
 8002394:	2b80      	cmp	r3, #128	; 0x80
 8002396:	d00b      	beq.n	80023b0 <USBD_StdEPReq+0xe4>
        {        
          DCD_EP_ClrStall(pdev , ep_addr);
 8002398:	7bbb      	ldrb	r3, [r7, #14]
 800239a:	4619      	mov	r1, r3
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f7ff f9b7 	bl	8001710 <DCD_EP_ClrStall>
          pdev->dev.class_cb->Setup (pdev, req);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	6839      	ldr	r1, [r7, #0]
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f000 fb8d 	bl	8002ad0 <USBD_CtlSendStatus>
      }
      break;
 80023b6:	e006      	b.n	80023c6 <USBD_StdEPReq+0xfa>
      
    default:                         
       USBD_CtlError(pdev , req);
 80023b8:	6839      	ldr	r1, [r7, #0]
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f000 fb1c 	bl	80029f8 <USBD_CtlError>
      break;    
 80023c0:	e002      	b.n	80023c8 <USBD_StdEPReq+0xfc>
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
      {
        DCD_EP_Stall(pdev , ep_addr);
      }
      break;	
 80023c2:	bf00      	nop
 80023c4:	e053      	b.n	800246e <USBD_StdEPReq+0x1a2>
          DCD_EP_ClrStall(pdev , ep_addr);
          pdev->dev.class_cb->Setup (pdev, req);
        }
        USBD_CtlSendStatus(pdev);
      }
      break;
 80023c6:	bf00      	nop
      
    default:                         
       USBD_CtlError(pdev , req);
      break;    
    }
    break;
 80023c8:	e051      	b.n	800246e <USBD_StdEPReq+0x1a2>
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev.device_status) 
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d002      	beq.n	80023da <USBD_StdEPReq+0x10e>
 80023d4:	2b03      	cmp	r3, #3
 80023d6:	d00c      	beq.n	80023f2 <USBD_StdEPReq+0x126>
 80023d8:	e042      	b.n	8002460 <USBD_StdEPReq+0x194>
    {
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80023da:	7bbb      	ldrb	r3, [r7, #14]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d044      	beq.n	800246a <USBD_StdEPReq+0x19e>
 80023e0:	7bbb      	ldrb	r3, [r7, #14]
 80023e2:	2b80      	cmp	r3, #128	; 0x80
 80023e4:	d041      	beq.n	800246a <USBD_StdEPReq+0x19e>
      {
        DCD_EP_Stall(pdev , ep_addr);
 80023e6:	7bbb      	ldrb	r3, [r7, #14]
 80023e8:	4619      	mov	r1, r3
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7ff f954 	bl	8001698 <DCD_EP_Stall>
      }
      break;	
 80023f0:	e03b      	b.n	800246a <USBD_StdEPReq+0x19e>
      
    case USB_OTG_CONFIGURED:         
      
      
      if ((ep_addr & 0x80)== 0x80)
 80023f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	da15      	bge.n	8002426 <USBD_StdEPReq+0x15a>
      {
        if(pdev->dev.in_ep[ep_addr & 0x7F].is_stall)
 80023fa:	7bbb      	ldrb	r3, [r7, #14]
 80023fc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002400:	6879      	ldr	r1, [r7, #4]
 8002402:	4613      	mov	r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	4413      	add	r3, r2
 8002408:	00db      	lsls	r3, r3, #3
 800240a:	440b      	add	r3, r1
 800240c:	f503 738d 	add.w	r3, r3, #282	; 0x11a
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d003      	beq.n	800241e <USBD_StdEPReq+0x152>
        {
          USBD_ep_status = 0x0001;     
 8002416:	4b18      	ldr	r3, [pc, #96]	; (8002478 <USBD_StdEPReq+0x1ac>)
 8002418:	2201      	movs	r2, #1
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	e01a      	b.n	8002454 <USBD_StdEPReq+0x188>
        }
        else
        {
          USBD_ep_status = 0x0000;  
 800241e:	4b16      	ldr	r3, [pc, #88]	; (8002478 <USBD_StdEPReq+0x1ac>)
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	e016      	b.n	8002454 <USBD_StdEPReq+0x188>
        }
      }
      else if ((ep_addr & 0x80)== 0x00)
 8002426:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800242a:	2b00      	cmp	r3, #0
 800242c:	db12      	blt.n	8002454 <USBD_StdEPReq+0x188>
      {
        if(pdev->dev.out_ep[ep_addr].is_stall)
 800242e:	7bba      	ldrb	r2, [r7, #14]
 8002430:	6879      	ldr	r1, [r7, #4]
 8002432:	4613      	mov	r3, r2
 8002434:	009b      	lsls	r3, r3, #2
 8002436:	4413      	add	r3, r2
 8002438:	00db      	lsls	r3, r3, #3
 800243a:	440b      	add	r3, r1
 800243c:	f203 3372 	addw	r3, r3, #882	; 0x372
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d003      	beq.n	800244e <USBD_StdEPReq+0x182>
        {
          USBD_ep_status = 0x0001;     
 8002446:	4b0c      	ldr	r3, [pc, #48]	; (8002478 <USBD_StdEPReq+0x1ac>)
 8002448:	2201      	movs	r2, #1
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	e002      	b.n	8002454 <USBD_StdEPReq+0x188>
        }
        
        else 
        {
          USBD_ep_status = 0x0000;     
 800244e:	4b0a      	ldr	r3, [pc, #40]	; (8002478 <USBD_StdEPReq+0x1ac>)
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
        }      
      }
      USBD_CtlSendData (pdev,
 8002454:	2202      	movs	r2, #2
 8002456:	4908      	ldr	r1, [pc, #32]	; (8002478 <USBD_StdEPReq+0x1ac>)
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 faf1 	bl	8002a40 <USBD_CtlSendData>
                        (uint8_t *)&USBD_ep_status,
                        2);
      break;
 800245e:	e005      	b.n	800246c <USBD_StdEPReq+0x1a0>
      
    default:                         
       USBD_CtlError(pdev , req);
 8002460:	6839      	ldr	r1, [r7, #0]
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f000 fac8 	bl	80029f8 <USBD_CtlError>
      break;
 8002468:	e000      	b.n	800246c <USBD_StdEPReq+0x1a0>
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
      {
        DCD_EP_Stall(pdev , ep_addr);
      }
      break;	
 800246a:	bf00      	nop
      
    default:                         
       USBD_CtlError(pdev , req);
      break;
    }
    break;
 800246c:	bf00      	nop
    
  default:
    break;
  }
  return ret;
 800246e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002470:	4618      	mov	r0, r3
 8002472:	3710      	adds	r7, #16
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	200006f0 	.word	0x200006f0

0800247c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USB_OTG_CORE_HANDLE  *pdev, 
                               USB_SETUP_REQ *req)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
  switch (req->wValue >> 8)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	885b      	ldrh	r3, [r3, #2]
 800248a:	0a1b      	lsrs	r3, r3, #8
 800248c:	b29b      	uxth	r3, r3
 800248e:	3b01      	subs	r3, #1
 8002490:	2b06      	cmp	r3, #6
 8002492:	f200 80a9 	bhi.w	80025e8 <USBD_GetDescriptor+0x16c>
 8002496:	a201      	add	r2, pc, #4	; (adr r2, 800249c <USBD_GetDescriptor+0x20>)
 8002498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800249c:	080024b9 	.word	0x080024b9
 80024a0:	080024e9 	.word	0x080024e9
 80024a4:	08002511 	.word	0x08002511
 80024a8:	080025e9 	.word	0x080025e9
 80024ac:	080025e9 	.word	0x080025e9
 80024b0:	080025d5 	.word	0x080025d5
 80024b4:	080025df 	.word	0x080025df
  {
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->dev.usr_device->GetDeviceDescriptor(pdev->cfg.speed, &len);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	7892      	ldrb	r2, [r2, #2]
 80024c4:	f107 010a 	add.w	r1, r7, #10
 80024c8:	4610      	mov	r0, r2
 80024ca:	4798      	blx	r3
 80024cc:	60f8      	str	r0, [r7, #12]
    if ((req->wLength == 64) ||( pdev->dev.device_status == USB_OTG_DEFAULT))  
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	88db      	ldrh	r3, [r3, #6]
 80024d2:	2b40      	cmp	r3, #64	; 0x40
 80024d4:	d005      	beq.n	80024e2 <USBD_GetDescriptor+0x66>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 80024dc:	2b01      	cmp	r3, #1
 80024de:	f040 8088 	bne.w	80025f2 <USBD_GetDescriptor+0x176>
    {                  
      len = 8;
 80024e2:	2308      	movs	r3, #8
 80024e4:	817b      	strh	r3, [r7, #10]
    }
    break;
 80024e6:	e084      	b.n	80025f2 <USBD_GetDescriptor+0x176>
    
  case USB_DESC_TYPE_CONFIGURATION:
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetConfigDescriptor(pdev->cfg.speed, &len);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 80024ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	7892      	ldrb	r2, [r2, #2]
 80024f4:	f107 010a 	add.w	r1, r7, #10
 80024f8:	4610      	mov	r0, r2
 80024fa:	4798      	blx	r3
 80024fc:	60f8      	str	r0, [r7, #12]
       (pdev->cfg.phy_itface  == USB_OTG_ULPI_PHY))
    {
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetOtherConfigDescriptor(pdev->cfg.speed, &len);
    }
#endif  
    pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	3301      	adds	r3, #1
 8002502:	2202      	movs	r2, #2
 8002504:	701a      	strb	r2, [r3, #0]
    pdev->dev.pConfig_descriptor = pbuf;    
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	68fa      	ldr	r2, [r7, #12]
 800250a:	f8c3 25ec 	str.w	r2, [r3, #1516]	; 0x5ec
    break;
 800250e:	e071      	b.n	80025f4 <USBD_GetDescriptor+0x178>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	885b      	ldrh	r3, [r3, #2]
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b05      	cmp	r3, #5
 8002518:	d856      	bhi.n	80025c8 <USBD_GetDescriptor+0x14c>
 800251a:	a201      	add	r2, pc, #4	; (adr r2, 8002520 <USBD_GetDescriptor+0xa4>)
 800251c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002520:	08002539 	.word	0x08002539
 8002524:	08002551 	.word	0x08002551
 8002528:	08002569 	.word	0x08002569
 800252c:	08002581 	.word	0x08002581
 8002530:	08002599 	.word	0x08002599
 8002534:	080025b1 	.word	0x080025b1
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->dev.usr_device->GetLangIDStrDescriptor(pdev->cfg.speed, &len);        
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	7892      	ldrb	r2, [r2, #2]
 8002544:	f107 010a 	add.w	r1, r7, #10
 8002548:	4610      	mov	r0, r2
 800254a:	4798      	blx	r3
 800254c:	60f8      	str	r0, [r7, #12]
      break;
 800254e:	e040      	b.n	80025d2 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->dev.usr_device->GetManufacturerStrDescriptor(pdev->cfg.speed, &len);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	7892      	ldrb	r2, [r2, #2]
 800255c:	f107 010a 	add.w	r1, r7, #10
 8002560:	4610      	mov	r0, r2
 8002562:	4798      	blx	r3
 8002564:	60f8      	str	r0, [r7, #12]
      break;
 8002566:	e034      	b.n	80025d2 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->dev.usr_device->GetProductStrDescriptor(pdev->cfg.speed, &len);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	7892      	ldrb	r2, [r2, #2]
 8002574:	f107 010a 	add.w	r1, r7, #10
 8002578:	4610      	mov	r0, r2
 800257a:	4798      	blx	r3
 800257c:	60f8      	str	r0, [r7, #12]
      break;
 800257e:	e028      	b.n	80025d2 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->dev.usr_device->GetSerialStrDescriptor(pdev->cfg.speed, &len);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 8002586:	691b      	ldr	r3, [r3, #16]
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	7892      	ldrb	r2, [r2, #2]
 800258c:	f107 010a 	add.w	r1, r7, #10
 8002590:	4610      	mov	r0, r2
 8002592:	4798      	blx	r3
 8002594:	60f8      	str	r0, [r7, #12]
      break;
 8002596:	e01c      	b.n	80025d2 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->dev.usr_device->GetConfigurationStrDescriptor(pdev->cfg.speed, &len);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800259e:	695b      	ldr	r3, [r3, #20]
 80025a0:	687a      	ldr	r2, [r7, #4]
 80025a2:	7892      	ldrb	r2, [r2, #2]
 80025a4:	f107 010a 	add.w	r1, r7, #10
 80025a8:	4610      	mov	r0, r2
 80025aa:	4798      	blx	r3
 80025ac:	60f8      	str	r0, [r7, #12]
      break;
 80025ae:	e010      	b.n	80025d2 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->dev.usr_device->GetInterfaceStrDescriptor(pdev->cfg.speed, &len);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 80025b6:	699b      	ldr	r3, [r3, #24]
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	7892      	ldrb	r2, [r2, #2]
 80025bc:	f107 010a 	add.w	r1, r7, #10
 80025c0:	4610      	mov	r0, r2
 80025c2:	4798      	blx	r3
 80025c4:	60f8      	str	r0, [r7, #12]
      break;
 80025c6:	e004      	b.n	80025d2 <USBD_GetDescriptor+0x156>
    default:
#ifdef USB_SUPPORT_USER_STRING_DESC
      pbuf = pdev->dev.class_cb->GetUsrStrDescriptor(pdev->cfg.speed, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 80025c8:	6839      	ldr	r1, [r7, #0]
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 fa14 	bl	80029f8 <USBD_CtlError>
      return;
 80025d0:	e025      	b.n	800261e <USBD_GetDescriptor+0x1a2>
#endif /* USBD_CtlError(pdev , req); */      
    }
    break;
 80025d2:	e00f      	b.n	80025f4 <USBD_GetDescriptor+0x178>
    {
      USBD_CtlError(pdev , req);
      return;
    }
#else
      USBD_CtlError(pdev , req);
 80025d4:	6839      	ldr	r1, [r7, #0]
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f000 fa0e 	bl	80029f8 <USBD_CtlError>
      return;
 80025dc:	e01f      	b.n	800261e <USBD_GetDescriptor+0x1a2>
    {
      USBD_CtlError(pdev , req);
      return;
    }
#else
      USBD_CtlError(pdev , req);
 80025de:	6839      	ldr	r1, [r7, #0]
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f000 fa09 	bl	80029f8 <USBD_CtlError>
      return;
 80025e6:	e01a      	b.n	800261e <USBD_GetDescriptor+0x1a2>
#endif     

    
  default: 
     USBD_CtlError(pdev , req);
 80025e8:	6839      	ldr	r1, [r7, #0]
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 fa04 	bl	80029f8 <USBD_CtlError>
    return;
 80025f0:	e015      	b.n	800261e <USBD_GetDescriptor+0x1a2>
    pbuf = pdev->dev.usr_device->GetDeviceDescriptor(pdev->cfg.speed, &len);
    if ((req->wLength == 64) ||( pdev->dev.device_status == USB_OTG_DEFAULT))  
    {                  
      len = 8;
    }
    break;
 80025f2:	bf00      	nop
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 80025f4:	897b      	ldrh	r3, [r7, #10]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d011      	beq.n	800261e <USBD_GetDescriptor+0x1a2>
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	88db      	ldrh	r3, [r3, #6]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d00d      	beq.n	800261e <USBD_GetDescriptor+0x1a2>
  {
    
    len = MIN(len , req->wLength);
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	88da      	ldrh	r2, [r3, #6]
 8002606:	897b      	ldrh	r3, [r7, #10]
 8002608:	4293      	cmp	r3, r2
 800260a:	bf28      	it	cs
 800260c:	4613      	movcs	r3, r2
 800260e:	b29b      	uxth	r3, r3
 8002610:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 8002612:	897b      	ldrh	r3, [r7, #10]
 8002614:	461a      	mov	r2, r3
 8002616:	68f9      	ldr	r1, [r7, #12]
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	f000 fa11 	bl	8002a40 <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 800261e:	3710      	adds	r7, #16
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}

08002624 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	889b      	ldrh	r3, [r3, #4]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d12c      	bne.n	8002690 <USBD_SetAddress+0x6c>
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	88db      	ldrh	r3, [r3, #6]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d128      	bne.n	8002690 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	885b      	ldrh	r3, [r3, #2]
 8002642:	b2db      	uxtb	r3, r3
 8002644:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002648:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8002650:	2b03      	cmp	r3, #3
 8002652:	d104      	bne.n	800265e <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 8002654:	6839      	ldr	r1, [r7, #0]
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f000 f9ce 	bl	80029f8 <USBD_CtlError>
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 800265c:	e01c      	b.n	8002698 <USBD_SetAddress+0x74>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev.device_address = dev_addr;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	7bfa      	ldrb	r2, [r7, #15]
 8002662:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
      DCD_EP_SetAddress(pdev, dev_addr);               
 8002666:	7bfb      	ldrb	r3, [r7, #15]
 8002668:	4619      	mov	r1, r3
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f7ff f88c 	bl	8001788 <DCD_EP_SetAddress>
      USBD_CtlSendStatus(pdev);                         
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	f000 fa2d 	bl	8002ad0 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8002676:	7bfb      	ldrb	r3, [r7, #15]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d004      	beq.n	8002686 <USBD_SetAddress+0x62>
      {
        pdev->dev.device_status  = USB_OTG_ADDRESSED;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2202      	movs	r2, #2
 8002680:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8002684:	e008      	b.n	8002698 <USBD_SetAddress+0x74>
      {
        pdev->dev.device_status  = USB_OTG_ADDRESSED;
      } 
      else 
      {
        pdev->dev.device_status  = USB_OTG_DEFAULT; 
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2201      	movs	r2, #1
 800268a:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 800268e:	e003      	b.n	8002698 <USBD_SetAddress+0x74>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 8002690:	6839      	ldr	r1, [r7, #0]
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f000 f9b0 	bl	80029f8 <USBD_CtlError>
  } 
}
 8002698:	bf00      	nop
 800269a:	3710      	adds	r7, #16
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}

080026a0 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	885b      	ldrh	r3, [r3, #2]
 80026ae:	b2da      	uxtb	r2, r3
 80026b0:	4b37      	ldr	r3, [pc, #220]	; (8002790 <USBD_SetConfig+0xf0>)
 80026b2:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_CFG_MAX_NUM ) 
 80026b4:	4b36      	ldr	r3, [pc, #216]	; (8002790 <USBD_SetConfig+0xf0>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d904      	bls.n	80026c6 <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 80026bc:	6839      	ldr	r1, [r7, #0]
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f000 f99a 	bl	80029f8 <USBD_CtlError>
    default:					
       USBD_CtlError(pdev , req);                     
      break;
    }
  }
}
 80026c4:	e05f      	b.n	8002786 <USBD_SetConfig+0xe6>
  {            
     USBD_CtlError(pdev , req);                              
  } 
  else 
  {
    switch (pdev->dev.device_status) 
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d002      	beq.n	80026d6 <USBD_SetConfig+0x36>
 80026d0:	2b03      	cmp	r3, #3
 80026d2:	d01b      	beq.n	800270c <USBD_SetConfig+0x6c>
 80026d4:	e052      	b.n	800277c <USBD_SetConfig+0xdc>
    {
    case USB_OTG_ADDRESSED:
      if (cfgidx) 
 80026d6:	4b2e      	ldr	r3, [pc, #184]	; (8002790 <USBD_SetConfig+0xf0>)
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d012      	beq.n	8002704 <USBD_SetConfig+0x64>
      {                                			   							   							   				
        pdev->dev.device_config = cfgidx;
 80026de:	4b2c      	ldr	r3, [pc, #176]	; (8002790 <USBD_SetConfig+0xf0>)
 80026e0:	781a      	ldrb	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        pdev->dev.device_status = USB_OTG_CONFIGURED;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2203      	movs	r2, #3
 80026ec:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
        USBD_SetCfg(pdev , cfgidx);
 80026f0:	4b27      	ldr	r3, [pc, #156]	; (8002790 <USBD_SetConfig+0xf0>)
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	4619      	mov	r1, r3
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 fb94 	bl	8002e24 <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f000 f9e7 	bl	8002ad0 <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 8002702:	e040      	b.n	8002786 <USBD_SetConfig+0xe6>
        USBD_SetCfg(pdev , cfgidx);
        USBD_CtlSendStatus(pdev);
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f000 f9e3 	bl	8002ad0 <USBD_CtlSendStatus>
      }
      break;
 800270a:	e03c      	b.n	8002786 <USBD_SetConfig+0xe6>
      
    case USB_OTG_CONFIGURED:
      if (cfgidx == 0) 
 800270c:	4b20      	ldr	r3, [pc, #128]	; (8002790 <USBD_SetConfig+0xf0>)
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d112      	bne.n	800273a <USBD_SetConfig+0x9a>
      {                           
        pdev->dev.device_status = USB_OTG_ADDRESSED;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2202      	movs	r2, #2
 8002718:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
        pdev->dev.device_config = cfgidx;          
 800271c:	4b1c      	ldr	r3, [pc, #112]	; (8002790 <USBD_SetConfig+0xf0>)
 800271e:	781a      	ldrb	r2, [r3, #0]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        USBD_ClrCfg(pdev , cfgidx);
 8002726:	4b1a      	ldr	r3, [pc, #104]	; (8002790 <USBD_SetConfig+0xf0>)
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	4619      	mov	r1, r3
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f000 fb91 	bl	8002e54 <USBD_ClrCfg>
        USBD_CtlSendStatus(pdev);
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f000 f9cc 	bl	8002ad0 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8002738:	e025      	b.n	8002786 <USBD_SetConfig+0xe6>
        pdev->dev.device_config = cfgidx;          
        USBD_ClrCfg(pdev , cfgidx);
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev.device_config) 
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f893 2110 	ldrb.w	r2, [r3, #272]	; 0x110
 8002740:	4b13      	ldr	r3, [pc, #76]	; (8002790 <USBD_SetConfig+0xf0>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	429a      	cmp	r2, r3
 8002746:	d015      	beq.n	8002774 <USBD_SetConfig+0xd4>
      {
        /* Clear old configuration */
        USBD_ClrCfg(pdev , pdev->dev.device_config);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800274e:	4619      	mov	r1, r3
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f000 fb7f 	bl	8002e54 <USBD_ClrCfg>
        
        /* set new configuration */
        pdev->dev.device_config = cfgidx;
 8002756:	4b0e      	ldr	r3, [pc, #56]	; (8002790 <USBD_SetConfig+0xf0>)
 8002758:	781a      	ldrb	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        USBD_SetCfg(pdev , cfgidx);
 8002760:	4b0b      	ldr	r3, [pc, #44]	; (8002790 <USBD_SetConfig+0xf0>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	4619      	mov	r1, r3
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f000 fb5c 	bl	8002e24 <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f000 f9af 	bl	8002ad0 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8002772:	e008      	b.n	8002786 <USBD_SetConfig+0xe6>
        USBD_SetCfg(pdev , cfgidx);
        USBD_CtlSendStatus(pdev);
      }
      else
      {
        USBD_CtlSendStatus(pdev);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 f9ab 	bl	8002ad0 <USBD_CtlSendStatus>
      }
      break;
 800277a:	e004      	b.n	8002786 <USBD_SetConfig+0xe6>
      
    default:					
       USBD_CtlError(pdev , req);                     
 800277c:	6839      	ldr	r1, [r7, #0]
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f000 f93a 	bl	80029f8 <USBD_CtlError>
      break;
 8002784:	bf00      	nop
    }
  }
}
 8002786:	bf00      	nop
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	200006fc 	.word	0x200006fc

08002794 <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	6039      	str	r1, [r7, #0]
 
  if (req->wLength != 1) 
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	88db      	ldrh	r3, [r3, #6]
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d004      	beq.n	80027b0 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 80027a6:	6839      	ldr	r1, [r7, #0]
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f000 f925 	bl	80029f8 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 80027ae:	e01b      	b.n	80027e8 <USBD_GetConfig+0x54>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev.device_status )  
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d002      	beq.n	80027c0 <USBD_GetConfig+0x2c>
 80027ba:	2b03      	cmp	r3, #3
 80027bc:	d006      	beq.n	80027cc <USBD_GetConfig+0x38>
 80027be:	e00e      	b.n	80027de <USBD_GetConfig+0x4a>
    {
    case USB_OTG_ADDRESSED:                     
      
      USBD_CtlSendData (pdev, 
 80027c0:	2201      	movs	r2, #1
 80027c2:	490b      	ldr	r1, [pc, #44]	; (80027f0 <USBD_GetConfig+0x5c>)
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f000 f93b 	bl	8002a40 <USBD_CtlSendData>
                        (uint8_t *)&USBD_default_cfg,
                        1);
      break;
 80027ca:	e00d      	b.n	80027e8 <USBD_GetConfig+0x54>
      
    case USB_OTG_CONFIGURED:                   
      
      USBD_CtlSendData (pdev, 
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80027d2:	2201      	movs	r2, #1
 80027d4:	4619      	mov	r1, r3
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f932 	bl	8002a40 <USBD_CtlSendData>
                        &pdev->dev.device_config,
                        1);
      break;
 80027dc:	e004      	b.n	80027e8 <USBD_GetConfig+0x54>
      
    default:
       USBD_CtlError(pdev , req);
 80027de:	6839      	ldr	r1, [r7, #0]
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f000 f909 	bl	80029f8 <USBD_CtlError>
      break;
 80027e6:	bf00      	nop
    }
  }
}
 80027e8:	bf00      	nop
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	200006f4 	.word	0x200006f4

080027f4 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  
  switch (pdev->dev.device_status) 
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8002804:	3b02      	subs	r3, #2
 8002806:	2b01      	cmp	r3, #1
 8002808:	d811      	bhi.n	800282e <USBD_GetStatus+0x3a>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    
    if (pdev->dev.DevRemoteWakeup) 
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002810:	2b00      	cmp	r3, #0
 8002812:	d003      	beq.n	800281c <USBD_GetStatus+0x28>
    {
      USBD_cfg_status = USB_CONFIG_SELF_POWERED | USB_CONFIG_REMOTE_WAKEUP;                                
 8002814:	4b0a      	ldr	r3, [pc, #40]	; (8002840 <USBD_GetStatus+0x4c>)
 8002816:	2203      	movs	r2, #3
 8002818:	601a      	str	r2, [r3, #0]
 800281a:	e002      	b.n	8002822 <USBD_GetStatus+0x2e>
    }
    else
    {
      USBD_cfg_status = USB_CONFIG_SELF_POWERED;   
 800281c:	4b08      	ldr	r3, [pc, #32]	; (8002840 <USBD_GetStatus+0x4c>)
 800281e:	2201      	movs	r2, #1
 8002820:	601a      	str	r2, [r3, #0]
    }
    
    USBD_CtlSendData (pdev, 
 8002822:	2201      	movs	r2, #1
 8002824:	4906      	ldr	r1, [pc, #24]	; (8002840 <USBD_GetStatus+0x4c>)
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f000 f90a 	bl	8002a40 <USBD_CtlSendData>
                      (uint8_t *)&USBD_cfg_status,
                      1);
    break;
 800282c:	e004      	b.n	8002838 <USBD_GetStatus+0x44>
    
  default :
    USBD_CtlError(pdev , req);                        
 800282e:	6839      	ldr	r1, [r7, #0]
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f000 f8e1 	bl	80029f8 <USBD_CtlError>
    break;
 8002836:	bf00      	nop
  }
}
 8002838:	bf00      	nop
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	200006f8 	.word	0x200006f8

08002844 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]

  USB_OTG_DCTL_TypeDef     dctl;
  uint8_t test_mode = 0;
 800284e:	2300      	movs	r3, #0
 8002850:	73fb      	strb	r3, [r7, #15]
 
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	885b      	ldrh	r3, [r3, #2]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d10e      	bne.n	8002878 <USBD_SetFeature+0x34>
  {
    pdev->dev.DevRemoteWakeup = 1;  
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2201      	movs	r2, #1
 800285e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    pdev->dev.class_cb->Setup (pdev, req);   
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	6839      	ldr	r1, [r7, #0]
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f000 f92d 	bl	8002ad0 <USBD_CtlSendStatus>
    }
    USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, dctl.d32);
    USBD_CtlSendStatus(pdev);
  }

}
 8002876:	e048      	b.n	800290a <USBD_SetFeature+0xc6>
    pdev->dev.DevRemoteWakeup = 1;  
    pdev->dev.class_cb->Setup (pdev, req);   
    USBD_CtlSendStatus(pdev);
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	885b      	ldrh	r3, [r3, #2]
 800287c:	2b02      	cmp	r3, #2
 800287e:	d144      	bne.n	800290a <USBD_SetFeature+0xc6>
           ((req->wIndex & 0xFF) == 0))
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	889b      	ldrh	r3, [r3, #4]
 8002884:	b2db      	uxtb	r3, r3
    pdev->dev.DevRemoteWakeup = 1;  
    pdev->dev.class_cb->Setup (pdev, req);   
    USBD_CtlSendStatus(pdev);
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 8002886:	2b00      	cmp	r3, #0
 8002888:	d13f      	bne.n	800290a <USBD_SetFeature+0xc6>
           ((req->wIndex & 0xFF) == 0))
  {
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	60bb      	str	r3, [r7, #8]
    
    test_mode = req->wIndex >> 8;
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	889b      	ldrh	r3, [r3, #4]
 8002896:	0a1b      	lsrs	r3, r3, #8
 8002898:	b29b      	uxth	r3, r3
 800289a:	73fb      	strb	r3, [r7, #15]
    switch (test_mode) 
 800289c:	7bfb      	ldrb	r3, [r7, #15]
 800289e:	3b01      	subs	r3, #1
 80028a0:	2b04      	cmp	r3, #4
 80028a2:	d82b      	bhi.n	80028fc <USBD_SetFeature+0xb8>
 80028a4:	a201      	add	r2, pc, #4	; (adr r2, 80028ac <USBD_SetFeature+0x68>)
 80028a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028aa:	bf00      	nop
 80028ac:	080028c1 	.word	0x080028c1
 80028b0:	080028cd 	.word	0x080028cd
 80028b4:	080028d9 	.word	0x080028d9
 80028b8:	080028e5 	.word	0x080028e5
 80028bc:	080028f1 	.word	0x080028f1
    {
    case 1: // TEST_J
      dctl.b.tstctl = 1;
 80028c0:	7a3b      	ldrb	r3, [r7, #8]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f362 1306 	bfi	r3, r2, #4, #3
 80028c8:	723b      	strb	r3, [r7, #8]
      break;
 80028ca:	e017      	b.n	80028fc <USBD_SetFeature+0xb8>
      
    case 2: // TEST_K	
      dctl.b.tstctl = 2;
 80028cc:	7a3b      	ldrb	r3, [r7, #8]
 80028ce:	2202      	movs	r2, #2
 80028d0:	f362 1306 	bfi	r3, r2, #4, #3
 80028d4:	723b      	strb	r3, [r7, #8]
      break;
 80028d6:	e011      	b.n	80028fc <USBD_SetFeature+0xb8>
      
    case 3: // TEST_SE0_NAK
      dctl.b.tstctl = 3;
 80028d8:	7a3b      	ldrb	r3, [r7, #8]
 80028da:	2203      	movs	r2, #3
 80028dc:	f362 1306 	bfi	r3, r2, #4, #3
 80028e0:	723b      	strb	r3, [r7, #8]
      break;
 80028e2:	e00b      	b.n	80028fc <USBD_SetFeature+0xb8>
      
    case 4: // TEST_PACKET
      dctl.b.tstctl = 4;
 80028e4:	7a3b      	ldrb	r3, [r7, #8]
 80028e6:	2204      	movs	r2, #4
 80028e8:	f362 1306 	bfi	r3, r2, #4, #3
 80028ec:	723b      	strb	r3, [r7, #8]
      break;
 80028ee:	e005      	b.n	80028fc <USBD_SetFeature+0xb8>
      
    case 5: // TEST_FORCE_ENABLE
      dctl.b.tstctl = 5;
 80028f0:	7a3b      	ldrb	r3, [r7, #8]
 80028f2:	2205      	movs	r2, #5
 80028f4:	f362 1306 	bfi	r3, r2, #4, #3
 80028f8:	723b      	strb	r3, [r7, #8]
      break;
 80028fa:	bf00      	nop
    }
    USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, dctl.d32);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	691b      	ldr	r3, [r3, #16]
 8002900:	68ba      	ldr	r2, [r7, #8]
 8002902:	605a      	str	r2, [r3, #4]
    USBD_CtlSendStatus(pdev);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f000 f8e3 	bl	8002ad0 <USBD_CtlSendStatus>
  }

}
 800290a:	bf00      	nop
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop

08002914 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev.device_status)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 8002924:	3b02      	subs	r3, #2
 8002926:	2b01      	cmp	r3, #1
 8002928:	d812      	bhi.n	8002950 <USBD_ClrFeature+0x3c>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	885b      	ldrh	r3, [r3, #2]
 800292e:	2b01      	cmp	r3, #1
 8002930:	d113      	bne.n	800295a <USBD_ClrFeature+0x46>
    {
      pdev->dev.DevRemoteWakeup = 0; 
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
      pdev->dev.class_cb->Setup (pdev, req);   
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	6839      	ldr	r1, [r7, #0]
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f000 f8c1 	bl	8002ad0 <USBD_CtlSendStatus>
    }
    break;
 800294e:	e004      	b.n	800295a <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 8002950:	6839      	ldr	r1, [r7, #0]
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 f850 	bl	80029f8 <USBD_CtlError>
    break;
 8002958:	e000      	b.n	800295c <USBD_ClrFeature+0x48>
    {
      pdev->dev.DevRemoteWakeup = 0; 
      pdev->dev.class_cb->Setup (pdev, req);   
      USBD_CtlSendStatus(pdev);
    }
    break;
 800295a:	bf00      	nop
    
  default :
     USBD_CtlError(pdev , req);
    break;
  }
}
 800295c:	bf00      	nop
 800295e:	3708      	adds	r7, #8
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdev->dev.setup_packet);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	f893 25c8 	ldrb.w	r2, [r3, #1480]	; 0x5c8
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdev->dev.setup_packet +  1);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f893 25c9 	ldrb.w	r2, [r3, #1481]	; 0x5c9
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdev->dev.setup_packet +  2);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f893 35ca 	ldrb.w	r3, [r3, #1482]	; 0x5ca
 8002988:	b29a      	uxth	r2, r3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f893 35cb 	ldrb.w	r3, [r3, #1483]	; 0x5cb
 8002990:	b29b      	uxth	r3, r3
 8002992:	021b      	lsls	r3, r3, #8
 8002994:	b29b      	uxth	r3, r3
 8002996:	4413      	add	r3, r2
 8002998:	b29a      	uxth	r2, r3
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdev->dev.setup_packet +  4);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f893 35cc 	ldrb.w	r3, [r3, #1484]	; 0x5cc
 80029a4:	b29a      	uxth	r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f893 35cd 	ldrb.w	r3, [r3, #1485]	; 0x5cd
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	021b      	lsls	r3, r3, #8
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	4413      	add	r3, r2
 80029b4:	b29a      	uxth	r2, r3
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdev->dev.setup_packet +  6);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f893 35ce 	ldrb.w	r3, [r3, #1486]	; 0x5ce
 80029c0:	b29a      	uxth	r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f893 35cf 	ldrb.w	r3, [r3, #1487]	; 0x5cf
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	021b      	lsls	r3, r3, #8
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	4413      	add	r3, r2
 80029d0:	b29a      	uxth	r2, r3
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	80da      	strh	r2, [r3, #6]
  
  pdev->dev.in_ep[0].ctl_data_len = req->wLength  ;
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	88db      	ldrh	r3, [r3, #6]
 80029da:	461a      	mov	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
  pdev->dev.device_state = USB_OTG_EP0_SETUP;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2201      	movs	r2, #1
 80029e6:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
}
 80029ea:	bf00      	nop
 80029ec:	370c      	adds	r7, #12
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop

080029f8 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
  if((req->bmRequest & 0x80) == 0x80)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	b25b      	sxtb	r3, r3
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	da04      	bge.n	8002a16 <USBD_CtlError+0x1e>
  {
    DCD_EP_Stall(pdev , 0x80);
 8002a0c:	2180      	movs	r1, #128	; 0x80
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f7fe fe42 	bl	8001698 <DCD_EP_Stall>
 8002a14:	e00c      	b.n	8002a30 <USBD_CtlError+0x38>
  }
  else 
  {
    if(req->wLength == 0)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	88db      	ldrh	r3, [r3, #6]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d104      	bne.n	8002a28 <USBD_CtlError+0x30>
    {
       DCD_EP_Stall(pdev , 0x80);
 8002a1e:	2180      	movs	r1, #128	; 0x80
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f7fe fe39 	bl	8001698 <DCD_EP_Stall>
 8002a26:	e003      	b.n	8002a30 <USBD_CtlError+0x38>
    }
    else
    {
      DCD_EP_Stall(pdev , 0);
 8002a28:	2100      	movs	r1, #0
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7fe fe34 	bl	8001698 <DCD_EP_Stall>
    }
  }
  USB_OTG_EP0_OutStart(pdev);  
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f7ff fb63 	bl	80020fc <USB_OTG_EP0_OutStart>
}
 8002a36:	bf00      	nop
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop

08002a40 <USBD_CtlSendData>:
* @retval status
*/
USBD_Status  USBD_CtlSendData (USB_OTG_CORE_HANDLE  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b086      	sub	sp, #24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	4613      	mov	r3, r2
 8002a4c:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	75fb      	strb	r3, [r7, #23]
  
  pdev->dev.in_ep[0].total_data_len = len;
 8002a52:	88fa      	ldrh	r2, [r7, #6]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
  pdev->dev.in_ep[0].rem_data_len   = len;
 8002a5a:	88fa      	ldrh	r2, [r7, #6]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
  pdev->dev.device_state = USB_OTG_EP0_DATA_IN;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2202      	movs	r2, #2
 8002a66:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111

  DCD_EP_Tx (pdev, 0, pbuf, len);
 8002a6a:	88fb      	ldrh	r3, [r7, #6]
 8002a6c:	68ba      	ldr	r2, [r7, #8]
 8002a6e:	2100      	movs	r1, #0
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f7fe fdd5 	bl	8001620 <DCD_EP_Tx>
 
  return ret;
 8002a76:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3718      	adds	r7, #24
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_Status  USBD_CtlContinueSendData (USB_OTG_CORE_HANDLE  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	75fb      	strb	r3, [r7, #23]
  
  DCD_EP_Tx (pdev, 0, pbuf, len);
 8002a92:	88fb      	ldrh	r3, [r7, #6]
 8002a94:	68ba      	ldr	r2, [r7, #8]
 8002a96:	2100      	movs	r1, #0
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	f7fe fdc1 	bl	8001620 <DCD_EP_Tx>
  
  
  return ret;
 8002a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3718      	adds	r7, #24
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_Status  USBD_CtlContinueRx (USB_OTG_CORE_HANDLE  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b086      	sub	sp, #24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	75fb      	strb	r3, [r7, #23]
  
  DCD_EP_PrepareRx (pdev,
 8002aba:	88fb      	ldrh	r3, [r7, #6]
 8002abc:	68ba      	ldr	r2, [r7, #8]
 8002abe:	2100      	movs	r1, #0
 8002ac0:	68f8      	ldr	r0, [r7, #12]
 8002ac2:	f7fe fd6b 	bl	800159c <DCD_EP_PrepareRx>
                    0,                     
                    pbuf,                         
                    len);
  return ret;
 8002ac6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3718      	adds	r7, #24
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  USBD_Status ret = USBD_OK;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	73fb      	strb	r3, [r7, #15]
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2204      	movs	r2, #4
 8002ae0:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  DCD_EP_Tx (pdev,
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	2100      	movs	r1, #0
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f7fe fd98 	bl	8001620 <DCD_EP_Tx>
             0,
             NULL, 
             0); 
  
  USB_OTG_EP0_OutStart(pdev);  
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f7ff fb03 	bl	80020fc <USB_OTG_EP0_OutStart>
  
  return ret;
 8002af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3710      	adds	r7, #16
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  USBD_Status ret = USBD_OK;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	73fb      	strb	r3, [r7, #15]
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2205      	movs	r2, #5
 8002b10:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  DCD_EP_PrepareRx ( pdev,
 8002b14:	2300      	movs	r3, #0
 8002b16:	2200      	movs	r2, #0
 8002b18:	2100      	movs	r1, #0
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f7fe fd3e 	bl	800159c <DCD_EP_PrepareRx>
                    0,
                    NULL,
                    0);  

  USB_OTG_EP0_OutStart(pdev);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f7ff faeb 	bl	80020fc <USB_OTG_EP0_OutStart>
  
  return ret;
 8002b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3710      	adds	r7, #16
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <USBD_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_SetupStage(USB_OTG_CORE_HANDLE *pdev)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  USB_SETUP_REQ req;
  
  USBD_ParseSetupRequest(pdev , &req);
 8002b38:	f107 0308 	add.w	r3, r7, #8
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f7ff ff10 	bl	8002964 <USBD_ParseSetupRequest>
  
  switch (req.bmRequest & 0x1F) 
 8002b44:	7a3b      	ldrb	r3, [r7, #8]
 8002b46:	f003 031f 	and.w	r3, r3, #31
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d00a      	beq.n	8002b64 <USBD_SetupStage+0x34>
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d00f      	beq.n	8002b72 <USBD_SetupStage+0x42>
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d114      	bne.n	8002b80 <USBD_SetupStage+0x50>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &req);
 8002b56:	f107 0308 	add.w	r3, r7, #8
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f7ff fb31 	bl	80021c4 <USBD_StdDevReq>
    break;
 8002b62:	e016      	b.n	8002b92 <USBD_SetupStage+0x62>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &req);
 8002b64:	f107 0308 	add.w	r3, r7, #8
 8002b68:	4619      	mov	r1, r3
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f7ff fb7a 	bl	8002264 <USBD_StdItfReq>
    break;
 8002b70:	e00f      	b.n	8002b92 <USBD_SetupStage+0x62>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &req);   
 8002b72:	f107 0308 	add.w	r3, r7, #8
 8002b76:	4619      	mov	r1, r3
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f7ff fba7 	bl	80022cc <USBD_StdEPReq>
    break;
 8002b7e:	e008      	b.n	8002b92 <USBD_SetupStage+0x62>
    
  default:           
    DCD_EP_Stall(pdev , req.bmRequest & 0x80);
 8002b80:	7a3b      	ldrb	r3, [r7, #8]
 8002b82:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	4619      	mov	r1, r3
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7fe fd84 	bl	8001698 <DCD_EP_Stall>
    break;
 8002b90:	bf00      	nop
  }  
  return USBD_OK;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3710      	adds	r7, #16
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <USBD_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataOutStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	460b      	mov	r3, r1
 8002ba6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 8002ba8:	78fb      	ldrb	r3, [r7, #3]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d144      	bne.n	8002c38 <USBD_DataOutStage+0x9c>
  {
    ep = &pdev->dev.out_ep[0];
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f503 735c 	add.w	r3, r3, #880	; 0x370
 8002bb4:	60fb      	str	r3, [r7, #12]
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_OUT)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 8002bbc:	2b03      	cmp	r3, #3
 8002bbe:	d14e      	bne.n	8002c5e <USBD_DataOutStage+0xc2>
    {
      if(ep->rem_data_len > ep->maxpacket)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	69da      	ldr	r2, [r3, #28]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d920      	bls.n	8002c0e <USBD_DataOutStage+0x72>
      {
        ep->rem_data_len -=  ep->maxpacket;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	69da      	ldr	r2, [r3, #28]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	1ad2      	subs	r2, r2, r3
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	61da      	str	r2, [r3, #28]
        
        if(pdev->cfg.dma_enable == 1)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	78db      	ldrb	r3, [r3, #3]
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d106      	bne.n	8002bf0 <USBD_DataOutStage+0x54>
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	68da      	ldr	r2, [r3, #12]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	441a      	add	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	60da      	str	r2, [r3, #12]
        }        
        USBD_CtlContinueRx (pdev, 
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	68d9      	ldr	r1, [r3, #12]
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	689a      	ldr	r2, [r3, #8]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	69db      	ldr	r3, [r3, #28]
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	bf28      	it	cs
 8002c00:	4613      	movcs	r3, r2
        if(pdev->cfg.dma_enable == 1)
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
        }        
        USBD_CtlContinueRx (pdev, 
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	461a      	mov	r2, r3
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f7ff ff4e 	bl	8002aa8 <USBD_CtlContinueRx>
 8002c0c:	e027      	b.n	8002c5e <USBD_DataOutStage+0xc2>
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
      }
      else
      {
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d00a      	beq.n	8002c30 <USBD_DataOutStage+0x94>
           (pdev->dev.device_status == USB_OTG_CONFIGURED))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
      }
      else
      {
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 8002c20:	2b03      	cmp	r3, #3
 8002c22:	d105      	bne.n	8002c30 <USBD_DataOutStage+0x94>
           (pdev->dev.device_status == USB_OTG_CONFIGURED))
        {
          pdev->dev.class_cb->EP0_RxReady(pdev); 
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002c2a:	691b      	ldr	r3, [r3, #16]
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f7ff ff4d 	bl	8002ad0 <USBD_CtlSendStatus>
 8002c36:	e012      	b.n	8002c5e <USBD_DataOutStage+0xc2>
      }
    }
  }
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002c3e:	699b      	ldr	r3, [r3, #24]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d00c      	beq.n	8002c5e <USBD_DataOutStage+0xc2>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
        }
        USBD_CtlSendStatus(pdev);
      }
    }
  }
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 8002c4a:	2b03      	cmp	r3, #3
 8002c4c:	d107      	bne.n	8002c5e <USBD_DataOutStage+0xc2>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
  {
    pdev->dev.class_cb->DataOut(pdev, epnum); 
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002c54:	699b      	ldr	r3, [r3, #24]
 8002c56:	78fa      	ldrb	r2, [r7, #3]
 8002c58:	4611      	mov	r1, r2
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	4798      	blx	r3
  }  
  return USBD_OK;
 8002c5e:	2300      	movs	r3, #0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3710      	adds	r7, #16
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <USBD_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataInStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	460b      	mov	r3, r1
 8002c72:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 8002c74:	78fb      	ldrb	r3, [r7, #3]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d15f      	bne.n	8002d3a <USBD_DataInStage+0xd2>
  {
    ep = &pdev->dev.in_ep[0];
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8002c80:	60fb      	str	r3, [r7, #12]
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_IN)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d169      	bne.n	8002d60 <USBD_DataInStage+0xf8>
    {
      if(ep->rem_data_len > ep->maxpacket)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	69da      	ldr	r2, [r3, #28]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d91b      	bls.n	8002cd0 <USBD_DataInStage+0x68>
      {
        ep->rem_data_len -=  ep->maxpacket;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	69da      	ldr	r2, [r3, #28]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	1ad2      	subs	r2, r2, r3
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	61da      	str	r2, [r3, #28]
        if(pdev->cfg.dma_enable == 1)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	78db      	ldrb	r3, [r3, #3]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d106      	bne.n	8002cbc <USBD_DataInStage+0x54>
        {
          /* in slave mode this, is handled by the TxFifoEmpty ISR */
          ep->xfer_buff += ep->maxpacket;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	68da      	ldr	r2, [r3, #12]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	441a      	add	r2, r3
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	60da      	str	r2, [r3, #12]
        }
        USBD_CtlContinueSendData (pdev, 
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	68d9      	ldr	r1, [r3, #12]
                                  ep->xfer_buff, 
                                  ep->rem_data_len);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	69db      	ldr	r3, [r3, #28]
        if(pdev->cfg.dma_enable == 1)
        {
          /* in slave mode this, is handled by the TxFifoEmpty ISR */
          ep->xfer_buff += ep->maxpacket;
        }
        USBD_CtlContinueSendData (pdev, 
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7ff fed9 	bl	8002a80 <USBD_CtlContinueSendData>
 8002cce:	e047      	b.n	8002d60 <USBD_DataInStage+0xf8>
                                  ep->xfer_buff, 
                                  ep->rem_data_len);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((ep->total_data_len % ep->maxpacket == 0) &&
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6a1b      	ldr	r3, [r3, #32]
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	6892      	ldr	r2, [r2, #8]
 8002cd8:	fbb3 f1f2 	udiv	r1, r3, r2
 8002cdc:	fb02 f201 	mul.w	r2, r2, r1
 8002ce0:	1a9b      	subs	r3, r3, r2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d114      	bne.n	8002d10 <USBD_DataInStage+0xa8>
           (ep->total_data_len >= ep->maxpacket) &&
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	6a1a      	ldr	r2, [r3, #32]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	689b      	ldr	r3, [r3, #8]
                                  ep->xfer_buff, 
                                  ep->rem_data_len);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((ep->total_data_len % ep->maxpacket == 0) &&
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d30e      	bcc.n	8002d10 <USBD_DataInStage+0xa8>
           (ep->total_data_len >= ep->maxpacket) &&
             (ep->total_data_len < ep->ctl_data_len ))
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6a1a      	ldr	r2, [r3, #32]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                  ep->rem_data_len);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((ep->total_data_len % ep->maxpacket == 0) &&
           (ep->total_data_len >= ep->maxpacket) &&
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d208      	bcs.n	8002d10 <USBD_DataInStage+0xa8>
             (ep->total_data_len < ep->ctl_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8002cfe:	2200      	movs	r2, #0
 8002d00:	2100      	movs	r1, #0
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7ff febc 	bl	8002a80 <USBD_CtlContinueSendData>
          ep->ctl_data_len = 0;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	625a      	str	r2, [r3, #36]	; 0x24
 8002d0e:	e027      	b.n	8002d60 <USBD_DataInStage+0xf8>
        }
        else
        {
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d00a      	beq.n	8002d32 <USBD_DataInStage+0xca>
             (pdev->dev.device_status == USB_OTG_CONFIGURED))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
          USBD_CtlContinueSendData(pdev , NULL, 0);
          ep->ctl_data_len = 0;
        }
        else
        {
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 8002d22:	2b03      	cmp	r3, #3
 8002d24:	d105      	bne.n	8002d32 <USBD_DataInStage+0xca>
             (pdev->dev.device_status == USB_OTG_CONFIGURED))
          {
            pdev->dev.class_cb->EP0_TxSent(pdev); 
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f7ff fee4 	bl	8002b00 <USBD_CtlReceiveStatus>
 8002d38:	e012      	b.n	8002d60 <USBD_DataInStage+0xf8>
        }
      }
    }
  }
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002d40:	695b      	ldr	r3, [r3, #20]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00c      	beq.n	8002d60 <USBD_DataInStage+0xf8>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
  }
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 8002d4c:	2b03      	cmp	r3, #3
 8002d4e:	d107      	bne.n	8002d60 <USBD_DataInStage+0xf8>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
  {
    pdev->dev.class_cb->DataIn(pdev, epnum); 
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	78fa      	ldrb	r2, [r7, #3]
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	4798      	blx	r3
  }  
  return USBD_OK;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3710      	adds	r7, #16
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop

08002d6c <USBD_Reset>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Reset(USB_OTG_CORE_HANDLE  *pdev)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  DCD_EP_Open(pdev,
 8002d74:	2300      	movs	r3, #0
 8002d76:	2240      	movs	r2, #64	; 0x40
 8002d78:	2100      	movs	r1, #0
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f7fe fbb8 	bl	80014f0 <DCD_EP_Open>
              0x00,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Open EP0 IN */
  DCD_EP_Open(pdev,
 8002d80:	2300      	movs	r3, #0
 8002d82:	2240      	movs	r2, #64	; 0x40
 8002d84:	2180      	movs	r1, #128	; 0x80
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f7fe fbb2 	bl	80014f0 <DCD_EP_Open>
              0x80,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Upon Reset call usr call back */
  pdev->dev.device_status = USB_OTG_DEFAULT;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pdev->dev.usr_cb->DeviceReset(pdev->cfg.speed);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	687a      	ldr	r2, [r7, #4]
 8002d9e:	7892      	ldrb	r2, [r2, #2]
 8002da0:	4610      	mov	r0, r2
 8002da2:	4798      	blx	r3
  
  return USBD_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop

08002db0 <USBD_Resume>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Resume(USB_OTG_CORE_HANDLE  *pdev)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceResumed(); 
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 8002dbe:	691b      	ldr	r3, [r3, #16]
 8002dc0:	4798      	blx	r3
  pdev->dev.device_status = USB_OTG_CONFIGURED;  
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2203      	movs	r2, #3
 8002dc6:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  return USBD_OK;
 8002dca:	2300      	movs	r3, #0
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3708      	adds	r7, #8
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <USBD_Suspend>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Suspend(USB_OTG_CORE_HANDLE  *pdev)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  
  pdev->dev.device_status  = USB_OTG_SUSPENDED;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2204      	movs	r2, #4
 8002de0:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceSuspended(); 
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	4798      	blx	r3
  return USBD_OK;
 8002dee:	2300      	movs	r3, #0
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3708      	adds	r7, #8
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <USBD_SOF>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_SOF(USB_OTG_CORE_HANDLE  *pdev)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  if(pdev->dev.class_cb->SOF)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002e06:	69db      	ldr	r3, [r3, #28]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d005      	beq.n	8002e18 <USBD_SOF+0x20>
  {
    pdev->dev.class_cb->SOF(pdev); 
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002e12:	69db      	ldr	r3, [r3, #28]
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	4798      	blx	r3
  }
  return USBD_OK;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop

08002e24 <USBD_SetCfg>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_Status USBD_SetCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	70fb      	strb	r3, [r7, #3]
  pdev->dev.class_cb->Init(pdev, cfgidx); 
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	78fa      	ldrb	r2, [r7, #3]
 8002e3a:	4611      	mov	r1, r2
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	4798      	blx	r3
  
  /* Upon set config call usr call back */
  pdev->dev.usr_cb->DeviceConfigured();
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	4798      	blx	r3
  return USBD_OK; 
 8002e4a:	2300      	movs	r3, #0
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3708      	adds	r7, #8
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <USBD_ClrCfg>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_Status
*/
USBD_Status USBD_ClrCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	70fb      	strb	r3, [r7, #3]
  pdev->dev.class_cb->DeInit(pdev, cfgidx);   
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	78fa      	ldrb	r2, [r7, #3]
 8002e6a:	4611      	mov	r1, r2
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	4798      	blx	r3
  return USBD_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3708      	adds	r7, #8
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop

08002e7c <USBD_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoINIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  pdev->dev.class_cb->IsoINIncomplete(pdev);   
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002e8a:	6a1b      	ldr	r3, [r3, #32]
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	4798      	blx	r3
  return USBD_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3708      	adds	r7, #8
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop

08002e9c <USBD_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoOUTIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  pdev->dev.class_cb->IsoOUTIncomplete(pdev);   
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f8d3 35e0 	ldr.w	r3, [r3, #1504]	; 0x5e0
 8002eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	4798      	blx	r3
  return USBD_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3708      	adds	r7, #8
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop

08002ebc <VCP_send_buffer>:
		i++;
	}
	VCP_DataTx(buf, i);
}

void VCP_send_buffer(uint8_t* buf, int len) {
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
	VCP_DataTx(buf, len);
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	4619      	mov	r1, r3
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 f804 	bl	8002ed8 <VCP_DataTx>
}
 8002ed0:	bf00      	nop
 8002ed2:	3708      	adds	r7, #8
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <VCP_DataTx>:
 *         this function.
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
 */
static uint16_t VCP_DataTx(uint8_t* Buf, uint32_t Len) {
 8002ed8:	b480      	push	{r7}
 8002eda:	b085      	sub	sp, #20
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	60fb      	str	r3, [r7, #12]
	while (i < Len) {
 8002ee6:	e017      	b.n	8002f18 <VCP_DataTx+0x40>
		APP_Rx_Buffer[APP_Rx_ptr_in] = *(Buf + i);
 8002ee8:	4b11      	ldr	r3, [pc, #68]	; (8002f30 <VCP_DataTx+0x58>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6879      	ldr	r1, [r7, #4]
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	440a      	add	r2, r1
 8002ef2:	7811      	ldrb	r1, [r2, #0]
 8002ef4:	4a0f      	ldr	r2, [pc, #60]	; (8002f34 <VCP_DataTx+0x5c>)
 8002ef6:	54d1      	strb	r1, [r2, r3]
		APP_Rx_ptr_in++;
 8002ef8:	4b0d      	ldr	r3, [pc, #52]	; (8002f30 <VCP_DataTx+0x58>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	3301      	adds	r3, #1
 8002efe:	4a0c      	ldr	r2, [pc, #48]	; (8002f30 <VCP_DataTx+0x58>)
 8002f00:	6013      	str	r3, [r2, #0]
		i++;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	3301      	adds	r3, #1
 8002f06:	60fb      	str	r3, [r7, #12]
		/* To avoid buffer overflow */
		if (APP_Rx_ptr_in == APP_RX_DATA_SIZE) {
 8002f08:	4b09      	ldr	r3, [pc, #36]	; (8002f30 <VCP_DataTx+0x58>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f10:	d102      	bne.n	8002f18 <VCP_DataTx+0x40>
			APP_Rx_ptr_in = 0;
 8002f12:	4b07      	ldr	r3, [pc, #28]	; (8002f30 <VCP_DataTx+0x58>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	601a      	str	r2, [r3, #0]
 * @param  Len: Number of data to be sent (in bytes)
 * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
 */
static uint16_t VCP_DataTx(uint8_t* Buf, uint32_t Len) {
	uint32_t i = 0;
	while (i < Len) {
 8002f18:	68fa      	ldr	r2, [r7, #12]
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d3e3      	bcc.n	8002ee8 <VCP_DataTx+0x10>
		if (APP_Rx_ptr_in == APP_RX_DATA_SIZE) {
			APP_Rx_ptr_in = 0;
		}
	}

	return USBD_OK;
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3714      	adds	r7, #20
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	20000700 	.word	0x20000700
 8002f34:	20000810 	.word	0x20000810

08002f38 <USB_OTG_BSP_uDelay>:
*         This function provides delay time in micro sec
* @param  usec : Value of delay required in micro sec
* @retval None
*/
void USB_OTG_BSP_uDelay (const uint32_t usec)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b085      	sub	sp, #20
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8002f40:	2300      	movs	r3, #0
 8002f42:	60fb      	str	r3, [r7, #12]
  const uint32_t utime = (120 * usec / 7);
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	4613      	mov	r3, r2
 8002f48:	011b      	lsls	r3, r3, #4
 8002f4a:	1a9b      	subs	r3, r3, r2
 8002f4c:	00db      	lsls	r3, r3, #3
 8002f4e:	461a      	mov	r2, r3
 8002f50:	4b0a      	ldr	r3, [pc, #40]	; (8002f7c <USB_OTG_BSP_uDelay+0x44>)
 8002f52:	fba3 1302 	umull	r1, r3, r3, r2
 8002f56:	1ad2      	subs	r2, r2, r3
 8002f58:	0852      	lsrs	r2, r2, #1
 8002f5a:	4413      	add	r3, r2
 8002f5c:	089b      	lsrs	r3, r3, #2
 8002f5e:	60bb      	str	r3, [r7, #8]
  do
  {
    if ( ++count > utime )
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	3301      	adds	r3, #1
 8002f64:	60fb      	str	r3, [r7, #12]
 8002f66:	68fa      	ldr	r2, [r7, #12]
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d800      	bhi.n	8002f70 <USB_OTG_BSP_uDelay+0x38>
    {
      return ;
    }
  }
  while (1);
 8002f6e:	e7f7      	b.n	8002f60 <USB_OTG_BSP_uDelay+0x28>
  const uint32_t utime = (120 * usec / 7);
  do
  {
    if ( ++count > utime )
    {
      return ;
 8002f70:	bf00      	nop
    }
  }
  while (1);
}
 8002f72:	3714      	adds	r7, #20
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr
 8002f7c:	24924925 	.word	0x24924925

08002f80 <_ZN3SPIC1EP11SPI_TypeDefP12GPIO_TypeDeft>:
#include "stm32f4xx_gpio.h"
#include "SPI_interface.h"
#include "CONFIG.h" //para usar SPI_Clock_Cmd() e GPIO_Clock_Cmd()

//TODO: resolver a incompatibilidade de velocidades do NRF e do SPI
SPI::SPI(SPI_TypeDef* SPI,GPIO_TypeDef* CS_GPIO,uint16_t CS_Pin){
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b08c      	sub	sp, #48	; 0x30
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
 8002f8c:	807b      	strh	r3, [r7, #2]
	NRF_SPI 	= SPI;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	68ba      	ldr	r2, [r7, #8]
 8002f92:	601a      	str	r2, [r3, #0]
	NRF_CS_GPIO = CS_GPIO;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	605a      	str	r2, [r3, #4]
	NRF_CS_Pin 	= CS_Pin;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	887a      	ldrh	r2, [r7, #2]
 8002f9e:	811a      	strh	r2, [r3, #8]

	//CSN CLOCK ENABLE
	GPIO_Clock_Cmd(NRF_CS_GPIO, ENABLE);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	2101      	movs	r1, #1
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f001 f9be 	bl	8004328 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>

	//CSN GPIO configuration
	GPIO_InitTypeDef GPIO_CSN_initstruct;
	GPIO_CSN_initstruct.GPIO_Mode = GPIO_Mode_OUT;
 8002fac:	2301      	movs	r3, #1
 8002fae:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	GPIO_CSN_initstruct.GPIO_OType = GPIO_OType_PP;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	GPIO_CSN_initstruct.GPIO_Pin = NRF_CS_Pin;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	891b      	ldrh	r3, [r3, #8]
 8002fbc:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_CSN_initstruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	GPIO_CSN_initstruct.GPIO_Speed = GPIO_Speed_50MHz;
 8002fc4:	2302      	movs	r3, #2
 8002fc6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	GPIO_Init(NRF_CS_GPIO, &GPIO_CSN_initstruct);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002fd2:	4611      	mov	r1, r2
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f001 fe71 	bl	8004cbc <GPIO_Init>
	GPIO_SetBits(NRF_CS_GPIO, NRF_CS_Pin);//CSN inicialization
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	685a      	ldr	r2, [r3, #4]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	891b      	ldrh	r3, [r3, #8]
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	4610      	mov	r0, r2
 8002fe6:	f001 fef7 	bl	8004dd8 <GPIO_SetBits>

	//SPI1 CLOCK ENABLE
	SPI_Clock_Cmd(NRF_SPI,ENABLE);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2101      	movs	r1, #1
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f001 fa37 	bl	8004464 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState>
	//SPI1 CONFIG
	SPI_InitTypeDef SPI_InitStruct;										//SPI config
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_256;	//SPI config
 8002ff6:	2338      	movs	r3, #56	; 0x38
 8002ff8:	843b      	strh	r3, [r7, #32]
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;							//SPI config
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	83bb      	strh	r3, [r7, #28]
	SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;								//SPI config
 8002ffe:	2300      	movs	r3, #0
 8003000:	837b      	strh	r3, [r7, #26]
	SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;						//SPI config
 8003002:	2300      	movs	r3, #0
 8003004:	833b      	strh	r3, [r7, #24]
	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;		//SPI config
 8003006:	2300      	movs	r3, #0
 8003008:	82bb      	strh	r3, [r7, #20]
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;						//SPI config
 800300a:	2300      	movs	r3, #0
 800300c:	847b      	strh	r3, [r7, #34]	; 0x22
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;							//SPI config
 800300e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003012:	82fb      	strh	r3, [r7, #22]
	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;								//SPI config
 8003014:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003018:	83fb      	strh	r3, [r7, #30]
	SPI_Init(NRF_SPI, &SPI_InitStruct);									//SPI config
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f107 0214 	add.w	r2, r7, #20
 8003022:	4611      	mov	r1, r2
 8003024:	4618      	mov	r0, r3
 8003026:	f001 fd4b 	bl	8004ac0 <SPI_Init>
	SPI_Cmd(NRF_SPI,ENABLE);											//SPI config
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2101      	movs	r1, #1
 8003030:	4618      	mov	r0, r3
 8003032:	f001 fd89 	bl	8004b48 <SPI_Cmd>
}
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	4618      	mov	r0, r3
 800303a:	3730      	adds	r7, #48	; 0x30
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}

08003040 <_ZN3SPI9ASSERT_CSEi>:

void SPI::ASSERT_CS(int STATE){
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
	if(STATE==SET){
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	2b01      	cmp	r3, #1
 800304e:	d108      	bne.n	8003062 <_ZN3SPI9ASSERT_CSEi+0x22>
		GPIO_SetBits(NRF_CS_GPIO,NRF_CS_Pin);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	891b      	ldrh	r3, [r3, #8]
 8003058:	4619      	mov	r1, r3
 800305a:	4610      	mov	r0, r2
 800305c:	f001 febc 	bl	8004dd8 <GPIO_SetBits>
	}else if(STATE==RESET){
		GPIO_ResetBits(NRF_CS_GPIO,NRF_CS_Pin);
	}
}
 8003060:	e00a      	b.n	8003078 <_ZN3SPI9ASSERT_CSEi+0x38>
}

void SPI::ASSERT_CS(int STATE){
	if(STATE==SET){
		GPIO_SetBits(NRF_CS_GPIO,NRF_CS_Pin);
	}else if(STATE==RESET){
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d107      	bne.n	8003078 <_ZN3SPI9ASSERT_CSEi+0x38>
		GPIO_ResetBits(NRF_CS_GPIO,NRF_CS_Pin);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	891b      	ldrh	r3, [r3, #8]
 8003070:	4619      	mov	r1, r3
 8003072:	4610      	mov	r0, r2
 8003074:	f001 fec0 	bl	8004df8 <GPIO_ResetBits>
	}
}
 8003078:	bf00      	nop
 800307a:	3708      	adds	r7, #8
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <_ZN3SPI3CMDEhhPhS0_>:
 * cmd: comando a ser enviado pela discovery (master)
 * size: número de bytes que devem ser recebidos/enviados pelo SPI
 * ptr_send: ponteiro com os size bytes a serem enviados, use NULL para somente receber
 * ptr_receive: ponteiro com os size bytes a serem recebidos, use NULL para apenas enviar
 */
int SPI::CMD(uint8_t cmd, uint8_t size,uint8_t* ptr_send,uint8_t* ptr_receive){
 8003080:	b580      	push	{r7, lr}
 8003082:	b086      	sub	sp, #24
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	607b      	str	r3, [r7, #4]
 800308a:	460b      	mov	r3, r1
 800308c:	72fb      	strb	r3, [r7, #11]
 800308e:	4613      	mov	r3, r2
 8003090:	72bb      	strb	r3, [r7, #10]
	ASSERT_CS(RESET);
 8003092:	2100      	movs	r1, #0
 8003094:	68f8      	ldr	r0, [r7, #12]
 8003096:	f7ff ffd3 	bl	8003040 <_ZN3SPI9ASSERT_CSEi>

	//limpa o buffer de recepção
	SPI_I2S_ReceiveData(NRF_SPI);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4618      	mov	r0, r3
 80030a0:	f001 fd72 	bl	8004b88 <SPI_I2S_ReceiveData>

	SPI_I2S_SendData(NRF_SPI,cmd);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	7afa      	ldrb	r2, [r7, #11]
 80030aa:	b292      	uxth	r2, r2
 80030ac:	4611      	mov	r1, r2
 80030ae:	4618      	mov	r0, r3
 80030b0:	f001 fd78 	bl	8004ba4 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2102      	movs	r1, #2
 80030ba:	4618      	mov	r0, r3
 80030bc:	f001 fd82 	bl	8004bc4 <SPI_I2S_GetFlagStatus>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	bf0c      	ite	eq
 80030c6:	2301      	moveq	r3, #1
 80030c8:	2300      	movne	r3, #0
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d000      	beq.n	80030d2 <_ZN3SPI3CMDEhhPhS0_+0x52>
 80030d0:	e7f0      	b.n	80030b4 <_ZN3SPI3CMDEhhPhS0_+0x34>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2101      	movs	r1, #1
 80030d8:	4618      	mov	r0, r3
 80030da:	f001 fd73 	bl	8004bc4 <SPI_I2S_GetFlagStatus>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	bf0c      	ite	eq
 80030e4:	2301      	moveq	r3, #1
 80030e6:	2300      	movne	r3, #0
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d000      	beq.n	80030f0 <_ZN3SPI3CMDEhhPhS0_+0x70>
 80030ee:	e7f0      	b.n	80030d2 <_ZN3SPI3CMDEhhPhS0_+0x52>
	uint8_t status = SPI_I2S_ReceiveData(NRF_SPI);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f001 fd47 	bl	8004b88 <SPI_I2S_ReceiveData>
 80030fa:	4603      	mov	r3, r0
 80030fc:	75fb      	strb	r3, [r7, #23]

	uint8_t trash;

	while(size--){
 80030fe:	7abb      	ldrb	r3, [r7, #10]
 8003100:	1e5a      	subs	r2, r3, #1
 8003102:	72ba      	strb	r2, [r7, #10]
 8003104:	2b00      	cmp	r3, #0
 8003106:	bf14      	ite	ne
 8003108:	2301      	movne	r3, #1
 800310a:	2300      	moveq	r3, #0
 800310c:	b2db      	uxtb	r3, r3
 800310e:	2b00      	cmp	r3, #0
 8003110:	d04c      	beq.n	80031ac <_ZN3SPI3CMDEhhPhS0_+0x12c>
		if(ptr_send!=0x00){
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d00c      	beq.n	8003132 <_ZN3SPI3CMDEhhPhS0_+0xb2>
			SPI_I2S_SendData(NRF_SPI,*ptr_send);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	b29b      	uxth	r3, r3
 8003122:	4619      	mov	r1, r3
 8003124:	4610      	mov	r0, r2
 8003126:	f001 fd3d 	bl	8004ba4 <SPI_I2S_SendData>
			ptr_send++;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	3301      	adds	r3, #1
 800312e:	607b      	str	r3, [r7, #4]
 8003130:	e005      	b.n	800313e <_ZN3SPI3CMDEhhPhS0_+0xbe>
		}else{
			SPI_I2S_SendData(NRF_SPI,0x00);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2100      	movs	r1, #0
 8003138:	4618      	mov	r0, r3
 800313a:	f001 fd33 	bl	8004ba4 <SPI_I2S_SendData>
		}
		while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2102      	movs	r1, #2
 8003144:	4618      	mov	r0, r3
 8003146:	f001 fd3d 	bl	8004bc4 <SPI_I2S_GetFlagStatus>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	bf0c      	ite	eq
 8003150:	2301      	moveq	r3, #1
 8003152:	2300      	movne	r3, #0
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d000      	beq.n	800315c <_ZN3SPI3CMDEhhPhS0_+0xdc>
 800315a:	e7f0      	b.n	800313e <_ZN3SPI3CMDEhhPhS0_+0xbe>

		while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2101      	movs	r1, #1
 8003162:	4618      	mov	r0, r3
 8003164:	f001 fd2e 	bl	8004bc4 <SPI_I2S_GetFlagStatus>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	bf0c      	ite	eq
 800316e:	2301      	moveq	r3, #1
 8003170:	2300      	movne	r3, #0
 8003172:	b2db      	uxtb	r3, r3
 8003174:	2b00      	cmp	r3, #0
 8003176:	d000      	beq.n	800317a <_ZN3SPI3CMDEhhPhS0_+0xfa>
 8003178:	e7f0      	b.n	800315c <_ZN3SPI3CMDEhhPhS0_+0xdc>
		if(ptr_receive!=0x00){
 800317a:	6a3b      	ldr	r3, [r7, #32]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d00f      	beq.n	80031a0 <_ZN3SPI3CMDEhhPhS0_+0x120>
			*ptr_receive = SPI_I2S_ReceiveData(NRF_SPI);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4618      	mov	r0, r3
 8003186:	f001 fcff 	bl	8004b88 <SPI_I2S_ReceiveData>
 800318a:	4603      	mov	r3, r0
 800318c:	b2da      	uxtb	r2, r3
 800318e:	6a3b      	ldr	r3, [r7, #32]
 8003190:	701a      	strb	r2, [r3, #0]
			trash = *ptr_receive;
 8003192:	6a3b      	ldr	r3, [r7, #32]
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	75bb      	strb	r3, [r7, #22]
			ptr_receive++;
 8003198:	6a3b      	ldr	r3, [r7, #32]
 800319a:	3301      	adds	r3, #1
 800319c:	623b      	str	r3, [r7, #32]
 800319e:	e7ae      	b.n	80030fe <_ZN3SPI3CMDEhhPhS0_+0x7e>
		}else{
			SPI_I2S_ReceiveData(NRF_SPI);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4618      	mov	r0, r3
 80031a6:	f001 fcef 	bl	8004b88 <SPI_I2S_ReceiveData>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
	uint8_t status = SPI_I2S_ReceiveData(NRF_SPI);

	uint8_t trash;

	while(size--){
 80031aa:	e7a8      	b.n	80030fe <_ZN3SPI3CMDEhhPhS0_+0x7e>
		}else{
			SPI_I2S_ReceiveData(NRF_SPI);
		}
	}

	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2102      	movs	r1, #2
 80031b2:	4618      	mov	r0, r3
 80031b4:	f001 fd06 	bl	8004bc4 <SPI_I2S_GetFlagStatus>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	bf0c      	ite	eq
 80031be:	2301      	moveq	r3, #1
 80031c0:	2300      	movne	r3, #0
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d000      	beq.n	80031ca <_ZN3SPI3CMDEhhPhS0_+0x14a>
 80031c8:	e7f0      	b.n	80031ac <_ZN3SPI3CMDEhhPhS0_+0x12c>
	while(SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_BSY));
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2180      	movs	r1, #128	; 0x80
 80031d0:	4618      	mov	r0, r3
 80031d2:	f001 fcf7 	bl	8004bc4 <SPI_I2S_GetFlagStatus>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	bf14      	ite	ne
 80031dc:	2301      	movne	r3, #1
 80031de:	2300      	moveq	r3, #0
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d000      	beq.n	80031e8 <_ZN3SPI3CMDEhhPhS0_+0x168>
 80031e6:	e7f0      	b.n	80031ca <_ZN3SPI3CMDEhhPhS0_+0x14a>

	ASSERT_CS(SET);
 80031e8:	2101      	movs	r1, #1
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f7ff ff28 	bl	8003040 <_ZN3SPI9ASSERT_CSEi>
	return status;
 80031f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3718      	adds	r7, #24
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop

080031fc <_ZN3SPI10W_REGISTEREhhPh>:

//TODO: resolver a incompatibilidade de velocidades do NRF e da STM32 sem usar Delay_ms()
//escreve registrador do NRF24 via SPI
int SPI::W_REGISTER(uint8_t adress, uint8_t size,uint8_t* value){//VALUE: array com os bits do registrador SIZE: EM BYTES
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b088      	sub	sp, #32
 8003200:	af02      	add	r7, sp, #8
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	607b      	str	r3, [r7, #4]
 8003206:	460b      	mov	r3, r1
 8003208:	72fb      	strb	r3, [r7, #11]
 800320a:	4613      	mov	r3, r2
 800320c:	72bb      	strb	r3, [r7, #10]
	//verifica se adress é mesmo um  endereço
	if(adress > 0x1d){
 800320e:	7afb      	ldrb	r3, [r7, #11]
 8003210:	2b1d      	cmp	r3, #29
 8003212:	d901      	bls.n	8003218 <_ZN3SPI10W_REGISTEREhhPh+0x1c>
		return 1;
 8003214:	2301      	movs	r3, #1
 8003216:	e00e      	b.n	8003236 <_ZN3SPI10W_REGISTEREhhPh+0x3a>
	}

	uint8_t wcommand = adress;
 8003218:	7afb      	ldrb	r3, [r7, #11]
 800321a:	75fb      	strb	r3, [r7, #23]
	wcommand |= 32;
 800321c:	7dfb      	ldrb	r3, [r7, #23]
 800321e:	f043 0320 	orr.w	r3, r3, #32
 8003222:	75fb      	strb	r3, [r7, #23]

	return CMD(wcommand,size,value,0x00);
 8003224:	7aba      	ldrb	r2, [r7, #10]
 8003226:	7df9      	ldrb	r1, [r7, #23]
 8003228:	2300      	movs	r3, #0
 800322a:	9300      	str	r3, [sp, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	68f8      	ldr	r0, [r7, #12]
 8003230:	f7ff ff26 	bl	8003080 <_ZN3SPI3CMDEhhPhS0_>
 8003234:	4603      	mov	r3, r0
}//WORKED! but SPI seems too much fast to NRF
 8003236:	4618      	mov	r0, r3
 8003238:	3718      	adds	r7, #24
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop

08003240 <_ZN3SPI10R_REGISTEREhhPh>:

//POINTER: array com os bits do registrador SIZE: EM BYTES
int SPI::R_REGISTER(uint8_t address, uint8_t size,uint8_t* pointer){
 8003240:	b580      	push	{r7, lr}
 8003242:	b086      	sub	sp, #24
 8003244:	af02      	add	r7, sp, #8
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	607b      	str	r3, [r7, #4]
 800324a:	460b      	mov	r3, r1
 800324c:	72fb      	strb	r3, [r7, #11]
 800324e:	4613      	mov	r3, r2
 8003250:	72bb      	strb	r3, [r7, #10]
	if(address>0x1d)
 8003252:	7afb      	ldrb	r3, [r7, #11]
 8003254:	2b1d      	cmp	r3, #29
 8003256:	d902      	bls.n	800325e <_ZN3SPI10R_REGISTEREhhPh+0x1e>
		return -1;
 8003258:	f04f 33ff 	mov.w	r3, #4294967295
 800325c:	e008      	b.n	8003270 <_ZN3SPI10R_REGISTEREhhPh+0x30>
	return CMD(address,size,0x00,pointer);
 800325e:	7aba      	ldrb	r2, [r7, #10]
 8003260:	7af9      	ldrb	r1, [r7, #11]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	9300      	str	r3, [sp, #0]
 8003266:	2300      	movs	r3, #0
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f7ff ff09 	bl	8003080 <_ZN3SPI3CMDEhhPhS0_>
 800326e:	4603      	mov	r3, r0
}//WORKED!
 8003270:	4618      	mov	r0, r3
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <_ZN3SPI12W_TX_PAYLOADEPhh>:
	CMD(0x61,payload_width,0x00,pointer);//comando R_RX_PLD

	return 0;
}

int SPI::W_TX_PAYLOAD(uint8_t* pointer,uint8_t number){//number: número de bytes de pointer para transmitir
 8003278:	b580      	push	{r7, lr}
 800327a:	b088      	sub	sp, #32
 800327c:	af02      	add	r7, sp, #8
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	60b9      	str	r1, [r7, #8]
 8003282:	4613      	mov	r3, r2
 8003284:	71fb      	strb	r3, [r7, #7]
	uint8_t command = 0xa0;
 8003286:	23a0      	movs	r3, #160	; 0xa0
 8003288:	75fb      	strb	r3, [r7, #23]

	return CMD(command,number,pointer,0x00);
 800328a:	79fa      	ldrb	r2, [r7, #7]
 800328c:	7df9      	ldrb	r1, [r7, #23]
 800328e:	2300      	movs	r3, #0
 8003290:	9300      	str	r3, [sp, #0]
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f7ff fef3 	bl	8003080 <_ZN3SPI3CMDEhhPhS0_>
 800329a:	4603      	mov	r3, r0
}
 800329c:	4618      	mov	r0, r3
 800329e:	3718      	adds	r7, #24
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <_ZN3SPI8ACTIVATEEv>:
	ASSERT_CS(SET);
	return;
}

//TODO: fix NRF_ACTIVATE
void SPI::ACTIVATE(void){//activate, para usar R_RX_PL_WID, W_ACK_PAYLOAD, W_TX_PAYLOAD_NOACK
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]

	uint8_t status;//enquanto estiver enviando cmd para o NRF24, ele mandará o status register

	//CS é  resetado
	ASSERT_CS(RESET);
 80032ac:	2100      	movs	r1, #0
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f7ff fec6 	bl	8003040 <_ZN3SPI9ASSERT_CSEi>

	SPI_I2S_ReceiveData(NRF_SPI);// limpa o lixo em spi_dr
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f001 fc65 	bl	8004b88 <SPI_I2S_ReceiveData>
	SPI_I2S_SendData(NRF_SPI,0x50);//comando activate
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2150      	movs	r1, #80	; 0x50
 80032c4:	4618      	mov	r0, r3
 80032c6:	f001 fc6d 	bl	8004ba4 <SPI_I2S_SendData>

	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2102      	movs	r1, #2
 80032d0:	4618      	mov	r0, r3
 80032d2:	f001 fc77 	bl	8004bc4 <SPI_I2S_GetFlagStatus>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	bf0c      	ite	eq
 80032dc:	2301      	moveq	r3, #1
 80032de:	2300      	movne	r3, #0
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d000      	beq.n	80032e8 <_ZN3SPI8ACTIVATEEv+0x44>
 80032e6:	e7f0      	b.n	80032ca <_ZN3SPI8ACTIVATEEv+0x26>
	//espera enquanto não houver nada para ler
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2101      	movs	r1, #1
 80032ee:	4618      	mov	r0, r3
 80032f0:	f001 fc68 	bl	8004bc4 <SPI_I2S_GetFlagStatus>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	bf0c      	ite	eq
 80032fa:	2301      	moveq	r3, #1
 80032fc:	2300      	movne	r3, #0
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	2b00      	cmp	r3, #0
 8003302:	d000      	beq.n	8003306 <_ZN3SPI8ACTIVATEEv+0x62>
 8003304:	e7f0      	b.n	80032e8 <_ZN3SPI8ACTIVATEEv+0x44>

	status = SPI_I2S_ReceiveData(NRF_SPI);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4618      	mov	r0, r3
 800330c:	f001 fc3c 	bl	8004b88 <SPI_I2S_ReceiveData>
 8003310:	4603      	mov	r3, r0
 8003312:	73fb      	strb	r3, [r7, #15]

	SPI_I2S_SendData(NRF_SPI,0x73);//envia 0x73 para ativar os comandos
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2173      	movs	r1, #115	; 0x73
 800331a:	4618      	mov	r0, r3
 800331c:	f001 fc42 	bl	8004ba4 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_TXE));
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2102      	movs	r1, #2
 8003326:	4618      	mov	r0, r3
 8003328:	f001 fc4c 	bl	8004bc4 <SPI_I2S_GetFlagStatus>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	bf0c      	ite	eq
 8003332:	2301      	moveq	r3, #1
 8003334:	2300      	movne	r3, #0
 8003336:	b2db      	uxtb	r3, r3
 8003338:	2b00      	cmp	r3, #0
 800333a:	d000      	beq.n	800333e <_ZN3SPI8ACTIVATEEv+0x9a>
 800333c:	e7f0      	b.n	8003320 <_ZN3SPI8ACTIVATEEv+0x7c>
	while(!SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_RXNE));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2101      	movs	r1, #1
 8003344:	4618      	mov	r0, r3
 8003346:	f001 fc3d 	bl	8004bc4 <SPI_I2S_GetFlagStatus>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	bf0c      	ite	eq
 8003350:	2301      	moveq	r3, #1
 8003352:	2300      	movne	r3, #0
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d000      	beq.n	800335c <_ZN3SPI8ACTIVATEEv+0xb8>
 800335a:	e7f0      	b.n	800333e <_ZN3SPI8ACTIVATEEv+0x9a>
	SPI_I2S_ReceiveData(NRF_SPI);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4618      	mov	r0, r3
 8003362:	f001 fc11 	bl	8004b88 <SPI_I2S_ReceiveData>

	while(SPI_I2S_GetFlagStatus(NRF_SPI,SPI_I2S_FLAG_BSY));
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2180      	movs	r1, #128	; 0x80
 800336c:	4618      	mov	r0, r3
 800336e:	f001 fc29 	bl	8004bc4 <SPI_I2S_GetFlagStatus>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	bf14      	ite	ne
 8003378:	2301      	movne	r3, #1
 800337a:	2300      	moveq	r3, #0
 800337c:	b2db      	uxtb	r3, r3
 800337e:	2b00      	cmp	r3, #0
 8003380:	d000      	beq.n	8003384 <_ZN3SPI8ACTIVATEEv+0xe0>
 8003382:	e7f0      	b.n	8003366 <_ZN3SPI8ACTIVATEEv+0xc2>

	ASSERT_CS(SET);//seta o CS, fim da escrita
 8003384:	2101      	movs	r1, #1
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f7ff fe5a 	bl	8003040 <_ZN3SPI9ASSERT_CSEi>
	return;
 800338c:	bf00      	nop
}//doesn't work
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <_ZN3SPI3NOPEv>:
	uint8_t w_ack_cmd = pipe;
	w_ack_cmd |=((0b10101)<<3);
	CMD(w_ack_cmd,number,pointer,0x00);
}

uint8_t SPI::NOP(void){
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af02      	add	r7, sp, #8
 800339a:	6078      	str	r0, [r7, #4]
	return CMD(0xff,0,0x00,0x00);//NOP command, no data bytes, only sends back the content of STATUS register
 800339c:	2300      	movs	r3, #0
 800339e:	9300      	str	r3, [sp, #0]
 80033a0:	2300      	movs	r3, #0
 80033a2:	2200      	movs	r2, #0
 80033a4:	21ff      	movs	r1, #255	; 0xff
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f7ff fe6a 	bl	8003080 <_ZN3SPI3CMDEhhPhS0_>
 80033ac:	4603      	mov	r3, r0
 80033ae:	b2db      	uxtb	r3, r3
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3708      	adds	r7, #8
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <_ZN8REGISTERC1Ev>:
 *      Author: Renan
 */
#include "stm32f4xx.h" //para incluir stdint.h
#include "REGISTER.h"

REGISTER::REGISTER(){//CONSTRUTOR, incializa o REGISTER
 80033b8:	b480      	push	{r7}
 80033ba:	b085      	sub	sp, #20
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
	size = 0;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	701a      	strb	r2, [r3, #0]
	address = 0;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	705a      	strb	r2, [r3, #1]
	uint8_t i;
	for(i=0;i<5;i++)
 80033cc:	2300      	movs	r3, #0
 80033ce:	73fb      	strb	r3, [r7, #15]
 80033d0:	7bfb      	ldrb	r3, [r7, #15]
 80033d2:	2b04      	cmp	r3, #4
 80033d4:	d808      	bhi.n	80033e8 <_ZN8REGISTERC1Ev+0x30>
		content[i]=0;
 80033d6:	7bfb      	ldrb	r3, [r7, #15]
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	4413      	add	r3, r2
 80033dc:	2200      	movs	r2, #0
 80033de:	709a      	strb	r2, [r3, #2]

REGISTER::REGISTER(){//CONSTRUTOR, incializa o REGISTER
	size = 0;
	address = 0;
	uint8_t i;
	for(i=0;i<5;i++)
 80033e0:	7bfb      	ldrb	r3, [r7, #15]
 80033e2:	3301      	adds	r3, #1
 80033e4:	73fb      	strb	r3, [r7, #15]
 80033e6:	e7f3      	b.n	80033d0 <_ZN8REGISTERC1Ev+0x18>
		content[i]=0;
}
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	4618      	mov	r0, r3
 80033ec:	3714      	adds	r7, #20
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop

080033f8 <_ZN8REGISTER8set_sizeEh>:

void REGISTER::set_size(uint8_t _size){
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	460b      	mov	r3, r1
 8003402:	70fb      	strb	r3, [r7, #3]
	size = _size;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	78fa      	ldrb	r2, [r7, #3]
 8003408:	701a      	strb	r2, [r3, #0]
}
 800340a:	bf00      	nop
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop

08003418 <_ZN8REGISTER8get_sizeEv>:

uint8_t REGISTER::get_size(){
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
	return size;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	781b      	ldrb	r3, [r3, #0]
}
 8003424:	4618      	mov	r0, r3
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <_ZN8REGISTER11set_addressEh>:

void REGISTER::set_address(uint8_t _address){
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	460b      	mov	r3, r1
 800343a:	70fb      	strb	r3, [r7, #3]
	address = _address;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	78fa      	ldrb	r2, [r7, #3]
 8003440:	705a      	strb	r2, [r3, #1]
}
 8003442:	bf00      	nop
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop

08003450 <_ZN8REGISTER11get_addressEv>:

uint8_t REGISTER::get_address(){
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
	return address;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	785b      	ldrb	r3, [r3, #1]
}
 800345c:	4618      	mov	r0, r3
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <_ZN16NRF_REGISTER_MAP7REFRESHEv>:
 *      Author: Renan
 */
#include "CONFIG.h"
#include "NRF24.h"

void NRF_REGISTER_MAP::REFRESH(){
 8003468:	b5b0      	push	{r4, r5, r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
 8003470:	2300      	movs	r3, #0
 8003472:	73fb      	strb	r3, [r7, #15]
	REGISTER* current_register = &(CONFIG);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	3304      	adds	r3, #4
 8003478:	60bb      	str	r3, [r7, #8]
	for(i=0x00;i<=0x19;i++){
 800347a:	2300      	movs	r3, #0
 800347c:	73fb      	strb	r3, [r7, #15]
 800347e:	7bfb      	ldrb	r3, [r7, #15]
 8003480:	2b19      	cmp	r3, #25
 8003482:	d81c      	bhi.n	80034be <_ZN16NRF_REGISTER_MAP7REFRESHEv+0x56>
		R_REGISTER(current_register->get_address(), current_register->get_size(),current_register->content);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	3304      	adds	r3, #4
 800348a:	681c      	ldr	r4, [r3, #0]
 800348c:	68b8      	ldr	r0, [r7, #8]
 800348e:	f7ff ffdf 	bl	8003450 <_ZN8REGISTER11get_addressEv>
 8003492:	4603      	mov	r3, r0
 8003494:	461d      	mov	r5, r3
 8003496:	68b8      	ldr	r0, [r7, #8]
 8003498:	f7ff ffbe 	bl	8003418 <_ZN8REGISTER8get_sizeEv>
 800349c:	4603      	mov	r3, r0
 800349e:	461a      	mov	r2, r3
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	3302      	adds	r3, #2
 80034a4:	4629      	mov	r1, r5
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	47a0      	blx	r4
		Delay_ms(1);
 80034aa:	2001      	movs	r0, #1
 80034ac:	f000 ff18 	bl	80042e0 <_Z8Delay_msm>
		current_register++;
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	3307      	adds	r3, #7
 80034b4:	60bb      	str	r3, [r7, #8]
#include "NRF24.h"

void NRF_REGISTER_MAP::REFRESH(){
	uint8_t i=0;
	REGISTER* current_register = &(CONFIG);
	for(i=0x00;i<=0x19;i++){
 80034b6:	7bfb      	ldrb	r3, [r7, #15]
 80034b8:	3301      	adds	r3, #1
 80034ba:	73fb      	strb	r3, [r7, #15]
 80034bc:	e7df      	b.n	800347e <_ZN16NRF_REGISTER_MAP7REFRESHEv+0x16>
		R_REGISTER(current_register->get_address(), current_register->get_size(),current_register->content);
		Delay_ms(1);
		current_register++;
	}
	return;
 80034be:	bf00      	nop
}//WORKED!
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bdb0      	pop	{r4, r5, r7, pc}
 80034c6:	bf00      	nop

080034c8 <_ZN16NRF_REGISTER_MAPC1Ev>:

//inicializa objeto da classe NRF_REGISTERS, põe os valores de address e size, coloca os valores de RESET dos registradores
NRF_REGISTER_MAP::NRF_REGISTER_MAP(){
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b084      	sub	sp, #16
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	4aaf      	ldr	r2, [pc, #700]	; (8003790 <_ZN16NRF_REGISTER_MAPC1Ev+0x2c8>)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	601a      	str	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	3304      	adds	r3, #4
 80034da:	4618      	mov	r0, r3
 80034dc:	f7ff ff6c 	bl	80033b8 <_ZN8REGISTERC1Ev>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	330b      	adds	r3, #11
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7ff ff67 	bl	80033b8 <_ZN8REGISTERC1Ev>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	3312      	adds	r3, #18
 80034ee:	4618      	mov	r0, r3
 80034f0:	f7ff ff62 	bl	80033b8 <_ZN8REGISTERC1Ev>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	3319      	adds	r3, #25
 80034f8:	4618      	mov	r0, r3
 80034fa:	f7ff ff5d 	bl	80033b8 <_ZN8REGISTERC1Ev>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	3320      	adds	r3, #32
 8003502:	4618      	mov	r0, r3
 8003504:	f7ff ff58 	bl	80033b8 <_ZN8REGISTERC1Ev>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	3327      	adds	r3, #39	; 0x27
 800350c:	4618      	mov	r0, r3
 800350e:	f7ff ff53 	bl	80033b8 <_ZN8REGISTERC1Ev>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	332e      	adds	r3, #46	; 0x2e
 8003516:	4618      	mov	r0, r3
 8003518:	f7ff ff4e 	bl	80033b8 <_ZN8REGISTERC1Ev>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	3335      	adds	r3, #53	; 0x35
 8003520:	4618      	mov	r0, r3
 8003522:	f7ff ff49 	bl	80033b8 <_ZN8REGISTERC1Ev>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	333c      	adds	r3, #60	; 0x3c
 800352a:	4618      	mov	r0, r3
 800352c:	f7ff ff44 	bl	80033b8 <_ZN8REGISTERC1Ev>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	3343      	adds	r3, #67	; 0x43
 8003534:	4618      	mov	r0, r3
 8003536:	f7ff ff3f 	bl	80033b8 <_ZN8REGISTERC1Ev>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	334a      	adds	r3, #74	; 0x4a
 800353e:	4618      	mov	r0, r3
 8003540:	f7ff ff3a 	bl	80033b8 <_ZN8REGISTERC1Ev>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	3351      	adds	r3, #81	; 0x51
 8003548:	4618      	mov	r0, r3
 800354a:	f7ff ff35 	bl	80033b8 <_ZN8REGISTERC1Ev>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	3358      	adds	r3, #88	; 0x58
 8003552:	4618      	mov	r0, r3
 8003554:	f7ff ff30 	bl	80033b8 <_ZN8REGISTERC1Ev>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	335f      	adds	r3, #95	; 0x5f
 800355c:	4618      	mov	r0, r3
 800355e:	f7ff ff2b 	bl	80033b8 <_ZN8REGISTERC1Ev>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	3366      	adds	r3, #102	; 0x66
 8003566:	4618      	mov	r0, r3
 8003568:	f7ff ff26 	bl	80033b8 <_ZN8REGISTERC1Ev>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	336d      	adds	r3, #109	; 0x6d
 8003570:	4618      	mov	r0, r3
 8003572:	f7ff ff21 	bl	80033b8 <_ZN8REGISTERC1Ev>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	3374      	adds	r3, #116	; 0x74
 800357a:	4618      	mov	r0, r3
 800357c:	f7ff ff1c 	bl	80033b8 <_ZN8REGISTERC1Ev>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	337b      	adds	r3, #123	; 0x7b
 8003584:	4618      	mov	r0, r3
 8003586:	f7ff ff17 	bl	80033b8 <_ZN8REGISTERC1Ev>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	3382      	adds	r3, #130	; 0x82
 800358e:	4618      	mov	r0, r3
 8003590:	f7ff ff12 	bl	80033b8 <_ZN8REGISTERC1Ev>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	3389      	adds	r3, #137	; 0x89
 8003598:	4618      	mov	r0, r3
 800359a:	f7ff ff0d 	bl	80033b8 <_ZN8REGISTERC1Ev>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	3390      	adds	r3, #144	; 0x90
 80035a2:	4618      	mov	r0, r3
 80035a4:	f7ff ff08 	bl	80033b8 <_ZN8REGISTERC1Ev>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	3397      	adds	r3, #151	; 0x97
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7ff ff03 	bl	80033b8 <_ZN8REGISTERC1Ev>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	339e      	adds	r3, #158	; 0x9e
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7ff fefe 	bl	80033b8 <_ZN8REGISTERC1Ev>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	33a5      	adds	r3, #165	; 0xa5
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff fef9 	bl	80033b8 <_ZN8REGISTERC1Ev>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	33ac      	adds	r3, #172	; 0xac
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7ff fef4 	bl	80033b8 <_ZN8REGISTERC1Ev>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	33b3      	adds	r3, #179	; 0xb3
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7ff feef 	bl	80033b8 <_ZN8REGISTERC1Ev>
	REGISTER* tmp_pointer = &CONFIG;//percorre os registradores do objeto NRF_REGISTERS
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	3304      	adds	r3, #4
 80035de:	60fb      	str	r3, [r7, #12]

	//inicializa os campos address
	uint8_t i=0;
 80035e0:	2300      	movs	r3, #0
 80035e2:	72fb      	strb	r3, [r7, #11]
	for(i=0x00;i<=0x17;i++){
 80035e4:	2300      	movs	r3, #0
 80035e6:	72fb      	strb	r3, [r7, #11]
 80035e8:	7afb      	ldrb	r3, [r7, #11]
 80035ea:	2b17      	cmp	r3, #23
 80035ec:	d80b      	bhi.n	8003606 <_ZN16NRF_REGISTER_MAPC1Ev+0x13e>
		tmp_pointer->set_address(i);
 80035ee:	7afb      	ldrb	r3, [r7, #11]
 80035f0:	4619      	mov	r1, r3
 80035f2:	68f8      	ldr	r0, [r7, #12]
 80035f4:	f7ff ff1c 	bl	8003430 <_ZN8REGISTER11set_addressEh>
		tmp_pointer++;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	3307      	adds	r3, #7
 80035fc:	60fb      	str	r3, [r7, #12]
NRF_REGISTER_MAP::NRF_REGISTER_MAP(){
	REGISTER* tmp_pointer = &CONFIG;//percorre os registradores do objeto NRF_REGISTERS

	//inicializa os campos address
	uint8_t i=0;
	for(i=0x00;i<=0x17;i++){
 80035fe:	7afb      	ldrb	r3, [r7, #11]
 8003600:	3301      	adds	r3, #1
 8003602:	72fb      	strb	r3, [r7, #11]
 8003604:	e7f0      	b.n	80035e8 <_ZN16NRF_REGISTER_MAPC1Ev+0x120>
		tmp_pointer->set_address(i);
		tmp_pointer++;
	}
	for(i=0x1c;i<=0x1d;i++){
 8003606:	231c      	movs	r3, #28
 8003608:	72fb      	strb	r3, [r7, #11]
 800360a:	7afb      	ldrb	r3, [r7, #11]
 800360c:	2b1d      	cmp	r3, #29
 800360e:	d80b      	bhi.n	8003628 <_ZN16NRF_REGISTER_MAPC1Ev+0x160>
		tmp_pointer->set_address(i);
 8003610:	7afb      	ldrb	r3, [r7, #11]
 8003612:	4619      	mov	r1, r3
 8003614:	68f8      	ldr	r0, [r7, #12]
 8003616:	f7ff ff0b 	bl	8003430 <_ZN8REGISTER11set_addressEh>
		tmp_pointer++;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	3307      	adds	r3, #7
 800361e:	60fb      	str	r3, [r7, #12]
	uint8_t i=0;
	for(i=0x00;i<=0x17;i++){
		tmp_pointer->set_address(i);
		tmp_pointer++;
	}
	for(i=0x1c;i<=0x1d;i++){
 8003620:	7afb      	ldrb	r3, [r7, #11]
 8003622:	3301      	adds	r3, #1
 8003624:	72fb      	strb	r3, [r7, #11]
 8003626:	e7f0      	b.n	800360a <_ZN16NRF_REGISTER_MAPC1Ev+0x142>
		tmp_pointer->set_address(i);
		tmp_pointer++;
	}//terminou de inicializar os campos de address

	tmp_pointer = &CONFIG;// tmp_pointer tem de percorrer os registradores 3 vezes
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	3304      	adds	r3, #4
 800362c:	60fb      	str	r3, [r7, #12]
	//inicializa os campos size
	for(i=0x00;i<=0x09;i++){
 800362e:	2300      	movs	r3, #0
 8003630:	72fb      	strb	r3, [r7, #11]
 8003632:	7afb      	ldrb	r3, [r7, #11]
 8003634:	2b09      	cmp	r3, #9
 8003636:	d80a      	bhi.n	800364e <_ZN16NRF_REGISTER_MAPC1Ev+0x186>
		tmp_pointer->set_size(1);
 8003638:	2101      	movs	r1, #1
 800363a:	68f8      	ldr	r0, [r7, #12]
 800363c:	f7ff fedc 	bl	80033f8 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	3307      	adds	r3, #7
 8003644:	60fb      	str	r3, [r7, #12]
		tmp_pointer++;
	}//terminou de inicializar os campos de address

	tmp_pointer = &CONFIG;// tmp_pointer tem de percorrer os registradores 3 vezes
	//inicializa os campos size
	for(i=0x00;i<=0x09;i++){
 8003646:	7afb      	ldrb	r3, [r7, #11]
 8003648:	3301      	adds	r3, #1
 800364a:	72fb      	strb	r3, [r7, #11]
 800364c:	e7f1      	b.n	8003632 <_ZN16NRF_REGISTER_MAPC1Ev+0x16a>
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x0a;i<=0x0b;i++){
 800364e:	230a      	movs	r3, #10
 8003650:	72fb      	strb	r3, [r7, #11]
 8003652:	7afb      	ldrb	r3, [r7, #11]
 8003654:	2b0b      	cmp	r3, #11
 8003656:	d80a      	bhi.n	800366e <_ZN16NRF_REGISTER_MAPC1Ev+0x1a6>
		tmp_pointer->set_size(5);
 8003658:	2105      	movs	r1, #5
 800365a:	68f8      	ldr	r0, [r7, #12]
 800365c:	f7ff fecc 	bl	80033f8 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	3307      	adds	r3, #7
 8003664:	60fb      	str	r3, [r7, #12]
	//inicializa os campos size
	for(i=0x00;i<=0x09;i++){
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x0a;i<=0x0b;i++){
 8003666:	7afb      	ldrb	r3, [r7, #11]
 8003668:	3301      	adds	r3, #1
 800366a:	72fb      	strb	r3, [r7, #11]
 800366c:	e7f1      	b.n	8003652 <_ZN16NRF_REGISTER_MAPC1Ev+0x18a>
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x0c;i<=0x0f;i++){
 800366e:	230c      	movs	r3, #12
 8003670:	72fb      	strb	r3, [r7, #11]
 8003672:	7afb      	ldrb	r3, [r7, #11]
 8003674:	2b0f      	cmp	r3, #15
 8003676:	d80a      	bhi.n	800368e <_ZN16NRF_REGISTER_MAPC1Ev+0x1c6>
		tmp_pointer->set_size(1);
 8003678:	2101      	movs	r1, #1
 800367a:	68f8      	ldr	r0, [r7, #12]
 800367c:	f7ff febc 	bl	80033f8 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	3307      	adds	r3, #7
 8003684:	60fb      	str	r3, [r7, #12]
	}
	for(i=0x0a;i<=0x0b;i++){
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x0c;i<=0x0f;i++){
 8003686:	7afb      	ldrb	r3, [r7, #11]
 8003688:	3301      	adds	r3, #1
 800368a:	72fb      	strb	r3, [r7, #11]
 800368c:	e7f1      	b.n	8003672 <_ZN16NRF_REGISTER_MAPC1Ev+0x1aa>
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x10;i<=0x10;i++){
 800368e:	2310      	movs	r3, #16
 8003690:	72fb      	strb	r3, [r7, #11]
 8003692:	7afb      	ldrb	r3, [r7, #11]
 8003694:	2b10      	cmp	r3, #16
 8003696:	d80a      	bhi.n	80036ae <_ZN16NRF_REGISTER_MAPC1Ev+0x1e6>
		tmp_pointer->set_size(5);
 8003698:	2105      	movs	r1, #5
 800369a:	68f8      	ldr	r0, [r7, #12]
 800369c:	f7ff feac 	bl	80033f8 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	3307      	adds	r3, #7
 80036a4:	60fb      	str	r3, [r7, #12]
	}
	for(i=0x0c;i<=0x0f;i++){
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}
	for(i=0x10;i<=0x10;i++){
 80036a6:	7afb      	ldrb	r3, [r7, #11]
 80036a8:	3301      	adds	r3, #1
 80036aa:	72fb      	strb	r3, [r7, #11]
 80036ac:	e7f1      	b.n	8003692 <_ZN16NRF_REGISTER_MAPC1Ev+0x1ca>
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x11;i<=0x19;i++){
 80036ae:	2311      	movs	r3, #17
 80036b0:	72fb      	strb	r3, [r7, #11]
 80036b2:	7afb      	ldrb	r3, [r7, #11]
 80036b4:	2b19      	cmp	r3, #25
 80036b6:	d80a      	bhi.n	80036ce <_ZN16NRF_REGISTER_MAPC1Ev+0x206>
		tmp_pointer->set_size(1);
 80036b8:	2101      	movs	r1, #1
 80036ba:	68f8      	ldr	r0, [r7, #12]
 80036bc:	f7ff fe9c 	bl	80033f8 <_ZN8REGISTER8set_sizeEh>
		tmp_pointer++;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	3307      	adds	r3, #7
 80036c4:	60fb      	str	r3, [r7, #12]
	}
	for(i=0x10;i<=0x10;i++){
		tmp_pointer->set_size(5);
		tmp_pointer++;
	}
	for(i=0x11;i<=0x19;i++){
 80036c6:	7afb      	ldrb	r3, [r7, #11]
 80036c8:	3301      	adds	r3, #1
 80036ca:	72fb      	strb	r3, [r7, #11]
 80036cc:	e7f1      	b.n	80036b2 <_ZN16NRF_REGISTER_MAPC1Ev+0x1ea>
		tmp_pointer->set_size(1);
		tmp_pointer++;
	}//terminou de inicializar os campos de size

	//inicializa os campos content
	(CONFIG).content[0] = 0b1000;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2208      	movs	r2, #8
 80036d2:	719a      	strb	r2, [r3, #6]
	(EN_AA).content[0] = 0b111111;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	223f      	movs	r2, #63	; 0x3f
 80036d8:	735a      	strb	r2, [r3, #13]
	(EN_RXADDR).content[0] = 0b11;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2203      	movs	r2, #3
 80036de:	751a      	strb	r2, [r3, #20]
	(SETUP_AW).content[0] = 0b11;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2203      	movs	r2, #3
 80036e4:	76da      	strb	r2, [r3, #27]
	(SETUP_RETR).content[0] = 0b11;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2203      	movs	r2, #3
 80036ea:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	(RF_CH).content[0] = 0b10;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2202      	movs	r2, #2
 80036f2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	(RF_SETUP).content[0] = 0b1111;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	220f      	movs	r2, #15
 80036fa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	(STATUS).content[0] = 0b1110;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	220e      	movs	r2, #14
 8003702:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	(OBSERVE_TX).content[0] = 0b0;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	(CD).content[0] = 0b0;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

	for(i=0;i<5;i++){
 8003716:	2300      	movs	r3, #0
 8003718:	72fb      	strb	r3, [r7, #11]
 800371a:	7afb      	ldrb	r3, [r7, #11]
 800371c:	2b04      	cmp	r3, #4
 800371e:	d809      	bhi.n	8003734 <_ZN16NRF_REGISTER_MAPC1Ev+0x26c>
		(RX_ADDR_P0).content[i] = 0xe7;
 8003720:	7afb      	ldrb	r3, [r7, #11]
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	4413      	add	r3, r2
 8003726:	22e7      	movs	r2, #231	; 0xe7
 8003728:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	(RF_SETUP).content[0] = 0b1111;
	(STATUS).content[0] = 0b1110;
	(OBSERVE_TX).content[0] = 0b0;
	(CD).content[0] = 0b0;

	for(i=0;i<5;i++){
 800372c:	7afb      	ldrb	r3, [r7, #11]
 800372e:	3301      	adds	r3, #1
 8003730:	72fb      	strb	r3, [r7, #11]
 8003732:	e7f2      	b.n	800371a <_ZN16NRF_REGISTER_MAPC1Ev+0x252>
		(RX_ADDR_P0).content[i] = 0xe7;
	}
	for(i=0;i<5;i++){
 8003734:	2300      	movs	r3, #0
 8003736:	72fb      	strb	r3, [r7, #11]
 8003738:	7afb      	ldrb	r3, [r7, #11]
 800373a:	2b04      	cmp	r3, #4
 800373c:	d809      	bhi.n	8003752 <_ZN16NRF_REGISTER_MAPC1Ev+0x28a>
		(RX_ADDR_P1).content[i] = 0xc2;
 800373e:	7afb      	ldrb	r3, [r7, #11]
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	4413      	add	r3, r2
 8003744:	22c2      	movs	r2, #194	; 0xc2
 8003746:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	(CD).content[0] = 0b0;

	for(i=0;i<5;i++){
		(RX_ADDR_P0).content[i] = 0xe7;
	}
	for(i=0;i<5;i++){
 800374a:	7afb      	ldrb	r3, [r7, #11]
 800374c:	3301      	adds	r3, #1
 800374e:	72fb      	strb	r3, [r7, #11]
 8003750:	e7f2      	b.n	8003738 <_ZN16NRF_REGISTER_MAPC1Ev+0x270>
		(RX_ADDR_P1).content[i] = 0xc2;
	}
	(RX_ADDR_P2).content[0] = 0xc3;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	22c3      	movs	r2, #195	; 0xc3
 8003756:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	(RX_ADDR_P3).content[0] = 0xc4;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	22c4      	movs	r2, #196	; 0xc4
 800375e:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
	(RX_ADDR_P4).content[0] = 0xc5;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	22c5      	movs	r2, #197	; 0xc5
 8003766:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
	(RX_ADDR_P5).content[0] = 0xc6;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	22c6      	movs	r2, #198	; 0xc6
 800376e:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
	for(i=0;i<5;i++){
 8003772:	2300      	movs	r3, #0
 8003774:	72fb      	strb	r3, [r7, #11]
 8003776:	7afb      	ldrb	r3, [r7, #11]
 8003778:	2b04      	cmp	r3, #4
 800377a:	d80b      	bhi.n	8003794 <_ZN16NRF_REGISTER_MAPC1Ev+0x2cc>
		(TX_ADDR).content[i] = 0xe7;
 800377c:	7afb      	ldrb	r3, [r7, #11]
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	4413      	add	r3, r2
 8003782:	22e7      	movs	r2, #231	; 0xe7
 8003784:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
	}
	(RX_ADDR_P2).content[0] = 0xc3;
	(RX_ADDR_P3).content[0] = 0xc4;
	(RX_ADDR_P4).content[0] = 0xc5;
	(RX_ADDR_P5).content[0] = 0xc6;
	for(i=0;i<5;i++){
 8003788:	7afb      	ldrb	r3, [r7, #11]
 800378a:	3301      	adds	r3, #1
 800378c:	72fb      	strb	r3, [r7, #11]
 800378e:	e7f2      	b.n	8003776 <_ZN16NRF_REGISTER_MAPC1Ev+0x2ae>
 8003790:	08005420 	.word	0x08005420
		(TX_ADDR).content[i] = 0xe7;
	}
	(RX_PW_P0).content[0] = 0x00;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
	(RX_PW_P1).content[0] = 0x00;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	(RX_PW_P2).content[0] = 0x00;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2200      	movs	r2, #0
 80037a8:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
	(RX_PW_P3).content[0] = 0x00;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
	(RX_PW_P4).content[0] = 0x00;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
	(RX_PW_P5).content[0] = 0x00;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	(FIFO_STATUS).content[0] = 0b10001;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2211      	movs	r2, #17
 80037c8:	f883 20a7 	strb.w	r2, [r3, #167]	; 0xa7
	(DYNPD).content[0] = 0x00;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
	(FEATURE).content[0] = 0x00;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	//terminou de inicializar os campos de content
}
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	4618      	mov	r0, r3
 80037e0:	3710      	adds	r7, #16
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop

080037e8 <_ZN3NRF10W_REGISTEREhhPh>:
	uint8_t RECEIVE(uint8_t* data);
	uint8_t SEND(uint8_t* data, uint8_t size = 5);
	void W_ACK_PAYLOAD(uint8_t pipe,uint8_t* pointer,uint8_t number);
	void FLUSH_TX();
	void FLUSH_RX();
	int W_REGISTER(uint8_t adress, uint8_t size,uint8_t* value) {return SPI::W_REGISTER(adress, size,value); };//WORKED! but SPI seems too much fast to NRF
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	607b      	str	r3, [r7, #4]
 80037f2:	460b      	mov	r3, r1
 80037f4:	72fb      	strb	r3, [r7, #11]
 80037f6:	4613      	mov	r3, r2
 80037f8:	72bb      	strb	r3, [r7, #10]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f103 00bc 	add.w	r0, r3, #188	; 0xbc
 8003800:	7aba      	ldrb	r2, [r7, #10]
 8003802:	7af9      	ldrb	r1, [r7, #11]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f7ff fcf9 	bl	80031fc <_ZN3SPI10W_REGISTEREhhPh>
 800380a:	4603      	mov	r3, r0
 800380c:	4618      	mov	r0, r3
 800380e:	3710      	adds	r7, #16
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <_ZN3NRF10R_REGISTEREhhPh>:
	int R_REGISTER(uint8_t adress, uint8_t size,uint8_t* pointer) {return SPI::R_REGISTER(adress, size, pointer); };//WORKED!
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	60f8      	str	r0, [r7, #12]
 800381c:	607b      	str	r3, [r7, #4]
 800381e:	460b      	mov	r3, r1
 8003820:	72fb      	strb	r3, [r7, #11]
 8003822:	4613      	mov	r3, r2
 8003824:	72bb      	strb	r3, [r7, #10]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f103 00bc 	add.w	r0, r3, #188	; 0xbc
 800382c:	7aba      	ldrb	r2, [r7, #10]
 800382e:	7af9      	ldrb	r1, [r7, #11]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f7ff fd05 	bl	8003240 <_ZN3SPI10R_REGISTEREhhPh>
 8003836:	4603      	mov	r3, r0
 8003838:	4618      	mov	r0, r3
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <_ZN3NRFC1EP12GPIO_TypeDeftS1_tP11SPI_TypeDefS1_tS1_tS1_tS1_t>:
#include "stm32f4_discovery.h"
#include "stm32f4xx_gpio.h"
#include "CONFIG.h"
#include "NRF24.h"

NRF::NRF(GPIO_TypeDef* CE_GPIO,uint16_t CE_Pin,
 8003840:	b590      	push	{r4, r7, lr}
 8003842:	b08f      	sub	sp, #60	; 0x3c
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	603b      	str	r3, [r7, #0]
 800384c:	4613      	mov	r3, r2
 800384e:	80fb      	strh	r3, [r7, #6]
		GPIO_TypeDef* IRQ_GPIO,uint16_t IRQ_Pin,
		SPI_TypeDef* NRF_SPI,GPIO_TypeDef* NRF_CS_GPIO,uint16_t NRF_CS_Pin,
		GPIO_TypeDef* SCK_GPIO,uint16_t SCK_Pin,
		GPIO_TypeDef* MISO_GPIO,uint16_t MISO_Pin,
		GPIO_TypeDef* MOSI_GPIO,uint16_t MOSI_Pin):
	SPI(NRF_SPI,NRF_CS_GPIO,NRF_CS_Pin), NRF_REGISTER_MAP(){
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f103 00bc 	add.w	r0, r3, #188	; 0xbc
 8003856:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800385a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800385c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800385e:	f7ff fb8f 	bl	8002f80 <_ZN3SPIC1EP11SPI_TypeDefP12GPIO_TypeDeft>
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	4618      	mov	r0, r3
 8003866:	f7ff fe2f 	bl	80034c8 <_ZN16NRF_REGISTER_MAPC1Ev>
 800386a:	4a7e      	ldr	r2, [pc, #504]	; (8003a64 <_ZN3NRFC1EP12GPIO_TypeDeftS1_tP11SPI_TypeDefS1_tS1_tS1_tS1_t+0x224>)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	601a      	str	r2, [r3, #0]
	NRF_CE_GPIO = CE_GPIO;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	68ba      	ldr	r2, [r7, #8]
 8003874:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	NRF_CE_Pin 	= CE_Pin;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	88fa      	ldrh	r2, [r7, #6]
 800387c:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
	NRF_IRQ_GPIO= IRQ_GPIO;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	683a      	ldr	r2, [r7, #0]
 8003884:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	NRF_IRQ_Pin = IRQ_Pin;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800388e:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4

	//ENABLE the clock of NRF_CE_GPIO
	GPIO_Clock_Cmd(NRF_CE_GPIO,ENABLE);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8003898:	2101      	movs	r1, #1
 800389a:	4618      	mov	r0, r3
 800389c:	f000 fd44 	bl	8004328 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>

	//CE GPIO configuration
	GPIO_InitTypeDef GPIO_CE_initstruct;
	GPIO_CE_initstruct.GPIO_Mode	= GPIO_Mode_OUT;
 80038a0:	2301      	movs	r3, #1
 80038a2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	GPIO_CE_initstruct.GPIO_OType	= GPIO_OType_PP;
 80038a6:	2300      	movs	r3, #0
 80038a8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GPIO_CE_initstruct.GPIO_Pin 	= NRF_CE_Pin;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 80038b2:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_CE_initstruct.GPIO_PuPd 	= GPIO_PuPd_NOPULL;
 80038b4:	2300      	movs	r3, #0
 80038b6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	GPIO_CE_initstruct.GPIO_Speed	= GPIO_Speed_50MHz;
 80038ba:	2302      	movs	r3, #2
 80038bc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	GPIO_Init(NRF_CE_GPIO, &GPIO_CE_initstruct);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80038c6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80038ca:	4611      	mov	r1, r2
 80038cc:	4618      	mov	r0, r3
 80038ce:	f001 f9f5 	bl	8004cbc <GPIO_Init>
	 * configura como input, habilita a interrupção,
	 * conecta ao EXTI
	 */

	//enables the SYSCFG clock
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 80038d2:	2101      	movs	r1, #1
 80038d4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80038d8:	f001 f9d0 	bl	8004c7c <RCC_APB2PeriphClockCmd>

	GPIO_Clock_Cmd(NRF_IRQ_GPIO,ENABLE);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80038e2:	2101      	movs	r1, #1
 80038e4:	4618      	mov	r0, r3
 80038e6:	f000 fd1f 	bl	8004328 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>
	GPIO_InitTypeDef GPIO_IRQ_initstruct;
	GPIO_IRQ_initstruct.GPIO_Pin	= NRF_IRQ_Pin;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 80038f0:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_IRQ_initstruct.GPIO_Mode	= GPIO_Mode_IN;
 80038f2:	2300      	movs	r3, #0
 80038f4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	GPIO_IRQ_initstruct.GPIO_OType	= GPIO_OType_PP;
 80038f8:	2300      	movs	r3, #0
 80038fa:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	GPIO_IRQ_initstruct.GPIO_PuPd	= GPIO_PuPd_UP;
 80038fe:	2301      	movs	r3, #1
 8003900:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	GPIO_IRQ_initstruct.GPIO_Speed	= GPIO_Speed_50MHz;
 8003904:	2302      	movs	r3, #2
 8003906:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	GPIO_Init(NRF_IRQ_GPIO,&GPIO_IRQ_initstruct);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8003910:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003914:	4611      	mov	r1, r2
 8003916:	4618      	mov	r0, r3
 8003918:	f001 f9d0 	bl	8004cbc <GPIO_Init>

	//TODO: experimentar inicializar o clock do SYSCFG depois do clock do IRQ_GPIO

	EXTI_InitTypeDef EXTI_cfg;
	EXTI_cfg.EXTI_Line		= EXTI_Line(NRF_IRQ_Pin);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 8003922:	4618      	mov	r0, r3
 8003924:	f000 ff3a 	bl	800479c <_Z9EXTI_Linet>
 8003928:	4603      	mov	r3, r0
 800392a:	623b      	str	r3, [r7, #32]
	EXTI_cfg.EXTI_LineCmd	= ENABLE;
 800392c:	2301      	movs	r3, #1
 800392e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	EXTI_cfg.EXTI_Mode		= EXTI_Mode_Interrupt;
 8003932:	2300      	movs	r3, #0
 8003934:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	EXTI_cfg.EXTI_Trigger	= EXTI_Trigger_Falling;
 8003938:	230c      	movs	r3, #12
 800393a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	EXTI_Init(&EXTI_cfg);
 800393e:	f107 0320 	add.w	r3, r7, #32
 8003942:	4618      	mov	r0, r3
 8003944:	f001 fab2 	bl	8004eac <EXTI_Init>

	NVIC_InitTypeDef NVIC_cfg;
	NVIC_cfg.NVIC_IRQChannel					= EXTIx_IRQn(NRF_IRQ_Pin);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 800394e:	4618      	mov	r0, r3
 8003950:	f000 feba 	bl	80046c8 <_Z10EXTIx_IRQnt>
 8003954:	4603      	mov	r3, r0
 8003956:	b2db      	uxtb	r3, r3
 8003958:	773b      	strb	r3, [r7, #28]
	NVIC_cfg.NVIC_IRQChannelCmd					= ENABLE;
 800395a:	2301      	movs	r3, #1
 800395c:	77fb      	strb	r3, [r7, #31]
	NVIC_cfg.NVIC_IRQChannelPreemptionPriority	= 0x0f;	//lower priority, can be preempted
 800395e:	230f      	movs	r3, #15
 8003960:	777b      	strb	r3, [r7, #29]
	NVIC_cfg.NVIC_IRQChannelSubPriority			= 0x0f;	//lower priority, can be preempted
 8003962:	230f      	movs	r3, #15
 8003964:	77bb      	strb	r3, [r7, #30]
	NVIC_Init(&NVIC_cfg);
 8003966:	f107 031c 	add.w	r3, r7, #28
 800396a:	4618      	mov	r0, r3
 800396c:	f001 fc32 	bl	80051d4 <NVIC_Init>

	SYSCFG_EXTILineConfig(EXTI_PortSource(NRF_IRQ_GPIO),EXTI_PinSource(NRF_IRQ_Pin));
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8003976:	4618      	mov	r0, r3
 8003978:	f000 ff80 	bl	800487c <_Z15EXTI_PortSourceP12GPIO_TypeDef>
 800397c:	4603      	mov	r3, r0
 800397e:	461c      	mov	r4, r3
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 8003986:	4618      	mov	r0, r3
 8003988:	f000 fff0 	bl	800496c <_Z14EXTI_PinSourcet>
 800398c:	4603      	mov	r3, r0
 800398e:	4619      	mov	r1, r3
 8003990:	4620      	mov	r0, r4
 8003992:	f001 f853 	bl	8004a3c <SYSCFG_EXTILineConfig>

	//MOSI, MISO, SCK GPIO configuration
	GPIO_InitTypeDef GPIO_SPI_Pins_initstruct;
	GPIO_SPI_Pins_initstruct.GPIO_Mode	= GPIO_Mode_AF;
 8003996:	2302      	movs	r3, #2
 8003998:	763b      	strb	r3, [r7, #24]
	GPIO_SPI_Pins_initstruct.GPIO_OType = GPIO_OType_PP;
 800399a:	2300      	movs	r3, #0
 800399c:	76bb      	strb	r3, [r7, #26]
	GPIO_SPI_Pins_initstruct.GPIO_PuPd	= GPIO_PuPd_NOPULL;
 800399e:	2300      	movs	r3, #0
 80039a0:	76fb      	strb	r3, [r7, #27]
	GPIO_SPI_Pins_initstruct.GPIO_Speed = GPIO_Speed_50MHz;
 80039a2:	2302      	movs	r3, #2
 80039a4:	767b      	strb	r3, [r7, #25]

	GPIO_Clock_Cmd(SCK_GPIO, ENABLE);
 80039a6:	2101      	movs	r1, #1
 80039a8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80039aa:	f000 fcbd 	bl	8004328 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>
	GPIO_SPI_Pins_initstruct.GPIO_Pin = SCK_Pin;
 80039ae:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80039b2:	617b      	str	r3, [r7, #20]
	GPIO_Init(SCK_GPIO, &GPIO_SPI_Pins_initstruct);
 80039b4:	f107 0314 	add.w	r3, r7, #20
 80039b8:	4619      	mov	r1, r3
 80039ba:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80039bc:	f001 f97e 	bl	8004cbc <GPIO_Init>

	GPIO_Clock_Cmd(MISO_GPIO, ENABLE);
 80039c0:	2101      	movs	r1, #1
 80039c2:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80039c4:	f000 fcb0 	bl	8004328 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>
	GPIO_SPI_Pins_initstruct.GPIO_Pin = MISO_Pin;
 80039c8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80039cc:	617b      	str	r3, [r7, #20]
	GPIO_Init(MISO_GPIO, &GPIO_SPI_Pins_initstruct);
 80039ce:	f107 0314 	add.w	r3, r7, #20
 80039d2:	4619      	mov	r1, r3
 80039d4:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80039d6:	f001 f971 	bl	8004cbc <GPIO_Init>

	GPIO_Clock_Cmd(MOSI_GPIO, ENABLE);
 80039da:	2101      	movs	r1, #1
 80039dc:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80039de:	f000 fca3 	bl	8004328 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>
	GPIO_SPI_Pins_initstruct.GPIO_Pin = MOSI_Pin;
 80039e2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80039e6:	617b      	str	r3, [r7, #20]
	GPIO_Init(MOSI_GPIO, &GPIO_SPI_Pins_initstruct);
 80039e8:	f107 0314 	add.w	r3, r7, #20
 80039ec:	4619      	mov	r1, r3
 80039ee:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80039f0:	f001 f964 	bl	8004cbc <GPIO_Init>

	//SPI1 CONFIG MOSI, MISO, SCK
	GPIO_PinAFConfig(SCK_GPIO , GPIO_PinSource(SCK_Pin) , GPIO_AF_SPIx(NRF_SPI));
 80039f4:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80039f8:	4618      	mov	r0, r3
 80039fa:	f000 fda7 	bl	800454c <_Z14GPIO_PinSourcet>
 80039fe:	4603      	mov	r3, r0
 8003a00:	461c      	mov	r4, r3
 8003a02:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003a04:	f000 fe0c 	bl	8004620 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	4621      	mov	r1, r4
 8003a0e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8003a10:	f001 fa02 	bl	8004e18 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(MISO_GPIO, GPIO_PinSource(MISO_Pin), GPIO_AF_SPIx(NRF_SPI));
 8003a14:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f000 fd97 	bl	800454c <_Z14GPIO_PinSourcet>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	461c      	mov	r4, r3
 8003a22:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003a24:	f000 fdfc 	bl	8004620 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	4621      	mov	r1, r4
 8003a2e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8003a30:	f001 f9f2 	bl	8004e18 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(MOSI_GPIO, GPIO_PinSource(MOSI_Pin), GPIO_AF_SPIx(NRF_SPI));
 8003a34:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f000 fd87 	bl	800454c <_Z14GPIO_PinSourcet>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	461c      	mov	r4, r3
 8003a42:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003a44:	f000 fdec 	bl	8004620 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	4621      	mov	r1, r4
 8003a4e:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003a50:	f001 f9e2 	bl	8004e18 <GPIO_PinAFConfig>

	//finalizada a etapa de configuração, faz o Power Up
	begin();
 8003a54:	68f8      	ldr	r0, [r7, #12]
 8003a56:	f000 f82b 	bl	8003ab0 <_ZN3NRF5beginEv>
}
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	373c      	adds	r7, #60	; 0x3c
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd90      	pop	{r4, r7, pc}
 8003a64:	08005430 	.word	0x08005430

08003a68 <_ZN3NRF9ASSERT_CEEi>:

//Chip Enable ativa o modo RX ou TX
void NRF::ASSERT_CE(int STATE){
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
	if(STATE==SET){
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d10a      	bne.n	8003a8e <_ZN3NRF9ASSERT_CEEi+0x26>
		GPIO_SetBits(NRF_CE_GPIO,NRF_CE_Pin);//CE=HIGH põe o NRF em TX
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 8003a84:	4619      	mov	r1, r3
 8003a86:	4610      	mov	r0, r2
 8003a88:	f001 f9a6 	bl	8004dd8 <GPIO_SetBits>
	}else if(STATE==RESET){
		GPIO_ResetBits(NRF_CE_GPIO,NRF_CE_Pin);//CE=LOW põe o NRF em RX
	}
}
 8003a8c:	e00c      	b.n	8003aa8 <_ZN3NRF9ASSERT_CEEi+0x40>

//Chip Enable ativa o modo RX ou TX
void NRF::ASSERT_CE(int STATE){
	if(STATE==SET){
		GPIO_SetBits(NRF_CE_GPIO,NRF_CE_Pin);//CE=HIGH põe o NRF em TX
	}else if(STATE==RESET){
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d109      	bne.n	8003aa8 <_ZN3NRF9ASSERT_CEEi+0x40>
		GPIO_ResetBits(NRF_CE_GPIO,NRF_CE_Pin);//CE=LOW põe o NRF em RX
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	4610      	mov	r0, r2
 8003aa4:	f001 f9a8 	bl	8004df8 <GPIO_ResetBits>
	}
}
 8003aa8:	bf00      	nop
 8003aaa:	3708      	adds	r7, #8
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <_ZN3NRF5beginEv>:

//supõe que o NRF estava desligado e põe ele em standby-I
void NRF::begin(){
 8003ab0:	b590      	push	{r4, r7, lr}
 8003ab2:	b085      	sub	sp, #20
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
	Delay_ms(11);
 8003ab8:	200b      	movs	r0, #11
 8003aba:	f000 fc11 	bl	80042e0 <_Z8Delay_msm>

	ASSERT_CS(SET);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	33bc      	adds	r3, #188	; 0xbc
 8003ac2:	2101      	movs	r1, #1
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7ff fabb 	bl	8003040 <_ZN3SPI9ASSERT_CSEi>
	ASSERT_CE(RESET);
 8003aca:	2100      	movs	r1, #0
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	f7ff ffcb 	bl	8003a68 <_ZN3NRF9ASSERT_CEEi>

	//lê CONFIG
	uint8_t config;

	R_REGISTER(0x00,1, &config);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	3304      	adds	r3, #4
 8003ad8:	681c      	ldr	r4, [r3, #0]
 8003ada:	f107 030f 	add.w	r3, r7, #15
 8003ade:	2201      	movs	r2, #1
 8003ae0:	2100      	movs	r1, #0
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	47a0      	blx	r4

	//faz PWR_UP=1, todas as interrupções são refletidas no pino de IRQ
	config = 0b00000010;
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	73fb      	strb	r3, [r7, #15]

	//grava o novo valor de CONFIG
	W_REGISTER(0x00,1,&config);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681c      	ldr	r4, [r3, #0]
 8003af0:	f107 030f 	add.w	r3, r7, #15
 8003af4:	2201      	movs	r2, #1
 8003af6:	2100      	movs	r1, #0
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	47a0      	blx	r4
	Delay_ms(1);
 8003afc:	2001      	movs	r0, #1
 8003afe:	f000 fbef 	bl	80042e0 <_Z8Delay_msm>

	//Renault: escreveu 1 em 3 flags  que precisam ser  limpas no início (RX_DR,TX_DS,MAX_RT)
	uint8_t status = RX_DR_MASK|TX_DS_MASK|MAX_RT_MASK;
 8003b02:	2370      	movs	r3, #112	; 0x70
 8003b04:	73bb      	strb	r3, [r7, #14]
	W_REGISTER(0x07,1,&status);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681c      	ldr	r4, [r3, #0]
 8003b0c:	f107 030e 	add.w	r3, r7, #14
 8003b10:	2201      	movs	r2, #1
 8003b12:	2107      	movs	r1, #7
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	47a0      	blx	r4

	Delay_ms(2);//tempo de startup
 8003b18:	2002      	movs	r0, #2
 8003b1a:	f000 fbe1 	bl	80042e0 <_Z8Delay_msm>
	return;
 8003b1e:	bf00      	nop
}
 8003b20:	3714      	adds	r7, #20
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd90      	pop	{r4, r7, pc}
 8003b26:	bf00      	nop

08003b28 <_ZN3NRF12stdbyI_to_TXEh>:

void NRF::stdbyI_to_TX(uint8_t channel){
 8003b28:	b590      	push	{r4, r7, lr}
 8003b2a:	b085      	sub	sp, #20
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	460b      	mov	r3, r1
 8003b32:	70fb      	strb	r3, [r7, #3]
	uint8_t config;
	R_REGISTER(0x00,1,&config);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	3304      	adds	r3, #4
 8003b3a:	681c      	ldr	r4, [r3, #0]
 8003b3c:	f107 030f 	add.w	r3, r7, #15
 8003b40:	2201      	movs	r2, #1
 8003b42:	2100      	movs	r1, #0
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	47a0      	blx	r4
	Delay_ms(1);
 8003b48:	2001      	movs	r0, #1
 8003b4a:	f000 fbc9 	bl	80042e0 <_Z8Delay_msm>

	config &= 0b11111110;//makes PRIM_RX=0 (transmitter)
 8003b4e:	7bfb      	ldrb	r3, [r7, #15]
 8003b50:	f023 0301 	bic.w	r3, r3, #1
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	73fb      	strb	r3, [r7, #15]
	W_REGISTER(0x00,1,&config);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681c      	ldr	r4, [r3, #0]
 8003b5e:	f107 030f 	add.w	r3, r7, #15
 8003b62:	2201      	movs	r2, #1
 8003b64:	2100      	movs	r1, #0
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	47a0      	blx	r4
	Delay_ms(1);
 8003b6a:	2001      	movs	r0, #1
 8003b6c:	f000 fbb8 	bl	80042e0 <_Z8Delay_msm>

	RF_CH_setup(channel);//setup of frequency
 8003b70:	78fb      	ldrb	r3, [r7, #3]
 8003b72:	4619      	mov	r1, r3
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f000 f865 	bl	8003c44 <_ZN3NRF11RF_CH_setupEh>
	return;
 8003b7a:	bf00      	nop
}
 8003b7c:	3714      	adds	r7, #20
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd90      	pop	{r4, r7, pc}
 8003b82:	bf00      	nop

08003b84 <_ZN3NRF11EN_AA_setupEh>:
	RF_CH_setup(channel);//setup of frequency
	return;
}//WORKED!

//preenche o registrador EN_AA usando o valor ENAA_Px
void NRF::EN_AA_setup(uint8_t ENAA_Px){
 8003b84:	b590      	push	{r4, r7, lr}
 8003b86:	b085      	sub	sp, #20
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	70fb      	strb	r3, [r7, #3]
	uint8_t en_aa = ENAA_Px;
 8003b90:	78fb      	ldrb	r3, [r7, #3]
 8003b92:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x01,1,&en_aa);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681c      	ldr	r4, [r3, #0]
 8003b9a:	f107 030f 	add.w	r3, r7, #15
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	2101      	movs	r1, #1
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	47a0      	blx	r4
	Delay_ms(1);
 8003ba6:	2001      	movs	r0, #1
 8003ba8:	f000 fb9a 	bl	80042e0 <_Z8Delay_msm>
	
	return;
 8003bac:	bf00      	nop
}//WORKED!
 8003bae:	3714      	adds	r7, #20
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd90      	pop	{r4, r7, pc}

08003bb4 <_ZN3NRF15EN_RXADDR_setupEh>:

//preenche o registrador EN_RXADDR usando o valor ERX_Px
void NRF::EN_RXADDR_setup(uint8_t ERX_Px){
 8003bb4:	b590      	push	{r4, r7, lr}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	460b      	mov	r3, r1
 8003bbe:	70fb      	strb	r3, [r7, #3]
	uint8_t en_pipes = ERX_Px;
 8003bc0:	78fb      	ldrb	r3, [r7, #3]
 8003bc2:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x02,1,&en_pipes);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681c      	ldr	r4, [r3, #0]
 8003bca:	f107 030f 	add.w	r3, r7, #15
 8003bce:	2201      	movs	r2, #1
 8003bd0:	2102      	movs	r1, #2
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	47a0      	blx	r4
	Delay_ms(1);
 8003bd6:	2001      	movs	r0, #1
 8003bd8:	f000 fb82 	bl	80042e0 <_Z8Delay_msm>
	
	return;
 8003bdc:	bf00      	nop
}//WORKED!
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd90      	pop	{r4, r7, pc}

08003be4 <_ZN3NRF14SETUP_AW_setupEh>:

//preenche o registrador SETUP_AW, grava nele o valor AW
//AW deve ser construído usando as constantes AW_x_bytes
void NRF::SETUP_AW_setup(uint8_t AW){
 8003be4:	b590      	push	{r4, r7, lr}
 8003be6:	b085      	sub	sp, #20
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	460b      	mov	r3, r1
 8003bee:	70fb      	strb	r3, [r7, #3]
	uint8_t address_width = AW;
 8003bf0:	78fb      	ldrb	r3, [r7, #3]
 8003bf2:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x03,1,&address_width);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681c      	ldr	r4, [r3, #0]
 8003bfa:	f107 030f 	add.w	r3, r7, #15
 8003bfe:	2201      	movs	r2, #1
 8003c00:	2103      	movs	r1, #3
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	47a0      	blx	r4
	Delay_ms(1);
 8003c06:	2001      	movs	r0, #1
 8003c08:	f000 fb6a 	bl	80042e0 <_Z8Delay_msm>
	
	return;
 8003c0c:	bf00      	nop
}//WORKED!
 8003c0e:	3714      	adds	r7, #20
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd90      	pop	{r4, r7, pc}

08003c14 <_ZN3NRF16SETUP_RETR_setupEh>:

//Setup of Automatic Retransmission, fills the SETUP_RETR with ARconfig
//should be filled with one RETR_ARC and, optionally, one RETR_ARDelay value
void NRF::SETUP_RETR_setup(uint8_t setup_retries){
 8003c14:	b590      	push	{r4, r7, lr}
 8003c16:	b085      	sub	sp, #20
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	70fb      	strb	r3, [r7, #3]
	uint8_t ARconfig = setup_retries;
 8003c20:	78fb      	ldrb	r3, [r7, #3]
 8003c22:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x04,1,&ARconfig);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681c      	ldr	r4, [r3, #0]
 8003c2a:	f107 030f 	add.w	r3, r7, #15
 8003c2e:	2201      	movs	r2, #1
 8003c30:	2104      	movs	r1, #4
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	47a0      	blx	r4
	Delay_ms(1);
 8003c36:	2001      	movs	r0, #1
 8003c38:	f000 fb52 	bl	80042e0 <_Z8Delay_msm>
	
	return;
 8003c3c:	bf00      	nop
}//WORKED!
 8003c3e:	3714      	adds	r7, #20
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd90      	pop	{r4, r7, pc}

08003c44 <_ZN3NRF11RF_CH_setupEh>:

//preenche o registrador RF_CH, grava o valor rf_channel
void NRF::RF_CH_setup(uint8_t channel){
 8003c44:	b590      	push	{r4, r7, lr}
 8003c46:	b085      	sub	sp, #20
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	70fb      	strb	r3, [r7, #3]
	uint8_t rf_ch = channel;
 8003c50:	78fb      	ldrb	r3, [r7, #3]
 8003c52:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x05,1,&rf_ch);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681c      	ldr	r4, [r3, #0]
 8003c5a:	f107 030f 	add.w	r3, r7, #15
 8003c5e:	2201      	movs	r2, #1
 8003c60:	2105      	movs	r1, #5
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	47a0      	blx	r4
	Delay_ms(1);
 8003c66:	2001      	movs	r0, #1
 8003c68:	f000 fb3a 	bl	80042e0 <_Z8Delay_msm>
	
	return;
 8003c6c:	bf00      	nop
}//WORKED!
 8003c6e:	3714      	adds	r7, #20
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd90      	pop	{r4, r7, pc}

08003c74 <_ZN3NRF14RF_SETUP_setupEh>:

//preenche o registrador RF_SETUP, grava nele o valor configuration
void NRF::RF_SETUP_setup(uint8_t configuration){
 8003c74:	b590      	push	{r4, r7, lr}
 8003c76:	b085      	sub	sp, #20
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	70fb      	strb	r3, [r7, #3]
	uint8_t rf_setup =  configuration;
 8003c80:	78fb      	ldrb	r3, [r7, #3]
 8003c82:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x06,1,&rf_setup);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681c      	ldr	r4, [r3, #0]
 8003c8a:	f107 030f 	add.w	r3, r7, #15
 8003c8e:	2201      	movs	r2, #1
 8003c90:	2106      	movs	r1, #6
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	47a0      	blx	r4
	Delay_ms(1);
 8003c96:	2001      	movs	r0, #1
 8003c98:	f000 fb22 	bl	80042e0 <_Z8Delay_msm>
	
	return;
 8003c9c:	bf00      	nop
}//WORKED!
 8003c9e:	3714      	adds	r7, #20
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd90      	pop	{r4, r7, pc}

08003ca4 <_ZN3NRF16RX_ADDR_Px_setupEhPh>:

//preenche o registrador RX_ADDR_Px da pipe associada, usando o(s) byte(s) em pointer
void NRF::RX_ADDR_Px_setup(uint8_t RX_Pipe,uint8_t* pointer){
 8003ca4:	b590      	push	{r4, r7, lr}
 8003ca6:	b085      	sub	sp, #20
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	460b      	mov	r3, r1
 8003cae:	607a      	str	r2, [r7, #4]
 8003cb0:	72fb      	strb	r3, [r7, #11]
	if(RX_Pipe == RX_Pipe_0)
 8003cb2:	7afb      	ldrb	r3, [r7, #11]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d104      	bne.n	8003cc2 <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x1e>
		RX_ADDR_P0_setup(pointer);
 8003cb8:	6879      	ldr	r1, [r7, #4]
 8003cba:	68f8      	ldr	r0, [r7, #12]
 8003cbc:	f000 f81a 	bl	8003cf4 <_ZN3NRF16RX_ADDR_P0_setupEPh>
		//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
		W_REGISTER(0x0a+RX_Pipe,1,pointer);
		Delay_ms(1);
	
	}
	return;
 8003cc0:	e015      	b.n	8003cee <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x4a>

//preenche o registrador RX_ADDR_Px da pipe associada, usando o(s) byte(s) em pointer
void NRF::RX_ADDR_Px_setup(uint8_t RX_Pipe,uint8_t* pointer){
	if(RX_Pipe == RX_Pipe_0)
		RX_ADDR_P0_setup(pointer);
	else if(RX_Pipe == RX_Pipe_1)
 8003cc2:	7afb      	ldrb	r3, [r7, #11]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d104      	bne.n	8003cd2 <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x2e>
		RX_ADDR_P1_setup(pointer);
 8003cc8:	6879      	ldr	r1, [r7, #4]
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f000 f840 	bl	8003d50 <_ZN3NRF16RX_ADDR_P1_setupEPh>
		//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
		W_REGISTER(0x0a+RX_Pipe,1,pointer);
		Delay_ms(1);
	
	}
	return;
 8003cd0:	e00d      	b.n	8003cee <_ZN3NRF16RX_ADDR_Px_setupEhPh+0x4a>
		RX_ADDR_P0_setup(pointer);
	else if(RX_Pipe == RX_Pipe_1)
		RX_ADDR_P1_setup(pointer);
	else{
		//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
		W_REGISTER(0x0a+RX_Pipe,1,pointer);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681c      	ldr	r4, [r3, #0]
 8003cd8:	7afb      	ldrb	r3, [r7, #11]
 8003cda:	330a      	adds	r3, #10
 8003cdc:	b2d9      	uxtb	r1, r3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	47a0      	blx	r4
		Delay_ms(1);
 8003ce6:	2001      	movs	r0, #1
 8003ce8:	f000 fafa 	bl	80042e0 <_Z8Delay_msm>
	
	}
	return;
 8003cec:	bf00      	nop
}//WORKED!
 8003cee:	3714      	adds	r7, #20
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd90      	pop	{r4, r7, pc}

08003cf4 <_ZN3NRF16RX_ADDR_P0_setupEPh>:

//preenche o registrador RX_ADDR_P0 com os bytes em pointer, usa o número de bytes especificado por SETUP_AW
void NRF::RX_ADDR_P0_setup(uint8_t* pointer){
 8003cf4:	b590      	push	{r4, r7, lr}
 8003cf6:	b085      	sub	sp, #20
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
	uint8_t size;
	//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
	R_REGISTER(0x03,1,&size);//lê SETUP_AW e armazena em size (OBS:SETUP_AW armazena armazena address_width - 2)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	3304      	adds	r3, #4
 8003d04:	681c      	ldr	r4, [r3, #0]
 8003d06:	f107 030f 	add.w	r3, r7, #15
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	2103      	movs	r1, #3
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	47a0      	blx	r4

	//corrige os valores de size lidos
	if(size == AW_3_bytes)
 8003d12:	7bfb      	ldrb	r3, [r7, #15]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d101      	bne.n	8003d1c <_ZN3NRF16RX_ADDR_P0_setupEPh+0x28>
		size = 3;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	73fb      	strb	r3, [r7, #15]
	if(size == AW_4_bytes)
 8003d1c:	7bfb      	ldrb	r3, [r7, #15]
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d101      	bne.n	8003d26 <_ZN3NRF16RX_ADDR_P0_setupEPh+0x32>
		size = 4;
 8003d22:	2304      	movs	r3, #4
 8003d24:	73fb      	strb	r3, [r7, #15]
	if(size == AW_5_bytes)
 8003d26:	7bfb      	ldrb	r3, [r7, #15]
 8003d28:	2b03      	cmp	r3, #3
 8003d2a:	d101      	bne.n	8003d30 <_ZN3NRF16RX_ADDR_P0_setupEPh+0x3c>
		size = 5;
 8003d2c:	2305      	movs	r3, #5
 8003d2e:	73fb      	strb	r3, [r7, #15]
	//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
	W_REGISTER(0x0a,size,pointer);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681c      	ldr	r4, [r3, #0]
 8003d36:	7bfa      	ldrb	r2, [r7, #15]
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	210a      	movs	r1, #10
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	47a0      	blx	r4
	Delay_ms(1);
 8003d40:	2001      	movs	r0, #1
 8003d42:	f000 facd 	bl	80042e0 <_Z8Delay_msm>
	
	return;
 8003d46:	bf00      	nop
}//WORKED!
 8003d48:	3714      	adds	r7, #20
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd90      	pop	{r4, r7, pc}
 8003d4e:	bf00      	nop

08003d50 <_ZN3NRF16RX_ADDR_P1_setupEPh>:

//preenche o registrador RX_ADDR_P1 com os bytes em pointer, usa o número de bytes especificado por SETUP_AW
void NRF::RX_ADDR_P1_setup(uint8_t* pointer){
 8003d50:	b590      	push	{r4, r7, lr}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6039      	str	r1, [r7, #0]
	uint8_t size;
	//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
	R_REGISTER(0x03,1,&size);//lê SETUP_AW e armazena em size (OBS:SETUP_AW armazena armazena address_width - 2)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	3304      	adds	r3, #4
 8003d60:	681c      	ldr	r4, [r3, #0]
 8003d62:	f107 030f 	add.w	r3, r7, #15
 8003d66:	2201      	movs	r2, #1
 8003d68:	2103      	movs	r1, #3
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	47a0      	blx	r4

	//corrige os valores de size lidos
	if(size == AW_3_bytes)
 8003d6e:	7bfb      	ldrb	r3, [r7, #15]
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d101      	bne.n	8003d78 <_ZN3NRF16RX_ADDR_P1_setupEPh+0x28>
		size = 3;
 8003d74:	2303      	movs	r3, #3
 8003d76:	73fb      	strb	r3, [r7, #15]
	if(size == AW_4_bytes)
 8003d78:	7bfb      	ldrb	r3, [r7, #15]
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d101      	bne.n	8003d82 <_ZN3NRF16RX_ADDR_P1_setupEPh+0x32>
		size = 4;
 8003d7e:	2304      	movs	r3, #4
 8003d80:	73fb      	strb	r3, [r7, #15]
	if(size == AW_5_bytes)
 8003d82:	7bfb      	ldrb	r3, [r7, #15]
 8003d84:	2b03      	cmp	r3, #3
 8003d86:	d101      	bne.n	8003d8c <_ZN3NRF16RX_ADDR_P1_setupEPh+0x3c>
		size = 5;
 8003d88:	2305      	movs	r3, #5
 8003d8a:	73fb      	strb	r3, [r7, #15]
	//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
	W_REGISTER(0x0b,size,pointer);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681c      	ldr	r4, [r3, #0]
 8003d92:	7bfa      	ldrb	r2, [r7, #15]
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	210b      	movs	r1, #11
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	47a0      	blx	r4
	Delay_ms(1);
 8003d9c:	2001      	movs	r0, #1
 8003d9e:	f000 fa9f 	bl	80042e0 <_Z8Delay_msm>
	
	return;
 8003da2:	bf00      	nop
}//WORKED!
 8003da4:	3714      	adds	r7, #20
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd90      	pop	{r4, r7, pc}
 8003daa:	bf00      	nop

08003dac <_ZN3NRF14RX_PW_Px_setupEhh>:

//escreve o registrador RX_PW_Px correspondente a pipe, grava payload_width
void NRF::RX_PW_Px_setup(uint8_t RX_Pipe, uint8_t payload_width){
 8003dac:	b590      	push	{r4, r7, lr}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	460b      	mov	r3, r1
 8003db6:	70fb      	strb	r3, [r7, #3]
 8003db8:	4613      	mov	r3, r2
 8003dba:	70bb      	strb	r3, [r7, #2]
	uint8_t pw = payload_width;
 8003dbc:	78bb      	ldrb	r3, [r7, #2]
 8003dbe:	73fb      	strb	r3, [r7, #15]

	//TODO:melhorar a portabilidade, adicionar constantes com o endereço de cada registrador
	W_REGISTER(0x11+RX_Pipe,1,&pw);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681c      	ldr	r4, [r3, #0]
 8003dc6:	78fb      	ldrb	r3, [r7, #3]
 8003dc8:	3311      	adds	r3, #17
 8003dca:	b2d9      	uxtb	r1, r3
 8003dcc:	f107 030f 	add.w	r3, r7, #15
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	47a0      	blx	r4
	Delay_ms(1);
 8003dd6:	2001      	movs	r0, #1
 8003dd8:	f000 fa82 	bl	80042e0 <_Z8Delay_msm>
	
	return;
 8003ddc:	bf00      	nop
}//WORKED!
 8003dde:	3714      	adds	r7, #20
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd90      	pop	{r4, r7, pc}

08003de4 <_ZN3NRF13FEATURE_setupEh>:

void NRF::FEATURE_setup(uint8_t FEATURE){
 8003de4:	b590      	push	{r4, r7, lr}
 8003de6:	b085      	sub	sp, #20
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	460b      	mov	r3, r1
 8003dee:	70fb      	strb	r3, [r7, #3]
	uint8_t feature = FEATURE;
 8003df0:	78fb      	ldrb	r3, [r7, #3]
 8003df2:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x1d,1,&feature);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681c      	ldr	r4, [r3, #0]
 8003dfa:	f107 030f 	add.w	r3, r7, #15
 8003dfe:	2201      	movs	r2, #1
 8003e00:	211d      	movs	r1, #29
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	47a0      	blx	r4
	Delay_ms(1);
 8003e06:	2001      	movs	r0, #1
 8003e08:	f000 fa6a 	bl	80042e0 <_Z8Delay_msm>

	return;
 8003e0c:	bf00      	nop
}
 8003e0e:	3714      	adds	r7, #20
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd90      	pop	{r4, r7, pc}

08003e14 <_ZN3NRF11DYNPD_setupEh>:

void NRF::DYNPD_setup(uint8_t DYNPD){
 8003e14:	b590      	push	{r4, r7, lr}
 8003e16:	b085      	sub	sp, #20
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	70fb      	strb	r3, [r7, #3]
	uint8_t dynpd = DYNPD;
 8003e20:	78fb      	ldrb	r3, [r7, #3]
 8003e22:	73fb      	strb	r3, [r7, #15]

	W_REGISTER(0x1c,1,&dynpd);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681c      	ldr	r4, [r3, #0]
 8003e2a:	f107 030f 	add.w	r3, r7, #15
 8003e2e:	2201      	movs	r2, #1
 8003e30:	211c      	movs	r1, #28
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	47a0      	blx	r4
	Delay_ms(1);
 8003e36:	2001      	movs	r0, #1
 8003e38:	f000 fa52 	bl	80042e0 <_Z8Delay_msm>

	return;
 8003e3c:	bf00      	nop
}
 8003e3e:	3714      	adds	r7, #20
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd90      	pop	{r4, r7, pc}

08003e44 <_ZN3NRF10DATA_READYEv>:

//retorna 1 se o NRF24 recebeu alguma coisa, retorna 0 se ainda não recebeu nada
uint8_t NRF::DATA_READY(void){
 8003e44:	b590      	push	{r4, r7, lr}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
	uint8_t rx_empty=0;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	72fb      	strb	r3, [r7, #11]

	R_REGISTER(0x17,1,&rx_empty);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	3304      	adds	r3, #4
 8003e56:	681c      	ldr	r4, [r3, #0]
 8003e58:	f107 030b 	add.w	r3, r7, #11
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	2117      	movs	r1, #23
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	47a0      	blx	r4
	rx_empty &= RX_EMPTY_MASK;
 8003e64:	7afb      	ldrb	r3, [r7, #11]
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	72fb      	strb	r3, [r7, #11]

	uint8_t rx_dr;
	R_REGISTER(0x07,1,&rx_dr);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	3304      	adds	r3, #4
 8003e74:	681c      	ldr	r4, [r3, #0]
 8003e76:	f107 030a 	add.w	r3, r7, #10
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	2107      	movs	r1, #7
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	47a0      	blx	r4
	STD_ITER_DELAY
 8003e82:	2300      	movs	r3, #0
 8003e84:	60fb      	str	r3, [r7, #12]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f640 62e1 	movw	r2, #3809	; 0xee1
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	dc03      	bgt.n	8003e98 <_ZN3NRF10DATA_READYEv+0x54>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	3301      	adds	r3, #1
 8003e94:	60fb      	str	r3, [r7, #12]
 8003e96:	e7f6      	b.n	8003e86 <_ZN3NRF10DATA_READYEv+0x42>
	rx_dr &= RX_DR_MASK;
 8003e98:	7abb      	ldrb	r3, [r7, #10]
 8003e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	72bb      	strb	r3, [r7, #10]

	if(rx_dr || !rx_empty){
 8003ea2:	7abb      	ldrb	r3, [r7, #10]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d102      	bne.n	8003eae <_ZN3NRF10DATA_READYEv+0x6a>
 8003ea8:	7afb      	ldrb	r3, [r7, #11]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <_ZN3NRF10DATA_READYEv+0x6e>
		return 1;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e000      	b.n	8003eb4 <_ZN3NRF10DATA_READYEv+0x70>
	}
	else
		return 0;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3714      	adds	r7, #20
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd90      	pop	{r4, r7, pc}

08003ebc <_ZN3NRF4SENDEPhh>:
}

//tenta a transmissão
//data: ponteiro para os bytes a serem transmitidos; size: número de bytes a enviar
//retorna 1 se o NRF24 enviou alguma coisa(recebeu o ACK, caso esteja habilitado), retorna 0 se ainda não conseguiu enviar(ou não recebeu o ACK, caso esteja habilitado)
uint8_t NRF::SEND(uint8_t* data, uint8_t size){
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	71fb      	strb	r3, [r7, #7]
	W_TX_PAYLOAD(data,size);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	33bc      	adds	r3, #188	; 0xbc
 8003ece:	79fa      	ldrb	r2, [r7, #7]
 8003ed0:	68b9      	ldr	r1, [r7, #8]
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f7ff f9d0 	bl	8003278 <_ZN3SPI12W_TX_PAYLOADEPhh>
	for (int i=0;i<0x1dc4;i++);
 8003ed8:	2300      	movs	r3, #0
 8003eda:	617b      	str	r3, [r7, #20]
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	f641 52c3 	movw	r2, #7619	; 0x1dc3
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	dc03      	bgt.n	8003eee <_ZN3NRF4SENDEPhh+0x32>
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	3301      	adds	r3, #1
 8003eea:	617b      	str	r3, [r7, #20]
 8003eec:	e7f6      	b.n	8003edc <_ZN3NRF4SENDEPhh+0x20>

	//pulse on CE to start transmission
	ASSERT_CE(SET);
 8003eee:	2101      	movs	r1, #1
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f7ff fdb9 	bl	8003a68 <_ZN3NRF9ASSERT_CEEi>
	for (int i=0;i<0x1dc4;i++);//minimum pulse width = 10us, here we use 100us
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	613b      	str	r3, [r7, #16]
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	f641 52c3 	movw	r2, #7619	; 0x1dc3
 8003f00:	4293      	cmp	r3, r2
 8003f02:	dc03      	bgt.n	8003f0c <_ZN3NRF4SENDEPhh+0x50>
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	3301      	adds	r3, #1
 8003f08:	613b      	str	r3, [r7, #16]
 8003f0a:	e7f6      	b.n	8003efa <_ZN3NRF4SENDEPhh+0x3e>
	ASSERT_CE(RESET);
 8003f0c:	2100      	movs	r1, #0
 8003f0e:	68f8      	ldr	r0, [r7, #12]
 8003f10:	f7ff fdaa 	bl	8003a68 <_ZN3NRF9ASSERT_CEEi>

	//return TRANSMITTED();
}
 8003f14:	bf00      	nop
 8003f16:	4618      	mov	r0, r3
 8003f18:	3718      	adds	r7, #24
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop

08003f20 <_ZN3NRF11stop_listenEv>:
void NRF::start_listen(){
	ASSERT_CE(SET);
	return;
}

void NRF::stop_listen(){
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
	ASSERT_CE(RESET);
 8003f28:	2100      	movs	r1, #0
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f7ff fd9c 	bl	8003a68 <_ZN3NRF9ASSERT_CEEi>
	return;
 8003f30:	bf00      	nop
}
 8003f32:	3708      	adds	r7, #8
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <_ZN3NRF7RECEIVEEPh>:
 * Armazena em data a mensagem mais recente
 * lê todos os  pacotes na RX_FIFO, apenas o mais recente é passado
 * data: ponteiro que armazenará os bytes recebidos;
 * retorna 1 se o NRF24 recebeu alguma coisa, retorna 0 se ainda não conseguiu receber
 */
uint8_t NRF::RECEIVE(uint8_t* data){
 8003f38:	b590      	push	{r4, r7, lr}
 8003f3a:	b087      	sub	sp, #28
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	6039      	str	r1, [r7, #0]
	//passa aqui

	if(DATA_READY()){//verifica se recebeu algo
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f7ff ff7e 	bl	8003e44 <_ZN3NRF10DATA_READYEv>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	bf14      	ite	ne
 8003f4e:	2301      	movne	r3, #1
 8003f50:	2300      	moveq	r3, #0
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d052      	beq.n	8003ffe <_ZN3NRF7RECEIVEEPh+0xc6>

		ASSERT_CE(RESET);//para evitar problemas (novas interrupções)
 8003f58:	2100      	movs	r1, #0
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f7ff fd84 	bl	8003a68 <_ZN3NRF9ASSERT_CEEi>

		read_top_of_fifo:
		READ_RX_FIFO(data);
 8003f60:	6839      	ldr	r1, [r7, #0]
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f000 f850 	bl	8004008 <_ZN3NRF12READ_RX_FIFOEPh>

		uint8_t status,fifo_status;
		R_REGISTER(STATUS_ADDRESS,1,&status);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	3304      	adds	r3, #4
 8003f6e:	681c      	ldr	r4, [r3, #0]
 8003f70:	f107 030b 	add.w	r3, r7, #11
 8003f74:	2201      	movs	r2, #1
 8003f76:	2107      	movs	r1, #7
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	47a0      	blx	r4
		STD_ITER_DELAY
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	617b      	str	r3, [r7, #20]
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	f640 62e1 	movw	r2, #3809	; 0xee1
 8003f86:	4293      	cmp	r3, r2
 8003f88:	dc03      	bgt.n	8003f92 <_ZN3NRF7RECEIVEEPh+0x5a>
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	617b      	str	r3, [r7, #20]
 8003f90:	e7f6      	b.n	8003f80 <_ZN3NRF7RECEIVEEPh+0x48>

		//com CE=LOW, reseta a IRQ, conforme a product specification
		status |= RX_DR_MASK;
 8003f92:	7afb      	ldrb	r3, [r7, #11]
 8003f94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	72fb      	strb	r3, [r7, #11]
		W_REGISTER(STATUS_ADDRESS,1,&status);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681c      	ldr	r4, [r3, #0]
 8003fa2:	f107 030b 	add.w	r3, r7, #11
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	2107      	movs	r1, #7
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	47a0      	blx	r4
		STD_ITER_DELAY
 8003fae:	2300      	movs	r3, #0
 8003fb0:	613b      	str	r3, [r7, #16]
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	f640 62e1 	movw	r2, #3809	; 0xee1
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	dc03      	bgt.n	8003fc4 <_ZN3NRF7RECEIVEEPh+0x8c>
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	613b      	str	r3, [r7, #16]
 8003fc2:	e7f6      	b.n	8003fb2 <_ZN3NRF7RECEIVEEPh+0x7a>

		//verifica se há outros pacotes para ler, conforme a product specification
		R_REGISTER(FIFO_STATUS_ADDRESS,1,&fifo_status);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	3304      	adds	r3, #4
 8003fca:	681c      	ldr	r4, [r3, #0]
 8003fcc:	f107 030a 	add.w	r3, r7, #10
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	2117      	movs	r1, #23
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	47a0      	blx	r4
		STD_ITER_DELAY
 8003fd8:	2300      	movs	r3, #0
 8003fda:	60fb      	str	r3, [r7, #12]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f640 62e1 	movw	r2, #3809	; 0xee1
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	dc03      	bgt.n	8003fee <_ZN3NRF7RECEIVEEPh+0xb6>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	3301      	adds	r3, #1
 8003fea:	60fb      	str	r3, [r7, #12]
 8003fec:	e7f6      	b.n	8003fdc <_ZN3NRF7RECEIVEEPh+0xa4>
		if((fifo_status & RX_EMPTY_MASK)==0){
 8003fee:	7abb      	ldrb	r3, [r7, #10]
 8003ff0:	f003 0301 	and.w	r3, r3, #1
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d100      	bne.n	8003ffa <_ZN3NRF7RECEIVEEPh+0xc2>
			goto read_top_of_fifo;
 8003ff8:	e7b2      	b.n	8003f60 <_ZN3NRF7RECEIVEEPh+0x28>
		}

		return 1;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e000      	b.n	8004000 <_ZN3NRF7RECEIVEEPh+0xc8>
	}
	else{
		return 0;
 8003ffe:	2300      	movs	r3, #0
	}
}
 8004000:	4618      	mov	r0, r3
 8004002:	371c      	adds	r7, #28
 8004004:	46bd      	mov	sp, r7
 8004006:	bd90      	pop	{r4, r7, pc}

08004008 <_ZN3NRF12READ_RX_FIFOEPh>:

//lê a payload no topo da RX_FIFO
//pointer: local aonde a mensagem será gravada
void NRF::READ_RX_FIFO(uint8_t* pointer){
 8004008:	b590      	push	{r4, r7, lr}
 800400a:	b089      	sub	sp, #36	; 0x24
 800400c:	af02      	add	r7, sp, #8
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
	//descobre qual pipe recebeu o pacote
	uint8_t RX_Pipe = GET_PIPE_FOR_READING();
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f832 	bl	800407c <_ZN3NRF20GET_PIPE_FOR_READINGEv>
 8004018:	4603      	mov	r3, r0
 800401a:	73fb      	strb	r3, [r7, #15]

	//TODO:fix NRF_R_RX_PAYLOAD()
	//lê o RX_PW_Px correspondente àquela pipe
	uint8_t payload_length;
	R_REGISTER(0x11+RX_Pipe,1,&payload_length);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	3304      	adds	r3, #4
 8004022:	681c      	ldr	r4, [r3, #0]
 8004024:	7bfb      	ldrb	r3, [r7, #15]
 8004026:	3311      	adds	r3, #17
 8004028:	b2d9      	uxtb	r1, r3
 800402a:	f107 030e 	add.w	r3, r7, #14
 800402e:	2201      	movs	r2, #1
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	47a0      	blx	r4
	STD_ITER_DELAY
 8004034:	2300      	movs	r3, #0
 8004036:	617b      	str	r3, [r7, #20]
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	f640 62e1 	movw	r2, #3809	; 0xee1
 800403e:	4293      	cmp	r3, r2
 8004040:	dc03      	bgt.n	800404a <_ZN3NRF12READ_RX_FIFOEPh+0x42>
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	3301      	adds	r3, #1
 8004046:	617b      	str	r3, [r7, #20]
 8004048:	e7f6      	b.n	8004038 <_ZN3NRF12READ_RX_FIFOEPh+0x30>

	CMD(0x61,payload_length,0x00,pointer);//comando R_RX_PLD
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f103 00bc 	add.w	r0, r3, #188	; 0xbc
 8004050:	7bba      	ldrb	r2, [r7, #14]
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	9300      	str	r3, [sp, #0]
 8004056:	2300      	movs	r3, #0
 8004058:	2161      	movs	r1, #97	; 0x61
 800405a:	f7ff f811 	bl	8003080 <_ZN3SPI3CMDEhhPhS0_>
	STD_ITER_DELAY
 800405e:	2300      	movs	r3, #0
 8004060:	613b      	str	r3, [r7, #16]
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	f640 62e1 	movw	r2, #3809	; 0xee1
 8004068:	4293      	cmp	r3, r2
 800406a:	dc03      	bgt.n	8004074 <_ZN3NRF12READ_RX_FIFOEPh+0x6c>
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	3301      	adds	r3, #1
 8004070:	613b      	str	r3, [r7, #16]
 8004072:	e7f6      	b.n	8004062 <_ZN3NRF12READ_RX_FIFOEPh+0x5a>

	return;
 8004074:	bf00      	nop
}
 8004076:	371c      	adds	r7, #28
 8004078:	46bd      	mov	sp, r7
 800407a:	bd90      	pop	{r4, r7, pc}

0800407c <_ZN3NRF20GET_PIPE_FOR_READINGEv>:

//retorna a pipe que recebeu o pacote disponível para leitura
uint8_t NRF::GET_PIPE_FOR_READING(void){
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
	uint8_t status = NOP();
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	33bc      	adds	r3, #188	; 0xbc
 8004088:	4618      	mov	r0, r3
 800408a:	f7ff f983 	bl	8003394 <_ZN3SPI3NOPEv>
 800408e:	4603      	mov	r3, r0
 8004090:	73fb      	strb	r3, [r7, #15]
	uint8_t pipe_number = (status && RX_P_NO_MASK) >> 1;
 8004092:	2300      	movs	r3, #0
 8004094:	73bb      	strb	r3, [r7, #14]
	return  pipe_number;
 8004096:	7bbb      	ldrb	r3, [r7, #14]
}
 8004098:	4618      	mov	r0, r3
 800409a:	3710      	adds	r7, #16
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}

080040a0 <_ZN3NRF12TX_configureEv>:

	return;
}

//produz uma  struct de  configuração com "valores default"
void NRF::TX_configure(){
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b090      	sub	sp, #64	; 0x40
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
	uint8_t ReceiverAddress[]={0xe7,0xe7,0xe7,0xe7,0xe7};
 80040a8:	4a14      	ldr	r2, [pc, #80]	; (80040fc <_ZN3NRF12TX_configureEv+0x5c>)
 80040aa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80040ae:	6810      	ldr	r0, [r2, #0]
 80040b0:	6018      	str	r0, [r3, #0]
 80040b2:	7912      	ldrb	r2, [r2, #4]
 80040b4:	711a      	strb	r2, [r3, #4]

	config_Struct configuration;
	configuration.AW_x_bytes=AW_5_bytes;
 80040b6:	2303      	movs	r3, #3
 80040b8:	72fb      	strb	r3, [r7, #11]
	configuration.RF_SETUP=RF_SETUP_Data_Rate_2Mbps;
 80040ba:	2308      	movs	r3, #8
 80040bc:	737b      	strb	r3, [r7, #13]
	configuration.channel=0x02;
 80040be:	2302      	movs	r3, #2
 80040c0:	723b      	strb	r3, [r7, #8]
	configuration.TX_ADDR=ReceiverAddress;
 80040c2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80040c6:	613b      	str	r3, [r7, #16]
	configuration.payload_width_pipe_0=5;
 80040c8:	2305      	movs	r3, #5
 80040ca:	753b      	strb	r3, [r7, #20]

	#ifdef USE_AUTOACK
		configuration.ENAA_Px=ENAA_P0;
 80040cc:	2301      	movs	r3, #1
 80040ce:	727b      	strb	r3, [r7, #9]
		configuration.ERX_Px=ERX_P0;
 80040d0:	2301      	movs	r3, #1
 80040d2:	72bb      	strb	r3, [r7, #10]
		configuration.RETR_ARC_and_ARD=RETR_ARC_15_RETRANSMIT|RETR_ARD_wait_4000_us;//até 15 tentativas, 1 a cada 4ms
 80040d4:	23ff      	movs	r3, #255	; 0xff
 80040d6:	733b      	strb	r3, [r7, #12]
		configuration.RX_ADDR_P0=configuration.TX_ADDR;//para permitir AutoACK
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	61fb      	str	r3, [r7, #28]
		configuration.FEATURE=FEATURE_EN_ACK_PAY|FEATURE_EN_DPL;
 80040dc:	2306      	movs	r3, #6
 80040de:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
		configuration.DYNPD  =DYNPD_DPL_P0;
 80040e2:	2301      	movs	r3, #1
 80040e4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		configuration.ENAA_Px=ENAA_Disable_All_Pipes;
		configuration.ERX_Px=ERX_Disable_All_Pipes;
		configuration.RETR_ARC_and_ARD=RETR_ARC_DISABLE_RETRANSMIT;
	#endif

	TX_configure(&configuration);
 80040e8:	f107 0308 	add.w	r3, r7, #8
 80040ec:	4619      	mov	r1, r3
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f000 f806 	bl	8004100 <_ZN3NRF12TX_configureEP13config_Struct>

	return;
 80040f4:	bf00      	nop
}
 80040f6:	3740      	adds	r7, #64	; 0x40
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	080053f8 	.word	0x080053f8

08004100 <_ZN3NRF12TX_configureEP13config_Struct>:

//recebe uma struct de configuração do modo de transmissão e altera os valores do registradores correspondentes
void NRF::TX_configure(config_Struct* pointer){
 8004100:	b590      	push	{r4, r7, lr}
 8004102:	b087      	sub	sp, #28
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
	stdbyI_to_TX(pointer->channel);//writes CONFIG and RF_CH registers
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	4619      	mov	r1, r3
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	f7ff fd09 	bl	8003b28 <_ZN3NRF12stdbyI_to_TXEh>

	EN_AA_setup(pointer->ENAA_Px);
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	785b      	ldrb	r3, [r3, #1]
 800411a:	4619      	mov	r1, r3
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f7ff fd31 	bl	8003b84 <_ZN3NRF11EN_AA_setupEh>

	EN_RXADDR_setup(pointer->ERX_Px);
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	789b      	ldrb	r3, [r3, #2]
 8004126:	4619      	mov	r1, r3
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f7ff fd43 	bl	8003bb4 <_ZN3NRF15EN_RXADDR_setupEh>

	SETUP_AW_setup(pointer->AW_x_bytes);
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	78db      	ldrb	r3, [r3, #3]
 8004132:	4619      	mov	r1, r3
 8004134:	6878      	ldr	r0, [r7, #4]
 8004136:	f7ff fd55 	bl	8003be4 <_ZN3NRF14SETUP_AW_setupEh>

	SETUP_RETR_setup(pointer->RETR_ARC_and_ARD);
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	791b      	ldrb	r3, [r3, #4]
 800413e:	4619      	mov	r1, r3
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f7ff fd67 	bl	8003c14 <_ZN3NRF16SETUP_RETR_setupEh>

	RF_SETUP_setup(pointer->RF_SETUP);
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	795b      	ldrb	r3, [r3, #5]
 800414a:	4619      	mov	r1, r3
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f7ff fd91 	bl	8003c74 <_ZN3NRF14RF_SETUP_setupEh>

	TX_ADDR_setup(pointer->TX_ADDR);
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	4619      	mov	r1, r3
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f000 f875 	bl	8004248 <_ZN3NRF13TX_ADDR_setupEPh>

	//TODO: fazer a verificação de quais as pipes precisam ser configuradas e quais as payloads de cada uma
	uint8_t* payload_width_pointer = &(pointer->payload_width_pipe_0);
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	330c      	adds	r3, #12
 8004162:	617b      	str	r3, [r7, #20]
	uint8_t i;
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 8004164:	2300      	movs	r3, #0
 8004166:	74fb      	strb	r3, [r7, #19]
 8004168:	7cfb      	ldrb	r3, [r7, #19]
 800416a:	2b05      	cmp	r3, #5
 800416c:	d817      	bhi.n	800419e <_ZN3NRF12TX_configureEP13config_Struct+0x9e>
		if((pointer->ERX_Px) & (1 << i)){//verifica se a pipe i está habilitada
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	789b      	ldrb	r3, [r3, #2]
 8004172:	461a      	mov	r2, r3
 8004174:	7cfb      	ldrb	r3, [r7, #19]
 8004176:	fa42 f303 	asr.w	r3, r2, r3
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	2b00      	cmp	r3, #0
 8004180:	d006      	beq.n	8004190 <_ZN3NRF12TX_configureEP13config_Struct+0x90>
			RX_PW_Px_setup(i, *payload_width_pointer);//configura o tamanho da payload da pipe i
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	781a      	ldrb	r2, [r3, #0]
 8004186:	7cfb      	ldrb	r3, [r7, #19]
 8004188:	4619      	mov	r1, r3
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f7ff fe0e 	bl	8003dac <_ZN3NRF14RX_PW_Px_setupEhh>
		}
		payload_width_pointer++;//passa a apontar para a próxima variável payload_width_pipe_x da struct
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	3301      	adds	r3, #1
 8004194:	617b      	str	r3, [r7, #20]
	TX_ADDR_setup(pointer->TX_ADDR);

	//TODO: fazer a verificação de quais as pipes precisam ser configuradas e quais as payloads de cada uma
	uint8_t* payload_width_pointer = &(pointer->payload_width_pipe_0);
	uint8_t i;
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 8004196:	7cfb      	ldrb	r3, [r7, #19]
 8004198:	3301      	adds	r3, #1
 800419a:	74fb      	strb	r3, [r7, #19]
 800419c:	e7e4      	b.n	8004168 <_ZN3NRF12TX_configureEP13config_Struct+0x68>
			RX_PW_Px_setup(i, *payload_width_pointer);//configura o tamanho da payload da pipe i
		}
		payload_width_pointer++;//passa a apontar para a próxima variável payload_width_pipe_x da struct
	}

	uint8_t** RX_ADDR_Px_pointer = &(pointer->RX_ADDR_P0);//RX_ADDR_Px_pointer é ponteiro para os RX_ADDR_Px
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	3314      	adds	r3, #20
 80041a2:	60fb      	str	r3, [r7, #12]

	//TODO: melhorar a implementação, para só escrever os registradores que realmente precisam ser configurados
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 80041a4:	2300      	movs	r3, #0
 80041a6:	74fb      	strb	r3, [r7, #19]
 80041a8:	7cfb      	ldrb	r3, [r7, #19]
 80041aa:	2b05      	cmp	r3, #5
 80041ac:	d817      	bhi.n	80041de <_ZN3NRF12TX_configureEP13config_Struct+0xde>
		if((pointer->ERX_Px) & (1 << i)){//verifica se a pipe i está habilitada
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	789b      	ldrb	r3, [r3, #2]
 80041b2:	461a      	mov	r2, r3
 80041b4:	7cfb      	ldrb	r3, [r7, #19]
 80041b6:	fa42 f303 	asr.w	r3, r2, r3
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d006      	beq.n	80041d0 <_ZN3NRF12TX_configureEP13config_Struct+0xd0>
			RX_ADDR_Px_setup(i,*RX_ADDR_Px_pointer);//configura o endereço da pipe i
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	7cfb      	ldrb	r3, [r7, #19]
 80041c8:	4619      	mov	r1, r3
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f7ff fd6a 	bl	8003ca4 <_ZN3NRF16RX_ADDR_Px_setupEhPh>
		}
		RX_ADDR_Px_pointer++;//passa a apontar para o próximo RX_ADDR_Px da struct
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	3304      	adds	r3, #4
 80041d4:	60fb      	str	r3, [r7, #12]
	}

	uint8_t** RX_ADDR_Px_pointer = &(pointer->RX_ADDR_P0);//RX_ADDR_Px_pointer é ponteiro para os RX_ADDR_Px

	//TODO: melhorar a implementação, para só escrever os registradores que realmente precisam ser configurados
	for(i=RX_Pipe_0;i<=RX_Pipe_5;i++){
 80041d6:	7cfb      	ldrb	r3, [r7, #19]
 80041d8:	3301      	adds	r3, #1
 80041da:	74fb      	strb	r3, [r7, #19]
 80041dc:	e7e4      	b.n	80041a8 <_ZN3NRF12TX_configureEP13config_Struct+0xa8>
		}
		RX_ADDR_Px_pointer++;//passa a apontar para o próximo RX_ADDR_Px da struct
	}

	//tenta escrever no registrador FEATURE, se falhar, precisa ser ativado
	uint8_t feat=0b111;
 80041de:	2307      	movs	r3, #7
 80041e0:	72fb      	strb	r3, [r7, #11]
	W_REGISTER(0x1d,1,&feat);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681c      	ldr	r4, [r3, #0]
 80041e8:	f107 030b 	add.w	r3, r7, #11
 80041ec:	2201      	movs	r2, #1
 80041ee:	211d      	movs	r1, #29
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	47a0      	blx	r4
	Delay_ms(1);
 80041f4:	2001      	movs	r0, #1
 80041f6:	f000 f873 	bl	80042e0 <_Z8Delay_msm>
	R_REGISTER(0x1d,1,&feat);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	3304      	adds	r3, #4
 8004200:	681c      	ldr	r4, [r3, #0]
 8004202:	f107 030b 	add.w	r3, r7, #11
 8004206:	2201      	movs	r2, #1
 8004208:	211d      	movs	r1, #29
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	47a0      	blx	r4
	Delay_ms(1);
 800420e:	2001      	movs	r0, #1
 8004210:	f000 f866 	bl	80042e0 <_Z8Delay_msm>
	if(!feat){//se feat permanece nulo
 8004214:	7afb      	ldrb	r3, [r7, #11]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d104      	bne.n	8004224 <_ZN3NRF12TX_configureEP13config_Struct+0x124>
		ACTIVATE();
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	33bc      	adds	r3, #188	; 0xbc
 800421e:	4618      	mov	r0, r3
 8004220:	f7ff f840 	bl	80032a4 <_ZN3SPI8ACTIVATEEv>
	}

	FEATURE_setup(pointer->FEATURE);
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800422a:	4619      	mov	r1, r3
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f7ff fdd9 	bl	8003de4 <_ZN3NRF13FEATURE_setupEh>
	DYNPD_setup(pointer->DYNPD);
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004238:	4619      	mov	r1, r3
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f7ff fdea 	bl	8003e14 <_ZN3NRF11DYNPD_setupEh>

	return;
 8004240:	bf00      	nop
}
 8004242:	371c      	adds	r7, #28
 8004244:	46bd      	mov	sp, r7
 8004246:	bd90      	pop	{r4, r7, pc}

08004248 <_ZN3NRF13TX_ADDR_setupEPh>:

//TODO: melhorar a implementação, para só escrever os registradores que realmente precisam ser configurados
void NRF::TX_ADDR_setup(uint8_t* pointer){
 8004248:	b590      	push	{r4, r7, lr}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
	W_REGISTER(0x10,5,pointer);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681c      	ldr	r4, [r3, #0]
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	2205      	movs	r2, #5
 800425c:	2110      	movs	r1, #16
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	47a0      	blx	r4
	Delay_ms(1);
 8004262:	2001      	movs	r0, #1
 8004264:	f000 f83c 	bl	80042e0 <_Z8Delay_msm>
	
	return;
 8004268:	bf00      	nop
}
 800426a:	370c      	adds	r7, #12
 800426c:	46bd      	mov	sp, r7
 800426e:	bd90      	pop	{r4, r7, pc}

08004270 <_Z21TimingDelay_Decrementv>:
#include "CONFIG.h"

static __IO uint32_t TimingDelay;//número de us que faltam

void TimingDelay_Decrement(void)
{
 8004270:	b480      	push	{r7}
 8004272:	af00      	add	r7, sp, #0
  if (TimingDelay != 0x00)
 8004274:	4b09      	ldr	r3, [pc, #36]	; (800429c <_Z21TimingDelay_Decrementv+0x2c>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	bf14      	ite	ne
 800427c:	2301      	movne	r3, #1
 800427e:	2300      	moveq	r3, #0
 8004280:	b2db      	uxtb	r3, r3
 8004282:	2b00      	cmp	r3, #0
 8004284:	d004      	beq.n	8004290 <_Z21TimingDelay_Decrementv+0x20>
  {
    TimingDelay--;
 8004286:	4b05      	ldr	r3, [pc, #20]	; (800429c <_Z21TimingDelay_Decrementv+0x2c>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	3b01      	subs	r3, #1
 800428c:	4a03      	ldr	r2, [pc, #12]	; (800429c <_Z21TimingDelay_Decrementv+0x2c>)
 800428e:	6013      	str	r3, [r2, #0]

  }
}
 8004290:	bf00      	nop
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop
 800429c:	20000704 	.word	0x20000704

080042a0 <SysTick_Handler>:
 * para que seja tratado como código C, gere  uma função de mesmo nome, etc.
 * e  por que dava errado se adicionasse no stm32f4xx_it.h
 */
extern "C"{
	void SysTick_Handler(void)
	{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	af00      	add	r7, sp, #0
		 TimingDelay_Decrement();
 80042a4:	f7ff ffe4 	bl	8004270 <_Z21TimingDelay_Decrementv>
	}
 80042a8:	bf00      	nop
 80042aa:	bd80      	pop	{r7, pc}

080042ac <_Z8Delay_usm>:
}//fim do extern "C" {}

void Delay_us(uint32_t time_us)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  TimingDelay = time_us;
 80042b4:	4a09      	ldr	r2, [pc, #36]	; (80042dc <_Z8Delay_usm+0x30>)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6013      	str	r3, [r2, #0]
  while(TimingDelay != 0);
 80042ba:	4b08      	ldr	r3, [pc, #32]	; (80042dc <_Z8Delay_usm+0x30>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	bf14      	ite	ne
 80042c2:	2301      	movne	r3, #1
 80042c4:	2300      	moveq	r3, #0
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d000      	beq.n	80042ce <_Z8Delay_usm+0x22>
 80042cc:	e7f5      	b.n	80042ba <_Z8Delay_usm+0xe>
}
 80042ce:	bf00      	nop
 80042d0:	370c      	adds	r7, #12
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	20000704 	.word	0x20000704

080042e0 <_Z8Delay_msm>:

void Delay_ms(uint32_t time_ms)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  uint32_t us;
  us=time_ms*1000;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042ee:	fb02 f303 	mul.w	r3, r2, r3
 80042f2:	60fb      	str	r3, [r7, #12]
  Delay_us(us);
 80042f4:	68f8      	ldr	r0, [r7, #12]
 80042f6:	f7ff ffd9 	bl	80042ac <_Z8Delay_usm>
  /*TimingDelay = time;
  while(TimingDelay != 0);*/
}
 80042fa:	bf00      	nop
 80042fc:	3710      	adds	r7, #16
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop

08004304 <_Z7Delay_sh>:

void Delay_s(unsigned char s)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	4603      	mov	r3, r0
 800430c:	71fb      	strb	r3, [r7, #7]
  uint32_t ms;
  ms=s*1000;
 800430e:	79fb      	ldrb	r3, [r7, #7]
 8004310:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004314:	fb02 f303 	mul.w	r3, r2, r3
 8004318:	60fb      	str	r3, [r7, #12]
  Delay_ms(ms);
 800431a:	68f8      	ldr	r0, [r7, #12]
 800431c:	f7ff ffe0 	bl	80042e0 <_Z8Delay_msm>
}
 8004320:	bf00      	nop
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState>:
}

/*
 * Enables or disables the peripheral clock associated with GPIOx
 */
int GPIO_Clock_Cmd(GPIO_TypeDef* GPIOx, FunctionalState STATE){
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	460b      	mov	r3, r1
 8004332:	70fb      	strb	r3, [r7, #3]
	if(!IS_GPIO_ALL_PERIPH(GPIOx)){
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a42      	ldr	r2, [pc, #264]	; (8004440 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x118>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d022      	beq.n	8004382 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	4a41      	ldr	r2, [pc, #260]	; (8004444 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x11c>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d01e      	beq.n	8004382 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	4a40      	ldr	r2, [pc, #256]	; (8004448 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x120>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d01a      	beq.n	8004382 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4a3f      	ldr	r2, [pc, #252]	; (800444c <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x124>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d016      	beq.n	8004382 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a3e      	ldr	r2, [pc, #248]	; (8004450 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x128>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d012      	beq.n	8004382 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	4a3d      	ldr	r2, [pc, #244]	; (8004454 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x12c>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d00e      	beq.n	8004382 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a3c      	ldr	r2, [pc, #240]	; (8004458 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x130>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d00a      	beq.n	8004382 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a3b      	ldr	r2, [pc, #236]	; (800445c <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x134>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d006      	beq.n	8004382 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a3a      	ldr	r2, [pc, #232]	; (8004460 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x138>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d002      	beq.n	8004382 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x5a>
		return -1;
 800437c:	f04f 33ff 	mov.w	r3, #4294967295
 8004380:	e05a      	b.n	8004438 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x110>
	}

	//ENABLE the clock of GPIOx
	if(GPIOx == GPIOA){
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a2e      	ldr	r2, [pc, #184]	; (8004440 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x118>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d105      	bne.n	8004396 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x6e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, STATE);
 800438a:	78fb      	ldrb	r3, [r7, #3]
 800438c:	4619      	mov	r1, r3
 800438e:	2001      	movs	r0, #1
 8004390:	f000 fc34 	bl	8004bfc <RCC_AHB1PeriphClockCmd>
 8004394:	e04f      	b.n	8004436 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOB){
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a2a      	ldr	r2, [pc, #168]	; (8004444 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x11c>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d105      	bne.n	80043aa <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x82>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, STATE);
 800439e:	78fb      	ldrb	r3, [r7, #3]
 80043a0:	4619      	mov	r1, r3
 80043a2:	2002      	movs	r0, #2
 80043a4:	f000 fc2a 	bl	8004bfc <RCC_AHB1PeriphClockCmd>
 80043a8:	e045      	b.n	8004436 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOC){
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a26      	ldr	r2, [pc, #152]	; (8004448 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x120>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d105      	bne.n	80043be <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x96>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, STATE);
 80043b2:	78fb      	ldrb	r3, [r7, #3]
 80043b4:	4619      	mov	r1, r3
 80043b6:	2004      	movs	r0, #4
 80043b8:	f000 fc20 	bl	8004bfc <RCC_AHB1PeriphClockCmd>
 80043bc:	e03b      	b.n	8004436 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOD){
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a22      	ldr	r2, [pc, #136]	; (800444c <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x124>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d105      	bne.n	80043d2 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xaa>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, STATE);
 80043c6:	78fb      	ldrb	r3, [r7, #3]
 80043c8:	4619      	mov	r1, r3
 80043ca:	2008      	movs	r0, #8
 80043cc:	f000 fc16 	bl	8004bfc <RCC_AHB1PeriphClockCmd>
 80043d0:	e031      	b.n	8004436 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOE){
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a1e      	ldr	r2, [pc, #120]	; (8004450 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x128>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d105      	bne.n	80043e6 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xbe>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, STATE);
 80043da:	78fb      	ldrb	r3, [r7, #3]
 80043dc:	4619      	mov	r1, r3
 80043de:	2010      	movs	r0, #16
 80043e0:	f000 fc0c 	bl	8004bfc <RCC_AHB1PeriphClockCmd>
 80043e4:	e027      	b.n	8004436 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOF){
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a1a      	ldr	r2, [pc, #104]	; (8004454 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x12c>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d105      	bne.n	80043fa <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xd2>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, STATE);
 80043ee:	78fb      	ldrb	r3, [r7, #3]
 80043f0:	4619      	mov	r1, r3
 80043f2:	2020      	movs	r0, #32
 80043f4:	f000 fc02 	bl	8004bfc <RCC_AHB1PeriphClockCmd>
 80043f8:	e01d      	b.n	8004436 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOG){
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4a16      	ldr	r2, [pc, #88]	; (8004458 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x130>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d105      	bne.n	800440e <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xe6>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, STATE);
 8004402:	78fb      	ldrb	r3, [r7, #3]
 8004404:	4619      	mov	r1, r3
 8004406:	2040      	movs	r0, #64	; 0x40
 8004408:	f000 fbf8 	bl	8004bfc <RCC_AHB1PeriphClockCmd>
 800440c:	e013      	b.n	8004436 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOH){
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a12      	ldr	r2, [pc, #72]	; (800445c <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x134>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d105      	bne.n	8004422 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0xfa>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, STATE);
 8004416:	78fb      	ldrb	r3, [r7, #3]
 8004418:	4619      	mov	r1, r3
 800441a:	2080      	movs	r0, #128	; 0x80
 800441c:	f000 fbee 	bl	8004bfc <RCC_AHB1PeriphClockCmd>
 8004420:	e009      	b.n	8004436 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
	}else if(GPIOx == GPIOI){
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a0e      	ldr	r2, [pc, #56]	; (8004460 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x138>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d105      	bne.n	8004436 <_Z14GPIO_Clock_CmdP12GPIO_TypeDef15FunctionalState+0x10e>
		RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOI, STATE);
 800442a:	78fb      	ldrb	r3, [r7, #3]
 800442c:	4619      	mov	r1, r3
 800442e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004432:	f000 fbe3 	bl	8004bfc <RCC_AHB1PeriphClockCmd>
	}
	return 0;
 8004436:	2300      	movs	r3, #0
}
 8004438:	4618      	mov	r0, r3
 800443a:	3708      	adds	r7, #8
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	40020000 	.word	0x40020000
 8004444:	40020400 	.word	0x40020400
 8004448:	40020800 	.word	0x40020800
 800444c:	40020c00 	.word	0x40020c00
 8004450:	40021000 	.word	0x40021000
 8004454:	40021400 	.word	0x40021400
 8004458:	40021800 	.word	0x40021800
 800445c:	40021c00 	.word	0x40021c00
 8004460:	40022000 	.word	0x40022000

08004464 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState>:

/*
 * Enables or disables the peripheral clock associated with SPIx
 */
int SPI_Clock_Cmd(SPI_TypeDef* SPIx, FunctionalState STATE){
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	460b      	mov	r3, r1
 800446e:	70fb      	strb	r3, [r7, #3]
	if(!IS_SPI_ALL_PERIPH(SPIx)){
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a30      	ldr	r2, [pc, #192]	; (8004534 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd0>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d016      	beq.n	80044a6 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a2f      	ldr	r2, [pc, #188]	; (8004538 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd4>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d012      	beq.n	80044a6 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	4a2e      	ldr	r2, [pc, #184]	; (800453c <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd8>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d00e      	beq.n	80044a6 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a2d      	ldr	r2, [pc, #180]	; (8004540 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xdc>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d00a      	beq.n	80044a6 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a2c      	ldr	r2, [pc, #176]	; (8004544 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe0>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d006      	beq.n	80044a6 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	4a2b      	ldr	r2, [pc, #172]	; (8004548 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe4>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d002      	beq.n	80044a6 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x42>
		return -1;
 80044a0:	f04f 33ff 	mov.w	r3, #4294967295
 80044a4:	e041      	b.n	800452a <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc6>
	}

	if(SPIx == SPI1){
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4a22      	ldr	r2, [pc, #136]	; (8004534 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd0>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d106      	bne.n	80044bc <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x58>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1,STATE);
 80044ae:	78fb      	ldrb	r3, [r7, #3]
 80044b0:	4619      	mov	r1, r3
 80044b2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80044b6:	f000 fbe1 	bl	8004c7c <RCC_APB2PeriphClockCmd>
 80044ba:	e035      	b.n	8004528 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI2){
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	4a1e      	ldr	r2, [pc, #120]	; (8004538 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd4>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d106      	bne.n	80044d2 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x6e>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2,STATE);
 80044c4:	78fb      	ldrb	r3, [r7, #3]
 80044c6:	4619      	mov	r1, r3
 80044c8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80044cc:	f000 fbb6 	bl	8004c3c <RCC_APB1PeriphClockCmd>
 80044d0:	e02a      	b.n	8004528 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI3){
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a19      	ldr	r2, [pc, #100]	; (800453c <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xd8>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d106      	bne.n	80044e8 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x84>
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI3,STATE);
 80044da:	78fb      	ldrb	r3, [r7, #3]
 80044dc:	4619      	mov	r1, r3
 80044de:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80044e2:	f000 fbab 	bl	8004c3c <RCC_APB1PeriphClockCmd>
 80044e6:	e01f      	b.n	8004528 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI4){
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	4a15      	ldr	r2, [pc, #84]	; (8004540 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xdc>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d106      	bne.n	80044fe <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0x9a>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI4,STATE);
 80044f0:	78fb      	ldrb	r3, [r7, #3]
 80044f2:	4619      	mov	r1, r3
 80044f4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80044f8:	f000 fbc0 	bl	8004c7c <RCC_APB2PeriphClockCmd>
 80044fc:	e014      	b.n	8004528 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI5){
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a10      	ldr	r2, [pc, #64]	; (8004544 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe0>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d106      	bne.n	8004514 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xb0>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI5,STATE);
 8004506:	78fb      	ldrb	r3, [r7, #3]
 8004508:	4619      	mov	r1, r3
 800450a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800450e:	f000 fbb5 	bl	8004c7c <RCC_APB2PeriphClockCmd>
 8004512:	e009      	b.n	8004528 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
	}else if(SPIx == SPI6){
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a0c      	ldr	r2, [pc, #48]	; (8004548 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xe4>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d105      	bne.n	8004528 <_Z13SPI_Clock_CmdP11SPI_TypeDef15FunctionalState+0xc4>
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI6,STATE);
 800451c:	78fb      	ldrb	r3, [r7, #3]
 800451e:	4619      	mov	r1, r3
 8004520:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8004524:	f000 fbaa 	bl	8004c7c <RCC_APB2PeriphClockCmd>
	}

	return 0;
 8004528:	2300      	movs	r3, #0
}
 800452a:	4618      	mov	r0, r3
 800452c:	3708      	adds	r7, #8
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
 8004532:	bf00      	nop
 8004534:	40013000 	.word	0x40013000
 8004538:	40003800 	.word	0x40003800
 800453c:	40003c00 	.word	0x40003c00
 8004540:	40013400 	.word	0x40013400
 8004544:	40015000 	.word	0x40015000
 8004548:	40015400 	.word	0x40015400

0800454c <_Z14GPIO_PinSourcet>:

//retorna a constante GPIO_PinSource correspondente ao GPIO_Pin dado
uint16_t GPIO_PinSource(uint16_t GPIO_Pin){
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	4603      	mov	r3, r0
 8004554:	80fb      	strh	r3, [r7, #6]
	if(!IS_GPIO_PIN(GPIO_Pin)){
 8004556:	88fb      	ldrh	r3, [r7, #6]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d102      	bne.n	8004562 <_Z14GPIO_PinSourcet+0x16>
		return 0xFFFF;
 800455c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004560:	e057      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}

	if(GPIO_Pin == GPIO_Pin_0){
 8004562:	88fb      	ldrh	r3, [r7, #6]
 8004564:	2b01      	cmp	r3, #1
 8004566:	d101      	bne.n	800456c <_Z14GPIO_PinSourcet+0x20>
		return GPIO_PinSource0;
 8004568:	2300      	movs	r3, #0
 800456a:	e052      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_1){
 800456c:	88fb      	ldrh	r3, [r7, #6]
 800456e:	2b02      	cmp	r3, #2
 8004570:	d101      	bne.n	8004576 <_Z14GPIO_PinSourcet+0x2a>
		return GPIO_PinSource1;
 8004572:	2301      	movs	r3, #1
 8004574:	e04d      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_2){
 8004576:	88fb      	ldrh	r3, [r7, #6]
 8004578:	2b04      	cmp	r3, #4
 800457a:	d101      	bne.n	8004580 <_Z14GPIO_PinSourcet+0x34>
		return GPIO_PinSource2;
 800457c:	2302      	movs	r3, #2
 800457e:	e048      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_3){
 8004580:	88fb      	ldrh	r3, [r7, #6]
 8004582:	2b08      	cmp	r3, #8
 8004584:	d101      	bne.n	800458a <_Z14GPIO_PinSourcet+0x3e>
		return GPIO_PinSource3;
 8004586:	2303      	movs	r3, #3
 8004588:	e043      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_4){
 800458a:	88fb      	ldrh	r3, [r7, #6]
 800458c:	2b10      	cmp	r3, #16
 800458e:	d101      	bne.n	8004594 <_Z14GPIO_PinSourcet+0x48>
		return GPIO_PinSource4;
 8004590:	2304      	movs	r3, #4
 8004592:	e03e      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_5){
 8004594:	88fb      	ldrh	r3, [r7, #6]
 8004596:	2b20      	cmp	r3, #32
 8004598:	d101      	bne.n	800459e <_Z14GPIO_PinSourcet+0x52>
		return GPIO_PinSource5;
 800459a:	2305      	movs	r3, #5
 800459c:	e039      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_6){
 800459e:	88fb      	ldrh	r3, [r7, #6]
 80045a0:	2b40      	cmp	r3, #64	; 0x40
 80045a2:	d101      	bne.n	80045a8 <_Z14GPIO_PinSourcet+0x5c>
		return GPIO_PinSource6;
 80045a4:	2306      	movs	r3, #6
 80045a6:	e034      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_7){
 80045a8:	88fb      	ldrh	r3, [r7, #6]
 80045aa:	2b80      	cmp	r3, #128	; 0x80
 80045ac:	d101      	bne.n	80045b2 <_Z14GPIO_PinSourcet+0x66>
		return GPIO_PinSource7;
 80045ae:	2307      	movs	r3, #7
 80045b0:	e02f      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_8){
 80045b2:	88fb      	ldrh	r3, [r7, #6]
 80045b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045b8:	d101      	bne.n	80045be <_Z14GPIO_PinSourcet+0x72>
		return GPIO_PinSource8;
 80045ba:	2308      	movs	r3, #8
 80045bc:	e029      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_9){
 80045be:	88fb      	ldrh	r3, [r7, #6]
 80045c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045c4:	d101      	bne.n	80045ca <_Z14GPIO_PinSourcet+0x7e>
		return GPIO_PinSource9;
 80045c6:	2309      	movs	r3, #9
 80045c8:	e023      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_10){
 80045ca:	88fb      	ldrh	r3, [r7, #6]
 80045cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045d0:	d101      	bne.n	80045d6 <_Z14GPIO_PinSourcet+0x8a>
		return GPIO_PinSource10;
 80045d2:	230a      	movs	r3, #10
 80045d4:	e01d      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_11){
 80045d6:	88fb      	ldrh	r3, [r7, #6]
 80045d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045dc:	d101      	bne.n	80045e2 <_Z14GPIO_PinSourcet+0x96>
		return GPIO_PinSource11;
 80045de:	230b      	movs	r3, #11
 80045e0:	e017      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_12){
 80045e2:	88fb      	ldrh	r3, [r7, #6]
 80045e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045e8:	d101      	bne.n	80045ee <_Z14GPIO_PinSourcet+0xa2>
		return GPIO_PinSource12;
 80045ea:	230c      	movs	r3, #12
 80045ec:	e011      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_13){
 80045ee:	88fb      	ldrh	r3, [r7, #6]
 80045f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045f4:	d101      	bne.n	80045fa <_Z14GPIO_PinSourcet+0xae>
		return GPIO_PinSource13;
 80045f6:	230d      	movs	r3, #13
 80045f8:	e00b      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_14){
 80045fa:	88fb      	ldrh	r3, [r7, #6]
 80045fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004600:	d101      	bne.n	8004606 <_Z14GPIO_PinSourcet+0xba>
		return GPIO_PinSource14;
 8004602:	230e      	movs	r3, #14
 8004604:	e005      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_15){
 8004606:	88fb      	ldrh	r3, [r7, #6]
 8004608:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800460c:	d101      	bne.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
		return GPIO_PinSource15;
 800460e:	230f      	movs	r3, #15
 8004610:	e7ff      	b.n	8004612 <_Z14GPIO_PinSourcet+0xc6>
	}
}
 8004612:	4618      	mov	r0, r3
 8004614:	370c      	adds	r7, #12
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop

08004620 <_Z12GPIO_AF_SPIxP11SPI_TypeDef>:

uint8_t GPIO_AF_SPIx(SPI_TypeDef* SPIx){
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
	if(!IS_SPI_ALL_PERIPH(SPIx)){
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4a21      	ldr	r2, [pc, #132]	; (80046b0 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x90>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d015      	beq.n	800465c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a20      	ldr	r2, [pc, #128]	; (80046b4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x94>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d011      	beq.n	800465c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	4a1f      	ldr	r2, [pc, #124]	; (80046b8 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x98>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d00d      	beq.n	800465c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a1e      	ldr	r2, [pc, #120]	; (80046bc <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x9c>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d009      	beq.n	800465c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4a1d      	ldr	r2, [pc, #116]	; (80046c0 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa0>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d005      	beq.n	800465c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a1c      	ldr	r2, [pc, #112]	; (80046c4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa4>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d001      	beq.n	800465c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x3c>
		return 0xFF;
 8004658:	23ff      	movs	r3, #255	; 0xff
 800465a:	e023      	b.n	80046a4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}

	if(SPIx == SPI1){
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4a14      	ldr	r2, [pc, #80]	; (80046b0 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x90>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d101      	bne.n	8004668 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x48>
		return GPIO_AF_SPI1;
 8004664:	2305      	movs	r3, #5
 8004666:	e01d      	b.n	80046a4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI2){
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	4a12      	ldr	r2, [pc, #72]	; (80046b4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x94>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d101      	bne.n	8004674 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x54>
		return GPIO_AF_SPI2;
 8004670:	2305      	movs	r3, #5
 8004672:	e017      	b.n	80046a4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI3){
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a10      	ldr	r2, [pc, #64]	; (80046b8 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x98>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d101      	bne.n	8004680 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x60>
		return GPIO_AF_SPI3;
 800467c:	2306      	movs	r3, #6
 800467e:	e011      	b.n	80046a4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI4){
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4a0e      	ldr	r2, [pc, #56]	; (80046bc <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x9c>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d101      	bne.n	800468c <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x6c>
		return GPIO_AF_SPI4;
 8004688:	2305      	movs	r3, #5
 800468a:	e00b      	b.n	80046a4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI5){
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4a0c      	ldr	r2, [pc, #48]	; (80046c0 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa0>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d101      	bne.n	8004698 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x78>
		return GPIO_AF_SPI5;
 8004694:	2305      	movs	r3, #5
 8004696:	e005      	b.n	80046a4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}else if(SPIx == SPI6){
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a0a      	ldr	r2, [pc, #40]	; (80046c4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0xa4>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d101      	bne.n	80046a4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
		return GPIO_AF_SPI6;
 80046a0:	2305      	movs	r3, #5
 80046a2:	e7ff      	b.n	80046a4 <_Z12GPIO_AF_SPIxP11SPI_TypeDef+0x84>
	}
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	370c      	adds	r7, #12
 80046a8:	46bd      	mov	sp, r7
 80046aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ae:	4770      	bx	lr
 80046b0:	40013000 	.word	0x40013000
 80046b4:	40003800 	.word	0x40003800
 80046b8:	40003c00 	.word	0x40003c00
 80046bc:	40013400 	.word	0x40013400
 80046c0:	40015000 	.word	0x40015000
 80046c4:	40015400 	.word	0x40015400

080046c8 <_Z10EXTIx_IRQnt>:

IRQn_Type EXTIx_IRQn(uint16_t GPIO_Pin){
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	4603      	mov	r3, r0
 80046d0:	80fb      	strh	r3, [r7, #6]

	if(!IS_GPIO_PIN(GPIO_Pin)){
 80046d2:	88fb      	ldrh	r3, [r7, #6]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d102      	bne.n	80046de <_Z10EXTIx_IRQnt+0x16>
		return UsageFault_IRQn;
 80046d8:	f06f 0309 	mvn.w	r3, #9
 80046dc:	e057      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}

	if(GPIO_Pin == GPIO_Pin_0){
 80046de:	88fb      	ldrh	r3, [r7, #6]
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d101      	bne.n	80046e8 <_Z10EXTIx_IRQnt+0x20>
		return EXTI0_IRQn;
 80046e4:	2306      	movs	r3, #6
 80046e6:	e052      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_1){
 80046e8:	88fb      	ldrh	r3, [r7, #6]
 80046ea:	2b02      	cmp	r3, #2
 80046ec:	d101      	bne.n	80046f2 <_Z10EXTIx_IRQnt+0x2a>
		return EXTI1_IRQn;
 80046ee:	2307      	movs	r3, #7
 80046f0:	e04d      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_2){
 80046f2:	88fb      	ldrh	r3, [r7, #6]
 80046f4:	2b04      	cmp	r3, #4
 80046f6:	d101      	bne.n	80046fc <_Z10EXTIx_IRQnt+0x34>
		return EXTI2_IRQn;
 80046f8:	2308      	movs	r3, #8
 80046fa:	e048      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_3){
 80046fc:	88fb      	ldrh	r3, [r7, #6]
 80046fe:	2b08      	cmp	r3, #8
 8004700:	d101      	bne.n	8004706 <_Z10EXTIx_IRQnt+0x3e>
		return EXTI3_IRQn;
 8004702:	2309      	movs	r3, #9
 8004704:	e043      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_4){
 8004706:	88fb      	ldrh	r3, [r7, #6]
 8004708:	2b10      	cmp	r3, #16
 800470a:	d101      	bne.n	8004710 <_Z10EXTIx_IRQnt+0x48>
		return EXTI4_IRQn;
 800470c:	230a      	movs	r3, #10
 800470e:	e03e      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_5){
 8004710:	88fb      	ldrh	r3, [r7, #6]
 8004712:	2b20      	cmp	r3, #32
 8004714:	d101      	bne.n	800471a <_Z10EXTIx_IRQnt+0x52>
		return EXTI9_5_IRQn;
 8004716:	2317      	movs	r3, #23
 8004718:	e039      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_6){
 800471a:	88fb      	ldrh	r3, [r7, #6]
 800471c:	2b40      	cmp	r3, #64	; 0x40
 800471e:	d101      	bne.n	8004724 <_Z10EXTIx_IRQnt+0x5c>
		return EXTI9_5_IRQn;
 8004720:	2317      	movs	r3, #23
 8004722:	e034      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_7){
 8004724:	88fb      	ldrh	r3, [r7, #6]
 8004726:	2b80      	cmp	r3, #128	; 0x80
 8004728:	d101      	bne.n	800472e <_Z10EXTIx_IRQnt+0x66>
		return EXTI9_5_IRQn;
 800472a:	2317      	movs	r3, #23
 800472c:	e02f      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_8){
 800472e:	88fb      	ldrh	r3, [r7, #6]
 8004730:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004734:	d101      	bne.n	800473a <_Z10EXTIx_IRQnt+0x72>
		return EXTI9_5_IRQn;
 8004736:	2317      	movs	r3, #23
 8004738:	e029      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_9){
 800473a:	88fb      	ldrh	r3, [r7, #6]
 800473c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004740:	d101      	bne.n	8004746 <_Z10EXTIx_IRQnt+0x7e>
		return EXTI9_5_IRQn;
 8004742:	2317      	movs	r3, #23
 8004744:	e023      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_10){
 8004746:	88fb      	ldrh	r3, [r7, #6]
 8004748:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800474c:	d101      	bne.n	8004752 <_Z10EXTIx_IRQnt+0x8a>
		return EXTI15_10_IRQn;
 800474e:	2328      	movs	r3, #40	; 0x28
 8004750:	e01d      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_11){
 8004752:	88fb      	ldrh	r3, [r7, #6]
 8004754:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004758:	d101      	bne.n	800475e <_Z10EXTIx_IRQnt+0x96>
		return EXTI15_10_IRQn;
 800475a:	2328      	movs	r3, #40	; 0x28
 800475c:	e017      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_12){
 800475e:	88fb      	ldrh	r3, [r7, #6]
 8004760:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004764:	d101      	bne.n	800476a <_Z10EXTIx_IRQnt+0xa2>
		return EXTI15_10_IRQn;
 8004766:	2328      	movs	r3, #40	; 0x28
 8004768:	e011      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_13){
 800476a:	88fb      	ldrh	r3, [r7, #6]
 800476c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004770:	d101      	bne.n	8004776 <_Z10EXTIx_IRQnt+0xae>
		return EXTI15_10_IRQn;
 8004772:	2328      	movs	r3, #40	; 0x28
 8004774:	e00b      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_14){
 8004776:	88fb      	ldrh	r3, [r7, #6]
 8004778:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800477c:	d101      	bne.n	8004782 <_Z10EXTIx_IRQnt+0xba>
		return EXTI15_10_IRQn;
 800477e:	2328      	movs	r3, #40	; 0x28
 8004780:	e005      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}else if(GPIO_Pin == GPIO_Pin_15){
 8004782:	88fb      	ldrh	r3, [r7, #6]
 8004784:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004788:	d101      	bne.n	800478e <_Z10EXTIx_IRQnt+0xc6>
		return EXTI15_10_IRQn;
 800478a:	2328      	movs	r3, #40	; 0x28
 800478c:	e7ff      	b.n	800478e <_Z10EXTIx_IRQnt+0xc6>
	}
}
 800478e:	4618      	mov	r0, r3
 8004790:	370c      	adds	r7, #12
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop

0800479c <_Z9EXTI_Linet>:

uint32_t EXTI_Line(uint16_t GPIO_Pin){
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	4603      	mov	r3, r0
 80047a4:	80fb      	strh	r3, [r7, #6]
	if(!IS_GPIO_PIN(GPIO_Pin)){
 80047a6:	88fb      	ldrh	r3, [r7, #6]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d101      	bne.n	80047b0 <_Z9EXTI_Linet+0x14>
		return 0x00;
 80047ac:	2300      	movs	r3, #0
 80047ae:	e05f      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}

	if(GPIO_Pin == GPIO_Pin_0){
 80047b0:	88fb      	ldrh	r3, [r7, #6]
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d101      	bne.n	80047ba <_Z9EXTI_Linet+0x1e>
		return EXTI_Line0;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e05a      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_1){
 80047ba:	88fb      	ldrh	r3, [r7, #6]
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d101      	bne.n	80047c4 <_Z9EXTI_Linet+0x28>
		return EXTI_Line1;
 80047c0:	2302      	movs	r3, #2
 80047c2:	e055      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_2){
 80047c4:	88fb      	ldrh	r3, [r7, #6]
 80047c6:	2b04      	cmp	r3, #4
 80047c8:	d101      	bne.n	80047ce <_Z9EXTI_Linet+0x32>
		return EXTI_Line2;
 80047ca:	2304      	movs	r3, #4
 80047cc:	e050      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_3){
 80047ce:	88fb      	ldrh	r3, [r7, #6]
 80047d0:	2b08      	cmp	r3, #8
 80047d2:	d101      	bne.n	80047d8 <_Z9EXTI_Linet+0x3c>
		return EXTI_Line3;
 80047d4:	2308      	movs	r3, #8
 80047d6:	e04b      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_4){
 80047d8:	88fb      	ldrh	r3, [r7, #6]
 80047da:	2b10      	cmp	r3, #16
 80047dc:	d101      	bne.n	80047e2 <_Z9EXTI_Linet+0x46>
		return EXTI_Line4;
 80047de:	2310      	movs	r3, #16
 80047e0:	e046      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_5){
 80047e2:	88fb      	ldrh	r3, [r7, #6]
 80047e4:	2b20      	cmp	r3, #32
 80047e6:	d101      	bne.n	80047ec <_Z9EXTI_Linet+0x50>
		return EXTI_Line5;
 80047e8:	2320      	movs	r3, #32
 80047ea:	e041      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_6){
 80047ec:	88fb      	ldrh	r3, [r7, #6]
 80047ee:	2b40      	cmp	r3, #64	; 0x40
 80047f0:	d101      	bne.n	80047f6 <_Z9EXTI_Linet+0x5a>
		return EXTI_Line6;
 80047f2:	2340      	movs	r3, #64	; 0x40
 80047f4:	e03c      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_7){
 80047f6:	88fb      	ldrh	r3, [r7, #6]
 80047f8:	2b80      	cmp	r3, #128	; 0x80
 80047fa:	d101      	bne.n	8004800 <_Z9EXTI_Linet+0x64>
		return EXTI_Line7;
 80047fc:	2380      	movs	r3, #128	; 0x80
 80047fe:	e037      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_8){
 8004800:	88fb      	ldrh	r3, [r7, #6]
 8004802:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004806:	d102      	bne.n	800480e <_Z9EXTI_Linet+0x72>
		return EXTI_Line8;
 8004808:	f44f 7380 	mov.w	r3, #256	; 0x100
 800480c:	e030      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_9){
 800480e:	88fb      	ldrh	r3, [r7, #6]
 8004810:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004814:	d102      	bne.n	800481c <_Z9EXTI_Linet+0x80>
		return EXTI_Line9;
 8004816:	f44f 7300 	mov.w	r3, #512	; 0x200
 800481a:	e029      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_10){
 800481c:	88fb      	ldrh	r3, [r7, #6]
 800481e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004822:	d102      	bne.n	800482a <_Z9EXTI_Linet+0x8e>
		return EXTI_Line10;
 8004824:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004828:	e022      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_11){
 800482a:	88fb      	ldrh	r3, [r7, #6]
 800482c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004830:	d102      	bne.n	8004838 <_Z9EXTI_Linet+0x9c>
		return EXTI_Line11;
 8004832:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004836:	e01b      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_12){
 8004838:	88fb      	ldrh	r3, [r7, #6]
 800483a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800483e:	d102      	bne.n	8004846 <_Z9EXTI_Linet+0xaa>
		return EXTI_Line12;
 8004840:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004844:	e014      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_13){
 8004846:	88fb      	ldrh	r3, [r7, #6]
 8004848:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800484c:	d102      	bne.n	8004854 <_Z9EXTI_Linet+0xb8>
		return EXTI_Line13;
 800484e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004852:	e00d      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_14){
 8004854:	88fb      	ldrh	r3, [r7, #6]
 8004856:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800485a:	d102      	bne.n	8004862 <_Z9EXTI_Linet+0xc6>
		return EXTI_Line14;
 800485c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004860:	e006      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}else if(GPIO_Pin == GPIO_Pin_15){
 8004862:	88fb      	ldrh	r3, [r7, #6]
 8004864:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004868:	d102      	bne.n	8004870 <_Z9EXTI_Linet+0xd4>
		return EXTI_Line15;
 800486a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800486e:	e7ff      	b.n	8004870 <_Z9EXTI_Linet+0xd4>
	}
}
 8004870:	4618      	mov	r0, r3
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <_Z15EXTI_PortSourceP12GPIO_TypeDef>:

uint8_t EXTI_PortSource(GPIO_TypeDef* GPIOx){
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
	if(!IS_GPIO_ALL_PERIPH(GPIOx)){
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a30      	ldr	r2, [pc, #192]	; (8004948 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xcc>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d021      	beq.n	80048d0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a2f      	ldr	r2, [pc, #188]	; (800494c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd0>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d01d      	beq.n	80048d0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a2e      	ldr	r2, [pc, #184]	; (8004950 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd4>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d019      	beq.n	80048d0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a2d      	ldr	r2, [pc, #180]	; (8004954 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd8>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d015      	beq.n	80048d0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a2c      	ldr	r2, [pc, #176]	; (8004958 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xdc>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d011      	beq.n	80048d0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a2b      	ldr	r2, [pc, #172]	; (800495c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe0>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d00d      	beq.n	80048d0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a2a      	ldr	r2, [pc, #168]	; (8004960 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe4>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d009      	beq.n	80048d0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a29      	ldr	r2, [pc, #164]	; (8004964 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe8>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d005      	beq.n	80048d0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a28      	ldr	r2, [pc, #160]	; (8004968 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xec>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d001      	beq.n	80048d0 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x54>
		return 0xff;
 80048cc:	23ff      	movs	r3, #255	; 0xff
 80048ce:	e035      	b.n	800493c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}

	if(GPIOx == GPIOA){
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	4a1d      	ldr	r2, [pc, #116]	; (8004948 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xcc>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d101      	bne.n	80048dc <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x60>
		return EXTI_PortSourceGPIOA;
 80048d8:	2300      	movs	r3, #0
 80048da:	e02f      	b.n	800493c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOB){
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a1b      	ldr	r2, [pc, #108]	; (800494c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd0>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d101      	bne.n	80048e8 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x6c>
		return EXTI_PortSourceGPIOB;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e029      	b.n	800493c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOC){
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	4a19      	ldr	r2, [pc, #100]	; (8004950 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd4>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d101      	bne.n	80048f4 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x78>
		return EXTI_PortSourceGPIOC;
 80048f0:	2302      	movs	r3, #2
 80048f2:	e023      	b.n	800493c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOD){
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a17      	ldr	r2, [pc, #92]	; (8004954 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xd8>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d101      	bne.n	8004900 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x84>
		return EXTI_PortSourceGPIOD;
 80048fc:	2303      	movs	r3, #3
 80048fe:	e01d      	b.n	800493c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOE){
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	4a15      	ldr	r2, [pc, #84]	; (8004958 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xdc>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d101      	bne.n	800490c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x90>
		return EXTI_PortSourceGPIOE;
 8004908:	2304      	movs	r3, #4
 800490a:	e017      	b.n	800493c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOF){
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4a13      	ldr	r2, [pc, #76]	; (800495c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe0>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d101      	bne.n	8004918 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0x9c>
		return EXTI_PortSourceGPIOF;
 8004914:	2305      	movs	r3, #5
 8004916:	e011      	b.n	800493c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOG){
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a11      	ldr	r2, [pc, #68]	; (8004960 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe4>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d101      	bne.n	8004924 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xa8>
		return EXTI_PortSourceGPIOG;
 8004920:	2306      	movs	r3, #6
 8004922:	e00b      	b.n	800493c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOH){
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a0f      	ldr	r2, [pc, #60]	; (8004964 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xe8>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d101      	bne.n	8004930 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xb4>
		return EXTI_PortSourceGPIOH;
 800492c:	2307      	movs	r3, #7
 800492e:	e005      	b.n	800493c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}else if(GPIOx == GPIOI){
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a0d      	ldr	r2, [pc, #52]	; (8004968 <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xec>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d101      	bne.n	800493c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
		return EXTI_PortSourceGPIOI;
 8004938:	2308      	movs	r3, #8
 800493a:	e7ff      	b.n	800493c <_Z15EXTI_PortSourceP12GPIO_TypeDef+0xc0>
	}
}
 800493c:	4618      	mov	r0, r3
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr
 8004948:	40020000 	.word	0x40020000
 800494c:	40020400 	.word	0x40020400
 8004950:	40020800 	.word	0x40020800
 8004954:	40020c00 	.word	0x40020c00
 8004958:	40021000 	.word	0x40021000
 800495c:	40021400 	.word	0x40021400
 8004960:	40021800 	.word	0x40021800
 8004964:	40021c00 	.word	0x40021c00
 8004968:	40022000 	.word	0x40022000

0800496c <_Z14EXTI_PinSourcet>:

uint8_t EXTI_PinSource(uint16_t GPIO_Pin){
 800496c:	b480      	push	{r7}
 800496e:	b083      	sub	sp, #12
 8004970:	af00      	add	r7, sp, #0
 8004972:	4603      	mov	r3, r0
 8004974:	80fb      	strh	r3, [r7, #6]
	if(!IS_GPIO_PIN(GPIO_Pin)){
 8004976:	88fb      	ldrh	r3, [r7, #6]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d101      	bne.n	8004980 <_Z14EXTI_PinSourcet+0x14>
		return 0xff;
 800497c:	23ff      	movs	r3, #255	; 0xff
 800497e:	e057      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}

	if(GPIO_Pin == GPIO_Pin_0){
 8004980:	88fb      	ldrh	r3, [r7, #6]
 8004982:	2b01      	cmp	r3, #1
 8004984:	d101      	bne.n	800498a <_Z14EXTI_PinSourcet+0x1e>
		return EXTI_PinSource0;
 8004986:	2300      	movs	r3, #0
 8004988:	e052      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_1){
 800498a:	88fb      	ldrh	r3, [r7, #6]
 800498c:	2b02      	cmp	r3, #2
 800498e:	d101      	bne.n	8004994 <_Z14EXTI_PinSourcet+0x28>
		return EXTI_PinSource1;
 8004990:	2301      	movs	r3, #1
 8004992:	e04d      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_2){
 8004994:	88fb      	ldrh	r3, [r7, #6]
 8004996:	2b04      	cmp	r3, #4
 8004998:	d101      	bne.n	800499e <_Z14EXTI_PinSourcet+0x32>
		return EXTI_PinSource2;
 800499a:	2302      	movs	r3, #2
 800499c:	e048      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_3){
 800499e:	88fb      	ldrh	r3, [r7, #6]
 80049a0:	2b08      	cmp	r3, #8
 80049a2:	d101      	bne.n	80049a8 <_Z14EXTI_PinSourcet+0x3c>
		return EXTI_PinSource3;
 80049a4:	2303      	movs	r3, #3
 80049a6:	e043      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_4){
 80049a8:	88fb      	ldrh	r3, [r7, #6]
 80049aa:	2b10      	cmp	r3, #16
 80049ac:	d101      	bne.n	80049b2 <_Z14EXTI_PinSourcet+0x46>
		return EXTI_PinSource4;
 80049ae:	2304      	movs	r3, #4
 80049b0:	e03e      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_5){
 80049b2:	88fb      	ldrh	r3, [r7, #6]
 80049b4:	2b20      	cmp	r3, #32
 80049b6:	d101      	bne.n	80049bc <_Z14EXTI_PinSourcet+0x50>
		return EXTI_PinSource5;
 80049b8:	2305      	movs	r3, #5
 80049ba:	e039      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_6){
 80049bc:	88fb      	ldrh	r3, [r7, #6]
 80049be:	2b40      	cmp	r3, #64	; 0x40
 80049c0:	d101      	bne.n	80049c6 <_Z14EXTI_PinSourcet+0x5a>
		return EXTI_PinSource6;
 80049c2:	2306      	movs	r3, #6
 80049c4:	e034      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_7){
 80049c6:	88fb      	ldrh	r3, [r7, #6]
 80049c8:	2b80      	cmp	r3, #128	; 0x80
 80049ca:	d101      	bne.n	80049d0 <_Z14EXTI_PinSourcet+0x64>
		return EXTI_PinSource7;
 80049cc:	2307      	movs	r3, #7
 80049ce:	e02f      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_8){
 80049d0:	88fb      	ldrh	r3, [r7, #6]
 80049d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049d6:	d101      	bne.n	80049dc <_Z14EXTI_PinSourcet+0x70>
		return EXTI_PinSource8;
 80049d8:	2308      	movs	r3, #8
 80049da:	e029      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_9){
 80049dc:	88fb      	ldrh	r3, [r7, #6]
 80049de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049e2:	d101      	bne.n	80049e8 <_Z14EXTI_PinSourcet+0x7c>
		return EXTI_PinSource9;
 80049e4:	2309      	movs	r3, #9
 80049e6:	e023      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_10){
 80049e8:	88fb      	ldrh	r3, [r7, #6]
 80049ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049ee:	d101      	bne.n	80049f4 <_Z14EXTI_PinSourcet+0x88>
		return EXTI_PinSource10;
 80049f0:	230a      	movs	r3, #10
 80049f2:	e01d      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_11){
 80049f4:	88fb      	ldrh	r3, [r7, #6]
 80049f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049fa:	d101      	bne.n	8004a00 <_Z14EXTI_PinSourcet+0x94>
		return EXTI_PinSource11;
 80049fc:	230b      	movs	r3, #11
 80049fe:	e017      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_12){
 8004a00:	88fb      	ldrh	r3, [r7, #6]
 8004a02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a06:	d101      	bne.n	8004a0c <_Z14EXTI_PinSourcet+0xa0>
		return EXTI_PinSource12;
 8004a08:	230c      	movs	r3, #12
 8004a0a:	e011      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_13){
 8004a0c:	88fb      	ldrh	r3, [r7, #6]
 8004a0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a12:	d101      	bne.n	8004a18 <_Z14EXTI_PinSourcet+0xac>
		return EXTI_PinSource13;
 8004a14:	230d      	movs	r3, #13
 8004a16:	e00b      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_14){
 8004a18:	88fb      	ldrh	r3, [r7, #6]
 8004a1a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a1e:	d101      	bne.n	8004a24 <_Z14EXTI_PinSourcet+0xb8>
		return EXTI_PinSource14;
 8004a20:	230e      	movs	r3, #14
 8004a22:	e005      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}else if(GPIO_Pin == GPIO_Pin_15){
 8004a24:	88fb      	ldrh	r3, [r7, #6]
 8004a26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a2a:	d101      	bne.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
		return EXTI_PinSource15;
 8004a2c:	230f      	movs	r3, #15
 8004a2e:	e7ff      	b.n	8004a30 <_Z14EXTI_PinSourcet+0xc4>
	}
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8004a3c:	b490      	push	{r4, r7}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	4603      	mov	r3, r0
 8004a44:	460a      	mov	r2, r1
 8004a46:	71fb      	strb	r3, [r7, #7]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8004a50:	79bb      	ldrb	r3, [r7, #6]
 8004a52:	f003 0303 	and.w	r3, r3, #3
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	220f      	movs	r2, #15
 8004a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5e:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8004a60:	4916      	ldr	r1, [pc, #88]	; (8004abc <SYSCFG_EXTILineConfig+0x80>)
 8004a62:	79bb      	ldrb	r3, [r7, #6]
 8004a64:	089b      	lsrs	r3, r3, #2
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	4618      	mov	r0, r3
 8004a6a:	4a14      	ldr	r2, [pc, #80]	; (8004abc <SYSCFG_EXTILineConfig+0x80>)
 8004a6c:	79bb      	ldrb	r3, [r7, #6]
 8004a6e:	089b      	lsrs	r3, r3, #2
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	3302      	adds	r3, #2
 8004a74:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	43db      	mvns	r3, r3
 8004a7c:	401a      	ands	r2, r3
 8004a7e:	1c83      	adds	r3, r0, #2
 8004a80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8004a84:	480d      	ldr	r0, [pc, #52]	; (8004abc <SYSCFG_EXTILineConfig+0x80>)
 8004a86:	79bb      	ldrb	r3, [r7, #6]
 8004a88:	089b      	lsrs	r3, r3, #2
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	461c      	mov	r4, r3
 8004a8e:	4a0b      	ldr	r2, [pc, #44]	; (8004abc <SYSCFG_EXTILineConfig+0x80>)
 8004a90:	79bb      	ldrb	r3, [r7, #6]
 8004a92:	089b      	lsrs	r3, r3, #2
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	3302      	adds	r3, #2
 8004a98:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004a9c:	79f9      	ldrb	r1, [r7, #7]
 8004a9e:	79bb      	ldrb	r3, [r7, #6]
 8004aa0:	f003 0303 	and.w	r3, r3, #3
 8004aa4:	009b      	lsls	r3, r3, #2
 8004aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8004aaa:	431a      	orrs	r2, r3
 8004aac:	1ca3      	adds	r3, r4, #2
 8004aae:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8004ab2:	bf00      	nop
 8004ab4:	3710      	adds	r7, #16
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bc90      	pop	{r4, r7}
 8004aba:	4770      	bx	lr
 8004abc:	40013800 	.word	0x40013800

08004ac0 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004aca:	2300      	movs	r3, #0
 8004acc:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	881b      	ldrh	r3, [r3, #0]
 8004ad2:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8004ad4:	89fb      	ldrh	r3, [r7, #14]
 8004ad6:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8004ada:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	881a      	ldrh	r2, [r3, #0]
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	885b      	ldrh	r3, [r3, #2]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004aec:	4313      	orrs	r3, r2
 8004aee:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004af4:	4313      	orrs	r3, r2
 8004af6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004afc:	4313      	orrs	r3, r2
 8004afe:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004b04:	4313      	orrs	r3, r2
 8004b06:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004b14:	4313      	orrs	r3, r2
 8004b16:	b29a      	uxth	r2, r3
 8004b18:	89fb      	ldrh	r3, [r7, #14]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	89fa      	ldrh	r2, [r7, #14]
 8004b22:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	8b9b      	ldrh	r3, [r3, #28]
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b2e:	b29a      	uxth	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	8a1a      	ldrh	r2, [r3, #16]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	821a      	strh	r2, [r3, #16]
}
 8004b3c:	bf00      	nop
 8004b3e:	3714      	adds	r7, #20
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr

08004b48 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
 8004b50:	460b      	mov	r3, r1
 8004b52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004b54:	78fb      	ldrb	r3, [r7, #3]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d008      	beq.n	8004b6c <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	881b      	ldrh	r3, [r3, #0]
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b64:	b29a      	uxth	r2, r3
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8004b6a:	e007      	b.n	8004b7c <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	881b      	ldrh	r3, [r3, #0]
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b76:	b29a      	uxth	r2, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	801a      	strh	r2, [r3, #0]
  }
}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr

08004b88 <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	899b      	ldrh	r3, [r3, #12]
 8004b94:	b29b      	uxth	r3, r3
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	370c      	adds	r7, #12
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop

08004ba4 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	460b      	mov	r3, r1
 8004bae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	887a      	ldrh	r2, [r7, #2]
 8004bb4:	819a      	strh	r2, [r3, #12]
}
 8004bb6:	bf00      	nop
 8004bb8:	370c      	adds	r7, #12
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
 8004bc2:	bf00      	nop

08004bc4 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b085      	sub	sp, #20
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	460b      	mov	r3, r1
 8004bce:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	891b      	ldrh	r3, [r3, #8]
 8004bd8:	b29a      	uxth	r2, r3
 8004bda:	887b      	ldrh	r3, [r7, #2]
 8004bdc:	4013      	ands	r3, r2
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d002      	beq.n	8004bea <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8004be4:	2301      	movs	r3, #1
 8004be6:	73fb      	strb	r3, [r7, #15]
 8004be8:	e001      	b.n	8004bee <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8004bea:	2300      	movs	r3, #0
 8004bec:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8004bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3714      	adds	r7, #20
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfa:	4770      	bx	lr

08004bfc <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b083      	sub	sp, #12
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	460b      	mov	r3, r1
 8004c06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004c08:	78fb      	ldrb	r3, [r7, #3]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d006      	beq.n	8004c1c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8004c0e:	490a      	ldr	r1, [pc, #40]	; (8004c38 <RCC_AHB1PeriphClockCmd+0x3c>)
 8004c10:	4b09      	ldr	r3, [pc, #36]	; (8004c38 <RCC_AHB1PeriphClockCmd+0x3c>)
 8004c12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8004c1a:	e006      	b.n	8004c2a <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8004c1c:	4906      	ldr	r1, [pc, #24]	; (8004c38 <RCC_AHB1PeriphClockCmd+0x3c>)
 8004c1e:	4b06      	ldr	r3, [pc, #24]	; (8004c38 <RCC_AHB1PeriphClockCmd+0x3c>)
 8004c20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	43db      	mvns	r3, r3
 8004c26:	4013      	ands	r3, r2
 8004c28:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 8004c2a:	bf00      	nop
 8004c2c:	370c      	adds	r7, #12
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr
 8004c36:	bf00      	nop
 8004c38:	40023800 	.word	0x40023800

08004c3c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	460b      	mov	r3, r1
 8004c46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004c48:	78fb      	ldrb	r3, [r7, #3]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d006      	beq.n	8004c5c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8004c4e:	490a      	ldr	r1, [pc, #40]	; (8004c78 <RCC_APB1PeriphClockCmd+0x3c>)
 8004c50:	4b09      	ldr	r3, [pc, #36]	; (8004c78 <RCC_APB1PeriphClockCmd+0x3c>)
 8004c52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8004c5a:	e006      	b.n	8004c6a <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8004c5c:	4906      	ldr	r1, [pc, #24]	; (8004c78 <RCC_APB1PeriphClockCmd+0x3c>)
 8004c5e:	4b06      	ldr	r3, [pc, #24]	; (8004c78 <RCC_APB1PeriphClockCmd+0x3c>)
 8004c60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	43db      	mvns	r3, r3
 8004c66:	4013      	ands	r3, r2
 8004c68:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 8004c6a:	bf00      	nop
 8004c6c:	370c      	adds	r7, #12
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	40023800 	.word	0x40023800

08004c7c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b083      	sub	sp, #12
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	460b      	mov	r3, r1
 8004c86:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004c88:	78fb      	ldrb	r3, [r7, #3]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d006      	beq.n	8004c9c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8004c8e:	490a      	ldr	r1, [pc, #40]	; (8004cb8 <RCC_APB2PeriphClockCmd+0x3c>)
 8004c90:	4b09      	ldr	r3, [pc, #36]	; (8004cb8 <RCC_APB2PeriphClockCmd+0x3c>)
 8004c92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8004c9a:	e006      	b.n	8004caa <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8004c9c:	4906      	ldr	r1, [pc, #24]	; (8004cb8 <RCC_APB2PeriphClockCmd+0x3c>)
 8004c9e:	4b06      	ldr	r3, [pc, #24]	; (8004cb8 <RCC_APB2PeriphClockCmd+0x3c>)
 8004ca0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	43db      	mvns	r3, r3
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 8004caa:	bf00      	nop
 8004cac:	370c      	adds	r7, #12
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop
 8004cb8:	40023800 	.word	0x40023800

08004cbc <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b087      	sub	sp, #28
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	617b      	str	r3, [r7, #20]
 8004cca:	2300      	movs	r3, #0
 8004ccc:	613b      	str	r3, [r7, #16]
 8004cce:	2300      	movs	r3, #0
 8004cd0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	617b      	str	r3, [r7, #20]
 8004cd6:	e076      	b.n	8004dc6 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8004cd8:	2201      	movs	r2, #1
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce0:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	4013      	ands	r3, r2
 8004cea:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8004cec:	68fa      	ldr	r2, [r7, #12]
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d165      	bne.n	8004dc0 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	005b      	lsls	r3, r3, #1
 8004cfc:	2103      	movs	r1, #3
 8004cfe:	fa01 f303 	lsl.w	r3, r1, r3
 8004d02:	43db      	mvns	r3, r3
 8004d04:	401a      	ands	r2, r3
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	791b      	ldrb	r3, [r3, #4]
 8004d12:	4619      	mov	r1, r3
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	005b      	lsls	r3, r3, #1
 8004d18:	fa01 f303 	lsl.w	r3, r1, r3
 8004d1c:	431a      	orrs	r2, r3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	791b      	ldrb	r3, [r3, #4]
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d003      	beq.n	8004d32 <GPIO_Init+0x76>
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	791b      	ldrb	r3, [r3, #4]
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	d12e      	bne.n	8004d90 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	689a      	ldr	r2, [r3, #8]
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	005b      	lsls	r3, r3, #1
 8004d3a:	2103      	movs	r1, #3
 8004d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d40:	43db      	mvns	r3, r3
 8004d42:	401a      	ands	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	689a      	ldr	r2, [r3, #8]
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	795b      	ldrb	r3, [r3, #5]
 8004d50:	4619      	mov	r1, r3
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	005b      	lsls	r3, r3, #1
 8004d56:	fa01 f303 	lsl.w	r3, r1, r3
 8004d5a:	431a      	orrs	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685a      	ldr	r2, [r3, #4]
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	2101      	movs	r1, #1
 8004d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d6e:	43db      	mvns	r3, r3
 8004d70:	401a      	ands	r2, r3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	685a      	ldr	r2, [r3, #4]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	799b      	ldrb	r3, [r3, #6]
 8004d7e:	4619      	mov	r1, r3
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	fa01 f303 	lsl.w	r3, r1, r3
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	431a      	orrs	r2, r3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	68da      	ldr	r2, [r3, #12]
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	005b      	lsls	r3, r3, #1
 8004d9a:	2103      	movs	r1, #3
 8004d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8004da0:	43db      	mvns	r3, r3
 8004da2:	401a      	ands	r2, r3
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	68da      	ldr	r2, [r3, #12]
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	79db      	ldrb	r3, [r3, #7]
 8004db0:	4619      	mov	r1, r3
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	005b      	lsls	r3, r3, #1
 8004db6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dba:	431a      	orrs	r2, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	3301      	adds	r3, #1
 8004dc4:	617b      	str	r3, [r7, #20]
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	2b0f      	cmp	r3, #15
 8004dca:	d985      	bls.n	8004cd8 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8004dcc:	bf00      	nop
 8004dce:	371c      	adds	r7, #28
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b083      	sub	sp, #12
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	460b      	mov	r3, r1
 8004de2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	887a      	ldrh	r2, [r7, #2]
 8004de8:	831a      	strh	r2, [r3, #24]
}
 8004dea:	bf00      	nop
 8004dec:	370c      	adds	r7, #12
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr
 8004df6:	bf00      	nop

08004df8 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	460b      	mov	r3, r1
 8004e02:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	887a      	ldrh	r2, [r7, #2]
 8004e08:	835a      	strh	r2, [r3, #26]
}
 8004e0a:	bf00      	nop
 8004e0c:	370c      	adds	r7, #12
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop

08004e18 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b085      	sub	sp, #20
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	460b      	mov	r3, r1
 8004e22:	807b      	strh	r3, [r7, #2]
 8004e24:	4613      	mov	r3, r2
 8004e26:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8004e30:	787a      	ldrb	r2, [r7, #1]
 8004e32:	887b      	ldrh	r3, [r7, #2]
 8004e34:	f003 0307 	and.w	r3, r3, #7
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8004e40:	887b      	ldrh	r3, [r7, #2]
 8004e42:	08db      	lsrs	r3, r3, #3
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	4618      	mov	r0, r3
 8004e48:	887b      	ldrh	r3, [r7, #2]
 8004e4a:	08db      	lsrs	r3, r3, #3
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	461a      	mov	r2, r3
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	3208      	adds	r2, #8
 8004e54:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004e58:	887b      	ldrh	r3, [r7, #2]
 8004e5a:	f003 0307 	and.w	r3, r3, #7
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	210f      	movs	r1, #15
 8004e62:	fa01 f303 	lsl.w	r3, r1, r3
 8004e66:	43db      	mvns	r3, r3
 8004e68:	ea02 0103 	and.w	r1, r2, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f100 0208 	add.w	r2, r0, #8
 8004e72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8004e76:	887b      	ldrh	r3, [r7, #2]
 8004e78:	08db      	lsrs	r3, r3, #3
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	3208      	adds	r2, #8
 8004e82:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8004e8c:	887b      	ldrh	r3, [r7, #2]
 8004e8e:	08db      	lsrs	r3, r3, #3
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	461a      	mov	r2, r3
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	3208      	adds	r2, #8
 8004e98:	68b9      	ldr	r1, [r7, #8]
 8004e9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8004e9e:	bf00      	nop
 8004ea0:	3714      	adds	r7, #20
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop

08004eac <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b085      	sub	sp, #20
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8004eb8:	4b34      	ldr	r3, [pc, #208]	; (8004f8c <EXTI_Init+0xe0>)
 8004eba:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	799b      	ldrb	r3, [r3, #6]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d04f      	beq.n	8004f64 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8004ec4:	4931      	ldr	r1, [pc, #196]	; (8004f8c <EXTI_Init+0xe0>)
 8004ec6:	4b31      	ldr	r3, [pc, #196]	; (8004f8c <EXTI_Init+0xe0>)
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	43db      	mvns	r3, r3
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8004ed4:	492d      	ldr	r1, [pc, #180]	; (8004f8c <EXTI_Init+0xe0>)
 8004ed6:	4b2d      	ldr	r3, [pc, #180]	; (8004f8c <EXTI_Init+0xe0>)
 8004ed8:	685a      	ldr	r2, [r3, #4]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	43db      	mvns	r3, r3
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	791b      	ldrb	r3, [r3, #4]
 8004ee8:	461a      	mov	r2, r3
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	4413      	add	r3, r2
 8004eee:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	68fa      	ldr	r2, [r7, #12]
 8004ef4:	6811      	ldr	r1, [r2, #0]
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	6812      	ldr	r2, [r2, #0]
 8004efa:	430a      	orrs	r2, r1
 8004efc:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8004efe:	4923      	ldr	r1, [pc, #140]	; (8004f8c <EXTI_Init+0xe0>)
 8004f00:	4b22      	ldr	r3, [pc, #136]	; (8004f8c <EXTI_Init+0xe0>)
 8004f02:	689a      	ldr	r2, [r3, #8]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	43db      	mvns	r3, r3
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8004f0e:	491f      	ldr	r1, [pc, #124]	; (8004f8c <EXTI_Init+0xe0>)
 8004f10:	4b1e      	ldr	r3, [pc, #120]	; (8004f8c <EXTI_Init+0xe0>)
 8004f12:	68da      	ldr	r2, [r3, #12]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	43db      	mvns	r3, r3
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	795b      	ldrb	r3, [r3, #5]
 8004f22:	2b10      	cmp	r3, #16
 8004f24:	d10e      	bne.n	8004f44 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8004f26:	4919      	ldr	r1, [pc, #100]	; (8004f8c <EXTI_Init+0xe0>)
 8004f28:	4b18      	ldr	r3, [pc, #96]	; (8004f8c <EXTI_Init+0xe0>)
 8004f2a:	689a      	ldr	r2, [r3, #8]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8004f34:	4915      	ldr	r1, [pc, #84]	; (8004f8c <EXTI_Init+0xe0>)
 8004f36:	4b15      	ldr	r3, [pc, #84]	; (8004f8c <EXTI_Init+0xe0>)
 8004f38:	68da      	ldr	r2, [r3, #12]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8004f42:	e01d      	b.n	8004f80 <EXTI_Init+0xd4>
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 8004f44:	4b11      	ldr	r3, [pc, #68]	; (8004f8c <EXTI_Init+0xe0>)
 8004f46:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	795b      	ldrb	r3, [r3, #5]
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	4413      	add	r3, r2
 8004f52:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	68fa      	ldr	r2, [r7, #12]
 8004f58:	6811      	ldr	r1, [r2, #0]
 8004f5a:	687a      	ldr	r2, [r7, #4]
 8004f5c:	6812      	ldr	r2, [r2, #0]
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	601a      	str	r2, [r3, #0]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8004f62:	e00d      	b.n	8004f80 <EXTI_Init+0xd4>
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	791b      	ldrb	r3, [r3, #4]
 8004f68:	461a      	mov	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	4413      	add	r3, r2
 8004f6e:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	6811      	ldr	r1, [r2, #0]
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6812      	ldr	r2, [r2, #0]
 8004f7a:	43d2      	mvns	r2, r2
 8004f7c:	400a      	ands	r2, r1
 8004f7e:	601a      	str	r2, [r3, #0]
  }
}
 8004f80:	bf00      	nop
 8004f82:	3714      	adds	r7, #20
 8004f84:	46bd      	mov	sp, r7
 8004f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8a:	4770      	bx	lr
 8004f8c:	40013c00 	.word	0x40013c00

08004f90 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8004f98:	4a04      	ldr	r2, [pc, #16]	; (8004fac <EXTI_ClearITPendingBit+0x1c>)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6153      	str	r3, [r2, #20]
}
 8004f9e:	bf00      	nop
 8004fa0:	370c      	adds	r7, #12
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	40013c00 	.word	0x40013c00

08004fb0 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004fc4:	68fa      	ldr	r2, [r7, #12]
 8004fc6:	4b25      	ldr	r3, [pc, #148]	; (800505c <DMA_Init+0xac>)
 8004fc8:	4013      	ands	r3, r2
 8004fca:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	68db      	ldr	r3, [r3, #12]
 8004fd4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8004fda:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	699b      	ldr	r3, [r3, #24]
 8004fe0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004fe6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	6a1b      	ldr	r3, [r3, #32]
 8004fec:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004ff2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ff8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8004ffe:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005004:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8005006:	68fa      	ldr	r2, [r7, #12]
 8005008:	4313      	orrs	r3, r2
 800500a:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	695b      	ldr	r3, [r3, #20]
 8005016:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f023 0307 	bic.w	r3, r3, #7
 800501e:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005028:	4313      	orrs	r3, r2
 800502a:	68fa      	ldr	r2, [r7, #12]
 800502c:	4313      	orrs	r3, r2
 800502e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	68fa      	ldr	r2, [r7, #12]
 8005034:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	691a      	ldr	r2, [r3, #16]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	685a      	ldr	r2, [r3, #4]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	689a      	ldr	r2, [r3, #8]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	60da      	str	r2, [r3, #12]
}
 800504e:	bf00      	nop
 8005050:	3714      	adds	r7, #20
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	f01c803f 	.word	0xf01c803f

08005060 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8005060:	b480      	push	{r7}
 8005062:	b083      	sub	sp, #12
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	460b      	mov	r3, r1
 800506a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800506c:	78fb      	ldrb	r3, [r7, #3]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d006      	beq.n	8005080 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f043 0201 	orr.w	r2, r3, #1
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 800507e:	e005      	b.n	800508c <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f023 0201 	bic.w	r2, r3, #1
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	601a      	str	r2, [r3, #0]
  }
}
 800508c:	bf00      	nop
 800508e:	370c      	adds	r7, #12
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80050a0:	2300      	movs	r3, #0
 80050a2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0301 	and.w	r3, r3, #1
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d002      	beq.n	80050b6 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80050b0:	2301      	movs	r3, #1
 80050b2:	73fb      	strb	r3, [r7, #15]
 80050b4:	e001      	b.n	80050ba <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80050b6:	2300      	movs	r3, #0
 80050b8:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80050ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3714      	adds	r7, #20
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b087      	sub	sp, #28
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80050d2:	2300      	movs	r3, #0
 80050d4:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80050d6:	2300      	movs	r3, #0
 80050d8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a15      	ldr	r2, [pc, #84]	; (8005134 <DMA_GetFlagStatus+0x6c>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d802      	bhi.n	80050e8 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80050e2:	4b15      	ldr	r3, [pc, #84]	; (8005138 <DMA_GetFlagStatus+0x70>)
 80050e4:	613b      	str	r3, [r7, #16]
 80050e6:	e001      	b.n	80050ec <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80050e8:	4b14      	ldr	r3, [pc, #80]	; (800513c <DMA_GetFlagStatus+0x74>)
 80050ea:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d003      	beq.n	80050fe <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	60fb      	str	r3, [r7, #12]
 80050fc:	e002      	b.n	8005104 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800510a:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800510e:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8005110:	68fa      	ldr	r2, [r7, #12]
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	4013      	ands	r3, r2
 8005116:	2b00      	cmp	r3, #0
 8005118:	d002      	beq.n	8005120 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800511a:	2301      	movs	r3, #1
 800511c:	75fb      	strb	r3, [r7, #23]
 800511e:	e001      	b.n	8005124 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8005120:	2300      	movs	r3, #0
 8005122:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8005124:	7dfb      	ldrb	r3, [r7, #23]
}
 8005126:	4618      	mov	r0, r3
 8005128:	371c      	adds	r7, #28
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr
 8005132:	bf00      	nop
 8005134:	4002640f 	.word	0x4002640f
 8005138:	40026000 	.word	0x40026000
 800513c:	40026400 	.word	0x40026400

08005140 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8005140:	b480      	push	{r7}
 8005142:	b085      	sub	sp, #20
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a10      	ldr	r2, [pc, #64]	; (8005190 <DMA_ClearFlag+0x50>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d802      	bhi.n	8005158 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8005152:	4b10      	ldr	r3, [pc, #64]	; (8005194 <DMA_ClearFlag+0x54>)
 8005154:	60fb      	str	r3, [r7, #12]
 8005156:	e001      	b.n	800515c <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8005158:	4b0f      	ldr	r3, [pc, #60]	; (8005198 <DMA_ClearFlag+0x58>)
 800515a:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d007      	beq.n	8005176 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800516c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8005170:	68fa      	ldr	r2, [r7, #12]
 8005172:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8005174:	e006      	b.n	8005184 <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800517c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8005180:	68fa      	ldr	r2, [r7, #12]
 8005182:	6093      	str	r3, [r2, #8]
  }    
}
 8005184:	bf00      	nop
 8005186:	3714      	adds	r7, #20
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr
 8005190:	4002640f 	.word	0x4002640f
 8005194:	40026000 	.word	0x40026000
 8005198:	40026400 	.word	0x40026400

0800519c <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 800519c:	b480      	push	{r7}
 800519e:	b085      	sub	sp, #20
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	460b      	mov	r3, r1
 80051a6:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80051a8:	2300      	movs	r3, #0
 80051aa:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80051ac:	4b08      	ldr	r3, [pc, #32]	; (80051d0 <DAC_SetChannel1Data+0x34>)
 80051ae:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4413      	add	r3, r2
 80051b6:	3308      	adds	r3, #8
 80051b8:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	461a      	mov	r2, r3
 80051be:	887b      	ldrh	r3, [r7, #2]
 80051c0:	6013      	str	r3, [r2, #0]
}
 80051c2:	bf00      	nop
 80051c4:	3714      	adds	r7, #20
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
 80051ce:	bf00      	nop
 80051d0:	40007400 	.word	0x40007400

080051d4 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b085      	sub	sp, #20
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80051dc:	2300      	movs	r3, #0
 80051de:	73fb      	strb	r3, [r7, #15]
 80051e0:	2300      	movs	r3, #0
 80051e2:	73bb      	strb	r3, [r7, #14]
 80051e4:	230f      	movs	r3, #15
 80051e6:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	78db      	ldrb	r3, [r3, #3]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d038      	beq.n	8005262 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80051f0:	4b27      	ldr	r3, [pc, #156]	; (8005290 <NVIC_Init+0xbc>)
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	43db      	mvns	r3, r3
 80051f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80051fa:	0a1b      	lsrs	r3, r3, #8
 80051fc:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80051fe:	7bfb      	ldrb	r3, [r7, #15]
 8005200:	f1c3 0304 	rsb	r3, r3, #4
 8005204:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8005206:	7b7a      	ldrb	r2, [r7, #13]
 8005208:	7bfb      	ldrb	r3, [r7, #15]
 800520a:	fa42 f303 	asr.w	r3, r2, r3
 800520e:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	785b      	ldrb	r3, [r3, #1]
 8005214:	461a      	mov	r2, r3
 8005216:	7bbb      	ldrb	r3, [r7, #14]
 8005218:	fa02 f303 	lsl.w	r3, r2, r3
 800521c:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	789a      	ldrb	r2, [r3, #2]
 8005222:	7b7b      	ldrb	r3, [r7, #13]
 8005224:	4013      	ands	r3, r2
 8005226:	b2da      	uxtb	r2, r3
 8005228:	7bfb      	ldrb	r3, [r7, #15]
 800522a:	4313      	orrs	r3, r2
 800522c:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 800522e:	7bfb      	ldrb	r3, [r7, #15]
 8005230:	011b      	lsls	r3, r3, #4
 8005232:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8005234:	4a17      	ldr	r2, [pc, #92]	; (8005294 <NVIC_Init+0xc0>)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	781b      	ldrb	r3, [r3, #0]
 800523a:	4413      	add	r3, r2
 800523c:	7bfa      	ldrb	r2, [r7, #15]
 800523e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005242:	4a14      	ldr	r2, [pc, #80]	; (8005294 <NVIC_Init+0xc0>)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	781b      	ldrb	r3, [r3, #0]
 8005248:	095b      	lsrs	r3, r3, #5
 800524a:	b2db      	uxtb	r3, r3
 800524c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	781b      	ldrb	r3, [r3, #0]
 8005252:	f003 031f 	and.w	r3, r3, #31
 8005256:	2101      	movs	r1, #1
 8005258:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800525c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8005260:	e00f      	b.n	8005282 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005262:	490c      	ldr	r1, [pc, #48]	; (8005294 <NVIC_Init+0xc0>)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	095b      	lsrs	r3, r3, #5
 800526a:	b2db      	uxtb	r3, r3
 800526c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	781b      	ldrb	r3, [r3, #0]
 8005272:	f003 031f 	and.w	r3, r3, #31
 8005276:	2201      	movs	r2, #1
 8005278:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800527a:	f100 0320 	add.w	r3, r0, #32
 800527e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8005282:	bf00      	nop
 8005284:	3714      	adds	r7, #20
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr
 800528e:	bf00      	nop
 8005290:	e000ed00 	.word	0xe000ed00
 8005294:	e000e100 	.word	0xe000e100

08005298 <__cxa_pure_virtual>:
 8005298:	b508      	push	{r3, lr}
 800529a:	f000 f80d 	bl	80052b8 <_ZSt9terminatev>

0800529e <_ZN10__cxxabiv111__terminateEPFvvE>:
 800529e:	b508      	push	{r3, lr}
 80052a0:	4780      	blx	r0
 80052a2:	f000 f80e 	bl	80052c2 <abort>
	...

080052a8 <_ZSt13get_terminatev>:
 80052a8:	4b02      	ldr	r3, [pc, #8]	; (80052b4 <_ZSt13get_terminatev+0xc>)
 80052aa:	6818      	ldr	r0, [r3, #0]
 80052ac:	f3bf 8f5f 	dmb	sy
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	20000054 	.word	0x20000054

080052b8 <_ZSt9terminatev>:
 80052b8:	b508      	push	{r3, lr}
 80052ba:	f7ff fff5 	bl	80052a8 <_ZSt13get_terminatev>
 80052be:	f7ff ffee 	bl	800529e <_ZN10__cxxabiv111__terminateEPFvvE>

080052c2 <abort>:
 80052c2:	b508      	push	{r3, lr}
 80052c4:	2006      	movs	r0, #6
 80052c6:	f000 f853 	bl	8005370 <raise>
 80052ca:	2001      	movs	r0, #1
 80052cc:	f000 f87c 	bl	80053c8 <_exit>

080052d0 <__libc_init_array>:
 80052d0:	b570      	push	{r4, r5, r6, lr}
 80052d2:	4b0e      	ldr	r3, [pc, #56]	; (800530c <__libc_init_array+0x3c>)
 80052d4:	4c0e      	ldr	r4, [pc, #56]	; (8005310 <__libc_init_array+0x40>)
 80052d6:	1ae4      	subs	r4, r4, r3
 80052d8:	10a4      	asrs	r4, r4, #2
 80052da:	2500      	movs	r5, #0
 80052dc:	461e      	mov	r6, r3
 80052de:	42a5      	cmp	r5, r4
 80052e0:	d004      	beq.n	80052ec <__libc_init_array+0x1c>
 80052e2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80052e6:	4798      	blx	r3
 80052e8:	3501      	adds	r5, #1
 80052ea:	e7f8      	b.n	80052de <__libc_init_array+0xe>
 80052ec:	f000 f86e 	bl	80053cc <_init>
 80052f0:	4c08      	ldr	r4, [pc, #32]	; (8005314 <__libc_init_array+0x44>)
 80052f2:	4b09      	ldr	r3, [pc, #36]	; (8005318 <__libc_init_array+0x48>)
 80052f4:	1ae4      	subs	r4, r4, r3
 80052f6:	10a4      	asrs	r4, r4, #2
 80052f8:	2500      	movs	r5, #0
 80052fa:	461e      	mov	r6, r3
 80052fc:	42a5      	cmp	r5, r4
 80052fe:	d004      	beq.n	800530a <__libc_init_array+0x3a>
 8005300:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005304:	4798      	blx	r3
 8005306:	3501      	adds	r5, #1
 8005308:	e7f8      	b.n	80052fc <__libc_init_array+0x2c>
 800530a:	bd70      	pop	{r4, r5, r6, pc}
 800530c:	0800543c 	.word	0x0800543c
 8005310:	0800543c 	.word	0x0800543c
 8005314:	08005440 	.word	0x08005440
 8005318:	0800543c 	.word	0x0800543c

0800531c <_raise_r>:
 800531c:	291f      	cmp	r1, #31
 800531e:	b538      	push	{r3, r4, r5, lr}
 8005320:	4604      	mov	r4, r0
 8005322:	460d      	mov	r5, r1
 8005324:	d904      	bls.n	8005330 <_raise_r+0x14>
 8005326:	2316      	movs	r3, #22
 8005328:	6003      	str	r3, [r0, #0]
 800532a:	f04f 30ff 	mov.w	r0, #4294967295
 800532e:	bd38      	pop	{r3, r4, r5, pc}
 8005330:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005332:	b112      	cbz	r2, 800533a <_raise_r+0x1e>
 8005334:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005338:	b94b      	cbnz	r3, 800534e <_raise_r+0x32>
 800533a:	4620      	mov	r0, r4
 800533c:	f000 f832 	bl	80053a4 <_getpid_r>
 8005340:	462a      	mov	r2, r5
 8005342:	4601      	mov	r1, r0
 8005344:	4620      	mov	r0, r4
 8005346:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800534a:	f000 b819 	b.w	8005380 <_kill_r>
 800534e:	2b01      	cmp	r3, #1
 8005350:	d00c      	beq.n	800536c <_raise_r+0x50>
 8005352:	1c59      	adds	r1, r3, #1
 8005354:	d103      	bne.n	800535e <_raise_r+0x42>
 8005356:	2316      	movs	r3, #22
 8005358:	6003      	str	r3, [r0, #0]
 800535a:	2001      	movs	r0, #1
 800535c:	bd38      	pop	{r3, r4, r5, pc}
 800535e:	2400      	movs	r4, #0
 8005360:	4628      	mov	r0, r5
 8005362:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005366:	4798      	blx	r3
 8005368:	4620      	mov	r0, r4
 800536a:	bd38      	pop	{r3, r4, r5, pc}
 800536c:	2000      	movs	r0, #0
 800536e:	bd38      	pop	{r3, r4, r5, pc}

08005370 <raise>:
 8005370:	4b02      	ldr	r3, [pc, #8]	; (800537c <raise+0xc>)
 8005372:	4601      	mov	r1, r0
 8005374:	6818      	ldr	r0, [r3, #0]
 8005376:	f7ff bfd1 	b.w	800531c <_raise_r>
 800537a:	bf00      	nop
 800537c:	200000b8 	.word	0x200000b8

08005380 <_kill_r>:
 8005380:	b538      	push	{r3, r4, r5, lr}
 8005382:	4c07      	ldr	r4, [pc, #28]	; (80053a0 <_kill_r+0x20>)
 8005384:	2300      	movs	r3, #0
 8005386:	4605      	mov	r5, r0
 8005388:	4608      	mov	r0, r1
 800538a:	4611      	mov	r1, r2
 800538c:	6023      	str	r3, [r4, #0]
 800538e:	f000 f813 	bl	80053b8 <_kill>
 8005392:	1c43      	adds	r3, r0, #1
 8005394:	d102      	bne.n	800539c <_kill_r+0x1c>
 8005396:	6823      	ldr	r3, [r4, #0]
 8005398:	b103      	cbz	r3, 800539c <_kill_r+0x1c>
 800539a:	602b      	str	r3, [r5, #0]
 800539c:	bd38      	pop	{r3, r4, r5, pc}
 800539e:	bf00      	nop
 80053a0:	20001010 	.word	0x20001010

080053a4 <_getpid_r>:
 80053a4:	f000 b800 	b.w	80053a8 <_getpid>

080053a8 <_getpid>:
 80053a8:	4b02      	ldr	r3, [pc, #8]	; (80053b4 <_getpid+0xc>)
 80053aa:	2258      	movs	r2, #88	; 0x58
 80053ac:	601a      	str	r2, [r3, #0]
 80053ae:	f04f 30ff 	mov.w	r0, #4294967295
 80053b2:	4770      	bx	lr
 80053b4:	20001010 	.word	0x20001010

080053b8 <_kill>:
 80053b8:	4b02      	ldr	r3, [pc, #8]	; (80053c4 <_kill+0xc>)
 80053ba:	2258      	movs	r2, #88	; 0x58
 80053bc:	601a      	str	r2, [r3, #0]
 80053be:	f04f 30ff 	mov.w	r0, #4294967295
 80053c2:	4770      	bx	lr
 80053c4:	20001010 	.word	0x20001010

080053c8 <_exit>:
 80053c8:	e7fe      	b.n	80053c8 <_exit>
	...

080053cc <_init>:
 80053cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ce:	bf00      	nop
 80053d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053d2:	bc08      	pop	{r3}
 80053d4:	469e      	mov	lr, r3
 80053d6:	4770      	bx	lr

080053d8 <_fini>:
 80053d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053da:	bf00      	nop
 80053dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053de:	bc08      	pop	{r3}
 80053e0:	469e      	mov	lr, r3
 80053e2:	4770      	bx	lr
