INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/Lab3/Lab3.srcs/sim_1/new/stimulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/Lab3/Lab3.srcs/sources_1/new/uart_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/Lab3/Lab3.srcs/sim_1/new/verify.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module verify
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/Lab3/Lab3.srcs/sim_1/new/tb_uart_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_fsm
