#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("dense_13_input_input_array_0_address0", 4, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("dense_13_input_input_array_0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("dense_13_input_input_array_0_q0", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("dense_13_input_input_array_1_address0", 4, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("dense_13_input_input_array_1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("dense_13_input_input_array_1_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("dense_13_input_input_array_2_address0", 4, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("dense_13_input_input_array_2_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("dense_13_input_input_array_2_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("dense_13_input_input_array_3_address0", 4, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("dense_13_input_input_array_3_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("dense_13_input_input_array_3_q0", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("dense_13_input_input_array_4_address0", 4, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("dense_13_input_input_array_4_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("dense_13_input_input_array_4_q0", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("dense_13_input_input_array_5_address0", 4, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("dense_13_input_input_array_5_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("dense_13_input_input_array_5_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("dense_13_input_input_array_6_address0", 4, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("dense_13_input_input_array_6_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("dense_13_input_input_array_6_q0", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("dense_13_input_input_array_7_address0", 4, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("dense_13_input_input_array_7_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("dense_13_input_input_array_7_q0", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("dense_13_input_input_dim", 64, hls_in, 8, "ap_none", "in_data", 1),
	Port_Property("dense_13_input_input_numel", 64, hls_in, 9, "ap_none", "in_data", 1),
	Port_Property("dense_13_input_input_shape_address0", 3, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("dense_13_input_input_shape_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("dense_13_input_input_shape_q0", 64, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("dense_16_output_arrray_address0", 1, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("dense_16_output_arrray_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("dense_16_output_arrray_we0", 1, hls_out, 11, "ap_memory", "mem_we", 1),
	Port_Property("dense_16_output_arrray_d0", 32, hls_out, 11, "ap_memory", "mem_din", 1),
	Port_Property("dense_16_output_arrray_q0", 32, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("dense_16_output_dim", 64, hls_in, 12, "ap_none", "in_data", 1),
	Port_Property("dense_16_output_numel", 64, hls_in, 13, "ap_none", "in_data", 1),
	Port_Property("dense_16_output_shape_address0", 3, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("dense_16_output_shape_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("dense_16_output_shape_we0", 1, hls_out, 14, "ap_memory", "mem_we", 1),
	Port_Property("dense_16_output_shape_d0", 64, hls_out, 14, "ap_memory", "mem_din", 1),
	Port_Property("dense_16_output_shape_q0", 64, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("dense_16_output_shape_address1", 3, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("dense_16_output_shape_ce1", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("dense_16_output_shape_we1", 1, hls_out, 14, "ap_memory", "mem_we", 1),
	Port_Property("dense_16_output_shape_d1", 64, hls_out, 14, "ap_memory", "mem_din", 1),
	Port_Property("dense_16_output_shape_q1", 64, hls_in, 14, "ap_memory", "mem_dout", 1),
};
const char* HLS_Design_Meta::dut_name = "sample";
