verilog work "Clock_Divider.v"
verilog work "test_Clock_Divider.v"
verilog work "C:/Xilinx/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
