
*** Running vivado
    with args -log zynq_design_1_snes_intf_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_design_1_snes_intf_0_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zynq_design_1_snes_intf_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/Documents/cpre488/Labs/MP-0/ip_repo/snes_intf_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top zynq_design_1_snes_intf_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 469.031 ; gain = 97.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_design_1_snes_intf_0_1' [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_snes_intf_0_1/synth/zynq_design_1_snes_intf_0_1.vhd:90]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'snes_intf_v1_0' declared at 'u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ipshared/fb86/hdl/snes_intf_v1_0.vhd:5' bound to instance 'U0' of component 'snes_intf_v1_0' [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_snes_intf_0_1/synth/zynq_design_1_snes_intf_0_1.vhd:161]
INFO: [Synth 8-638] synthesizing module 'snes_intf_v1_0' [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ipshared/fb86/hdl/snes_intf_v1_0.vhd:53]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'snes_intf_v1_0_S00_AXI' declared at 'u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ipshared/fb86/hdl/snes_intf_v1_0_S00_AXI.vhd:5' bound to instance 'snes_intf_v1_0_S00_AXI_inst' of component 'snes_intf_v1_0_S00_AXI' [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ipshared/fb86/hdl/snes_intf_v1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'snes_intf_v1_0_S00_AXI' [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ipshared/fb86/hdl/snes_intf_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ipshared/fb86/hdl/snes_intf_v1_0_S00_AXI.vhd:259]
INFO: [Synth 8-226] default block is never used [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ipshared/fb86/hdl/snes_intf_v1_0_S00_AXI.vhd:497]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ipshared/fb86/hdl/snes_intf_v1_0_S00_AXI.vhd:575]
WARNING: [Synth 8-614] signal 'SNES_DATA' is read in the process but is not in the sensitivity list [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ipshared/fb86/hdl/snes_intf_v1_0_S00_AXI.vhd:575]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ipshared/fb86/hdl/snes_intf_v1_0_S00_AXI.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'snes_intf_v1_0_S00_AXI' (1#1) [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ipshared/fb86/hdl/snes_intf_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'snes_intf_v1_0' (2#1) [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ipshared/fb86/hdl/snes_intf_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_1_snes_intf_0_1' (3#1) [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/zynq_design_1_snes_intf_0_1/synth/zynq_design_1_snes_intf_0_1.vhd:90]
WARNING: [Synth 8-3331] design snes_intf_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design snes_intf_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design snes_intf_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design snes_intf_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design snes_intf_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design snes_intf_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 525.094 ; gain = 153.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 525.094 ; gain = 153.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 525.094 ; gain = 153.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/edit_snes_intf_v1_0.ip_user_files/zedboard_master.xdc] for cell 'U0'
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/edit_snes_intf_v1_0.ip_user_files/zedboard_master.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/edit_snes_intf_v1_0.ip_user_files/zedboard_master.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/edit_snes_intf_v1_0.ip_user_files/zedboard_master.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/edit_snes_intf_v1_0.ip_user_files/zedboard_master.xdc:375]
Finished Parsing XDC File [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/edit_snes_intf_v1_0.ip_user_files/zedboard_master.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ip/edit_snes_intf_v1_0.ip_user_files/zedboard_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_design_1_snes_intf_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_design_1_snes_intf_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 882.359 ; gain = 0.000
Parsing XDC File [U:/Documents/cpre488/Labs/MP-0/project_1/project_1.runs/zynq_design_1_snes_intf_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [U:/Documents/cpre488/Labs/MP-0/project_1/project_1.runs/zynq_design_1_snes_intf_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 882.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 882.359 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 882.828 ; gain = 0.469
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 882.828 ; gain = 510.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 882.828 ; gain = 510.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  U:/Documents/cpre488/Labs/MP-0/project_1/project_1.runs/zynq_design_1_snes_intf_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 882.828 ; gain = 510.973
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_buffer_reg' [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ipshared/fb86/hdl/snes_intf_v1_0_S00_AXI.vhd:238]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [u:/Documents/cpre488/Labs/MP-0/project_1/project_1.srcs/sources_1/bd/zynq_design_1/ipshared/fb86/hdl/snes_intf_v1_0_S00_AXI.vhd:578]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 882.828 ; gain = 510.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	  16 Input     32 Bit        Muxes := 15    
	  35 Input     32 Bit        Muxes := 1     
	  35 Input     16 Bit        Muxes := 1     
	  35 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module snes_intf_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	  16 Input     32 Bit        Muxes := 15    
	  35 Input     32 Bit        Muxes := 1     
	  35 Input     16 Bit        Muxes := 1     
	  35 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design snes_intf_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design snes_intf_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design snes_intf_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design snes_intf_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design snes_intf_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design snes_intf_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/snes_intf_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/snes_intf_v1_0_S00_AXI_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/snes_intf_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/snes_intf_v1_0_S00_AXI_inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[16]' (LD) to 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[17]' (LD) to 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[18]' (LD) to 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[19]' (LD) to 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[20]' (LD) to 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[21]' (LD) to 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[22]' (LD) to 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[23]' (LD) to 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[24]' (LD) to 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[25]' (LD) to 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[26]' (LD) to 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[27]' (LD) to 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[28]' (LD) to 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[29]' (LD) to 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[30]' (LD) to 'U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/snes_intf_v1_0_S00_AXI_inst/\data_buffer_reg[31] )
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[31]) is unused and will be removed from module snes_intf_v1_0_S00_AXI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 882.828 ; gain = 510.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 883.527 ; gain = 511.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 884.324 ; gain = 512.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 902.719 ; gain = 530.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 902.719 ; gain = 530.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 902.719 ; gain = 530.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 902.719 ; gain = 530.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 902.719 ; gain = 530.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 902.719 ; gain = 530.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 902.719 ; gain = 530.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   148|
|2     |LUT1   |    37|
|3     |LUT2   |   860|
|4     |LUT3   |    13|
|5     |LUT4   |    24|
|6     |LUT5   |    35|
|7     |LUT6   |   227|
|8     |MUXF7  |    64|
|9     |MUXF8  |    32|
|10    |FDRE   |   569|
|11    |FDSE   |     5|
|12    |LD     |    32|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |  2046|
|2     |  U0                            |snes_intf_v1_0         |  2046|
|3     |    snes_intf_v1_0_S00_AXI_inst |snes_intf_v1_0_S00_AXI |  2046|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 902.719 ; gain = 530.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 902.719 ; gain = 173.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 902.719 ; gain = 530.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 276 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'zynq_design_1_snes_intf_0_1' is not ideal for floorplanning, since the cellview 'snes_intf_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 913.059 ; gain = 552.676
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 913.059 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'U:/Documents/cpre488/Labs/MP-0/project_1/project_1.runs/zynq_design_1_snes_intf_0_1_synth_1/zynq_design_1_snes_intf_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zynq_design_1_snes_intf_0_1, cache-ID = 4c4a2d0b2844ff64
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.059 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'U:/Documents/cpre488/Labs/MP-0/project_1/project_1.runs/zynq_design_1_snes_intf_0_1_synth_1/zynq_design_1_snes_intf_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zynq_design_1_snes_intf_0_1_utilization_synth.rpt -pb zynq_design_1_snes_intf_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 14:12:22 2020...
