{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682278453697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682278453698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 22:34:13 2023 " "Processing started: Sun Apr 23 22:34:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682278453698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682278453698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp2 -c exp2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp2 -c exp2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682278453698 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1682278454341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_sync_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file register_sync_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_sync_rw " "Found entity 1: Register_sync_rw" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Register_sync_rw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file register_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_simple " "Found entity 1: Register_simple" {  } { { "Register_simple.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Register_simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "Mux_4to1.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Found entity 1: Mux_2to1" {  } { { "Mux_2to1.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16to1 " "Found entity 1: Mux_16to1" {  } { { "Mux_16to1.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Mux_16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_memory " "Found entity 1: Instruction_memory" {  } { { "Instruction_memory.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_4to16 " "Found entity 1: Decoder_4to16" {  } { { "Decoder_4to16.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Decoder_4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "Decoder_2to4.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682278454485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682278454485 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shifter shifter.v(13) " "Verilog HDL Parameter Declaration warning at shifter.v(13): Parameter Declaration in module \"shifter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shifter.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/shifter.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1682278454486 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(24) " "Verilog HDL Parameter Declaration warning at ALU.v(24): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/ALU.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1682278454487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682278454540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:controller\"" {  } { { "Main.v" "controller" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682278454560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Controller.v(34) " "Verilog HDL assignment warning at Controller.v(34): truncated value with size 4 to match size of target (3)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682278454560 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Controller.v(39) " "Verilog HDL assignment warning at Controller.v(39): truncated value with size 4 to match size of target (3)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682278454560 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Controller.v(44) " "Verilog HDL assignment warning at Controller.v(44): truncated value with size 4 to match size of target (3)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682278454560 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Controller.v(49) " "Verilog HDL assignment warning at Controller.v(49): truncated value with size 4 to match size of target (3)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682278454560 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Controller.v(54) " "Verilog HDL assignment warning at Controller.v(54): truncated value with size 4 to match size of target (3)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682278454561 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(30) " "Verilog HDL Case Statement warning at Controller.v(30): incomplete case statement has no default case item" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1682278454561 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Controller.v(73) " "Verilog HDL assignment warning at Controller.v(73): truncated value with size 4 to match size of target (3)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682278454561 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Controller.v(83) " "Verilog HDL assignment warning at Controller.v(83): truncated value with size 32 to match size of target (1)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682278454562 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Controller.v(86) " "Verilog HDL assignment warning at Controller.v(86): truncated value with size 4 to match size of target (3)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682278454562 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(67) " "Verilog HDL Case Statement warning at Controller.v(67): incomplete case statement has no default case item" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 67 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1682278454562 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(18) " "Verilog HDL Case Statement warning at Controller.v(18): incomplete case statement has no default case item" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1682278454562 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc Controller.v(18) " "Verilog HDL Always Construct warning at Controller.v(18): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1682278454563 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg Controller.v(18) " "Verilog HDL Always Construct warning at Controller.v(18): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1682278454563 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite Controller.v(18) " "Verilog HDL Always Construct warning at Controller.v(18): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1682278454563 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc Controller.v(18) " "Verilog HDL Always Construct warning at Controller.v(18): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1682278454563 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc Controller.v(18) " "Verilog HDL Always Construct warning at Controller.v(18): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1682278454563 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegSrc Controller.v(18) " "Verilog HDL Always Construct warning at Controller.v(18): inferring latch(es) for variable \"RegSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1682278454563 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite Controller.v(18) " "Verilog HDL Always Construct warning at Controller.v(18): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1682278454563 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl Controller.v(18) " "Verilog HDL Always Construct warning at Controller.v(18): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1682278454564 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] Controller.v(18) " "Inferred latch for \"ALUControl\[0\]\" at Controller.v(18)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682278454564 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] Controller.v(18) " "Inferred latch for \"ALUControl\[1\]\" at Controller.v(18)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682278454564 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] Controller.v(18) " "Inferred latch for \"ALUControl\[2\]\" at Controller.v(18)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682278454566 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Controller.v(18) " "Inferred latch for \"RegWrite\" at Controller.v(18)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682278454566 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc Controller.v(18) " "Inferred latch for \"RegSrc\" at Controller.v(18)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682278454566 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] Controller.v(18) " "Inferred latch for \"ImmSrc\[0\]\" at Controller.v(18)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682278454566 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] Controller.v(18) " "Inferred latch for \"ImmSrc\[1\]\" at Controller.v(18)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682278454566 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Controller.v(18) " "Inferred latch for \"ALUSrc\" at Controller.v(18)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682278454566 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Controller.v(18) " "Inferred latch for \"MemWrite\" at Controller.v(18)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682278454566 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg Controller.v(18) " "Inferred latch for \"MemtoReg\" at Controller.v(18)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682278454566 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc Controller.v(18) " "Inferred latch for \"PCSrc\" at Controller.v(18)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Controller.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682278454566 "|Main|Controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:datapath\"" {  } { { "Main.v" "datapath" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682278454586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file Datapath:datapath\|Register_file:reg_file " "Elaborating entity \"Register_file\" for hierarchy \"Datapath:datapath\|Register_file:reg_file\"" {  } { { "Datapath.v" "reg_file" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682278454613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_sync_rw Datapath:datapath\|Register_file:reg_file\|Register_sync_rw:registers\[0\].Reg " "Elaborating entity \"Register_sync_rw\" for hierarchy \"Datapath:datapath\|Register_file:reg_file\|Register_sync_rw:registers\[0\].Reg\"" {  } { { "Register_file.v" "registers\[0\].Reg" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Register_file.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682278454620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_4to16 Datapath:datapath\|Register_file:reg_file\|Decoder_4to16:dec " "Elaborating entity \"Decoder_4to16\" for hierarchy \"Datapath:datapath\|Register_file:reg_file\|Decoder_4to16:dec\"" {  } { { "Register_file.v" "dec" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Register_file.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682278454642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16to1 Datapath:datapath\|Register_file:reg_file\|Mux_16to1:mux_0 " "Elaborating entity \"Mux_16to1\" for hierarchy \"Datapath:datapath\|Register_file:reg_file\|Mux_16to1:mux_0\"" {  } { { "Register_file.v" "mux_0" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Register_file.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682278454644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Datapath:datapath\|Memory:data_memory " "Elaborating entity \"Memory\" for hierarchy \"Datapath:datapath\|Memory:data_memory\"" {  } { { "Datapath.v" "data_memory" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682278454651 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 4095 Memory.v(15) " "Verilog HDL warning at Memory.v(15): number of words (4) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Memory.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Memory.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1682278455287 "|Datapath|Memory:data_memory"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem Memory.v(10) " "Verilog HDL warning at Memory.v(10): initial value for variable mem should be constant" {  } { { "Memory.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Memory.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1682278455287 "|Datapath|Memory:data_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Memory.v(20) " "Verilog HDL assignment warning at Memory.v(20): truncated value with size 32 to match size of target (8)" {  } { { "Memory.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Memory.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682278455287 "|Datapath|Memory:data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_memory Datapath:datapath\|Instruction_memory:instruction_mem " "Elaborating entity \"Instruction_memory\" for hierarchy \"Datapath:datapath\|Instruction_memory:instruction_mem\"" {  } { { "Datapath.v" "instruction_mem" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682278455311 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 4095 Instruction_memory.v(10) " "Verilog HDL warning at Instruction_memory.v(10): number of words (32) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Instruction_memory.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Instruction_memory.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1682278455312 "|Datapath|Instruction_memory:instruction_mem"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem Instruction_memory.v(8) " "Verilog HDL warning at Instruction_memory.v(8): initial value for variable mem should be constant" {  } { { "Instruction_memory.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Instruction_memory.v" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1682278455312 "|Datapath|Instruction_memory:instruction_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem 0 Instruction_memory.v(6) " "Net \"mem\" at Instruction_memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Instruction_memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1682278455313 "|Datapath|Instruction_memory:instruction_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:datapath\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Datapath:datapath\|ALU:alu\"" {  } { { "Datapath.v" "alu" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682278455315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 Datapath:datapath\|Mux_2to1:mux_b " "Elaborating entity \"Mux_2to1\" for hierarchy \"Datapath:datapath\|Mux_2to1:mux_b\"" {  } { { "Datapath.v" "mux_b" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Datapath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682278455319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 Datapath:datapath\|Mux_2to1:mux_reg " "Elaborating entity \"Mux_2to1\" for hierarchy \"Datapath:datapath\|Mux_2to1:mux_reg\"" {  } { { "Datapath.v" "mux_reg" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682278455323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Datapath:datapath\|Extender:extend " "Elaborating entity \"Extender\" for hierarchy \"Datapath:datapath\|Extender:extend\"" {  } { { "Datapath.v" "extend" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682278455326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Datapath:datapath\|Adder:add_pc_four " "Elaborating entity \"Adder\" for hierarchy \"Datapath:datapath\|Adder:add_pc_four\"" {  } { { "Datapath.v" "add_pc_four" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Datapath.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682278455329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple Datapath:datapath\|Register_simple:reg_pc " "Elaborating entity \"Register_simple\" for hierarchy \"Datapath:datapath\|Register_simple:reg_pc\"" {  } { { "Datapath.v" "reg_pc" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Datapath.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682278455332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter Datapath:datapath\|shifter:shift " "Elaborating entity \"shifter\" for hierarchy \"Datapath:datapath\|shifter:shift\"" {  } { { "Datapath.v" "shift" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Datapath.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682278455334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 shifter.v(20) " "Verilog HDL assignment warning at shifter.v(20): truncated value with size 64 to match size of target (32)" {  } { { "shifter.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/shifter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1682278455336 "|Datapath|shifter:shift"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALUControl\[3\] " "Net \"ALUControl\[3\]\" is missing source, defaulting to GND" {  } { { "Main.v" "ALUControl\[3\]" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1682278460322 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1682278460322 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1682278467264 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[0\] GND " "Pin \"OUT\[0\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[1\] GND " "Pin \"OUT\[1\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[2\] GND " "Pin \"OUT\[2\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[3\] GND " "Pin \"OUT\[3\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[4\] GND " "Pin \"OUT\[4\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[5\] GND " "Pin \"OUT\[5\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[6\] GND " "Pin \"OUT\[6\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[7\] GND " "Pin \"OUT\[7\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[8\] GND " "Pin \"OUT\[8\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[9\] GND " "Pin \"OUT\[9\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[10\] GND " "Pin \"OUT\[10\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[11\] GND " "Pin \"OUT\[11\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[12\] GND " "Pin \"OUT\[12\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[13\] GND " "Pin \"OUT\[13\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[14\] GND " "Pin \"OUT\[14\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[15\] GND " "Pin \"OUT\[15\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[16\] GND " "Pin \"OUT\[16\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[17\] GND " "Pin \"OUT\[17\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[18\] GND " "Pin \"OUT\[18\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[19\] GND " "Pin \"OUT\[19\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[20\] GND " "Pin \"OUT\[20\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[21\] GND " "Pin \"OUT\[21\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[22\] GND " "Pin \"OUT\[22\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[23\] GND " "Pin \"OUT\[23\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[24\] GND " "Pin \"OUT\[24\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[25\] GND " "Pin \"OUT\[25\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[26\] GND " "Pin \"OUT\[26\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[27\] GND " "Pin \"OUT\[27\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[28\] GND " "Pin \"OUT\[28\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[29\] GND " "Pin \"OUT\[29\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[30\] GND " "Pin \"OUT\[30\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[31\] GND " "Pin \"OUT\[31\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|OUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagZ VCC " "Pin \"FlagZ\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1682278467289 "|Main|FlagZ"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1682278467289 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "480 " "480 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1682278467530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1682278468643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682278468643 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682278469727 "|Main|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_2/Exp2/Main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682278469727 "|Main|RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1682278469727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1682278469728 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1682278469728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1682278469728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682278469798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 22:34:29 2023 " "Processing ended: Sun Apr 23 22:34:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682278469798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682278469798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682278469798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682278469798 ""}
