Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Mon Sep 15 11:43:52 2025
| Host             : correlator4.fnal.gov running 64-bit AlmaLinux release 9.4 (Shamrock Pampas Cat)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xcvu9p-flgb2104-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.726        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.239        |
| Device Static (W)        | 2.487        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 98.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.180 |        3 |       --- |             --- |
| CLB Logic      |     0.319 |    13304 |       --- |             --- |
|   LUT as Logic |     0.265 |     6173 |   1182240 |            0.52 |
|   Register     |     0.038 |     4530 |   2364480 |            0.19 |
|   CARRY8       |     0.017 |      406 |    147780 |            0.27 |
|   Others       |     0.000 |      474 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |     1486 |   1182240 |            0.13 |
| Signals        |     0.278 |     6599 |       --- |             --- |
| I/O            |     0.462 |      159 |       702 |           22.65 |
| Static Power   |     2.487 |          |           |                 |
| Total          |     3.726 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     1.744 |       0.914 |      0.830 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.289 |       0.026 |      0.263 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.016 |       0.000 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.649 |       0.000 |      0.649 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.242 |       0.057 |      0.185 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.188 |       0.188 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             1.1 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| top                            |     1.239 |
|   kan_inst                     |     0.689 |
|     gen_l0c0.i01               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c0.i03               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c0.i04               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c0.i07               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c0.i09               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c0.i13               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c0.i14               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c1.i00               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c1.i01               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c1.i02               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c1.i03               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c1.i04               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c1.i06               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c1.i08               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c1.i09               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c1.i10               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c1.i11               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c10.i00              |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c10.i01              |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c10.i02              |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c10.i03              |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c10.i04              |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c10.i07              |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c10.i09              |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c10.i11              |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c11.i02              |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c11.i03              |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c11.i04              |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c11.i05              |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c11.i06              |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c11.i12              |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c11.i14              |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l0c2.i00               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c2.i02               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c2.i03               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c2.i04               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c2.i10               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c2.i11               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c2.i12               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c2.i14               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l0c2.i15               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c3.i00               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c3.i01               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c3.i02               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c3.i03               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c3.i05               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c3.i07               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c3.i08               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c3.i09               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c3.i10               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c3.i11               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c3.i12               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c4.i00               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c4.i01               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c4.i02               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c4.i03               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c4.i04               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c4.i12               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c4.i13               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c5.i00               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c5.i01               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c5.i02               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c5.i03               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c5.i04               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c5.i05               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c5.i06               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c5.i07               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c5.i08               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c5.i09               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c5.i10               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c5.i11               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c5.i12               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c5.i14               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c5.i15               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c6.i02               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c6.i03               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c6.i04               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c6.i10               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c7.i00               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c7.i01               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c7.i02               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c7.i03               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c7.i06               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c7.i08               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c7.i10               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c7.i11               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c7.i13               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c7.i14               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c8.i01               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c8.i02               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c8.i03               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c8.i04               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c8.i05               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c8.i06               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c8.i07               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c8.i08               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c8.i10               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c8.i11               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c8.i12               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c8.i14               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c9.i00               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c9.i01               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c9.i03               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c9.i04               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c9.i05               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c9.i08               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c9.i12               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c9.i14               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l0c9.i15               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l1c0.i00               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c0.i01               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c0.i02               |     0.003 |
|       rom_i                    |     0.003 |
|     gen_l1c0.i03               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c0.i04               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c0.i05               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c0.i06               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c0.i07               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c0.i08               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c0.i09               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c0.i10               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c0.i11               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c1.i00               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l1c1.i01               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c1.i02               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c1.i03               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l1c1.i04               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c1.i05               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c1.i06               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c1.i07               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l1c1.i08               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c1.i09               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l1c1.i10               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l1c1.i11               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l1c2.i00               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c2.i01               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c2.i02               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c2.i03               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c2.i04               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c2.i05               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c2.i06               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c2.i07               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c2.i08               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l1c2.i09               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c2.i10               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c2.i11               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l1c3.i00               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c3.i01               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l1c3.i02               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c3.i03               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l1c3.i04               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l1c3.i05               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c3.i06               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c3.i07               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c3.i08               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c3.i09               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c3.i10               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c3.i11               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c4.i00               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l1c4.i01               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c4.i02               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c4.i03               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c4.i04               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c4.i05               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c4.i06               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c4.i07               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c4.i08               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c4.i09               |     0.001 |
|       rom_i                    |     0.001 |
|     gen_l1c4.i10               |     0.002 |
|       rom_i                    |     0.002 |
|     gen_l1c4.i11               |     0.002 |
|       rom_i                    |     0.002 |
|   xpm_memory_base_inst_i_4__2  |     0.001 |
|   xpm_memory_base_inst_i_5     |     0.001 |
|   xpm_memory_base_inst_i_5__13 |     0.001 |
|   xpm_memory_base_inst_i_6__13 |     0.001 |
|   xpm_memory_base_inst_i_6__2  |     0.001 |
|   xpm_memory_base_inst_i_8__13 |     0.001 |
|   xpm_memory_base_inst_i_8__14 |     0.001 |
+--------------------------------+-----------+


