Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec 12 14:09:25 2021
| Host         : DESKTOP-4A9L7PJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dice_main_timing_summary_routed.rpt -pb dice_main_timing_summary_routed.pb -rpx dice_main_timing_summary_routed.rpx -warn_on_violation
| Design       : dice_main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.544        0.000                      0                   65        0.019        0.000                      0                   65        9.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.544        0.000                      0                   65        0.019        0.000                      0                   65        9.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 dice_value_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dice_dout_o[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 4.380ns (59.655%)  route 2.962ns (40.345%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.558     5.079    clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  dice_value_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  dice_value_valid_reg/Q
                         net (fo=6, routed)           1.103     6.700    dice_done_o_OBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.152     6.852 r  dice_dout_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.859     8.711    dice_dout_o_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         3.710    12.421 r  dice_dout_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.421    dice_dout_o[0]
    V17                                                               r  dice_dout_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                         -12.421    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 dice_value_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dice_dout_o[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 4.161ns (59.467%)  route 2.836ns (40.533%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.558     5.079    clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  dice_value_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  dice_value_valid_reg/Q
                         net (fo=6, routed)           1.103     6.700    dice_done_o_OBUF
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.124     6.824 r  dice_dout_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.733     8.557    dice_dout_o_OBUF[2]
    W16                  OBUF (Prop_obuf_I_O)         3.519    12.076 r  dice_dout_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.076    dice_dout_o[2]
    W16                                                               r  dice_dout_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 dice_value_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dice_dout_o[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 4.158ns (60.742%)  route 2.687ns (39.258%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.558     5.079    clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  dice_value_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  dice_value_valid_reg/Q
                         net (fo=6, routed)           0.829     6.426    dice_done_o_OBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.550 r  dice_dout_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.858     8.409    dice_dout_o_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         3.516    11.925 r  dice_dout_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.925    dice_dout_o[1]
    V16                                                               r  dice_dout_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 dice_value_valid_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dice_done_o
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 4.027ns (59.558%)  route 2.735ns (40.442%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.555     5.076    clk_IBUF_BUFG
    SLICE_X46Y30         FDRE                                         r  dice_value_valid_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  dice_value_valid_reg_lopt_replica/Q
                         net (fo=1, routed)           2.735     8.329    dice_value_valid_reg_lopt_replica_1
    V2                   OBUF (Prop_obuf_I_O)         3.509    11.838 r  dice_done_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.838    dice_done_o
    V2                                                                r  dice_done_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 LSF_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            n_value_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.456ns (30.195%)  route 1.054ns (69.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  LSF_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  LSF_reg_reg[2]/Q
                         net (fo=3, routed)           1.054     6.583    p_0_in1_in
    SLICE_X33Y29         FDRE                                         r  n_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  n_value_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.276    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)       -0.090    14.926    n_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.539ns  (required time - arrival time)
  Source:                 n_value_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            down_cnt_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        1.464ns  (logic 0.719ns (49.096%)  route 0.745ns (50.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 24.771 - 20.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 15.073 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552    15.073    clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  n_value_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.422    15.495 r  n_value_reg[5]/Q
                         net (fo=1, routed)           0.745    16.241    n_value[5]
    SLICE_X34Y27         LUT6 (Prop_lut6_I2_O)        0.297    16.538 r  down_cnt_value[5]_i_1/O
                         net (fo=1, routed)           0.000    16.538    p_0_in__0[5]
    SLICE_X34Y27         FDRE                                         r  down_cnt_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.430    24.771    clk_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  down_cnt_value_reg[5]/C
                         clock pessimism              0.260    25.031    
                         clock uncertainty           -0.035    24.996    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)        0.081    25.077    down_cnt_value_reg[5]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -16.538    
  -------------------------------------------------------------------
                         slack                                  8.539    

Slack (MET) :             8.540ns  (required time - arrival time)
  Source:                 n_value_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            down_cnt_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        1.461ns  (logic 0.721ns (49.334%)  route 0.740ns (50.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 24.771 - 20.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 15.073 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552    15.073    clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  n_value_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.422    15.495 r  n_value_reg[6]/Q
                         net (fo=1, routed)           0.740    16.236    n_value[6]
    SLICE_X34Y27         LUT6 (Prop_lut6_I1_O)        0.299    16.535 r  down_cnt_value[6]_i_1/O
                         net (fo=1, routed)           0.000    16.535    p_0_in__0[6]
    SLICE_X34Y27         FDRE                                         r  down_cnt_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.430    24.771    clk_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  down_cnt_value_reg[6]/C
                         clock pessimism              0.260    25.031    
                         clock uncertainty           -0.035    24.996    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)        0.079    25.075    down_cnt_value_reg[6]
  -------------------------------------------------------------------
                         required time                         25.075    
                         arrival time                         -16.535    
  -------------------------------------------------------------------
                         slack                                  8.540    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 n_value_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            down_cnt_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        1.479ns  (logic 0.648ns (43.808%)  route 0.831ns (56.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 24.771 - 20.000 ) 
    Source Clock Delay      (SCD):    5.067ns = ( 15.067 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.546    15.067    clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  n_value_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.524    15.591 r  n_value_reg[7]/Q
                         net (fo=1, routed)           0.831    16.422    n_value[7]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    16.546 r  down_cnt_value[7]_i_2/O
                         net (fo=1, routed)           0.000    16.546    p_0_in__0[7]
    SLICE_X34Y27         FDRE                                         r  down_cnt_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.430    24.771    clk_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  down_cnt_value_reg[7]/C
                         clock pessimism              0.275    25.046    
                         clock uncertainty           -0.035    25.011    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)        0.079    25.090    down_cnt_value_reg[7]
  -------------------------------------------------------------------
                         required time                         25.090    
                         arrival time                         -16.546    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.603ns  (required time - arrival time)
  Source:                 n_value_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            down_cnt_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        1.370ns  (logic 0.721ns (52.636%)  route 0.649ns (47.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 24.774 - 20.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 15.073 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552    15.073    clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  n_value_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.422    15.495 r  n_value_reg[0]/Q
                         net (fo=1, routed)           0.649    16.144    n_value[0]
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.299    16.443 r  down_cnt_value[0]_i_1/O
                         net (fo=1, routed)           0.000    16.443    p_0_in__0[0]
    SLICE_X33Y28         FDRE                                         r  down_cnt_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.433    24.774    clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  down_cnt_value_reg[0]/C
                         clock pessimism              0.275    25.049    
                         clock uncertainty           -0.035    25.014    
    SLICE_X33Y28         FDRE (Setup_fdre_C_D)        0.032    25.046    down_cnt_value_reg[0]
  -------------------------------------------------------------------
                         required time                         25.046    
                         arrival time                         -16.443    
  -------------------------------------------------------------------
                         slack                                  8.603    

Slack (MET) :             8.643ns  (required time - arrival time)
  Source:                 LSF_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            n_value_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.419ns (38.520%)  route 0.669ns (61.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  LSF_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  LSF_reg_reg[5]/Q
                         net (fo=2, routed)           0.669     6.161    LSF_reg_reg_n_0_[5]
    SLICE_X33Y29         FDRE                                         r  n_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  n_value_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.276    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)       -0.212    14.804    n_value_reg[5]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                  8.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 trig_i
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ste_debounce_i/FSM_sequential_fsm_state_ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 1.482ns (33.696%)  route 2.916ns (66.304%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T3                                                0.000     1.000 r  trig_i (IN)
                         net (fo=0)                   0.000     1.000    trig_i
    T3                   IBUF (Prop_ibuf_I_O)         1.382     2.382 r  trig_i_IBUF_inst/O
                         net (fo=8, routed)           2.916     5.298    ste_debounce_i/trig_i_IBUF
    SLICE_X36Y29         LUT4 (Prop_lut4_I1_O)        0.100     5.398 r  ste_debounce_i/FSM_sequential_fsm_state_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     5.398    ste_debounce_i/FSM_sequential_fsm_state_ff[0]_i_1_n_0
    SLICE_X36Y29         FDCE                                         r  ste_debounce_i/FSM_sequential_fsm_state_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    ste_debounce_i/clk_IBUF_BUFG
    SLICE_X36Y29         FDCE                                         r  ste_debounce_i/FSM_sequential_fsm_state_ff_reg[0]/C
                         clock pessimism              0.000     5.073    
                         clock uncertainty            0.035     5.109    
    SLICE_X36Y29         FDCE (Hold_fdce_C_D)         0.270     5.379    ste_debounce_i/FSM_sequential_fsm_state_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.379    
                         arrival time                           5.398    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 trig_i
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ste_debounce_i/deb_cnt_ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.482ns (33.226%)  route 2.978ns (66.774%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T3                                                0.000     1.000 r  trig_i (IN)
                         net (fo=0)                   0.000     1.000    trig_i
    T3                   IBUF (Prop_ibuf_I_O)         1.382     2.382 r  trig_i_IBUF_inst/O
                         net (fo=8, routed)           2.978     5.360    ste_debounce_i/trig_i_IBUF
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.100     5.460 r  ste_debounce_i/deb_cnt_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     5.460    ste_debounce_i/deb_cnt_ff[0]_i_1_n_0
    SLICE_X37Y29         FDCE                                         r  ste_debounce_i/deb_cnt_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    ste_debounce_i/clk_IBUF_BUFG
    SLICE_X37Y29         FDCE                                         r  ste_debounce_i/deb_cnt_ff_reg[0]/C
                         clock pessimism              0.000     5.073    
                         clock uncertainty            0.035     5.109    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.269     5.378    ste_debounce_i/deb_cnt_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.378    
                         arrival time                           5.460    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trig_i
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ste_debounce_i/deb_cnt_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.503ns (33.539%)  route 2.978ns (66.461%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T3                                                0.000     1.000 r  trig_i (IN)
                         net (fo=0)                   0.000     1.000    trig_i
    T3                   IBUF (Prop_ibuf_I_O)         1.382     2.382 r  trig_i_IBUF_inst/O
                         net (fo=8, routed)           2.978     5.360    ste_debounce_i/trig_i_IBUF
    SLICE_X37Y29         LUT5 (Prop_lut5_I4_O)        0.121     5.481 r  ste_debounce_i/deb_cnt_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     5.481    ste_debounce_i/deb_cnt_ff[1]_i_1_n_0
    SLICE_X37Y29         FDCE                                         r  ste_debounce_i/deb_cnt_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    ste_debounce_i/clk_IBUF_BUFG
    SLICE_X37Y29         FDCE                                         r  ste_debounce_i/deb_cnt_ff_reg[1]/C
                         clock pessimism              0.000     5.073    
                         clock uncertainty            0.035     5.109    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.289     5.398    ste_debounce_i/deb_cnt_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.398    
                         arrival time                           5.481    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 trig_i
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ste_debounce_i/deb_cnt_ff_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 1.482ns (33.204%)  route 2.981ns (66.796%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T3                                                0.000     1.000 r  trig_i (IN)
                         net (fo=0)                   0.000     1.000    trig_i
    T3                   IBUF (Prop_ibuf_I_O)         1.382     2.382 r  trig_i_IBUF_inst/O
                         net (fo=8, routed)           2.981     5.363    ste_debounce_i/trig_i_IBUF
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.100     5.463 r  ste_debounce_i/deb_cnt_ff[3]_i_2/O
                         net (fo=1, routed)           0.000     5.463    ste_debounce_i/deb_cnt_ff[3]_i_2_n_0
    SLICE_X37Y29         FDCE                                         r  ste_debounce_i/deb_cnt_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    ste_debounce_i/clk_IBUF_BUFG
    SLICE_X37Y29         FDCE                                         r  ste_debounce_i/deb_cnt_ff_reg[3]/C
                         clock pessimism              0.000     5.073    
                         clock uncertainty            0.035     5.109    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.270     5.379    ste_debounce_i/deb_cnt_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.379    
                         arrival time                           5.463    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ste_debounce_i/deb_dout_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trig_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.634%)  route 0.242ns (65.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.554     1.437    ste_debounce_i/clk_IBUF_BUFG
    SLICE_X36Y29         FDCE                                         r  ste_debounce_i/deb_dout_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.128     1.565 r  ste_debounce_i/deb_dout_ff_reg/Q
                         net (fo=3, routed)           0.242     1.807    trig_i_deb
    SLICE_X34Y28         FDRE                                         r  trig_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.819     1.946    clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  trig_q_reg/C
                         clock pessimism             -0.249     1.697    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.005     1.702    trig_q_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 trig_i
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ste_debounce_i/deb_cnt_ff_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.482ns (32.683%)  route 3.052ns (67.317%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T3                                                0.000     1.000 r  trig_i (IN)
                         net (fo=0)                   0.000     1.000    trig_i
    T3                   IBUF (Prop_ibuf_I_O)         1.382     2.382 r  trig_i_IBUF_inst/O
                         net (fo=8, routed)           3.052     5.434    ste_debounce_i/trig_i_IBUF
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.100     5.534 r  ste_debounce_i/deb_cnt_ff[2]_i_1/O
                         net (fo=1, routed)           0.000     5.534    ste_debounce_i/deb_cnt_ff[2]_i_1_n_0
    SLICE_X37Y29         FDCE                                         r  ste_debounce_i/deb_cnt_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.552     5.073    ste_debounce_i/clk_IBUF_BUFG
    SLICE_X37Y29         FDCE                                         r  ste_debounce_i/deb_cnt_ff_reg[2]/C
                         clock pessimism              0.000     5.073    
                         clock uncertainty            0.035     5.109    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.271     5.380    ste_debounce_i/deb_cnt_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.380    
                         arrival time                           5.534    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 x2_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x3_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.352ns  (logic 0.191ns (54.214%)  route 0.161ns (45.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 11.947 - 10.000 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 11.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.554    11.437    clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  x2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.146    11.583 r  x2_reg/Q
                         net (fo=1, routed)           0.161    11.744    x2
    SLICE_X34Y29         LUT2 (Prop_lut2_I1_O)        0.045    11.789 r  x3_i_1/O
                         net (fo=1, routed)           0.000    11.789    x30
    SLICE_X34Y29         FDRE                                         r  x3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.820    11.947    clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  x3_reg/C  (IS_INVERTED)
                         clock pessimism             -0.478    11.469    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.124    11.593    x3_reg
  -------------------------------------------------------------------
                         required time                        -11.593    
                         arrival time                          11.789    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 LSF_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LSF_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.715%)  route 0.182ns (56.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.553     1.436    clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  LSF_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  LSF_reg_reg[7]/Q
                         net (fo=2, routed)           0.182     1.759    LSF_reg_reg_n_0_[7]
    SLICE_X32Y29         FDRE                                         r  LSF_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.821     1.948    clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  LSF_reg_reg[6]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.076     1.546    LSF_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 down_cnt_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dice_value_valid_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.767%)  route 0.344ns (62.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.552     1.435    clk_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  down_cnt_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164     1.599 f  down_cnt_value_reg[6]/Q
                         net (fo=7, routed)           0.084     1.683    down_cnt_value_reg[6]
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.728 r  dice_value_valid_i_1/O
                         net (fo=2, routed)           0.260     1.989    dice_value_valid_i_1_n_0
    SLICE_X46Y30         FDRE                                         r  dice_value_valid_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.824     1.951    clk_IBUF_BUFG
    SLICE_X46Y30         FDRE                                         r  dice_value_valid_reg_lopt_replica/C
                         clock pessimism             -0.249     1.702    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.059     1.761    dice_value_valid_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 x1_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            x2_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.349ns  (logic 0.191ns (54.712%)  route 0.158ns (45.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 11.948 - 10.000 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 11.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.554    11.437    clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  x1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.146    11.583 r  x1_reg/Q
                         net (fo=1, routed)           0.158    11.741    x1
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.045    11.786 r  x2_i_1/O
                         net (fo=1, routed)           0.000    11.786    x20
    SLICE_X33Y29         FDRE                                         r  x2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.821    11.948    clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  x2_reg/C  (IS_INVERTED)
                         clock pessimism             -0.511    11.437    
    SLICE_X33Y29         FDRE (Hold_fdre_C_D)         0.099    11.536    x2_reg
  -------------------------------------------------------------------
                         required time                        -11.536    
                         arrival time                          11.786    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X32Y29   LSF_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y29   LSF_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y29   LSF_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y29   LSF_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y29   LSF_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y29   LSF_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y29   LSF_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X35Y29   LSF_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X8Y18    dice_value_valid_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y29   n_value_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X34Y29   x3_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y18    dice_value_valid_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X46Y30   dice_value_valid_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y28   down_cnt_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y28   down_cnt_value_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y28   down_cnt_value_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y28   down_cnt_value_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y29   n_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y29   n_value_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y29   LSF_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y18    dice_value_valid_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X46Y30   dice_value_valid_reg_lopt_replica/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X32Y29   LSF_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y29   LSF_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y29   LSF_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y29   LSF_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y29   LSF_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y29   LSF_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y29   LSF_reg_reg[6]/C



