// 1 : 1 == 1; E
===
mov r0 1            | 100 111 00000 0  00000000 00000001 1111 | r0 = 00000001
mov r1 1            | 100 111 00001 0  00000000 00000001 1111 | r1 = 00000001
cpu r0 r1           | 000 111 00010 00000 00000 00 00001 1101 | csr = 04000000

// 2 : 2 > 1
===
mov r0 2            | 100 111 00000 0  00000000 00000010 1111 | r0 = 00000002
mov r1 1            | 100 111 00001 0  00000000 00000001 1111 | r1 = 00000001
cpu r0 r1           | 000 111 00010 00000 00000 00 00001 1101 | csr = 00000000

// 3 : 1 < 2; L, V
===
mov r0 1            | 100 111 00000 0  00000000 00000001 1111 | r0 = 00000001
mov r1 2            | 100 111 00001 0  00000000 00000010 1111 | r1 = 00000002
cpu r0 r1           | 000 111 00010 00000 00000 00 00001 1101 | csr = 08000000

// 4 : 2^32-1 > 2^32-2
===
mov r0 0xffff << 16 | 100 111 00000 1  11111111 11111111 1111 |
oor r0 0xffff       | 100 111 00000 0  11111111 11111111 0101 | r0 = ffffffff
mov r1 0xffff << 16 | 100 111 00001 1  11111111 11111111 1111 |
oor r1 0xfffe       | 100 111 00001 0  11111111 11111110 0101 | r1 = fffffffe
cpu r0 r1           | 000 111 00010 00000 00000 00 00001 1101 | csr = 00000000

// 5 : 2^32-2 < 2^32-1
===
mov r0 0xffff << 16 | 100 111 00000 1  11111111 11111111 1111 |
oor r0 0xfffe       | 100 111 00000 0  11111111 11111110 0101 | r0 = fffffffe
mov r1 0xffff << 16 | 100 111 00001 1  11111111 11111111 1111 |
oor r1 0xffff       | 100 111 00001 0  11111111 11111111 0101 | r1 = ffffffff
cpu r0 r1           | 000 111 00010 00000 00000 00 00001 1101 | csr = 08000000

// 6 : 1 < 2^32-1
===
mov r0 1            | 100 111 00000 0  00000000 00000001 1111 | r0 = 00000001
mov r1 0xffff << 16 | 100 111 00001 1  11111111 11111111 1111 |
oor r1 0xffff       | 100 111 00001 0  11111111 11111111 0101 | r1 = ffffffff
cpu r0 r1           | 000 111 00010 00000 00000 00 00001 1101 | csr = 08000000

// 7 : 2^32-1 > 1
===
mov r0 0xffff << 16 | 100 111 00000 1  11111111 11111111 1111 |
oor r0 0xffff       | 100 111 00000 0  11111111 11111111 0101 | r0 = ffffffff
mov r1 1            | 100 111 00001 0  00000000 00000001 1111 | r1 = 00000001
cpu r0 r1           | 000 111 00010 00000 00000 00 00001 1101 | csr = 00000000
