# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Program Rom.srcs/sources_1/new/Rom.vhd" \
"../../../../Program Rom.srcs/sim_1/new/Rom_Sim.vhd" \

# Do not sort compile order
nosort
