
InductionMotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a154  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bb8  0800a2f8  0800a2f8  0000b2f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aeb0  0800aeb0  0000c1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800aeb0  0800aeb0  0000beb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aeb8  0800aeb8  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aeb8  0800aeb8  0000beb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aebc  0800aebc  0000bebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800aec0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000524  200001d8  0800b098  0000c1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200006fc  0800b098  0000c6fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013cd7  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a4f  00000000  00000000  0001fedf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f80  00000000  00000000  00022930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000be2  00000000  00000000  000238b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001928b  00000000  00000000  00024492  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012a34  00000000  00000000  0003d71d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ee00  00000000  00000000  00050151  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000bc  00000000  00000000  000eef51  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005160  00000000  00000000  000ef010  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000f4170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  000f41c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  000f42bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a2dc 	.word	0x0800a2dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800a2dc 	.word	0x0800a2dc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96a 	b.w	8000f84 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	460c      	mov	r4, r1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d14e      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	458c      	cmp	ip, r1
 8000cd8:	4686      	mov	lr, r0
 8000cda:	fab2 f282 	clz	r2, r2
 8000cde:	d962      	bls.n	8000da6 <__udivmoddi4+0xde>
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0320 	rsb	r3, r2, #32
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	4319      	orrs	r1, r3
 8000cf2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfa:	fa1f f68c 	uxth.w	r6, ip
 8000cfe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d06:	fb07 1114 	mls	r1, r7, r4, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb04 f106 	mul.w	r1, r4, r6
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d1e:	f080 8112 	bcs.w	8000f46 <__udivmoddi4+0x27e>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 810f 	bls.w	8000f46 <__udivmoddi4+0x27e>
 8000d28:	3c02      	subs	r4, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	fa1f f38e 	uxth.w	r3, lr
 8000d32:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d36:	fb07 1110 	mls	r1, r7, r0, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb00 f606 	mul.w	r6, r0, r6
 8000d42:	429e      	cmp	r6, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x94>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d4e:	f080 80fc 	bcs.w	8000f4a <__udivmoddi4+0x282>
 8000d52:	429e      	cmp	r6, r3
 8000d54:	f240 80f9 	bls.w	8000f4a <__udivmoddi4+0x282>
 8000d58:	4463      	add	r3, ip
 8000d5a:	3802      	subs	r0, #2
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d62:	2100      	movs	r1, #0
 8000d64:	b11d      	cbz	r5, 8000d6e <__udivmoddi4+0xa6>
 8000d66:	40d3      	lsrs	r3, r2
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d905      	bls.n	8000d82 <__udivmoddi4+0xba>
 8000d76:	b10d      	cbz	r5, 8000d7c <__udivmoddi4+0xb4>
 8000d78:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e7f5      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000d82:	fab3 f183 	clz	r1, r3
 8000d86:	2900      	cmp	r1, #0
 8000d88:	d146      	bne.n	8000e18 <__udivmoddi4+0x150>
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	d302      	bcc.n	8000d94 <__udivmoddi4+0xcc>
 8000d8e:	4290      	cmp	r0, r2
 8000d90:	f0c0 80f0 	bcc.w	8000f74 <__udivmoddi4+0x2ac>
 8000d94:	1a86      	subs	r6, r0, r2
 8000d96:	eb64 0303 	sbc.w	r3, r4, r3
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	2d00      	cmp	r5, #0
 8000d9e:	d0e6      	beq.n	8000d6e <__udivmoddi4+0xa6>
 8000da0:	e9c5 6300 	strd	r6, r3, [r5]
 8000da4:	e7e3      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	f040 8090 	bne.w	8000ecc <__udivmoddi4+0x204>
 8000dac:	eba1 040c 	sub.w	r4, r1, ip
 8000db0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db4:	fa1f f78c 	uxth.w	r7, ip
 8000db8:	2101      	movs	r1, #1
 8000dba:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dbe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dca:	fb07 f006 	mul.w	r0, r7, r6
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x11c>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x11a>
 8000ddc:	4298      	cmp	r0, r3
 8000dde:	f200 80cd 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000de2:	4626      	mov	r6, r4
 8000de4:	1a1c      	subs	r4, r3, r0
 8000de6:	fa1f f38e 	uxth.w	r3, lr
 8000dea:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dee:	fb08 4410 	mls	r4, r8, r0, r4
 8000df2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df6:	fb00 f707 	mul.w	r7, r0, r7
 8000dfa:	429f      	cmp	r7, r3
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x148>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e06:	d202      	bcs.n	8000e0e <__udivmoddi4+0x146>
 8000e08:	429f      	cmp	r7, r3
 8000e0a:	f200 80b0 	bhi.w	8000f6e <__udivmoddi4+0x2a6>
 8000e0e:	4620      	mov	r0, r4
 8000e10:	1bdb      	subs	r3, r3, r7
 8000e12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e16:	e7a5      	b.n	8000d64 <__udivmoddi4+0x9c>
 8000e18:	f1c1 0620 	rsb	r6, r1, #32
 8000e1c:	408b      	lsls	r3, r1
 8000e1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e22:	431f      	orrs	r7, r3
 8000e24:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e28:	fa04 f301 	lsl.w	r3, r4, r1
 8000e2c:	ea43 030c 	orr.w	r3, r3, ip
 8000e30:	40f4      	lsrs	r4, r6
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	0c38      	lsrs	r0, r7, #16
 8000e38:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e3c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e40:	fa1f fc87 	uxth.w	ip, r7
 8000e44:	fb00 441e 	mls	r4, r0, lr, r4
 8000e48:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e4c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e50:	45a1      	cmp	r9, r4
 8000e52:	fa02 f201 	lsl.w	r2, r2, r1
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1a6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e5e:	f080 8084 	bcs.w	8000f6a <__udivmoddi4+0x2a2>
 8000e62:	45a1      	cmp	r9, r4
 8000e64:	f240 8081 	bls.w	8000f6a <__udivmoddi4+0x2a2>
 8000e68:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e6c:	443c      	add	r4, r7
 8000e6e:	eba4 0409 	sub.w	r4, r4, r9
 8000e72:	fa1f f983 	uxth.w	r9, r3
 8000e76:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e7a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e82:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d907      	bls.n	8000e9a <__udivmoddi4+0x1d2>
 8000e8a:	193c      	adds	r4, r7, r4
 8000e8c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e90:	d267      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d965      	bls.n	8000f62 <__udivmoddi4+0x29a>
 8000e96:	3b02      	subs	r3, #2
 8000e98:	443c      	add	r4, r7
 8000e9a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9e:	fba0 9302 	umull	r9, r3, r0, r2
 8000ea2:	eba4 040c 	sub.w	r4, r4, ip
 8000ea6:	429c      	cmp	r4, r3
 8000ea8:	46ce      	mov	lr, r9
 8000eaa:	469c      	mov	ip, r3
 8000eac:	d351      	bcc.n	8000f52 <__udivmoddi4+0x28a>
 8000eae:	d04e      	beq.n	8000f4e <__udivmoddi4+0x286>
 8000eb0:	b155      	cbz	r5, 8000ec8 <__udivmoddi4+0x200>
 8000eb2:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eba:	fa04 f606 	lsl.w	r6, r4, r6
 8000ebe:	40cb      	lsrs	r3, r1
 8000ec0:	431e      	orrs	r6, r3
 8000ec2:	40cc      	lsrs	r4, r1
 8000ec4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e750      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000ecc:	f1c2 0320 	rsb	r3, r2, #32
 8000ed0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed8:	fa24 f303 	lsr.w	r3, r4, r3
 8000edc:	4094      	lsls	r4, r2
 8000ede:	430c      	orrs	r4, r1
 8000ee0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee8:	fa1f f78c 	uxth.w	r7, ip
 8000eec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef4:	0c23      	lsrs	r3, r4, #16
 8000ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efa:	fb00 f107 	mul.w	r1, r0, r7
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x24c>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f0a:	d22c      	bcs.n	8000f66 <__udivmoddi4+0x29e>
 8000f0c:	4299      	cmp	r1, r3
 8000f0e:	d92a      	bls.n	8000f66 <__udivmoddi4+0x29e>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4463      	add	r3, ip
 8000f14:	1a5b      	subs	r3, r3, r1
 8000f16:	b2a4      	uxth	r4, r4
 8000f18:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f1c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f24:	fb01 f307 	mul.w	r3, r1, r7
 8000f28:	42a3      	cmp	r3, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x276>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f34:	d213      	bcs.n	8000f5e <__udivmoddi4+0x296>
 8000f36:	42a3      	cmp	r3, r4
 8000f38:	d911      	bls.n	8000f5e <__udivmoddi4+0x296>
 8000f3a:	3902      	subs	r1, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	1ae4      	subs	r4, r4, r3
 8000f40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f44:	e739      	b.n	8000dba <__udivmoddi4+0xf2>
 8000f46:	4604      	mov	r4, r0
 8000f48:	e6f0      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e706      	b.n	8000d5c <__udivmoddi4+0x94>
 8000f4e:	45c8      	cmp	r8, r9
 8000f50:	d2ae      	bcs.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f52:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f56:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7a8      	b.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	e7ed      	b.n	8000f3e <__udivmoddi4+0x276>
 8000f62:	4603      	mov	r3, r0
 8000f64:	e799      	b.n	8000e9a <__udivmoddi4+0x1d2>
 8000f66:	4630      	mov	r0, r6
 8000f68:	e7d4      	b.n	8000f14 <__udivmoddi4+0x24c>
 8000f6a:	46d6      	mov	lr, sl
 8000f6c:	e77f      	b.n	8000e6e <__udivmoddi4+0x1a6>
 8000f6e:	4463      	add	r3, ip
 8000f70:	3802      	subs	r0, #2
 8000f72:	e74d      	b.n	8000e10 <__udivmoddi4+0x148>
 8000f74:	4606      	mov	r6, r0
 8000f76:	4623      	mov	r3, r4
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e70f      	b.n	8000d9c <__udivmoddi4+0xd4>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	e730      	b.n	8000de4 <__udivmoddi4+0x11c>
 8000f82:	bf00      	nop

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <updatePID>:
#include "PID.h"

void updatePID(PID_Controller* pid, double current) {
 8000f88:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f8c:	b08a      	sub	sp, #40	@ 0x28
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	60f8      	str	r0, [r7, #12]
 8000f92:	ed87 0b00 	vstr	d0, [r7]
	double error=0;
 8000f96:	f04f 0200 	mov.w	r2, #0
 8000f9a:	f04f 0300 	mov.w	r3, #0
 8000f9e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	switch (pid->ControlMode){
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d057      	beq.n	800105a <updatePID+0xd2>
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	dc56      	bgt.n	800105c <updatePID+0xd4>
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d002      	beq.n	8000fb8 <updatePID+0x30>
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d00c      	beq.n	8000fd0 <updatePID+0x48>
 8000fb6:	e051      	b.n	800105c <updatePID+0xd4>
	case Velocity:
		error = pid->target - current;
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8000fbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000fc2:	f7ff f969 	bl	8000298 <__aeabi_dsub>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	460b      	mov	r3, r1
 8000fca:	e9c7 2308 	strd	r2, r3, [r7, #32]
		break;
 8000fce:	e045      	b.n	800105c <updatePID+0xd4>
	case Position:
		error = pid->target - current;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8000fd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000fda:	f7ff f95d 	bl	8000298 <__aeabi_dsub>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	e9c7 2308 	strd	r2, r3, [r7, #32]
		if (error >0){
 8000fe6:	f04f 0200 	mov.w	r2, #0
 8000fea:	f04f 0300 	mov.w	r3, #0
 8000fee:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000ff2:	f7ff fd99 	bl	8000b28 <__aeabi_dcmpgt>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d00c      	beq.n	8001016 <updatePID+0x8e>
			error=(ENCODER_RESOLUTION/2)-error;
 8000ffc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001000:	f04f 0000 	mov.w	r0, #0
 8001004:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 8001008:	f7ff f946 	bl	8000298 <__aeabi_dsub>
 800100c:	4602      	mov	r2, r0
 800100e:	460b      	mov	r3, r1
 8001010:	e9c7 2308 	strd	r2, r3, [r7, #32]
			error=-((ENCODER_RESOLUTION/2)+error);
		}
		else{
			error= 0;
		}
		break;
 8001014:	e022      	b.n	800105c <updatePID+0xd4>
		else if (error<0){
 8001016:	f04f 0200 	mov.w	r2, #0
 800101a:	f04f 0300 	mov.w	r3, #0
 800101e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001022:	f7ff fd63 	bl	8000aec <__aeabi_dcmplt>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d00f      	beq.n	800104c <updatePID+0xc4>
			error=-((ENCODER_RESOLUTION/2)+error);
 800102c:	f04f 0200 	mov.w	r2, #0
 8001030:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8001034:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001038:	f7ff f930 	bl	800029c <__adddf3>
 800103c:	4602      	mov	r2, r0
 800103e:	460b      	mov	r3, r1
 8001040:	4611      	mov	r1, r2
 8001042:	6239      	str	r1, [r7, #32]
 8001044:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001048:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 800104a:	e007      	b.n	800105c <updatePID+0xd4>
			error= 0;
 800104c:	f04f 0200 	mov.w	r2, #0
 8001050:	f04f 0300 	mov.w	r3, #0
 8001054:	e9c7 2308 	strd	r2, r3, [r7, #32]
		break;
 8001058:	e000      	b.n	800105c <updatePID+0xd4>
	case Torque:

		break;
 800105a:	bf00      	nop

	}
	pid->CurrentError=error;
 800105c:	68f9      	ldr	r1, [r7, #12]
 800105e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001062:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
	double P,D;
	if (pid->ControlMode!=Position){
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b01      	cmp	r3, #1
 800106c:	f000 8091 	beq.w	8001192 <updatePID+0x20a>
		// Proportional
		P = pid->Kp * error;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001076:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800107a:	f7ff fac5 	bl	8000608 <__aeabi_dmul>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	e9c7 2306 	strd	r2, r3, [r7, #24]
		// Integral
		pid->integral += pid->Ki * error * (pid->dt/1000);
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	@ 0x58
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001092:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001096:	f7ff fab7 	bl	8000608 <__aeabi_dmul>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	4690      	mov	r8, r2
 80010a0:	4699      	mov	r9, r3
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 80010a8:	f04f 0200 	mov.w	r2, #0
 80010ac:	4b9b      	ldr	r3, [pc, #620]	@ (800131c <updatePID+0x394>)
 80010ae:	f7ff fbd5 	bl	800085c <__aeabi_ddiv>
 80010b2:	4602      	mov	r2, r0
 80010b4:	460b      	mov	r3, r1
 80010b6:	4640      	mov	r0, r8
 80010b8:	4649      	mov	r1, r9
 80010ba:	f7ff faa5 	bl	8000608 <__aeabi_dmul>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4620      	mov	r0, r4
 80010c4:	4629      	mov	r1, r5
 80010c6:	f7ff f8e9 	bl	800029c <__adddf3>
 80010ca:	4602      	mov	r2, r0
 80010cc:	460b      	mov	r3, r1
 80010ce:	68f9      	ldr	r1, [r7, #12]
 80010d0:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		// Derivative
		D = pid->Kd * (error - pid->prev_error) / (pid->dt/1000);
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80010e0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80010e4:	f7ff f8d8 	bl	8000298 <__aeabi_dsub>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4620      	mov	r0, r4
 80010ee:	4629      	mov	r1, r5
 80010f0:	f7ff fa8a 	bl	8000608 <__aeabi_dmul>
 80010f4:	4602      	mov	r2, r0
 80010f6:	460b      	mov	r3, r1
 80010f8:	4614      	mov	r4, r2
 80010fa:	461d      	mov	r5, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 8001102:	f04f 0200 	mov.w	r2, #0
 8001106:	4b85      	ldr	r3, [pc, #532]	@ (800131c <updatePID+0x394>)
 8001108:	f7ff fba8 	bl	800085c <__aeabi_ddiv>
 800110c:	4602      	mov	r2, r0
 800110e:	460b      	mov	r3, r1
 8001110:	4620      	mov	r0, r4
 8001112:	4629      	mov	r1, r5
 8001114:	f7ff fba2 	bl	800085c <__aeabi_ddiv>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	e9c7 2304 	strd	r2, r3, [r7, #16]
		// Total
		pid->output = P + pid->integral + D;
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 8001126:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800112a:	f7ff f8b7 	bl	800029c <__adddf3>
 800112e:	4602      	mov	r2, r0
 8001130:	460b      	mov	r3, r1
 8001132:	4610      	mov	r0, r2
 8001134:	4619      	mov	r1, r3
 8001136:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800113a:	f7ff f8af 	bl	800029c <__adddf3>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	68f9      	ldr	r1, [r7, #12]
 8001144:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
		// Integral with anti-windup
		if (pid->integral > pid->max_output) {
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001154:	f7ff fce8 	bl	8000b28 <__aeabi_dcmpgt>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d006      	beq.n	800116c <updatePID+0x1e4>
			pid->integral = pid->max_output;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001164:	68f9      	ldr	r1, [r7, #12]
 8001166:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
 800116a:	e0aa      	b.n	80012c2 <updatePID+0x33a>
		} else if (pid->integral < pid->min_output) {
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001178:	f7ff fcb8 	bl	8000aec <__aeabi_dcmplt>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	f000 809f 	beq.w	80012c2 <updatePID+0x33a>
			pid->integral = pid->min_output;
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800118a:	68f9      	ldr	r1, [r7, #12]
 800118c:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
 8001190:	e097      	b.n	80012c2 <updatePID+0x33a>
		}
	}
	else {
		P = pid->Kp * error;
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001198:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800119c:	f7ff fa34 	bl	8000608 <__aeabi_dmul>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
		pid->integral += pid->Ki * error * (pid->dt/1000);
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	@ 0x58
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80011b4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80011b8:	f7ff fa26 	bl	8000608 <__aeabi_dmul>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4690      	mov	r8, r2
 80011c2:	4699      	mov	r9, r3
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 80011ca:	f04f 0200 	mov.w	r2, #0
 80011ce:	4b53      	ldr	r3, [pc, #332]	@ (800131c <updatePID+0x394>)
 80011d0:	f7ff fb44 	bl	800085c <__aeabi_ddiv>
 80011d4:	4602      	mov	r2, r0
 80011d6:	460b      	mov	r3, r1
 80011d8:	4640      	mov	r0, r8
 80011da:	4649      	mov	r1, r9
 80011dc:	f7ff fa14 	bl	8000608 <__aeabi_dmul>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	4620      	mov	r0, r4
 80011e6:	4629      	mov	r1, r5
 80011e8:	f7ff f858 	bl	800029c <__adddf3>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	68f9      	ldr	r1, [r7, #12]
 80011f2:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		// Integral with anti-windup
		if (pid->integral > pid->max_Integral) {
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001202:	f7ff fc91 	bl	8000b28 <__aeabi_dcmpgt>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d006      	beq.n	800121a <updatePID+0x292>
			pid->integral = pid->max_Integral;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001212:	68f9      	ldr	r1, [r7, #12]
 8001214:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
 8001218:	e010      	b.n	800123c <updatePID+0x2b4>
		} else if (pid->integral < pid->min_Integral) {
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001226:	f7ff fc61 	bl	8000aec <__aeabi_dcmplt>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d005      	beq.n	800123c <updatePID+0x2b4>
			pid->integral = pid->min_Integral;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001236:	68f9      	ldr	r1, [r7, #12]
 8001238:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		}
		D = pid->Kd * (error - pid->prev_error) / (pid->dt/1000);
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8001248:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800124c:	f7ff f824 	bl	8000298 <__aeabi_dsub>
 8001250:	4602      	mov	r2, r0
 8001252:	460b      	mov	r3, r1
 8001254:	4620      	mov	r0, r4
 8001256:	4629      	mov	r1, r5
 8001258:	f7ff f9d6 	bl	8000608 <__aeabi_dmul>
 800125c:	4602      	mov	r2, r0
 800125e:	460b      	mov	r3, r1
 8001260:	4614      	mov	r4, r2
 8001262:	461d      	mov	r5, r3
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 800126a:	f04f 0200 	mov.w	r2, #0
 800126e:	4b2b      	ldr	r3, [pc, #172]	@ (800131c <updatePID+0x394>)
 8001270:	f7ff faf4 	bl	800085c <__aeabi_ddiv>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	4620      	mov	r0, r4
 800127a:	4629      	mov	r1, r5
 800127c:	f7ff faee 	bl	800085c <__aeabi_ddiv>
 8001280:	4602      	mov	r2, r0
 8001282:	460b      	mov	r3, r1
 8001284:	e9c7 2304 	strd	r2, r3, [r7, #16]
		// Total
		pid->output = (PWM_MAXVALUE/2) + P + pid->integral + D;
 8001288:	f04f 0200 	mov.w	r2, #0
 800128c:	4b24      	ldr	r3, [pc, #144]	@ (8001320 <updatePID+0x398>)
 800128e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001292:	f7ff f803 	bl	800029c <__adddf3>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4610      	mov	r0, r2
 800129c:	4619      	mov	r1, r3
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 80012a4:	f7fe fffa 	bl	800029c <__adddf3>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4610      	mov	r0, r2
 80012ae:	4619      	mov	r1, r3
 80012b0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80012b4:	f7fe fff2 	bl	800029c <__adddf3>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	68f9      	ldr	r1, [r7, #12]
 80012be:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
	}


	// Saturate output within limits
	if (pid->output > pid->max_output) {
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	@ 0x68
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80012ce:	f7ff fc2b 	bl	8000b28 <__aeabi_dcmpgt>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d006      	beq.n	80012e6 <updatePID+0x35e>
		pid->output = pid->max_output;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80012de:	68f9      	ldr	r1, [r7, #12]
 80012e0:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
 80012e4:	e010      	b.n	8001308 <updatePID+0x380>
	} else if (pid->output < pid->min_output) {
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	@ 0x68
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80012f2:	f7ff fbfb 	bl	8000aec <__aeabi_dcmplt>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d005      	beq.n	8001308 <updatePID+0x380>
		pid->output = pid->min_output;
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001302:	68f9      	ldr	r1, [r7, #12]
 8001304:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
	}
	pid->prev_error = error;
 8001308:	68f9      	ldr	r1, [r7, #12]
 800130a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800130e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
}
 8001312:	bf00      	nop
 8001314:	3728      	adds	r7, #40	@ 0x28
 8001316:	46bd      	mov	sp, r7
 8001318:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800131c:	408f4000 	.word	0x408f4000
 8001320:	407f4000 	.word	0x407f4000

08001324 <ParseSBUS>:
#include "Sbus.h"

void ParseSBUS(tsbus* sbus){
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	sbus->ch[0]  = ( (sbus->ReceivedData[1]		| sbus->ReceivedData[2]<<8) 								& 0x07FF );
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	785b      	ldrb	r3, [r3, #1]
 8001330:	b21a      	sxth	r2, r3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	789b      	ldrb	r3, [r3, #2]
 8001336:	021b      	lsls	r3, r3, #8
 8001338:	b21b      	sxth	r3, r3
 800133a:	4313      	orrs	r3, r2
 800133c:	b21b      	sxth	r3, r3
 800133e:	b29b      	uxth	r3, r3
 8001340:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001344:	b29a      	uxth	r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	835a      	strh	r2, [r3, #26]
	sbus->ch[1]  = ( (sbus->ReceivedData[2]>>3	| sbus->ReceivedData[3]<<5) 								& 0x07FF );
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	789b      	ldrb	r3, [r3, #2]
 800134e:	08db      	lsrs	r3, r3, #3
 8001350:	b2db      	uxtb	r3, r3
 8001352:	b21a      	sxth	r2, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	78db      	ldrb	r3, [r3, #3]
 8001358:	015b      	lsls	r3, r3, #5
 800135a:	b21b      	sxth	r3, r3
 800135c:	4313      	orrs	r3, r2
 800135e:	b21b      	sxth	r3, r3
 8001360:	b29b      	uxth	r3, r3
 8001362:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001366:	b29a      	uxth	r2, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	839a      	strh	r2, [r3, #28]
	sbus->ch[2]  = ( (sbus->ReceivedData[3]>>6	| sbus->ReceivedData[4]<<2 	| sbus->ReceivedData[5]<<10 ) 	& 0x07FF );
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	78db      	ldrb	r3, [r3, #3]
 8001370:	099b      	lsrs	r3, r3, #6
 8001372:	b2db      	uxtb	r3, r3
 8001374:	b21a      	sxth	r2, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	791b      	ldrb	r3, [r3, #4]
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	b21b      	sxth	r3, r3
 800137e:	4313      	orrs	r3, r2
 8001380:	b21a      	sxth	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	795b      	ldrb	r3, [r3, #5]
 8001386:	029b      	lsls	r3, r3, #10
 8001388:	b21b      	sxth	r3, r3
 800138a:	4313      	orrs	r3, r2
 800138c:	b21b      	sxth	r3, r3
 800138e:	b29b      	uxth	r3, r3
 8001390:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001394:	b29a      	uxth	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	83da      	strh	r2, [r3, #30]
	sbus->ch[3]  = ( (sbus->ReceivedData[5]>>1	| sbus->ReceivedData[6]<<7) 								& 0x07FF );
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	795b      	ldrb	r3, [r3, #5]
 800139e:	085b      	lsrs	r3, r3, #1
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	b21a      	sxth	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	799b      	ldrb	r3, [r3, #6]
 80013a8:	01db      	lsls	r3, r3, #7
 80013aa:	b21b      	sxth	r3, r3
 80013ac:	4313      	orrs	r3, r2
 80013ae:	b21b      	sxth	r3, r3
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	841a      	strh	r2, [r3, #32]
	sbus->ch[4]  = ( (sbus->ReceivedData[6]>>4	| sbus->ReceivedData[7]<<4) 								& 0x07FF );
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	799b      	ldrb	r3, [r3, #6]
 80013c0:	091b      	lsrs	r3, r3, #4
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	b21a      	sxth	r2, r3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	79db      	ldrb	r3, [r3, #7]
 80013ca:	011b      	lsls	r3, r3, #4
 80013cc:	b21b      	sxth	r3, r3
 80013ce:	4313      	orrs	r3, r2
 80013d0:	b21b      	sxth	r3, r3
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80013d8:	b29a      	uxth	r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	845a      	strh	r2, [r3, #34]	@ 0x22
	sbus->ch[5]  = ( (sbus->ReceivedData[7]>>7	| sbus->ReceivedData[8]<<1	| sbus->ReceivedData[9]<<9 ) 	& 0x07FF );
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	79db      	ldrb	r3, [r3, #7]
 80013e2:	09db      	lsrs	r3, r3, #7
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	b21a      	sxth	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	7a1b      	ldrb	r3, [r3, #8]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	b21b      	sxth	r3, r3
 80013f0:	4313      	orrs	r3, r2
 80013f2:	b21a      	sxth	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	7a5b      	ldrb	r3, [r3, #9]
 80013f8:	025b      	lsls	r3, r3, #9
 80013fa:	b21b      	sxth	r3, r3
 80013fc:	4313      	orrs	r3, r2
 80013fe:	b21b      	sxth	r3, r3
 8001400:	b29b      	uxth	r3, r3
 8001402:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001406:	b29a      	uxth	r2, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	849a      	strh	r2, [r3, #36]	@ 0x24
	sbus->ch[6]  = ( (sbus->ReceivedData[9]>>2 	| sbus->ReceivedData[10]<<6) 								& 0x07FF );
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	7a5b      	ldrb	r3, [r3, #9]
 8001410:	089b      	lsrs	r3, r3, #2
 8001412:	b2db      	uxtb	r3, r3
 8001414:	b21a      	sxth	r2, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	7a9b      	ldrb	r3, [r3, #10]
 800141a:	019b      	lsls	r3, r3, #6
 800141c:	b21b      	sxth	r3, r3
 800141e:	4313      	orrs	r3, r2
 8001420:	b21b      	sxth	r3, r3
 8001422:	b29b      	uxth	r3, r3
 8001424:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001428:	b29a      	uxth	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	84da      	strh	r2, [r3, #38]	@ 0x26
	sbus->ch[7]  = ( (sbus->ReceivedData[10]>>5 | sbus->ReceivedData[11]<<3) 								& 0x07FF );
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	7a9b      	ldrb	r3, [r3, #10]
 8001432:	095b      	lsrs	r3, r3, #5
 8001434:	b2db      	uxtb	r3, r3
 8001436:	b21a      	sxth	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	7adb      	ldrb	r3, [r3, #11]
 800143c:	00db      	lsls	r3, r3, #3
 800143e:	b21b      	sxth	r3, r3
 8001440:	4313      	orrs	r3, r2
 8001442:	b21b      	sxth	r3, r3
 8001444:	b29b      	uxth	r3, r3
 8001446:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800144a:	b29a      	uxth	r2, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	851a      	strh	r2, [r3, #40]	@ 0x28
	sbus->ch[8]  = ( (sbus->ReceivedData[12]	| sbus->ReceivedData[13]<<8) 								& 0x07FF );
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	7b1b      	ldrb	r3, [r3, #12]
 8001454:	b21a      	sxth	r2, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	7b5b      	ldrb	r3, [r3, #13]
 800145a:	021b      	lsls	r3, r3, #8
 800145c:	b21b      	sxth	r3, r3
 800145e:	4313      	orrs	r3, r2
 8001460:	b21b      	sxth	r3, r3
 8001462:	b29b      	uxth	r3, r3
 8001464:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001468:	b29a      	uxth	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	855a      	strh	r2, [r3, #42]	@ 0x2a
	sbus->ch[9]  = ( (sbus->ReceivedData[13]>>3 | sbus->ReceivedData[14]<<5) 								& 0x07FF );
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	7b5b      	ldrb	r3, [r3, #13]
 8001472:	08db      	lsrs	r3, r3, #3
 8001474:	b2db      	uxtb	r3, r3
 8001476:	b21a      	sxth	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	7b9b      	ldrb	r3, [r3, #14]
 800147c:	015b      	lsls	r3, r3, #5
 800147e:	b21b      	sxth	r3, r3
 8001480:	4313      	orrs	r3, r2
 8001482:	b21b      	sxth	r3, r3
 8001484:	b29b      	uxth	r3, r3
 8001486:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800148a:	b29a      	uxth	r2, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	859a      	strh	r2, [r3, #44]	@ 0x2c
	sbus->ch[10] = ( (sbus->ReceivedData[14]>>6 | sbus->ReceivedData[15]<<2 | sbus->ReceivedData[16]<<10) 	& 0x07FF );
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	7b9b      	ldrb	r3, [r3, #14]
 8001494:	099b      	lsrs	r3, r3, #6
 8001496:	b2db      	uxtb	r3, r3
 8001498:	b21a      	sxth	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	7bdb      	ldrb	r3, [r3, #15]
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	b21b      	sxth	r3, r3
 80014a2:	4313      	orrs	r3, r2
 80014a4:	b21a      	sxth	r2, r3
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	7c1b      	ldrb	r3, [r3, #16]
 80014aa:	029b      	lsls	r3, r3, #10
 80014ac:	b21b      	sxth	r3, r3
 80014ae:	4313      	orrs	r3, r2
 80014b0:	b21b      	sxth	r3, r3
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	85da      	strh	r2, [r3, #46]	@ 0x2e
	sbus->ch[11] = ( (sbus->ReceivedData[16]>>1 | sbus->ReceivedData[17]<<7)								& 0x07FF );
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	7c1b      	ldrb	r3, [r3, #16]
 80014c2:	085b      	lsrs	r3, r3, #1
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	b21a      	sxth	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	7c5b      	ldrb	r3, [r3, #17]
 80014cc:	01db      	lsls	r3, r3, #7
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	4313      	orrs	r3, r2
 80014d2:	b21b      	sxth	r3, r3
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014da:	b29a      	uxth	r2, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	861a      	strh	r2, [r3, #48]	@ 0x30
	sbus->ch[12] = ( (sbus->ReceivedData[17]>>4 | sbus->ReceivedData[18]<<4)								& 0x07FF );
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	7c5b      	ldrb	r3, [r3, #17]
 80014e4:	091b      	lsrs	r3, r3, #4
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	b21a      	sxth	r2, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	7c9b      	ldrb	r3, [r3, #18]
 80014ee:	011b      	lsls	r3, r3, #4
 80014f0:	b21b      	sxth	r3, r3
 80014f2:	4313      	orrs	r3, r2
 80014f4:	b21b      	sxth	r3, r3
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014fc:	b29a      	uxth	r2, r3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	865a      	strh	r2, [r3, #50]	@ 0x32
	sbus->ch[13] = ( (sbus->ReceivedData[18]>>7 | sbus->ReceivedData[19]<<1 | sbus->ReceivedData[20]<<9) 	& 0x07FF );
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	7c9b      	ldrb	r3, [r3, #18]
 8001506:	09db      	lsrs	r3, r3, #7
 8001508:	b2db      	uxtb	r3, r3
 800150a:	b21a      	sxth	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	7cdb      	ldrb	r3, [r3, #19]
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	b21b      	sxth	r3, r3
 8001514:	4313      	orrs	r3, r2
 8001516:	b21a      	sxth	r2, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	7d1b      	ldrb	r3, [r3, #20]
 800151c:	025b      	lsls	r3, r3, #9
 800151e:	b21b      	sxth	r3, r3
 8001520:	4313      	orrs	r3, r2
 8001522:	b21b      	sxth	r3, r3
 8001524:	b29b      	uxth	r3, r3
 8001526:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800152a:	b29a      	uxth	r2, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	869a      	strh	r2, [r3, #52]	@ 0x34
	sbus->ch[14] = ( (sbus->ReceivedData[20]>>2 | sbus->ReceivedData[21]<<6) 								& 0x07FF );
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	7d1b      	ldrb	r3, [r3, #20]
 8001534:	089b      	lsrs	r3, r3, #2
 8001536:	b2db      	uxtb	r3, r3
 8001538:	b21a      	sxth	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	7d5b      	ldrb	r3, [r3, #21]
 800153e:	019b      	lsls	r3, r3, #6
 8001540:	b21b      	sxth	r3, r3
 8001542:	4313      	orrs	r3, r2
 8001544:	b21b      	sxth	r3, r3
 8001546:	b29b      	uxth	r3, r3
 8001548:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800154c:	b29a      	uxth	r2, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	86da      	strh	r2, [r3, #54]	@ 0x36
	sbus->ch[15] = ( (sbus->ReceivedData[21]>>5 | sbus->ReceivedData[22]<<3) 								& 0x07FF );
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	7d5b      	ldrb	r3, [r3, #21]
 8001556:	095b      	lsrs	r3, r3, #5
 8001558:	b2db      	uxtb	r3, r3
 800155a:	b21a      	sxth	r2, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	7d9b      	ldrb	r3, [r3, #22]
 8001560:	00db      	lsls	r3, r3, #3
 8001562:	b21b      	sxth	r3, r3
 8001564:	4313      	orrs	r3, r2
 8001566:	b21b      	sxth	r3, r3
 8001568:	b29b      	uxth	r3, r3
 800156a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800156e:	b29a      	uxth	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	871a      	strh	r2, [r3, #56]	@ 0x38
	sbus->ch[16] = (  sbus->ReceivedData[23] 	& 0x0001 ) ? 2047: 0;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	7ddb      	ldrb	r3, [r3, #23]
 8001578:	f003 0301 	and.w	r3, r3, #1
 800157c:	2b00      	cmp	r3, #0
 800157e:	d002      	beq.n	8001586 <ParseSBUS+0x262>
 8001580:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001584:	e000      	b.n	8001588 <ParseSBUS+0x264>
 8001586:	2200      	movs	r2, #0
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	875a      	strh	r2, [r3, #58]	@ 0x3a
	sbus->ch[17] = (  sbus->ReceivedData[23]>>1 & 0x0001 ) ? 2047: 0;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	7ddb      	ldrb	r3, [r3, #23]
 8001590:	085b      	lsrs	r3, r3, #1
 8001592:	b2db      	uxtb	r3, r3
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	2b00      	cmp	r3, #0
 800159a:	d002      	beq.n	80015a2 <ParseSBUS+0x27e>
 800159c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80015a0:	e000      	b.n	80015a4 <ParseSBUS+0x280>
 80015a2:	2200      	movs	r2, #0
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	879a      	strh	r2, [r3, #60]	@ 0x3c
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	0000      	movs	r0, r0
	...

080015b8 <GenerateSine>:
#include "SineWave.h"

void GenerateSine(ST_SineWave* SineWave, int* MicroSecond50){
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
	if (!*MicroSecond50){
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	f000 8103 	beq.w	80017d2 <GenerateSine+0x21a>
		return;
	}

	SineWave->PhaseA = trunc(fabs(arm_sin_f32( 				 ((2*PI*SineWave->PhaseA_t*SineWave->WaveFrequency)/20000.0)) 	* SineWave->VoltageAmplitude));
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	ee07 3a90 	vmov	s15, r3
 80015d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015d8:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 80017f0 <GenerateSine+0x238>
 80015dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	ee07 3a90 	vmov	s15, r3
 80015e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015f0:	eddf 6a80 	vldr	s13, [pc, #512]	@ 80017f4 <GenerateSine+0x23c>
 80015f4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80015f8:	eeb0 0a47 	vmov.f32	s0, s14
 80015fc:	f005 ffa8 	bl	8007550 <arm_sin_f32>
 8001600:	eeb0 7a40 	vmov.f32	s14, s0
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	69db      	ldr	r3, [r3, #28]
 8001608:	ee07 3a90 	vmov	s15, r3
 800160c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001610:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001614:	eef0 7ae7 	vabs.f32	s15, s15
 8001618:	ee17 0a90 	vmov	r0, s15
 800161c:	f7fe ff9c 	bl	8000558 <__aeabi_f2d>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	ec43 2b10 	vmov	d0, r2, r3
 8001628:	f008 fe1e 	bl	800a268 <trunc>
 800162c:	ec53 2b10 	vmov	r2, r3, d0
 8001630:	4610      	mov	r0, r2
 8001632:	4619      	mov	r1, r3
 8001634:	f7ff fac0 	bl	8000bb8 <__aeabi_d2uiz>
 8001638:	4602      	mov	r2, r0
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	601a      	str	r2, [r3, #0]
	SineWave->PhaseB = trunc(fabs(arm_sin_f32(  2.0*PI/3.0 	+((2*PI*SineWave->PhaseB_t*SineWave->WaveFrequency)/20000.0)) 	* SineWave->VoltageAmplitude));
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	68db      	ldr	r3, [r3, #12]
 8001642:	ee07 3a90 	vmov	s15, r3
 8001646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800164a:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 80017f0 <GenerateSine+0x238>
 800164e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	699b      	ldr	r3, [r3, #24]
 8001656:	ee07 3a90 	vmov	s15, r3
 800165a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800165e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001662:	ee17 0a90 	vmov	r0, s15
 8001666:	f7fe ff77 	bl	8000558 <__aeabi_f2d>
 800166a:	a35d      	add	r3, pc, #372	@ (adr r3, 80017e0 <GenerateSine+0x228>)
 800166c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001670:	f7ff f8f4 	bl	800085c <__aeabi_ddiv>
 8001674:	4602      	mov	r2, r0
 8001676:	460b      	mov	r3, r1
 8001678:	4610      	mov	r0, r2
 800167a:	4619      	mov	r1, r3
 800167c:	a35a      	add	r3, pc, #360	@ (adr r3, 80017e8 <GenerateSine+0x230>)
 800167e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001682:	f7fe fe0b 	bl	800029c <__adddf3>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	4610      	mov	r0, r2
 800168c:	4619      	mov	r1, r3
 800168e:	f7ff fab3 	bl	8000bf8 <__aeabi_d2f>
 8001692:	4603      	mov	r3, r0
 8001694:	ee00 3a10 	vmov	s0, r3
 8001698:	f005 ff5a 	bl	8007550 <arm_sin_f32>
 800169c:	eeb0 7a40 	vmov.f32	s14, s0
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	69db      	ldr	r3, [r3, #28]
 80016a4:	ee07 3a90 	vmov	s15, r3
 80016a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016b0:	eef0 7ae7 	vabs.f32	s15, s15
 80016b4:	ee17 0a90 	vmov	r0, s15
 80016b8:	f7fe ff4e 	bl	8000558 <__aeabi_f2d>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	ec43 2b10 	vmov	d0, r2, r3
 80016c4:	f008 fdd0 	bl	800a268 <trunc>
 80016c8:	ec53 2b10 	vmov	r2, r3, d0
 80016cc:	4610      	mov	r0, r2
 80016ce:	4619      	mov	r1, r3
 80016d0:	f7ff fa72 	bl	8000bb8 <__aeabi_d2uiz>
 80016d4:	4602      	mov	r2, r0
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	609a      	str	r2, [r3, #8]
	SineWave->PhaseC = trunc(fabs(arm_sin_f32( -2.0*PI/3.0	+((2*PI*SineWave->PhaseC_t*SineWave->WaveFrequency)/20000.0)) 	* SineWave->VoltageAmplitude));
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	695b      	ldr	r3, [r3, #20]
 80016de:	ee07 3a90 	vmov	s15, r3
 80016e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016e6:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80017f0 <GenerateSine+0x238>
 80016ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	699b      	ldr	r3, [r3, #24]
 80016f2:	ee07 3a90 	vmov	s15, r3
 80016f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016fe:	ee17 0a90 	vmov	r0, s15
 8001702:	f7fe ff29 	bl	8000558 <__aeabi_f2d>
 8001706:	a336      	add	r3, pc, #216	@ (adr r3, 80017e0 <GenerateSine+0x228>)
 8001708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800170c:	f7ff f8a6 	bl	800085c <__aeabi_ddiv>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	4610      	mov	r0, r2
 8001716:	4619      	mov	r1, r3
 8001718:	a333      	add	r3, pc, #204	@ (adr r3, 80017e8 <GenerateSine+0x230>)
 800171a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171e:	f7fe fdbb 	bl	8000298 <__aeabi_dsub>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4610      	mov	r0, r2
 8001728:	4619      	mov	r1, r3
 800172a:	f7ff fa65 	bl	8000bf8 <__aeabi_d2f>
 800172e:	4603      	mov	r3, r0
 8001730:	ee00 3a10 	vmov	s0, r3
 8001734:	f005 ff0c 	bl	8007550 <arm_sin_f32>
 8001738:	eeb0 7a40 	vmov.f32	s14, s0
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	69db      	ldr	r3, [r3, #28]
 8001740:	ee07 3a90 	vmov	s15, r3
 8001744:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001748:	ee67 7a27 	vmul.f32	s15, s14, s15
 800174c:	eef0 7ae7 	vabs.f32	s15, s15
 8001750:	ee17 0a90 	vmov	r0, s15
 8001754:	f7fe ff00 	bl	8000558 <__aeabi_f2d>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	ec43 2b10 	vmov	d0, r2, r3
 8001760:	f008 fd82 	bl	800a268 <trunc>
 8001764:	ec53 2b10 	vmov	r2, r3, d0
 8001768:	4610      	mov	r0, r2
 800176a:	4619      	mov	r1, r3
 800176c:	f7ff fa24 	bl	8000bb8 <__aeabi_d2uiz>
 8001770:	4602      	mov	r2, r0
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	611a      	str	r2, [r3, #16]

	SineWave->PhaseA_t++;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	1c5a      	adds	r2, r3, #1
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	605a      	str	r2, [r3, #4]
	SineWave->PhaseB_t++;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	1c5a      	adds	r2, r3, #1
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	60da      	str	r2, [r3, #12]
	SineWave->PhaseC_t++;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	695b      	ldr	r3, [r3, #20]
 800178e:	1c5a      	adds	r2, r3, #1
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	615a      	str	r2, [r3, #20]

	if (SineWave->PhaseA_t>=40000) SineWave->PhaseA_t=0;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 800179c:	4293      	cmp	r3, r2
 800179e:	d902      	bls.n	80017a6 <GenerateSine+0x1ee>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2200      	movs	r2, #0
 80017a4:	605a      	str	r2, [r3, #4]
	if (SineWave->PhaseB_t>=40000) SineWave->PhaseB_t=0;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d902      	bls.n	80017b8 <GenerateSine+0x200>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	60da      	str	r2, [r3, #12]
	if (SineWave->PhaseC_t>=40000) SineWave->PhaseC_t=0;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	695b      	ldr	r3, [r3, #20]
 80017bc:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d902      	bls.n	80017ca <GenerateSine+0x212>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2200      	movs	r2, #0
 80017c8:	615a      	str	r2, [r3, #20]

	*MicroSecond50=0;
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
	return;
 80017d0:	e000      	b.n	80017d4 <GenerateSine+0x21c>
		return;
 80017d2:	bf00      	nop
}
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	f3af 8000 	nop.w
 80017e0:	00000000 	.word	0x00000000
 80017e4:	40d38800 	.word	0x40d38800
 80017e8:	40000000 	.word	0x40000000
 80017ec:	4000c152 	.word	0x4000c152
 80017f0:	40c90fdb 	.word	0x40c90fdb
 80017f4:	469c4000 	.word	0x469c4000

080017f8 <HAL_TIM_IC_CaptureCallback>:
static void MX_TIM1_Init(void);
static void MX_ADC1_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3){
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a07      	ldr	r2, [pc, #28]	@ (8001824 <HAL_TIM_IC_CaptureCallback+0x2c>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d105      	bne.n	8001816 <HAL_TIM_IC_CaptureCallback+0x1e>
		Encoder.EncoderValue = __HAL_TIM_GET_COUNTER(htim);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001810:	461a      	mov	r2, r3
 8001812:	4b05      	ldr	r3, [pc, #20]	@ (8001828 <HAL_TIM_IC_CaptureCallback+0x30>)
 8001814:	60da      	str	r2, [r3, #12]
	}
}
 8001816:	bf00      	nop
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	40000400 	.word	0x40000400
 8001828:	200004b0 	.word	0x200004b0

0800182c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM10){
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a08      	ldr	r2, [pc, #32]	@ (800185c <HAL_TIM_PeriodElapsedCallback+0x30>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d107      	bne.n	800184e <HAL_TIM_PeriodElapsedCallback+0x22>
		FiftyMicroSecond=1;
 800183e:	4b08      	ldr	r3, [pc, #32]	@ (8001860 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001840:	2201      	movs	r2, #1
 8001842:	601a      	str	r2, [r3, #0]
		StepChangeTime++;
 8001844:	4b07      	ldr	r3, [pc, #28]	@ (8001864 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	3301      	adds	r3, #1
 800184a:	4a06      	ldr	r2, [pc, #24]	@ (8001864 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800184c:	6013      	str	r3, [r2, #0]
	}
}
 800184e:	bf00      	nop
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	40014400 	.word	0x40014400
 8001860:	200004fc 	.word	0x200004fc
 8001864:	200004a4 	.word	0x200004a4

08001868 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
	if (huart == &huart2){
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a05      	ldr	r2, [pc, #20]	@ (8001888 <HAL_UART_RxCpltCallback+0x20>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d102      	bne.n	800187e <HAL_UART_RxCpltCallback+0x16>
		ParseSBUS(&receivedSBUS);
 8001878:	4804      	ldr	r0, [pc, #16]	@ (800188c <HAL_UART_RxCpltCallback+0x24>)
 800187a:	f7ff fd53 	bl	8001324 <ParseSBUS>
	}
}
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	200003bc 	.word	0x200003bc
 800188c:	20000464 	.word	0x20000464

08001890 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
	ADCReady=1;
 8001898:	4b04      	ldr	r3, [pc, #16]	@ (80018ac <HAL_ADC_ConvCpltCallback+0x1c>)
 800189a:	2201      	movs	r2, #1
 800189c:	701a      	strb	r2, [r3, #0]
	HAL_ADC_Stop_DMA(&hadc1);
 800189e:	4804      	ldr	r0, [pc, #16]	@ (80018b0 <HAL_ADC_ConvCpltCallback+0x20>)
 80018a0:	f001 fca4 	bl	80031ec <HAL_ADC_Stop_DMA>
}
 80018a4:	bf00      	nop
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	2000058c 	.word	0x2000058c
 80018b0:	200001f4 	.word	0x200001f4
 80018b4:	00000000 	.word	0x00000000

080018b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018c0:	f001 f9de 	bl	8002c80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018c4:	f000 fa90 	bl	8001de8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018c8:	f000 fd4c 	bl	8002364 <MX_GPIO_Init>
  MX_DMA_Init();
 80018cc:	f000 fd22 	bl	8002314 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80018d0:	f000 fcf6 	bl	80022c0 <MX_USART2_UART_Init>
  MX_TIM10_Init();
 80018d4:	f000 fca4 	bl	8002220 <MX_TIM10_Init>
  MX_TIM1_Init();
 80018d8:	f000 fb96 	bl	8002008 <MX_TIM1_Init>
  MX_ADC1_Init();
 80018dc:	f000 faec 	bl	8001eb8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80018e0:	f000 fcc2 	bl	8002268 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80018e4:	f000 fc48 	bl	8002178 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80018e8:	2100      	movs	r1, #0
 80018ea:	487b      	ldr	r0, [pc, #492]	@ (8001ad8 <main+0x220>)
 80018ec:	f003 fbde 	bl	80050ac <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80018f0:	2100      	movs	r1, #0
 80018f2:	4879      	ldr	r0, [pc, #484]	@ (8001ad8 <main+0x220>)
 80018f4:	f004 fb4e 	bl	8005f94 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80018f8:	2104      	movs	r1, #4
 80018fa:	4877      	ldr	r0, [pc, #476]	@ (8001ad8 <main+0x220>)
 80018fc:	f003 fbd6 	bl	80050ac <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001900:	2104      	movs	r1, #4
 8001902:	4875      	ldr	r0, [pc, #468]	@ (8001ad8 <main+0x220>)
 8001904:	f004 fb46 	bl	8005f94 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001908:	2108      	movs	r1, #8
 800190a:	4873      	ldr	r0, [pc, #460]	@ (8001ad8 <main+0x220>)
 800190c:	f003 fbce 	bl	80050ac <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001910:	2108      	movs	r1, #8
 8001912:	4871      	ldr	r0, [pc, #452]	@ (8001ad8 <main+0x220>)
 8001914:	f004 fb3e 	bl	8005f94 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_Base_Start_IT(&htim10);
 8001918:	4870      	ldr	r0, [pc, #448]	@ (8001adc <main+0x224>)
 800191a:	f003 fb0b 	bl	8004f34 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 800191e:	213c      	movs	r1, #60	@ 0x3c
 8001920:	486f      	ldr	r0, [pc, #444]	@ (8001ae0 <main+0x228>)
 8001922:	f003 fd19 	bl	8005358 <HAL_TIM_Encoder_Start_IT>
  HAL_UART_Receive_DMA(&huart2, &receivedSBUS.ReceivedData[0], SBUS_LEN);
 8001926:	2219      	movs	r2, #25
 8001928:	496e      	ldr	r1, [pc, #440]	@ (8001ae4 <main+0x22c>)
 800192a:	486f      	ldr	r0, [pc, #444]	@ (8001ae8 <main+0x230>)
 800192c:	f004 fd5d 	bl	80063ea <HAL_UART_Receive_DMA>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADCRawValues, 7);
 8001930:	2207      	movs	r2, #7
 8001932:	496e      	ldr	r1, [pc, #440]	@ (8001aec <main+0x234>)
 8001934:	486e      	ldr	r0, [pc, #440]	@ (8001af0 <main+0x238>)
 8001936:	f001 fb69 	bl	800300c <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  SineWave.WaveFrequency=MIN_FREQUENCY;
 800193a:	4b6e      	ldr	r3, [pc, #440]	@ (8001af4 <main+0x23c>)
 800193c:	2205      	movs	r2, #5
 800193e:	619a      	str	r2, [r3, #24]
  RequestedFrequency = 30;
 8001940:	4b6d      	ldr	r3, [pc, #436]	@ (8001af8 <main+0x240>)
 8001942:	221e      	movs	r2, #30
 8001944:	601a      	str	r2, [r3, #0]

  PID.ControlMode=Velocity;
 8001946:	4b6d      	ldr	r3, [pc, #436]	@ (8001afc <main+0x244>)
 8001948:	2200      	movs	r2, #0
 800194a:	701a      	strb	r2, [r3, #0]
  PID.Kp=5;
 800194c:	496b      	ldr	r1, [pc, #428]	@ (8001afc <main+0x244>)
 800194e:	f04f 0200 	mov.w	r2, #0
 8001952:	4b6b      	ldr	r3, [pc, #428]	@ (8001b00 <main+0x248>)
 8001954:	e9c1 2302 	strd	r2, r3, [r1, #8]
  PID.Ki=0;
 8001958:	4968      	ldr	r1, [pc, #416]	@ (8001afc <main+0x244>)
 800195a:	f04f 0200 	mov.w	r2, #0
 800195e:	f04f 0300 	mov.w	r3, #0
 8001962:	e9c1 2304 	strd	r2, r3, [r1, #16]
  PID.Kd=0;
 8001966:	4965      	ldr	r1, [pc, #404]	@ (8001afc <main+0x244>)
 8001968:	f04f 0200 	mov.w	r2, #0
 800196c:	f04f 0300 	mov.w	r3, #0
 8001970:	e9c1 2306 	strd	r2, r3, [r1, #24]
  PID.dt=10;
 8001974:	4961      	ldr	r1, [pc, #388]	@ (8001afc <main+0x244>)
 8001976:	f04f 0200 	mov.w	r2, #0
 800197a:	4b62      	ldr	r3, [pc, #392]	@ (8001b04 <main+0x24c>)
 800197c:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
  PID.integral=0;
 8001980:	495e      	ldr	r1, [pc, #376]	@ (8001afc <main+0x244>)
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	f04f 0300 	mov.w	r3, #0
 800198a:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
  PID.min_output= 5;
 800198e:	495b      	ldr	r1, [pc, #364]	@ (8001afc <main+0x244>)
 8001990:	f04f 0200 	mov.w	r2, #0
 8001994:	4b5a      	ldr	r3, [pc, #360]	@ (8001b00 <main+0x248>)
 8001996:	e9c1 2308 	strd	r2, r3, [r1, #32]
  PID.max_output= 55;
 800199a:	4958      	ldr	r1, [pc, #352]	@ (8001afc <main+0x244>)
 800199c:	f04f 0200 	mov.w	r2, #0
 80019a0:	4b59      	ldr	r3, [pc, #356]	@ (8001b08 <main+0x250>)
 80019a2:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
  PID.min_Integral= 5;
 80019a6:	4955      	ldr	r1, [pc, #340]	@ (8001afc <main+0x244>)
 80019a8:	f04f 0200 	mov.w	r2, #0
 80019ac:	4b54      	ldr	r3, [pc, #336]	@ (8001b00 <main+0x248>)
 80019ae:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
  PID.max_Integral= 55;
 80019b2:	4952      	ldr	r1, [pc, #328]	@ (8001afc <main+0x244>)
 80019b4:	f04f 0200 	mov.w	r2, #0
 80019b8:	4b53      	ldr	r3, [pc, #332]	@ (8001b08 <main+0x250>)
 80019ba:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
  PID.output=10;
 80019be:	494f      	ldr	r1, [pc, #316]	@ (8001afc <main+0x244>)
 80019c0:	f04f 0200 	mov.w	r2, #0
 80019c4:	4b4f      	ldr	r3, [pc, #316]	@ (8001b04 <main+0x24c>)
 80019c6:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
  PID.target=100;
 80019ca:	494c      	ldr	r1, [pc, #304]	@ (8001afc <main+0x244>)
 80019cc:	f04f 0200 	mov.w	r2, #0
 80019d0:	4b4e      	ldr	r3, [pc, #312]	@ (8001b0c <main+0x254>)
 80019d2:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

  HAL_GPIO_WritePin(ShutDown_GPIO_Port, ShutDown_Pin, 0);
 80019d6:	2200      	movs	r2, #0
 80019d8:	2102      	movs	r1, #2
 80019da:	484d      	ldr	r0, [pc, #308]	@ (8001b10 <main+0x258>)
 80019dc:	f002 fde8 	bl	80045b0 <HAL_GPIO_WritePin>

  while (1)
  {
	  if(ADCReady==1){
 80019e0:	4b4c      	ldr	r3, [pc, #304]	@ (8001b14 <main+0x25c>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d147      	bne.n	8001a78 <main+0x1c0>
		  Potentiameter=ADCRawValues[5]*100/4096.0;
 80019e8:	4b40      	ldr	r3, [pc, #256]	@ (8001aec <main+0x234>)
 80019ea:	695b      	ldr	r3, [r3, #20]
 80019ec:	2264      	movs	r2, #100	@ 0x64
 80019ee:	fb02 f303 	mul.w	r3, r2, r3
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7fe fd8e 	bl	8000514 <__aeabi_ui2d>
 80019f8:	f04f 0200 	mov.w	r2, #0
 80019fc:	4b46      	ldr	r3, [pc, #280]	@ (8001b18 <main+0x260>)
 80019fe:	f7fe ff2d 	bl	800085c <__aeabi_ddiv>
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	4610      	mov	r0, r2
 8001a08:	4619      	mov	r1, r3
 8001a0a:	f7ff f8f5 	bl	8000bf8 <__aeabi_d2f>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	4a42      	ldr	r2, [pc, #264]	@ (8001b1c <main+0x264>)
 8001a12:	6013      	str	r3, [r2, #0]
		  DriveTemp = ADCRawValues[0];
 8001a14:	4b35      	ldr	r3, [pc, #212]	@ (8001aec <main+0x234>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	ee07 3a90 	vmov	s15, r3
 8001a1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a20:	4b3f      	ldr	r3, [pc, #252]	@ (8001b20 <main+0x268>)
 8001a22:	edc3 7a00 	vstr	s15, [r3]
		  Current_U = ADCRawValues[1];
 8001a26:	4b31      	ldr	r3, [pc, #196]	@ (8001aec <main+0x234>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	ee07 3a90 	vmov	s15, r3
 8001a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a32:	4b3c      	ldr	r3, [pc, #240]	@ (8001b24 <main+0x26c>)
 8001a34:	edc3 7a00 	vstr	s15, [r3]
		  Current_V = ADCRawValues[2];
 8001a38:	4b2c      	ldr	r3, [pc, #176]	@ (8001aec <main+0x234>)
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	ee07 3a90 	vmov	s15, r3
 8001a40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a44:	4b38      	ldr	r3, [pc, #224]	@ (8001b28 <main+0x270>)
 8001a46:	edc3 7a00 	vstr	s15, [r3]
		  Current_W = ADCRawValues[3];
 8001a4a:	4b28      	ldr	r3, [pc, #160]	@ (8001aec <main+0x234>)
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	ee07 3a90 	vmov	s15, r3
 8001a52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a56:	4b35      	ldr	r3, [pc, #212]	@ (8001b2c <main+0x274>)
 8001a58:	edc3 7a00 	vstr	s15, [r3]
		  Current_N = ADCRawValues[4];
 8001a5c:	4b23      	ldr	r3, [pc, #140]	@ (8001aec <main+0x234>)
 8001a5e:	691b      	ldr	r3, [r3, #16]
 8001a60:	ee07 3a90 	vmov	s15, r3
 8001a64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a68:	4b31      	ldr	r3, [pc, #196]	@ (8001b30 <main+0x278>)
 8001a6a:	edc3 7a00 	vstr	s15, [r3]
		  HAL_ADC_Start_DMA(&hadc1, ADCRawValues, 7);
 8001a6e:	2207      	movs	r2, #7
 8001a70:	491e      	ldr	r1, [pc, #120]	@ (8001aec <main+0x234>)
 8001a72:	481f      	ldr	r0, [pc, #124]	@ (8001af0 <main+0x238>)
 8001a74:	f001 faca 	bl	800300c <HAL_ADC_Start_DMA>
	  }
	  //V/F for 208V 60Hz motor under test:
	  double Voltage = ( SineWave.WaveFrequency * (208.0/60.0) ) * 10.0;
 8001a78:	4b1e      	ldr	r3, [pc, #120]	@ (8001af4 <main+0x23c>)
 8001a7a:	699b      	ldr	r3, [r3, #24]
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7fe fd49 	bl	8000514 <__aeabi_ui2d>
 8001a82:	a311      	add	r3, pc, #68	@ (adr r3, 8001ac8 <main+0x210>)
 8001a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a88:	f7fe fdbe 	bl	8000608 <__aeabi_dmul>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4610      	mov	r0, r2
 8001a92:	4619      	mov	r1, r3
 8001a94:	f04f 0200 	mov.w	r2, #0
 8001a98:	4b1a      	ldr	r3, [pc, #104]	@ (8001b04 <main+0x24c>)
 8001a9a:	f7fe fdb5 	bl	8000608 <__aeabi_dmul>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	e9c7 2380 	strd	r2, r3, [r7, #512]	@ 0x200
	  if ( Voltage < 300) Voltage=250;
 8001aa6:	a30a      	add	r3, pc, #40	@ (adr r3, 8001ad0 <main+0x218>)
 8001aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aac:	e9d7 0180 	ldrd	r0, r1, [r7, #512]	@ 0x200
 8001ab0:	f7ff f81c 	bl	8000aec <__aeabi_dcmplt>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d03e      	beq.n	8001b38 <main+0x280>
 8001aba:	f04f 0200 	mov.w	r2, #0
 8001abe:	4b1d      	ldr	r3, [pc, #116]	@ (8001b34 <main+0x27c>)
 8001ac0:	e9c7 2380 	strd	r2, r3, [r7, #512]	@ 0x200
 8001ac4:	e047      	b.n	8001b56 <main+0x29e>
 8001ac6:	bf00      	nop
 8001ac8:	bbbbbbbc 	.word	0xbbbbbbbc
 8001acc:	400bbbbb 	.word	0x400bbbbb
 8001ad0:	00000000 	.word	0x00000000
 8001ad4:	4072c000 	.word	0x4072c000
 8001ad8:	2000029c 	.word	0x2000029c
 8001adc:	2000032c 	.word	0x2000032c
 8001ae0:	200002e4 	.word	0x200002e4
 8001ae4:	20000464 	.word	0x20000464
 8001ae8:	200003bc 	.word	0x200003bc
 8001aec:	20000570 	.word	0x20000570
 8001af0:	200001f4 	.word	0x200001f4
 8001af4:	200004dc 	.word	0x200004dc
 8001af8:	200004d4 	.word	0x200004d4
 8001afc:	20000500 	.word	0x20000500
 8001b00:	40140000 	.word	0x40140000
 8001b04:	40240000 	.word	0x40240000
 8001b08:	404b8000 	.word	0x404b8000
 8001b0c:	40590000 	.word	0x40590000
 8001b10:	40020800 	.word	0x40020800
 8001b14:	2000058c 	.word	0x2000058c
 8001b18:	40b00000 	.word	0x40b00000
 8001b1c:	20000590 	.word	0x20000590
 8001b20:	20000594 	.word	0x20000594
 8001b24:	20000598 	.word	0x20000598
 8001b28:	2000059c 	.word	0x2000059c
 8001b2c:	200005a0 	.word	0x200005a0
 8001b30:	200005a4 	.word	0x200005a4
 8001b34:	406f4000 	.word	0x406f4000
	  else if (Voltage >= 1000) Voltage = 1000;
 8001b38:	f04f 0200 	mov.w	r2, #0
 8001b3c:	4b96      	ldr	r3, [pc, #600]	@ (8001d98 <main+0x4e0>)
 8001b3e:	e9d7 0180 	ldrd	r0, r1, [r7, #512]	@ 0x200
 8001b42:	f7fe ffe7 	bl	8000b14 <__aeabi_dcmpge>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d004      	beq.n	8001b56 <main+0x29e>
 8001b4c:	f04f 0200 	mov.w	r2, #0
 8001b50:	4b91      	ldr	r3, [pc, #580]	@ (8001d98 <main+0x4e0>)
 8001b52:	e9c7 2380 	strd	r2, r3, [r7, #512]	@ 0x200
	  SineWave.VoltageAmplitude= trunc(Voltage);
 8001b56:	ed97 0b80 	vldr	d0, [r7, #512]	@ 0x200
 8001b5a:	f008 fb85 	bl	800a268 <trunc>
 8001b5e:	ec53 2b10 	vmov	r2, r3, d0
 8001b62:	4610      	mov	r0, r2
 8001b64:	4619      	mov	r1, r3
 8001b66:	f7ff f827 	bl	8000bb8 <__aeabi_d2uiz>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	4a8b      	ldr	r2, [pc, #556]	@ (8001d9c <main+0x4e4>)
 8001b6e:	61d3      	str	r3, [r2, #28]
	  //Calculate RPM
	  //read every 10ms so *100*60 to be per minute
	  //1024*4 pulse / revolution on encoder
	  //Pully ratio 20:50
	  //GetEncoderValue(&Encoder); 	//Obsolete since not using GPIO and using timer to capture encoder value
	  if ((HAL_GetTick()-EncoderMeasureTime)>=10){
 8001b70:	f001 f8ec 	bl	8002d4c <HAL_GetTick>
 8001b74:	4603      	mov	r3, r0
 8001b76:	4a8a      	ldr	r2, [pc, #552]	@ (8001da0 <main+0x4e8>)
 8001b78:	6812      	ldr	r2, [r2, #0]
 8001b7a:	1a9b      	subs	r3, r3, r2
 8001b7c:	2b09      	cmp	r3, #9
 8001b7e:	d951      	bls.n	8001c24 <main+0x36c>
		  Encoder.SpeedRPM=(Encoder.EncoderValue-Encoder.PreviousEncoderValue)*((60*100)*20)/(1024*4*50);
 8001b80:	4b88      	ldr	r3, [pc, #544]	@ (8001da4 <main+0x4ec>)
 8001b82:	68da      	ldr	r2, [r3, #12]
 8001b84:	4b87      	ldr	r3, [pc, #540]	@ (8001da4 <main+0x4ec>)
 8001b86:	691b      	ldr	r3, [r3, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	4a87      	ldr	r2, [pc, #540]	@ (8001da8 <main+0x4f0>)
 8001b8c:	fb02 f303 	mul.w	r3, r2, r3
 8001b90:	4a86      	ldr	r2, [pc, #536]	@ (8001dac <main+0x4f4>)
 8001b92:	fb82 1203 	smull	r1, r2, r2, r3
 8001b96:	1412      	asrs	r2, r2, #16
 8001b98:	17db      	asrs	r3, r3, #31
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	4a81      	ldr	r2, [pc, #516]	@ (8001da4 <main+0x4ec>)
 8001b9e:	6153      	str	r3, [r2, #20]
		  Encoder.PreviousEncoderValue=Encoder.EncoderValue;
 8001ba0:	4b80      	ldr	r3, [pc, #512]	@ (8001da4 <main+0x4ec>)
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	4a7f      	ldr	r2, [pc, #508]	@ (8001da4 <main+0x4ec>)
 8001ba6:	6113      	str	r3, [r2, #16]
		  //PID Speed Control
		  updatePID(&PID, abs(Encoder.SpeedRPM));
 8001ba8:	4b7e      	ldr	r3, [pc, #504]	@ (8001da4 <main+0x4ec>)
 8001baa:	695b      	ldr	r3, [r3, #20]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	bfb8      	it	lt
 8001bb0:	425b      	neglt	r3, r3
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7fe fcbe 	bl	8000534 <__aeabi_i2d>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	460b      	mov	r3, r1
 8001bbc:	ec43 2b10 	vmov	d0, r2, r3
 8001bc0:	487b      	ldr	r0, [pc, #492]	@ (8001db0 <main+0x4f8>)
 8001bc2:	f7ff f9e1 	bl	8000f88 <updatePID>
		  //RequestedFrequency=PID.output;
		  //Report Speed on UART
		  char msg[500];
		  uint32_t RequestedRPM=RequestedFrequency*1735/60;
 8001bc6:	4b7b      	ldr	r3, [pc, #492]	@ (8001db4 <main+0x4fc>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f240 62c7 	movw	r2, #1735	@ 0x6c7
 8001bce:	fb02 f303 	mul.w	r3, r2, r3
 8001bd2:	4a79      	ldr	r2, [pc, #484]	@ (8001db8 <main+0x500>)
 8001bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd8:	095b      	lsrs	r3, r3, #5
 8001bda:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
		  uint32_t Slip= RequestedRPM - abs(Encoder.SpeedRPM);
 8001bde:	4b71      	ldr	r3, [pc, #452]	@ (8001da4 <main+0x4ec>)
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	bfb8      	it	lt
 8001be6:	425b      	neglt	r3, r3
 8001be8:	461a      	mov	r2, r3
 8001bea:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001bee:	1a9b      	subs	r3, r3, r2
 8001bf0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
		  int len= sprintf(msg,"%Voltage = %ld, Frequency= %ld\n",SineWave.VoltageAmplitude,SineWave.WaveFrequency);
 8001bf4:	4b69      	ldr	r3, [pc, #420]	@ (8001d9c <main+0x4e4>)
 8001bf6:	69da      	ldr	r2, [r3, #28]
 8001bf8:	4b68      	ldr	r3, [pc, #416]	@ (8001d9c <main+0x4e4>)
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	4638      	mov	r0, r7
 8001bfe:	496f      	ldr	r1, [pc, #444]	@ (8001dbc <main+0x504>)
 8001c00:	f006 fa06 	bl	8008010 <siprintf>
 8001c04:	f8c7 01f4 	str.w	r0, [r7, #500]	@ 0x1f4
		  HAL_UART_Transmit_IT(&huart2, msg, len);
 8001c08:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	463b      	mov	r3, r7
 8001c10:	4619      	mov	r1, r3
 8001c12:	486b      	ldr	r0, [pc, #428]	@ (8001dc0 <main+0x508>)
 8001c14:	f004 fbb3 	bl	800637e <HAL_UART_Transmit_IT>
		  EncoderMeasureTime= HAL_GetTick();
 8001c18:	f001 f898 	bl	8002d4c <HAL_GetTick>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	461a      	mov	r2, r3
 8001c20:	4b5f      	ldr	r3, [pc, #380]	@ (8001da0 <main+0x4e8>)
 8001c22:	601a      	str	r2, [r3, #0]
	  }
	  //enable/disable by push button
	  if(HAL_GPIO_ReadPin(PB1_GPIO_Port, PB1_Pin)) ToggleState=1;
 8001c24:	2101      	movs	r1, #1
 8001c26:	4867      	ldr	r0, [pc, #412]	@ (8001dc4 <main+0x50c>)
 8001c28:	f002 fcaa 	bl	8004580 <HAL_GPIO_ReadPin>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d031      	beq.n	8001c96 <main+0x3de>
 8001c32:	4b65      	ldr	r3, [pc, #404]	@ (8001dc8 <main+0x510>)
 8001c34:	2201      	movs	r2, #1
 8001c36:	601a      	str	r2, [r3, #0]
	  while (!HAL_GPIO_ReadPin(PB1_GPIO_Port, PB1_Pin) && ToggleState){
 8001c38:	e02d      	b.n	8001c96 <main+0x3de>
		  if (State==Forward || State==Reverse) State=Off;
 8001c3a:	4b64      	ldr	r3, [pc, #400]	@ (8001dcc <main+0x514>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d003      	beq.n	8001c4a <main+0x392>
 8001c42:	4b62      	ldr	r3, [pc, #392]	@ (8001dcc <main+0x514>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d103      	bne.n	8001c52 <main+0x39a>
 8001c4a:	4b60      	ldr	r3, [pc, #384]	@ (8001dcc <main+0x514>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	701a      	strb	r2, [r3, #0]
 8001c50:	e01e      	b.n	8001c90 <main+0x3d8>
		  else if (State==Off && PreviousState==Reverse) State=PreviousState=Forward;
 8001c52:	4b5e      	ldr	r3, [pc, #376]	@ (8001dcc <main+0x514>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d10b      	bne.n	8001c72 <main+0x3ba>
 8001c5a:	4b5d      	ldr	r3, [pc, #372]	@ (8001dd0 <main+0x518>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d107      	bne.n	8001c72 <main+0x3ba>
 8001c62:	4b5b      	ldr	r3, [pc, #364]	@ (8001dd0 <main+0x518>)
 8001c64:	2201      	movs	r2, #1
 8001c66:	701a      	strb	r2, [r3, #0]
 8001c68:	4b59      	ldr	r3, [pc, #356]	@ (8001dd0 <main+0x518>)
 8001c6a:	781a      	ldrb	r2, [r3, #0]
 8001c6c:	4b57      	ldr	r3, [pc, #348]	@ (8001dcc <main+0x514>)
 8001c6e:	701a      	strb	r2, [r3, #0]
 8001c70:	e00e      	b.n	8001c90 <main+0x3d8>
		  else if (State==Off && PreviousState==Forward) State=PreviousState=Reverse;
 8001c72:	4b56      	ldr	r3, [pc, #344]	@ (8001dcc <main+0x514>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d10a      	bne.n	8001c90 <main+0x3d8>
 8001c7a:	4b55      	ldr	r3, [pc, #340]	@ (8001dd0 <main+0x518>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d106      	bne.n	8001c90 <main+0x3d8>
 8001c82:	4b53      	ldr	r3, [pc, #332]	@ (8001dd0 <main+0x518>)
 8001c84:	2202      	movs	r2, #2
 8001c86:	701a      	strb	r2, [r3, #0]
 8001c88:	4b51      	ldr	r3, [pc, #324]	@ (8001dd0 <main+0x518>)
 8001c8a:	781a      	ldrb	r2, [r3, #0]
 8001c8c:	4b4f      	ldr	r3, [pc, #316]	@ (8001dcc <main+0x514>)
 8001c8e:	701a      	strb	r2, [r3, #0]
		  ToggleState=0;
 8001c90:	4b4d      	ldr	r3, [pc, #308]	@ (8001dc8 <main+0x510>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
	  while (!HAL_GPIO_ReadPin(PB1_GPIO_Port, PB1_Pin) && ToggleState){
 8001c96:	2101      	movs	r1, #1
 8001c98:	484a      	ldr	r0, [pc, #296]	@ (8001dc4 <main+0x50c>)
 8001c9a:	f002 fc71 	bl	8004580 <HAL_GPIO_ReadPin>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d103      	bne.n	8001cac <main+0x3f4>
 8001ca4:	4b48      	ldr	r3, [pc, #288]	@ (8001dc8 <main+0x510>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d1c6      	bne.n	8001c3a <main+0x382>
	  }
	  //State Machine
	  switch(State){
 8001cac:	4b47      	ldr	r3, [pc, #284]	@ (8001dcc <main+0x514>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d011      	beq.n	8001cd8 <main+0x420>
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	dc16      	bgt.n	8001ce6 <main+0x42e>
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d002      	beq.n	8001cc2 <main+0x40a>
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d004      	beq.n	8001cca <main+0x412>
 8001cc0:	e011      	b.n	8001ce6 <main+0x42e>
	  	  case	Off:
	  		  Enable=0;
 8001cc2:	4b44      	ldr	r3, [pc, #272]	@ (8001dd4 <main+0x51c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
	  		  break;
 8001cc8:	e00d      	b.n	8001ce6 <main+0x42e>
	  	  case Forward:
	  		  Enable=1;
 8001cca:	4b42      	ldr	r3, [pc, #264]	@ (8001dd4 <main+0x51c>)
 8001ccc:	2201      	movs	r2, #1
 8001cce:	601a      	str	r2, [r3, #0]
	  		  Direction=Forward;
 8001cd0:	4b41      	ldr	r3, [pc, #260]	@ (8001dd8 <main+0x520>)
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	701a      	strb	r2, [r3, #0]
	  		  break;
 8001cd6:	e006      	b.n	8001ce6 <main+0x42e>
	  	  case Reverse:
	  		  Enable=1;
 8001cd8:	4b3e      	ldr	r3, [pc, #248]	@ (8001dd4 <main+0x51c>)
 8001cda:	2201      	movs	r2, #1
 8001cdc:	601a      	str	r2, [r3, #0]
	  		  Direction=Reverse;
 8001cde:	4b3e      	ldr	r3, [pc, #248]	@ (8001dd8 <main+0x520>)
 8001ce0:	2202      	movs	r2, #2
 8001ce2:	701a      	strb	r2, [r3, #0]
	  		  break;
 8001ce4:	bf00      	nop
	  }
	  //Run motor if enabled
	  if(Enable){
 8001ce6:	4b3b      	ldr	r3, [pc, #236]	@ (8001dd4 <main+0x51c>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d01d      	beq.n	8001d2a <main+0x472>
		  //Generating Sinusoidal PWM
		  GenerateSine(&SineWave, &FiftyMicroSecond);
 8001cee:	493b      	ldr	r1, [pc, #236]	@ (8001ddc <main+0x524>)
 8001cf0:	482a      	ldr	r0, [pc, #168]	@ (8001d9c <main+0x4e4>)
 8001cf2:	f7ff fc61 	bl	80015b8 <GenerateSine>
		  //Ramp Frequency
		  if ((RequestedFrequency > SineWave.WaveFrequency) && ((HAL_GetTick()-FrequencyChangeTime)>=1000 )){
 8001cf6:	4b29      	ldr	r3, [pc, #164]	@ (8001d9c <main+0x4e4>)
 8001cf8:	699a      	ldr	r2, [r3, #24]
 8001cfa:	4b2e      	ldr	r3, [pc, #184]	@ (8001db4 <main+0x4fc>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d22c      	bcs.n	8001d5c <main+0x4a4>
 8001d02:	f001 f823 	bl	8002d4c <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	4b35      	ldr	r3, [pc, #212]	@ (8001de0 <main+0x528>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d12:	d323      	bcc.n	8001d5c <main+0x4a4>
			  SineWave.WaveFrequency++;
 8001d14:	4b21      	ldr	r3, [pc, #132]	@ (8001d9c <main+0x4e4>)
 8001d16:	699b      	ldr	r3, [r3, #24]
 8001d18:	3301      	adds	r3, #1
 8001d1a:	4a20      	ldr	r2, [pc, #128]	@ (8001d9c <main+0x4e4>)
 8001d1c:	6193      	str	r3, [r2, #24]
			  FrequencyChangeTime= HAL_GetTick();
 8001d1e:	f001 f815 	bl	8002d4c <HAL_GetTick>
 8001d22:	4603      	mov	r3, r0
 8001d24:	4a2e      	ldr	r2, [pc, #184]	@ (8001de0 <main+0x528>)
 8001d26:	6013      	str	r3, [r2, #0]
 8001d28:	e018      	b.n	8001d5c <main+0x4a4>
		  }
	  }
	  //if not enabled then stop everything
	  else {
		  SineWave.PhaseA	=SineWave.PhaseB	=SineWave.PhaseC	=0;
 8001d2a:	4b1c      	ldr	r3, [pc, #112]	@ (8001d9c <main+0x4e4>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	611a      	str	r2, [r3, #16]
 8001d30:	4b1a      	ldr	r3, [pc, #104]	@ (8001d9c <main+0x4e4>)
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	4a19      	ldr	r2, [pc, #100]	@ (8001d9c <main+0x4e4>)
 8001d36:	6093      	str	r3, [r2, #8]
 8001d38:	4b18      	ldr	r3, [pc, #96]	@ (8001d9c <main+0x4e4>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	4a17      	ldr	r2, [pc, #92]	@ (8001d9c <main+0x4e4>)
 8001d3e:	6013      	str	r3, [r2, #0]
		  SineWave.PhaseA_t	=SineWave.PhaseB_t	=SineWave.PhaseC_t	=0;
 8001d40:	4b16      	ldr	r3, [pc, #88]	@ (8001d9c <main+0x4e4>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	615a      	str	r2, [r3, #20]
 8001d46:	4b15      	ldr	r3, [pc, #84]	@ (8001d9c <main+0x4e4>)
 8001d48:	695b      	ldr	r3, [r3, #20]
 8001d4a:	4a14      	ldr	r2, [pc, #80]	@ (8001d9c <main+0x4e4>)
 8001d4c:	60d3      	str	r3, [r2, #12]
 8001d4e:	4b13      	ldr	r3, [pc, #76]	@ (8001d9c <main+0x4e4>)
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	4a12      	ldr	r2, [pc, #72]	@ (8001d9c <main+0x4e4>)
 8001d54:	6053      	str	r3, [r2, #4]
		  SineWave.WaveFrequency=MIN_FREQUENCY;
 8001d56:	4b11      	ldr	r3, [pc, #68]	@ (8001d9c <main+0x4e4>)
 8001d58:	2205      	movs	r2, #5
 8001d5a:	619a      	str	r2, [r3, #24]
	  }
	  //send PWM values out
	  if(Direction==Forward){
 8001d5c:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd8 <main+0x520>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d10c      	bne.n	8001d7e <main+0x4c6>
		  TIM1->CCR1=SineWave.PhaseA;
 8001d64:	4a1f      	ldr	r2, [pc, #124]	@ (8001de4 <main+0x52c>)
 8001d66:	4b0d      	ldr	r3, [pc, #52]	@ (8001d9c <main+0x4e4>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	6353      	str	r3, [r2, #52]	@ 0x34
		  TIM1->CCR2=SineWave.PhaseB;
 8001d6c:	4a1d      	ldr	r2, [pc, #116]	@ (8001de4 <main+0x52c>)
 8001d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d9c <main+0x4e4>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	6393      	str	r3, [r2, #56]	@ 0x38
		  TIM1->CCR3=SineWave.PhaseC;
 8001d74:	4a1b      	ldr	r2, [pc, #108]	@ (8001de4 <main+0x52c>)
 8001d76:	4b09      	ldr	r3, [pc, #36]	@ (8001d9c <main+0x4e4>)
 8001d78:	691b      	ldr	r3, [r3, #16]
 8001d7a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001d7c:	e630      	b.n	80019e0 <main+0x128>
	  }
	  else{
		  TIM1->CCR1=SineWave.PhaseB;
 8001d7e:	4a19      	ldr	r2, [pc, #100]	@ (8001de4 <main+0x52c>)
 8001d80:	4b06      	ldr	r3, [pc, #24]	@ (8001d9c <main+0x4e4>)
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	6353      	str	r3, [r2, #52]	@ 0x34
		  TIM1->CCR2=SineWave.PhaseA;
 8001d86:	4a17      	ldr	r2, [pc, #92]	@ (8001de4 <main+0x52c>)
 8001d88:	4b04      	ldr	r3, [pc, #16]	@ (8001d9c <main+0x4e4>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	6393      	str	r3, [r2, #56]	@ 0x38
		  TIM1->CCR3=SineWave.PhaseC;
 8001d8e:	4a15      	ldr	r2, [pc, #84]	@ (8001de4 <main+0x52c>)
 8001d90:	4b02      	ldr	r3, [pc, #8]	@ (8001d9c <main+0x4e4>)
 8001d92:	691b      	ldr	r3, [r3, #16]
 8001d94:	63d3      	str	r3, [r2, #60]	@ 0x3c
  {
 8001d96:	e623      	b.n	80019e0 <main+0x128>
 8001d98:	408f4000 	.word	0x408f4000
 8001d9c:	200004dc 	.word	0x200004dc
 8001da0:	200004c8 	.word	0x200004c8
 8001da4:	200004b0 	.word	0x200004b0
 8001da8:	0001d4c0 	.word	0x0001d4c0
 8001dac:	51eb851f 	.word	0x51eb851f
 8001db0:	20000500 	.word	0x20000500
 8001db4:	200004d4 	.word	0x200004d4
 8001db8:	88888889 	.word	0x88888889
 8001dbc:	0800a2f8 	.word	0x0800a2f8
 8001dc0:	200003bc 	.word	0x200003bc
 8001dc4:	40020800 	.word	0x40020800
 8001dc8:	200004d0 	.word	0x200004d0
 8001dcc:	200004ac 	.word	0x200004ac
 8001dd0:	20000000 	.word	0x20000000
 8001dd4:	200004cc 	.word	0x200004cc
 8001dd8:	200004d8 	.word	0x200004d8
 8001ddc:	200004fc 	.word	0x200004fc
 8001de0:	200004a8 	.word	0x200004a8
 8001de4:	40010000 	.word	0x40010000

08001de8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b094      	sub	sp, #80	@ 0x50
 8001dec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dee:	f107 0320 	add.w	r3, r7, #32
 8001df2:	2230      	movs	r2, #48	@ 0x30
 8001df4:	2100      	movs	r1, #0
 8001df6:	4618      	mov	r0, r3
 8001df8:	f006 f96d 	bl	80080d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dfc:	f107 030c 	add.w	r3, r7, #12
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	605a      	str	r2, [r3, #4]
 8001e06:	609a      	str	r2, [r3, #8]
 8001e08:	60da      	str	r2, [r3, #12]
 8001e0a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	60bb      	str	r3, [r7, #8]
 8001e10:	4b27      	ldr	r3, [pc, #156]	@ (8001eb0 <SystemClock_Config+0xc8>)
 8001e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e14:	4a26      	ldr	r2, [pc, #152]	@ (8001eb0 <SystemClock_Config+0xc8>)
 8001e16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e1c:	4b24      	ldr	r3, [pc, #144]	@ (8001eb0 <SystemClock_Config+0xc8>)
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e28:	2300      	movs	r3, #0
 8001e2a:	607b      	str	r3, [r7, #4]
 8001e2c:	4b21      	ldr	r3, [pc, #132]	@ (8001eb4 <SystemClock_Config+0xcc>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a20      	ldr	r2, [pc, #128]	@ (8001eb4 <SystemClock_Config+0xcc>)
 8001e32:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e36:	6013      	str	r3, [r2, #0]
 8001e38:	4b1e      	ldr	r3, [pc, #120]	@ (8001eb4 <SystemClock_Config+0xcc>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001e40:	607b      	str	r3, [r7, #4]
 8001e42:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e44:	2302      	movs	r3, #2
 8001e46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e4c:	2310      	movs	r3, #16
 8001e4e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e50:	2302      	movs	r3, #2
 8001e52:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e54:	2300      	movs	r3, #0
 8001e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e58:	2308      	movs	r3, #8
 8001e5a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001e5c:	2364      	movs	r3, #100	@ 0x64
 8001e5e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e60:	2302      	movs	r3, #2
 8001e62:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e64:	2304      	movs	r3, #4
 8001e66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e68:	f107 0320 	add.w	r3, r7, #32
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f002 fbb9 	bl	80045e4 <HAL_RCC_OscConfig>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e78:	f000 fae0 	bl	800243c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e7c:	230f      	movs	r3, #15
 8001e7e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e80:	2302      	movs	r3, #2
 8001e82:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e84:	2300      	movs	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e8c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e92:	f107 030c 	add.w	r3, r7, #12
 8001e96:	2103      	movs	r1, #3
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f002 fe1b 	bl	8004ad4 <HAL_RCC_ClockConfig>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001ea4:	f000 faca 	bl	800243c <Error_Handler>
  }
}
 8001ea8:	bf00      	nop
 8001eaa:	3750      	adds	r7, #80	@ 0x50
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40007000 	.word	0x40007000

08001eb8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ebe:	463b      	mov	r3, r7
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	609a      	str	r2, [r3, #8]
 8001ec8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001eca:	4b4b      	ldr	r3, [pc, #300]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001ecc:	4a4b      	ldr	r2, [pc, #300]	@ (8001ffc <MX_ADC1_Init+0x144>)
 8001ece:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ed0:	4b49      	ldr	r3, [pc, #292]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001ed2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001ed6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ed8:	4b47      	ldr	r3, [pc, #284]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001ede:	4b46      	ldr	r3, [pc, #280]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001ee4:	4b44      	ldr	r3, [pc, #272]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001eea:	4b43      	ldr	r3, [pc, #268]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ef2:	4b41      	ldr	r3, [pc, #260]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ef8:	4b3f      	ldr	r3, [pc, #252]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001efa:	4a41      	ldr	r2, [pc, #260]	@ (8002000 <MX_ADC1_Init+0x148>)
 8001efc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001efe:	4b3e      	ldr	r3, [pc, #248]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 7;
 8001f04:	4b3c      	ldr	r3, [pc, #240]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001f06:	2207      	movs	r2, #7
 8001f08:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001f0a:	4b3b      	ldr	r3, [pc, #236]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001f12:	4b39      	ldr	r3, [pc, #228]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f18:	4837      	ldr	r0, [pc, #220]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001f1a:	f000 ff23 	bl	8002d64 <HAL_ADC_Init>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d001      	beq.n	8001f28 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001f24:	f000 fa8a 	bl	800243c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001f30:	2302      	movs	r3, #2
 8001f32:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f34:	463b      	mov	r3, r7
 8001f36:	4619      	mov	r1, r3
 8001f38:	482f      	ldr	r0, [pc, #188]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001f3a:	f001 f9cf 	bl	80032dc <HAL_ADC_ConfigChannel>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001f44:	f000 fa7a 	bl	800243c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001f48:	2306      	movs	r3, #6
 8001f4a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f50:	463b      	mov	r3, r7
 8001f52:	4619      	mov	r1, r3
 8001f54:	4828      	ldr	r0, [pc, #160]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001f56:	f001 f9c1 	bl	80032dc <HAL_ADC_ConfigChannel>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001f60:	f000 fa6c 	bl	800243c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001f64:	2307      	movs	r3, #7
 8001f66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f6c:	463b      	mov	r3, r7
 8001f6e:	4619      	mov	r1, r3
 8001f70:	4821      	ldr	r0, [pc, #132]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001f72:	f001 f9b3 	bl	80032dc <HAL_ADC_ConfigChannel>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001f7c:	f000 fa5e 	bl	800243c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001f80:	2308      	movs	r3, #8
 8001f82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001f84:	2304      	movs	r3, #4
 8001f86:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f88:	463b      	mov	r3, r7
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	481a      	ldr	r0, [pc, #104]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001f8e:	f001 f9a5 	bl	80032dc <HAL_ADC_ConfigChannel>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001f98:	f000 fa50 	bl	800243c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001f9c:	2309      	movs	r3, #9
 8001f9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001fa0:	2305      	movs	r3, #5
 8001fa2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fa4:	463b      	mov	r3, r7
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4813      	ldr	r0, [pc, #76]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001faa:	f001 f997 	bl	80032dc <HAL_ADC_ConfigChannel>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001fb4:	f000 fa42 	bl	800243c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001fb8:	230d      	movs	r3, #13
 8001fba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001fbc:	2306      	movs	r3, #6
 8001fbe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fc0:	463b      	mov	r3, r7
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	480c      	ldr	r0, [pc, #48]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001fc6:	f001 f989 	bl	80032dc <HAL_ADC_ConfigChannel>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8001fd0:	f000 fa34 	bl	800243c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8002004 <MX_ADC1_Init+0x14c>)
 8001fd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001fd8:	2307      	movs	r3, #7
 8001fda:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fdc:	463b      	mov	r3, r7
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4805      	ldr	r0, [pc, #20]	@ (8001ff8 <MX_ADC1_Init+0x140>)
 8001fe2:	f001 f97b 	bl	80032dc <HAL_ADC_ConfigChannel>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001fec:	f000 fa26 	bl	800243c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ff0:	bf00      	nop
 8001ff2:	3710      	adds	r7, #16
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	200001f4 	.word	0x200001f4
 8001ffc:	40012000 	.word	0x40012000
 8002000:	0f000001 	.word	0x0f000001
 8002004:	10000012 	.word	0x10000012

08002008 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b096      	sub	sp, #88	@ 0x58
 800200c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800200e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]
 8002016:	605a      	str	r2, [r3, #4]
 8002018:	609a      	str	r2, [r3, #8]
 800201a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800201c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002026:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800202a:	2200      	movs	r2, #0
 800202c:	601a      	str	r2, [r3, #0]
 800202e:	605a      	str	r2, [r3, #4]
 8002030:	609a      	str	r2, [r3, #8]
 8002032:	60da      	str	r2, [r3, #12]
 8002034:	611a      	str	r2, [r3, #16]
 8002036:	615a      	str	r2, [r3, #20]
 8002038:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800203a:	1d3b      	adds	r3, r7, #4
 800203c:	2220      	movs	r2, #32
 800203e:	2100      	movs	r1, #0
 8002040:	4618      	mov	r0, r3
 8002042:	f006 f848 	bl	80080d6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002046:	4b4a      	ldr	r3, [pc, #296]	@ (8002170 <MX_TIM1_Init+0x168>)
 8002048:	4a4a      	ldr	r2, [pc, #296]	@ (8002174 <MX_TIM1_Init+0x16c>)
 800204a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 5-1;
 800204c:	4b48      	ldr	r3, [pc, #288]	@ (8002170 <MX_TIM1_Init+0x168>)
 800204e:	2204      	movs	r2, #4
 8002050:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002052:	4b47      	ldr	r3, [pc, #284]	@ (8002170 <MX_TIM1_Init+0x168>)
 8002054:	2200      	movs	r2, #0
 8002056:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8002058:	4b45      	ldr	r3, [pc, #276]	@ (8002170 <MX_TIM1_Init+0x168>)
 800205a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800205e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002060:	4b43      	ldr	r3, [pc, #268]	@ (8002170 <MX_TIM1_Init+0x168>)
 8002062:	2200      	movs	r2, #0
 8002064:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002066:	4b42      	ldr	r3, [pc, #264]	@ (8002170 <MX_TIM1_Init+0x168>)
 8002068:	2200      	movs	r2, #0
 800206a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800206c:	4b40      	ldr	r3, [pc, #256]	@ (8002170 <MX_TIM1_Init+0x168>)
 800206e:	2200      	movs	r2, #0
 8002070:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002072:	483f      	ldr	r0, [pc, #252]	@ (8002170 <MX_TIM1_Init+0x168>)
 8002074:	f002 ff0e 	bl	8004e94 <HAL_TIM_Base_Init>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800207e:	f000 f9dd 	bl	800243c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002082:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002086:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002088:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800208c:	4619      	mov	r1, r3
 800208e:	4838      	ldr	r0, [pc, #224]	@ (8002170 <MX_TIM1_Init+0x168>)
 8002090:	f003 fbc2 	bl	8005818 <HAL_TIM_ConfigClockSource>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800209a:	f000 f9cf 	bl	800243c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800209e:	4834      	ldr	r0, [pc, #208]	@ (8002170 <MX_TIM1_Init+0x168>)
 80020a0:	f002 ffaa 	bl	8004ff8 <HAL_TIM_PWM_Init>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80020aa:	f000 f9c7 	bl	800243c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ae:	2300      	movs	r3, #0
 80020b0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020b2:	2300      	movs	r3, #0
 80020b4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020b6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80020ba:	4619      	mov	r1, r3
 80020bc:	482c      	ldr	r0, [pc, #176]	@ (8002170 <MX_TIM1_Init+0x168>)
 80020be:	f004 f815 	bl	80060ec <HAL_TIMEx_MasterConfigSynchronization>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80020c8:	f000 f9b8 	bl	800243c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020cc:	2360      	movs	r3, #96	@ 0x60
 80020ce:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80020d0:	2300      	movs	r3, #0
 80020d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020d4:	2300      	movs	r3, #0
 80020d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80020d8:	2300      	movs	r3, #0
 80020da:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020dc:	2300      	movs	r3, #0
 80020de:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020e0:	2300      	movs	r3, #0
 80020e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020e4:	2300      	movs	r3, #0
 80020e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020ec:	2200      	movs	r2, #0
 80020ee:	4619      	mov	r1, r3
 80020f0:	481f      	ldr	r0, [pc, #124]	@ (8002170 <MX_TIM1_Init+0x168>)
 80020f2:	f003 facf 	bl	8005694 <HAL_TIM_PWM_ConfigChannel>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d001      	beq.n	8002100 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80020fc:	f000 f99e 	bl	800243c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002100:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002104:	2204      	movs	r2, #4
 8002106:	4619      	mov	r1, r3
 8002108:	4819      	ldr	r0, [pc, #100]	@ (8002170 <MX_TIM1_Init+0x168>)
 800210a:	f003 fac3 	bl	8005694 <HAL_TIM_PWM_ConfigChannel>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002114:	f000 f992 	bl	800243c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002118:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800211c:	2208      	movs	r2, #8
 800211e:	4619      	mov	r1, r3
 8002120:	4813      	ldr	r0, [pc, #76]	@ (8002170 <MX_TIM1_Init+0x168>)
 8002122:	f003 fab7 	bl	8005694 <HAL_TIM_PWM_ConfigChannel>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 800212c:	f000 f986 	bl	800243c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002130:	2300      	movs	r3, #0
 8002132:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002134:	2300      	movs	r3, #0
 8002136:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002138:	2300      	movs	r3, #0
 800213a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 3;
 800213c:	2303      	movs	r3, #3
 800213e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002140:	2300      	movs	r3, #0
 8002142:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002144:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002148:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800214a:	2300      	movs	r3, #0
 800214c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800214e:	1d3b      	adds	r3, r7, #4
 8002150:	4619      	mov	r1, r3
 8002152:	4807      	ldr	r0, [pc, #28]	@ (8002170 <MX_TIM1_Init+0x168>)
 8002154:	f004 f838 	bl	80061c8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 800215e:	f000 f96d 	bl	800243c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002162:	4803      	ldr	r0, [pc, #12]	@ (8002170 <MX_TIM1_Init+0x168>)
 8002164:	f000 fae6 	bl	8002734 <HAL_TIM_MspPostInit>

}
 8002168:	bf00      	nop
 800216a:	3758      	adds	r7, #88	@ 0x58
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	2000029c 	.word	0x2000029c
 8002174:	40010000 	.word	0x40010000

08002178 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b08c      	sub	sp, #48	@ 0x30
 800217c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800217e:	f107 030c 	add.w	r3, r7, #12
 8002182:	2224      	movs	r2, #36	@ 0x24
 8002184:	2100      	movs	r1, #0
 8002186:	4618      	mov	r0, r3
 8002188:	f005 ffa5 	bl	80080d6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800218c:	1d3b      	adds	r3, r7, #4
 800218e:	2200      	movs	r2, #0
 8002190:	601a      	str	r2, [r3, #0]
 8002192:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002194:	4b20      	ldr	r3, [pc, #128]	@ (8002218 <MX_TIM3_Init+0xa0>)
 8002196:	4a21      	ldr	r2, [pc, #132]	@ (800221c <MX_TIM3_Init+0xa4>)
 8002198:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800219a:	4b1f      	ldr	r3, [pc, #124]	@ (8002218 <MX_TIM3_Init+0xa0>)
 800219c:	2200      	movs	r2, #0
 800219e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002218 <MX_TIM3_Init+0xa0>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80021a6:	4b1c      	ldr	r3, [pc, #112]	@ (8002218 <MX_TIM3_Init+0xa0>)
 80021a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021ac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002218 <MX_TIM3_Init+0xa0>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021b4:	4b18      	ldr	r3, [pc, #96]	@ (8002218 <MX_TIM3_Init+0xa0>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80021ba:	2303      	movs	r3, #3
 80021bc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80021be:	2300      	movs	r3, #0
 80021c0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80021c2:	2301      	movs	r3, #1
 80021c4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80021c6:	2300      	movs	r3, #0
 80021c8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80021ca:	2300      	movs	r3, #0
 80021cc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80021ce:	2300      	movs	r3, #0
 80021d0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80021d2:	2301      	movs	r3, #1
 80021d4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80021d6:	2300      	movs	r3, #0
 80021d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80021da:	2300      	movs	r3, #0
 80021dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80021de:	f107 030c 	add.w	r3, r7, #12
 80021e2:	4619      	mov	r1, r3
 80021e4:	480c      	ldr	r0, [pc, #48]	@ (8002218 <MX_TIM3_Init+0xa0>)
 80021e6:	f003 f811 	bl	800520c <HAL_TIM_Encoder_Init>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80021f0:	f000 f924 	bl	800243c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021f4:	2300      	movs	r3, #0
 80021f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021f8:	2300      	movs	r3, #0
 80021fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021fc:	1d3b      	adds	r3, r7, #4
 80021fe:	4619      	mov	r1, r3
 8002200:	4805      	ldr	r0, [pc, #20]	@ (8002218 <MX_TIM3_Init+0xa0>)
 8002202:	f003 ff73 	bl	80060ec <HAL_TIMEx_MasterConfigSynchronization>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800220c:	f000 f916 	bl	800243c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002210:	bf00      	nop
 8002212:	3730      	adds	r7, #48	@ 0x30
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	200002e4 	.word	0x200002e4
 800221c:	40000400 	.word	0x40000400

08002220 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002224:	4b0e      	ldr	r3, [pc, #56]	@ (8002260 <MX_TIM10_Init+0x40>)
 8002226:	4a0f      	ldr	r2, [pc, #60]	@ (8002264 <MX_TIM10_Init+0x44>)
 8002228:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800222a:	4b0d      	ldr	r3, [pc, #52]	@ (8002260 <MX_TIM10_Init+0x40>)
 800222c:	2200      	movs	r2, #0
 800222e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002230:	4b0b      	ldr	r3, [pc, #44]	@ (8002260 <MX_TIM10_Init+0x40>)
 8002232:	2200      	movs	r2, #0
 8002234:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 5000-1;
 8002236:	4b0a      	ldr	r3, [pc, #40]	@ (8002260 <MX_TIM10_Init+0x40>)
 8002238:	f241 3287 	movw	r2, #4999	@ 0x1387
 800223c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800223e:	4b08      	ldr	r3, [pc, #32]	@ (8002260 <MX_TIM10_Init+0x40>)
 8002240:	2200      	movs	r2, #0
 8002242:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002244:	4b06      	ldr	r3, [pc, #24]	@ (8002260 <MX_TIM10_Init+0x40>)
 8002246:	2280      	movs	r2, #128	@ 0x80
 8002248:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800224a:	4805      	ldr	r0, [pc, #20]	@ (8002260 <MX_TIM10_Init+0x40>)
 800224c:	f002 fe22 	bl	8004e94 <HAL_TIM_Base_Init>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8002256:	f000 f8f1 	bl	800243c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800225a:	bf00      	nop
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	2000032c 	.word	0x2000032c
 8002264:	40014400 	.word	0x40014400

08002268 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800226c:	4b11      	ldr	r3, [pc, #68]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 800226e:	4a12      	ldr	r2, [pc, #72]	@ (80022b8 <MX_USART1_UART_Init+0x50>)
 8002270:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 100000;
 8002272:	4b10      	ldr	r3, [pc, #64]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 8002274:	4a11      	ldr	r2, [pc, #68]	@ (80022bc <MX_USART1_UART_Init+0x54>)
 8002276:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002278:	4b0e      	ldr	r3, [pc, #56]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 800227a:	2200      	movs	r2, #0
 800227c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 800227e:	4b0d      	ldr	r3, [pc, #52]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 8002280:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002284:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8002286:	4b0b      	ldr	r3, [pc, #44]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 8002288:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800228c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 800228e:	4b09      	ldr	r3, [pc, #36]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 8002290:	2204      	movs	r2, #4
 8002292:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002294:	4b07      	ldr	r3, [pc, #28]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 8002296:	2200      	movs	r2, #0
 8002298:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800229a:	4b06      	ldr	r3, [pc, #24]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 800229c:	2200      	movs	r2, #0
 800229e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022a0:	4804      	ldr	r0, [pc, #16]	@ (80022b4 <MX_USART1_UART_Init+0x4c>)
 80022a2:	f004 f81c 	bl	80062de <HAL_UART_Init>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 80022ac:	f000 f8c6 	bl	800243c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022b0:	bf00      	nop
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	20000374 	.word	0x20000374
 80022b8:	40011000 	.word	0x40011000
 80022bc:	000186a0 	.word	0x000186a0

080022c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022c4:	4b11      	ldr	r3, [pc, #68]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022c6:	4a12      	ldr	r2, [pc, #72]	@ (8002310 <MX_USART2_UART_Init+0x50>)
 80022c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022ca:	4b10      	ldr	r3, [pc, #64]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022d2:	4b0e      	ldr	r3, [pc, #56]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022d8:	4b0c      	ldr	r3, [pc, #48]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022da:	2200      	movs	r2, #0
 80022dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022de:	4b0b      	ldr	r3, [pc, #44]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022e4:	4b09      	ldr	r3, [pc, #36]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022e6:	220c      	movs	r2, #12
 80022e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ea:	4b08      	ldr	r3, [pc, #32]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022f0:	4b06      	ldr	r3, [pc, #24]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022f6:	4805      	ldr	r0, [pc, #20]	@ (800230c <MX_USART2_UART_Init+0x4c>)
 80022f8:	f003 fff1 	bl	80062de <HAL_UART_Init>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002302:	f000 f89b 	bl	800243c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	200003bc 	.word	0x200003bc
 8002310:	40004400 	.word	0x40004400

08002314 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	607b      	str	r3, [r7, #4]
 800231e:	4b10      	ldr	r3, [pc, #64]	@ (8002360 <MX_DMA_Init+0x4c>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002322:	4a0f      	ldr	r2, [pc, #60]	@ (8002360 <MX_DMA_Init+0x4c>)
 8002324:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002328:	6313      	str	r3, [r2, #48]	@ 0x30
 800232a:	4b0d      	ldr	r3, [pc, #52]	@ (8002360 <MX_DMA_Init+0x4c>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002332:	607b      	str	r3, [r7, #4]
 8002334:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002336:	2200      	movs	r2, #0
 8002338:	2100      	movs	r1, #0
 800233a:	2038      	movs	r0, #56	@ 0x38
 800233c:	f001 fb63 	bl	8003a06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002340:	2038      	movs	r0, #56	@ 0x38
 8002342:	f001 fb7c 	bl	8003a3e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002346:	2200      	movs	r2, #0
 8002348:	2100      	movs	r1, #0
 800234a:	203a      	movs	r0, #58	@ 0x3a
 800234c:	f001 fb5b 	bl	8003a06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002350:	203a      	movs	r0, #58	@ 0x3a
 8002352:	f001 fb74 	bl	8003a3e <HAL_NVIC_EnableIRQ>

}
 8002356:	bf00      	nop
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	40023800 	.word	0x40023800

08002364 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b08a      	sub	sp, #40	@ 0x28
 8002368:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800236a:	f107 0314 	add.w	r3, r7, #20
 800236e:	2200      	movs	r2, #0
 8002370:	601a      	str	r2, [r3, #0]
 8002372:	605a      	str	r2, [r3, #4]
 8002374:	609a      	str	r2, [r3, #8]
 8002376:	60da      	str	r2, [r3, #12]
 8002378:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800237a:	2300      	movs	r3, #0
 800237c:	613b      	str	r3, [r7, #16]
 800237e:	4b2d      	ldr	r3, [pc, #180]	@ (8002434 <MX_GPIO_Init+0xd0>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002382:	4a2c      	ldr	r2, [pc, #176]	@ (8002434 <MX_GPIO_Init+0xd0>)
 8002384:	f043 0304 	orr.w	r3, r3, #4
 8002388:	6313      	str	r3, [r2, #48]	@ 0x30
 800238a:	4b2a      	ldr	r3, [pc, #168]	@ (8002434 <MX_GPIO_Init+0xd0>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238e:	f003 0304 	and.w	r3, r3, #4
 8002392:	613b      	str	r3, [r7, #16]
 8002394:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002396:	2300      	movs	r3, #0
 8002398:	60fb      	str	r3, [r7, #12]
 800239a:	4b26      	ldr	r3, [pc, #152]	@ (8002434 <MX_GPIO_Init+0xd0>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239e:	4a25      	ldr	r2, [pc, #148]	@ (8002434 <MX_GPIO_Init+0xd0>)
 80023a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023a6:	4b23      	ldr	r3, [pc, #140]	@ (8002434 <MX_GPIO_Init+0xd0>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b2:	2300      	movs	r3, #0
 80023b4:	60bb      	str	r3, [r7, #8]
 80023b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002434 <MX_GPIO_Init+0xd0>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ba:	4a1e      	ldr	r2, [pc, #120]	@ (8002434 <MX_GPIO_Init+0xd0>)
 80023bc:	f043 0301 	orr.w	r3, r3, #1
 80023c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002434 <MX_GPIO_Init+0xd0>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	60bb      	str	r3, [r7, #8]
 80023cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	607b      	str	r3, [r7, #4]
 80023d2:	4b18      	ldr	r3, [pc, #96]	@ (8002434 <MX_GPIO_Init+0xd0>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d6:	4a17      	ldr	r2, [pc, #92]	@ (8002434 <MX_GPIO_Init+0xd0>)
 80023d8:	f043 0302 	orr.w	r3, r3, #2
 80023dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80023de:	4b15      	ldr	r3, [pc, #84]	@ (8002434 <MX_GPIO_Init+0xd0>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	607b      	str	r3, [r7, #4]
 80023e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ShutDown_Pin|LD1_Pin|LD2_Pin|LD3_Pin, GPIO_PIN_RESET);
 80023ea:	2200      	movs	r2, #0
 80023ec:	f641 4102 	movw	r1, #7170	@ 0x1c02
 80023f0:	4811      	ldr	r0, [pc, #68]	@ (8002438 <MX_GPIO_Init+0xd4>)
 80023f2:	f002 f8dd 	bl	80045b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB1_Pin DriveFault_Pin */
  GPIO_InitStruct.Pin = PB1_Pin|DriveFault_Pin;
 80023f6:	2305      	movs	r3, #5
 80023f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023fa:	2300      	movs	r3, #0
 80023fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fe:	2300      	movs	r3, #0
 8002400:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002402:	f107 0314 	add.w	r3, r7, #20
 8002406:	4619      	mov	r1, r3
 8002408:	480b      	ldr	r0, [pc, #44]	@ (8002438 <MX_GPIO_Init+0xd4>)
 800240a:	f001 ff35 	bl	8004278 <HAL_GPIO_Init>

  /*Configure GPIO pins : ShutDown_Pin LD1_Pin LD2_Pin LD3_Pin */
  GPIO_InitStruct.Pin = ShutDown_Pin|LD1_Pin|LD2_Pin|LD3_Pin;
 800240e:	f641 4302 	movw	r3, #7170	@ 0x1c02
 8002412:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002414:	2301      	movs	r3, #1
 8002416:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002418:	2300      	movs	r3, #0
 800241a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241c:	2300      	movs	r3, #0
 800241e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002420:	f107 0314 	add.w	r3, r7, #20
 8002424:	4619      	mov	r1, r3
 8002426:	4804      	ldr	r0, [pc, #16]	@ (8002438 <MX_GPIO_Init+0xd4>)
 8002428:	f001 ff26 	bl	8004278 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800242c:	bf00      	nop
 800242e:	3728      	adds	r7, #40	@ 0x28
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	40023800 	.word	0x40023800
 8002438:	40020800 	.word	0x40020800

0800243c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002440:	b672      	cpsid	i
}
 8002442:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002444:	bf00      	nop
 8002446:	e7fd      	b.n	8002444 <Error_Handler+0x8>

08002448 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	607b      	str	r3, [r7, #4]
 8002452:	4b10      	ldr	r3, [pc, #64]	@ (8002494 <HAL_MspInit+0x4c>)
 8002454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002456:	4a0f      	ldr	r2, [pc, #60]	@ (8002494 <HAL_MspInit+0x4c>)
 8002458:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800245c:	6453      	str	r3, [r2, #68]	@ 0x44
 800245e:	4b0d      	ldr	r3, [pc, #52]	@ (8002494 <HAL_MspInit+0x4c>)
 8002460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002462:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002466:	607b      	str	r3, [r7, #4]
 8002468:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	603b      	str	r3, [r7, #0]
 800246e:	4b09      	ldr	r3, [pc, #36]	@ (8002494 <HAL_MspInit+0x4c>)
 8002470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002472:	4a08      	ldr	r2, [pc, #32]	@ (8002494 <HAL_MspInit+0x4c>)
 8002474:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002478:	6413      	str	r3, [r2, #64]	@ 0x40
 800247a:	4b06      	ldr	r3, [pc, #24]	@ (8002494 <HAL_MspInit+0x4c>)
 800247c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002482:	603b      	str	r3, [r7, #0]
 8002484:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002486:	2007      	movs	r0, #7
 8002488:	f001 fab2 	bl	80039f0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800248c:	bf00      	nop
 800248e:	3708      	adds	r7, #8
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	40023800 	.word	0x40023800

08002498 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b08c      	sub	sp, #48	@ 0x30
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a0:	f107 031c 	add.w	r3, r7, #28
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
 80024aa:	609a      	str	r2, [r3, #8]
 80024ac:	60da      	str	r2, [r3, #12]
 80024ae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a4d      	ldr	r2, [pc, #308]	@ (80025ec <HAL_ADC_MspInit+0x154>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	f040 8094 	bne.w	80025e4 <HAL_ADC_MspInit+0x14c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024bc:	2300      	movs	r3, #0
 80024be:	61bb      	str	r3, [r7, #24]
 80024c0:	4b4b      	ldr	r3, [pc, #300]	@ (80025f0 <HAL_ADC_MspInit+0x158>)
 80024c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c4:	4a4a      	ldr	r2, [pc, #296]	@ (80025f0 <HAL_ADC_MspInit+0x158>)
 80024c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024ca:	6453      	str	r3, [r2, #68]	@ 0x44
 80024cc:	4b48      	ldr	r3, [pc, #288]	@ (80025f0 <HAL_ADC_MspInit+0x158>)
 80024ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024d4:	61bb      	str	r3, [r7, #24]
 80024d6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024d8:	2300      	movs	r3, #0
 80024da:	617b      	str	r3, [r7, #20]
 80024dc:	4b44      	ldr	r3, [pc, #272]	@ (80025f0 <HAL_ADC_MspInit+0x158>)
 80024de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e0:	4a43      	ldr	r2, [pc, #268]	@ (80025f0 <HAL_ADC_MspInit+0x158>)
 80024e2:	f043 0304 	orr.w	r3, r3, #4
 80024e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80024e8:	4b41      	ldr	r3, [pc, #260]	@ (80025f0 <HAL_ADC_MspInit+0x158>)
 80024ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ec:	f003 0304 	and.w	r3, r3, #4
 80024f0:	617b      	str	r3, [r7, #20]
 80024f2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f4:	2300      	movs	r3, #0
 80024f6:	613b      	str	r3, [r7, #16]
 80024f8:	4b3d      	ldr	r3, [pc, #244]	@ (80025f0 <HAL_ADC_MspInit+0x158>)
 80024fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fc:	4a3c      	ldr	r2, [pc, #240]	@ (80025f0 <HAL_ADC_MspInit+0x158>)
 80024fe:	f043 0301 	orr.w	r3, r3, #1
 8002502:	6313      	str	r3, [r2, #48]	@ 0x30
 8002504:	4b3a      	ldr	r3, [pc, #232]	@ (80025f0 <HAL_ADC_MspInit+0x158>)
 8002506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002508:	f003 0301 	and.w	r3, r3, #1
 800250c:	613b      	str	r3, [r7, #16]
 800250e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002510:	2300      	movs	r3, #0
 8002512:	60fb      	str	r3, [r7, #12]
 8002514:	4b36      	ldr	r3, [pc, #216]	@ (80025f0 <HAL_ADC_MspInit+0x158>)
 8002516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002518:	4a35      	ldr	r2, [pc, #212]	@ (80025f0 <HAL_ADC_MspInit+0x158>)
 800251a:	f043 0302 	orr.w	r3, r3, #2
 800251e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002520:	4b33      	ldr	r3, [pc, #204]	@ (80025f0 <HAL_ADC_MspInit+0x158>)
 8002522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002524:	f003 0302 	and.w	r3, r3, #2
 8002528:	60fb      	str	r3, [r7, #12]
 800252a:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = Potentiameter_Pin;
 800252c:	2308      	movs	r3, #8
 800252e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002530:	2303      	movs	r3, #3
 8002532:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002534:	2300      	movs	r3, #0
 8002536:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(Potentiameter_GPIO_Port, &GPIO_InitStruct);
 8002538:	f107 031c 	add.w	r3, r7, #28
 800253c:	4619      	mov	r1, r3
 800253e:	482d      	ldr	r0, [pc, #180]	@ (80025f4 <HAL_ADC_MspInit+0x15c>)
 8002540:	f001 fe9a 	bl	8004278 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Drive_Temp_Pin|I_U_Pin|I_V_Pin;
 8002544:	23c2      	movs	r3, #194	@ 0xc2
 8002546:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002548:	2303      	movs	r3, #3
 800254a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254c:	2300      	movs	r3, #0
 800254e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002550:	f107 031c 	add.w	r3, r7, #28
 8002554:	4619      	mov	r1, r3
 8002556:	4828      	ldr	r0, [pc, #160]	@ (80025f8 <HAL_ADC_MspInit+0x160>)
 8002558:	f001 fe8e 	bl	8004278 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I_W_Pin|I_N_Pin;
 800255c:	2303      	movs	r3, #3
 800255e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002560:	2303      	movs	r3, #3
 8002562:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002564:	2300      	movs	r3, #0
 8002566:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002568:	f107 031c 	add.w	r3, r7, #28
 800256c:	4619      	mov	r1, r3
 800256e:	4823      	ldr	r0, [pc, #140]	@ (80025fc <HAL_ADC_MspInit+0x164>)
 8002570:	f001 fe82 	bl	8004278 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002574:	4b22      	ldr	r3, [pc, #136]	@ (8002600 <HAL_ADC_MspInit+0x168>)
 8002576:	4a23      	ldr	r2, [pc, #140]	@ (8002604 <HAL_ADC_MspInit+0x16c>)
 8002578:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800257a:	4b21      	ldr	r3, [pc, #132]	@ (8002600 <HAL_ADC_MspInit+0x168>)
 800257c:	2200      	movs	r2, #0
 800257e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002580:	4b1f      	ldr	r3, [pc, #124]	@ (8002600 <HAL_ADC_MspInit+0x168>)
 8002582:	2200      	movs	r2, #0
 8002584:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002586:	4b1e      	ldr	r3, [pc, #120]	@ (8002600 <HAL_ADC_MspInit+0x168>)
 8002588:	2200      	movs	r2, #0
 800258a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800258c:	4b1c      	ldr	r3, [pc, #112]	@ (8002600 <HAL_ADC_MspInit+0x168>)
 800258e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002592:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002594:	4b1a      	ldr	r3, [pc, #104]	@ (8002600 <HAL_ADC_MspInit+0x168>)
 8002596:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800259a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800259c:	4b18      	ldr	r3, [pc, #96]	@ (8002600 <HAL_ADC_MspInit+0x168>)
 800259e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80025a2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80025a4:	4b16      	ldr	r3, [pc, #88]	@ (8002600 <HAL_ADC_MspInit+0x168>)
 80025a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025aa:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80025ac:	4b14      	ldr	r3, [pc, #80]	@ (8002600 <HAL_ADC_MspInit+0x168>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025b2:	4b13      	ldr	r3, [pc, #76]	@ (8002600 <HAL_ADC_MspInit+0x168>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80025b8:	4811      	ldr	r0, [pc, #68]	@ (8002600 <HAL_ADC_MspInit+0x168>)
 80025ba:	f001 fa5b 	bl	8003a74 <HAL_DMA_Init>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 80025c4:	f7ff ff3a 	bl	800243c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a0d      	ldr	r2, [pc, #52]	@ (8002600 <HAL_ADC_MspInit+0x168>)
 80025cc:	639a      	str	r2, [r3, #56]	@ 0x38
 80025ce:	4a0c      	ldr	r2, [pc, #48]	@ (8002600 <HAL_ADC_MspInit+0x168>)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80025d4:	2200      	movs	r2, #0
 80025d6:	2100      	movs	r1, #0
 80025d8:	2012      	movs	r0, #18
 80025da:	f001 fa14 	bl	8003a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80025de:	2012      	movs	r0, #18
 80025e0:	f001 fa2d 	bl	8003a3e <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80025e4:	bf00      	nop
 80025e6:	3730      	adds	r7, #48	@ 0x30
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40012000 	.word	0x40012000
 80025f0:	40023800 	.word	0x40023800
 80025f4:	40020800 	.word	0x40020800
 80025f8:	40020000 	.word	0x40020000
 80025fc:	40020400 	.word	0x40020400
 8002600:	2000023c 	.word	0x2000023c
 8002604:	40026410 	.word	0x40026410

08002608 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a1c      	ldr	r2, [pc, #112]	@ (8002688 <HAL_TIM_Base_MspInit+0x80>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d116      	bne.n	8002648 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800261a:	2300      	movs	r3, #0
 800261c:	60fb      	str	r3, [r7, #12]
 800261e:	4b1b      	ldr	r3, [pc, #108]	@ (800268c <HAL_TIM_Base_MspInit+0x84>)
 8002620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002622:	4a1a      	ldr	r2, [pc, #104]	@ (800268c <HAL_TIM_Base_MspInit+0x84>)
 8002624:	f043 0301 	orr.w	r3, r3, #1
 8002628:	6453      	str	r3, [r2, #68]	@ 0x44
 800262a:	4b18      	ldr	r3, [pc, #96]	@ (800268c <HAL_TIM_Base_MspInit+0x84>)
 800262c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	60fb      	str	r3, [r7, #12]
 8002634:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002636:	2200      	movs	r2, #0
 8002638:	2100      	movs	r1, #0
 800263a:	2019      	movs	r0, #25
 800263c:	f001 f9e3 	bl	8003a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002640:	2019      	movs	r0, #25
 8002642:	f001 f9fc 	bl	8003a3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002646:	e01a      	b.n	800267e <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM10)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a10      	ldr	r2, [pc, #64]	@ (8002690 <HAL_TIM_Base_MspInit+0x88>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d115      	bne.n	800267e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002652:	2300      	movs	r3, #0
 8002654:	60bb      	str	r3, [r7, #8]
 8002656:	4b0d      	ldr	r3, [pc, #52]	@ (800268c <HAL_TIM_Base_MspInit+0x84>)
 8002658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800265a:	4a0c      	ldr	r2, [pc, #48]	@ (800268c <HAL_TIM_Base_MspInit+0x84>)
 800265c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002660:	6453      	str	r3, [r2, #68]	@ 0x44
 8002662:	4b0a      	ldr	r3, [pc, #40]	@ (800268c <HAL_TIM_Base_MspInit+0x84>)
 8002664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800266a:	60bb      	str	r3, [r7, #8]
 800266c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800266e:	2200      	movs	r2, #0
 8002670:	2100      	movs	r1, #0
 8002672:	2019      	movs	r0, #25
 8002674:	f001 f9c7 	bl	8003a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002678:	2019      	movs	r0, #25
 800267a:	f001 f9e0 	bl	8003a3e <HAL_NVIC_EnableIRQ>
}
 800267e:	bf00      	nop
 8002680:	3710      	adds	r7, #16
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	40010000 	.word	0x40010000
 800268c:	40023800 	.word	0x40023800
 8002690:	40014400 	.word	0x40014400

08002694 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b08a      	sub	sp, #40	@ 0x28
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800269c:	f107 0314 	add.w	r3, r7, #20
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	605a      	str	r2, [r3, #4]
 80026a6:	609a      	str	r2, [r3, #8]
 80026a8:	60da      	str	r2, [r3, #12]
 80026aa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a1d      	ldr	r2, [pc, #116]	@ (8002728 <HAL_TIM_Encoder_MspInit+0x94>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d133      	bne.n	800271e <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026b6:	2300      	movs	r3, #0
 80026b8:	613b      	str	r3, [r7, #16]
 80026ba:	4b1c      	ldr	r3, [pc, #112]	@ (800272c <HAL_TIM_Encoder_MspInit+0x98>)
 80026bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026be:	4a1b      	ldr	r2, [pc, #108]	@ (800272c <HAL_TIM_Encoder_MspInit+0x98>)
 80026c0:	f043 0302 	orr.w	r3, r3, #2
 80026c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80026c6:	4b19      	ldr	r3, [pc, #100]	@ (800272c <HAL_TIM_Encoder_MspInit+0x98>)
 80026c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	613b      	str	r3, [r7, #16]
 80026d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026d2:	2300      	movs	r3, #0
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	4b15      	ldr	r3, [pc, #84]	@ (800272c <HAL_TIM_Encoder_MspInit+0x98>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026da:	4a14      	ldr	r2, [pc, #80]	@ (800272c <HAL_TIM_Encoder_MspInit+0x98>)
 80026dc:	f043 0304 	orr.w	r3, r3, #4
 80026e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026e2:	4b12      	ldr	r3, [pc, #72]	@ (800272c <HAL_TIM_Encoder_MspInit+0x98>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e6:	f003 0304 	and.w	r3, r3, #4
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80026ee:	23c0      	movs	r3, #192	@ 0xc0
 80026f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f2:	2302      	movs	r3, #2
 80026f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f6:	2300      	movs	r3, #0
 80026f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fa:	2300      	movs	r3, #0
 80026fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80026fe:	2302      	movs	r3, #2
 8002700:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002702:	f107 0314 	add.w	r3, r7, #20
 8002706:	4619      	mov	r1, r3
 8002708:	4809      	ldr	r0, [pc, #36]	@ (8002730 <HAL_TIM_Encoder_MspInit+0x9c>)
 800270a:	f001 fdb5 	bl	8004278 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800270e:	2200      	movs	r2, #0
 8002710:	2100      	movs	r1, #0
 8002712:	201d      	movs	r0, #29
 8002714:	f001 f977 	bl	8003a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002718:	201d      	movs	r0, #29
 800271a:	f001 f990 	bl	8003a3e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 800271e:	bf00      	nop
 8002720:	3728      	adds	r7, #40	@ 0x28
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	40000400 	.word	0x40000400
 800272c:	40023800 	.word	0x40023800
 8002730:	40020800 	.word	0x40020800

08002734 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b08a      	sub	sp, #40	@ 0x28
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800273c:	f107 0314 	add.w	r3, r7, #20
 8002740:	2200      	movs	r2, #0
 8002742:	601a      	str	r2, [r3, #0]
 8002744:	605a      	str	r2, [r3, #4]
 8002746:	609a      	str	r2, [r3, #8]
 8002748:	60da      	str	r2, [r3, #12]
 800274a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a22      	ldr	r2, [pc, #136]	@ (80027dc <HAL_TIM_MspPostInit+0xa8>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d13d      	bne.n	80027d2 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002756:	2300      	movs	r3, #0
 8002758:	613b      	str	r3, [r7, #16]
 800275a:	4b21      	ldr	r3, [pc, #132]	@ (80027e0 <HAL_TIM_MspPostInit+0xac>)
 800275c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275e:	4a20      	ldr	r2, [pc, #128]	@ (80027e0 <HAL_TIM_MspPostInit+0xac>)
 8002760:	f043 0302 	orr.w	r3, r3, #2
 8002764:	6313      	str	r3, [r2, #48]	@ 0x30
 8002766:	4b1e      	ldr	r3, [pc, #120]	@ (80027e0 <HAL_TIM_MspPostInit+0xac>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	613b      	str	r3, [r7, #16]
 8002770:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002772:	2300      	movs	r3, #0
 8002774:	60fb      	str	r3, [r7, #12]
 8002776:	4b1a      	ldr	r3, [pc, #104]	@ (80027e0 <HAL_TIM_MspPostInit+0xac>)
 8002778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277a:	4a19      	ldr	r2, [pc, #100]	@ (80027e0 <HAL_TIM_MspPostInit+0xac>)
 800277c:	f043 0301 	orr.w	r3, r3, #1
 8002780:	6313      	str	r3, [r2, #48]	@ 0x30
 8002782:	4b17      	ldr	r3, [pc, #92]	@ (80027e0 <HAL_TIM_MspPostInit+0xac>)
 8002784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	60fb      	str	r3, [r7, #12]
 800278c:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800278e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002792:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002794:	2302      	movs	r3, #2
 8002796:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002798:	2300      	movs	r3, #0
 800279a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800279c:	2300      	movs	r3, #0
 800279e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80027a0:	2301      	movs	r3, #1
 80027a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027a4:	f107 0314 	add.w	r3, r7, #20
 80027a8:	4619      	mov	r1, r3
 80027aa:	480e      	ldr	r0, [pc, #56]	@ (80027e4 <HAL_TIM_MspPostInit+0xb0>)
 80027ac:	f001 fd64 	bl	8004278 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80027b0:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80027b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b6:	2302      	movs	r3, #2
 80027b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ba:	2300      	movs	r3, #0
 80027bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027be:	2300      	movs	r3, #0
 80027c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80027c2:	2301      	movs	r3, #1
 80027c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c6:	f107 0314 	add.w	r3, r7, #20
 80027ca:	4619      	mov	r1, r3
 80027cc:	4806      	ldr	r0, [pc, #24]	@ (80027e8 <HAL_TIM_MspPostInit+0xb4>)
 80027ce:	f001 fd53 	bl	8004278 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80027d2:	bf00      	nop
 80027d4:	3728      	adds	r7, #40	@ 0x28
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	40010000 	.word	0x40010000
 80027e0:	40023800 	.word	0x40023800
 80027e4:	40020400 	.word	0x40020400
 80027e8:	40020000 	.word	0x40020000

080027ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b08c      	sub	sp, #48	@ 0x30
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f4:	f107 031c 	add.w	r3, r7, #28
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	605a      	str	r2, [r3, #4]
 80027fe:	609a      	str	r2, [r3, #8]
 8002800:	60da      	str	r2, [r3, #12]
 8002802:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a5d      	ldr	r2, [pc, #372]	@ (8002980 <HAL_UART_MspInit+0x194>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d17a      	bne.n	8002904 <HAL_UART_MspInit+0x118>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800280e:	2300      	movs	r3, #0
 8002810:	61bb      	str	r3, [r7, #24]
 8002812:	4b5c      	ldr	r3, [pc, #368]	@ (8002984 <HAL_UART_MspInit+0x198>)
 8002814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002816:	4a5b      	ldr	r2, [pc, #364]	@ (8002984 <HAL_UART_MspInit+0x198>)
 8002818:	f043 0310 	orr.w	r3, r3, #16
 800281c:	6453      	str	r3, [r2, #68]	@ 0x44
 800281e:	4b59      	ldr	r3, [pc, #356]	@ (8002984 <HAL_UART_MspInit+0x198>)
 8002820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002822:	f003 0310 	and.w	r3, r3, #16
 8002826:	61bb      	str	r3, [r7, #24]
 8002828:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	617b      	str	r3, [r7, #20]
 800282e:	4b55      	ldr	r3, [pc, #340]	@ (8002984 <HAL_UART_MspInit+0x198>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002832:	4a54      	ldr	r2, [pc, #336]	@ (8002984 <HAL_UART_MspInit+0x198>)
 8002834:	f043 0301 	orr.w	r3, r3, #1
 8002838:	6313      	str	r3, [r2, #48]	@ 0x30
 800283a:	4b52      	ldr	r3, [pc, #328]	@ (8002984 <HAL_UART_MspInit+0x198>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	617b      	str	r3, [r7, #20]
 8002844:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	613b      	str	r3, [r7, #16]
 800284a:	4b4e      	ldr	r3, [pc, #312]	@ (8002984 <HAL_UART_MspInit+0x198>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284e:	4a4d      	ldr	r2, [pc, #308]	@ (8002984 <HAL_UART_MspInit+0x198>)
 8002850:	f043 0302 	orr.w	r3, r3, #2
 8002854:	6313      	str	r3, [r2, #48]	@ 0x30
 8002856:	4b4b      	ldr	r3, [pc, #300]	@ (8002984 <HAL_UART_MspInit+0x198>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	613b      	str	r3, [r7, #16]
 8002860:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002862:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002866:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002868:	2302      	movs	r3, #2
 800286a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286c:	2300      	movs	r3, #0
 800286e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002870:	2303      	movs	r3, #3
 8002872:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002874:	2307      	movs	r3, #7
 8002876:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002878:	f107 031c 	add.w	r3, r7, #28
 800287c:	4619      	mov	r1, r3
 800287e:	4842      	ldr	r0, [pc, #264]	@ (8002988 <HAL_UART_MspInit+0x19c>)
 8002880:	f001 fcfa 	bl	8004278 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002884:	2380      	movs	r3, #128	@ 0x80
 8002886:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002888:	2302      	movs	r3, #2
 800288a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288c:	2300      	movs	r3, #0
 800288e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002890:	2303      	movs	r3, #3
 8002892:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002894:	2307      	movs	r3, #7
 8002896:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002898:	f107 031c 	add.w	r3, r7, #28
 800289c:	4619      	mov	r1, r3
 800289e:	483b      	ldr	r0, [pc, #236]	@ (800298c <HAL_UART_MspInit+0x1a0>)
 80028a0:	f001 fcea 	bl	8004278 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80028a4:	4b3a      	ldr	r3, [pc, #232]	@ (8002990 <HAL_UART_MspInit+0x1a4>)
 80028a6:	4a3b      	ldr	r2, [pc, #236]	@ (8002994 <HAL_UART_MspInit+0x1a8>)
 80028a8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80028aa:	4b39      	ldr	r3, [pc, #228]	@ (8002990 <HAL_UART_MspInit+0x1a4>)
 80028ac:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80028b0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028b2:	4b37      	ldr	r3, [pc, #220]	@ (8002990 <HAL_UART_MspInit+0x1a4>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028b8:	4b35      	ldr	r3, [pc, #212]	@ (8002990 <HAL_UART_MspInit+0x1a4>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80028be:	4b34      	ldr	r3, [pc, #208]	@ (8002990 <HAL_UART_MspInit+0x1a4>)
 80028c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028c4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028c6:	4b32      	ldr	r3, [pc, #200]	@ (8002990 <HAL_UART_MspInit+0x1a4>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028cc:	4b30      	ldr	r3, [pc, #192]	@ (8002990 <HAL_UART_MspInit+0x1a4>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80028d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002990 <HAL_UART_MspInit+0x1a4>)
 80028d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80028d8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80028da:	4b2d      	ldr	r3, [pc, #180]	@ (8002990 <HAL_UART_MspInit+0x1a4>)
 80028dc:	2200      	movs	r2, #0
 80028de:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80028e0:	4b2b      	ldr	r3, [pc, #172]	@ (8002990 <HAL_UART_MspInit+0x1a4>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80028e6:	482a      	ldr	r0, [pc, #168]	@ (8002990 <HAL_UART_MspInit+0x1a4>)
 80028e8:	f001 f8c4 	bl	8003a74 <HAL_DMA_Init>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 80028f2:	f7ff fda3 	bl	800243c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a25      	ldr	r2, [pc, #148]	@ (8002990 <HAL_UART_MspInit+0x1a4>)
 80028fa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80028fc:	4a24      	ldr	r2, [pc, #144]	@ (8002990 <HAL_UART_MspInit+0x1a4>)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002902:	e038      	b.n	8002976 <HAL_UART_MspInit+0x18a>
  else if(huart->Instance==USART2)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a23      	ldr	r2, [pc, #140]	@ (8002998 <HAL_UART_MspInit+0x1ac>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d133      	bne.n	8002976 <HAL_UART_MspInit+0x18a>
    __HAL_RCC_USART2_CLK_ENABLE();
 800290e:	2300      	movs	r3, #0
 8002910:	60fb      	str	r3, [r7, #12]
 8002912:	4b1c      	ldr	r3, [pc, #112]	@ (8002984 <HAL_UART_MspInit+0x198>)
 8002914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002916:	4a1b      	ldr	r2, [pc, #108]	@ (8002984 <HAL_UART_MspInit+0x198>)
 8002918:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800291c:	6413      	str	r3, [r2, #64]	@ 0x40
 800291e:	4b19      	ldr	r3, [pc, #100]	@ (8002984 <HAL_UART_MspInit+0x198>)
 8002920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002926:	60fb      	str	r3, [r7, #12]
 8002928:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800292a:	2300      	movs	r3, #0
 800292c:	60bb      	str	r3, [r7, #8]
 800292e:	4b15      	ldr	r3, [pc, #84]	@ (8002984 <HAL_UART_MspInit+0x198>)
 8002930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002932:	4a14      	ldr	r2, [pc, #80]	@ (8002984 <HAL_UART_MspInit+0x198>)
 8002934:	f043 0301 	orr.w	r3, r3, #1
 8002938:	6313      	str	r3, [r2, #48]	@ 0x30
 800293a:	4b12      	ldr	r3, [pc, #72]	@ (8002984 <HAL_UART_MspInit+0x198>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	60bb      	str	r3, [r7, #8]
 8002944:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002946:	230c      	movs	r3, #12
 8002948:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800294a:	2302      	movs	r3, #2
 800294c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294e:	2300      	movs	r3, #0
 8002950:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002952:	2303      	movs	r3, #3
 8002954:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002956:	2307      	movs	r3, #7
 8002958:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800295a:	f107 031c 	add.w	r3, r7, #28
 800295e:	4619      	mov	r1, r3
 8002960:	4809      	ldr	r0, [pc, #36]	@ (8002988 <HAL_UART_MspInit+0x19c>)
 8002962:	f001 fc89 	bl	8004278 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002966:	2200      	movs	r2, #0
 8002968:	2100      	movs	r1, #0
 800296a:	2026      	movs	r0, #38	@ 0x26
 800296c:	f001 f84b 	bl	8003a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002970:	2026      	movs	r0, #38	@ 0x26
 8002972:	f001 f864 	bl	8003a3e <HAL_NVIC_EnableIRQ>
}
 8002976:	bf00      	nop
 8002978:	3730      	adds	r7, #48	@ 0x30
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	40011000 	.word	0x40011000
 8002984:	40023800 	.word	0x40023800
 8002988:	40020000 	.word	0x40020000
 800298c:	40020400 	.word	0x40020400
 8002990:	20000404 	.word	0x20000404
 8002994:	40026440 	.word	0x40026440
 8002998:	40004400 	.word	0x40004400

0800299c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029a0:	bf00      	nop
 80029a2:	e7fd      	b.n	80029a0 <NMI_Handler+0x4>

080029a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029a8:	bf00      	nop
 80029aa:	e7fd      	b.n	80029a8 <HardFault_Handler+0x4>

080029ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029b0:	bf00      	nop
 80029b2:	e7fd      	b.n	80029b0 <MemManage_Handler+0x4>

080029b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029b8:	bf00      	nop
 80029ba:	e7fd      	b.n	80029b8 <BusFault_Handler+0x4>

080029bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029c0:	bf00      	nop
 80029c2:	e7fd      	b.n	80029c0 <UsageFault_Handler+0x4>

080029c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029c8:	bf00      	nop
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr

080029d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029d2:	b480      	push	{r7}
 80029d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029d6:	bf00      	nop
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029e4:	bf00      	nop
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr

080029ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029f2:	f000 f997 	bl	8002d24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029f6:	bf00      	nop
 80029f8:	bd80      	pop	{r7, pc}
	...

080029fc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002a00:	4802      	ldr	r0, [pc, #8]	@ (8002a0c <ADC_IRQHandler+0x10>)
 8002a02:	f000 f9f2 	bl	8002dea <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002a06:	bf00      	nop
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	200001f4 	.word	0x200001f4

08002a10 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a14:	4803      	ldr	r0, [pc, #12]	@ (8002a24 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8002a16:	f002 fd4d 	bl	80054b4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002a1a:	4803      	ldr	r0, [pc, #12]	@ (8002a28 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002a1c:	f002 fd4a 	bl	80054b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002a20:	bf00      	nop
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	2000029c 	.word	0x2000029c
 8002a28:	2000032c 	.word	0x2000032c

08002a2c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002a30:	4802      	ldr	r0, [pc, #8]	@ (8002a3c <TIM3_IRQHandler+0x10>)
 8002a32:	f002 fd3f 	bl	80054b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002a36:	bf00      	nop
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	200002e4 	.word	0x200002e4

08002a40 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002a44:	4802      	ldr	r0, [pc, #8]	@ (8002a50 <USART2_IRQHandler+0x10>)
 8002a46:	f003 fcf5 	bl	8006434 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002a4a:	bf00      	nop
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	200003bc 	.word	0x200003bc

08002a54 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002a58:	4802      	ldr	r0, [pc, #8]	@ (8002a64 <DMA2_Stream0_IRQHandler+0x10>)
 8002a5a:	f001 f9a3 	bl	8003da4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002a5e:	bf00      	nop
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	2000023c 	.word	0x2000023c

08002a68 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002a6c:	4802      	ldr	r0, [pc, #8]	@ (8002a78 <DMA2_Stream2_IRQHandler+0x10>)
 8002a6e:	f001 f999 	bl	8003da4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002a72:	bf00      	nop
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	20000404 	.word	0x20000404

08002a7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  return 1;
 8002a80:	2301      	movs	r3, #1
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <_kill>:

int _kill(int pid, int sig)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a96:	f005 fb71 	bl	800817c <__errno>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2216      	movs	r2, #22
 8002a9e:	601a      	str	r2, [r3, #0]
  return -1;
 8002aa0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3708      	adds	r7, #8
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <_exit>:

void _exit (int status)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002ab4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f7ff ffe7 	bl	8002a8c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002abe:	bf00      	nop
 8002ac0:	e7fd      	b.n	8002abe <_exit+0x12>

08002ac2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b086      	sub	sp, #24
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	60f8      	str	r0, [r7, #12]
 8002aca:	60b9      	str	r1, [r7, #8]
 8002acc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ace:	2300      	movs	r3, #0
 8002ad0:	617b      	str	r3, [r7, #20]
 8002ad2:	e00a      	b.n	8002aea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ad4:	f3af 8000 	nop.w
 8002ad8:	4601      	mov	r1, r0
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	1c5a      	adds	r2, r3, #1
 8002ade:	60ba      	str	r2, [r7, #8]
 8002ae0:	b2ca      	uxtb	r2, r1
 8002ae2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	617b      	str	r3, [r7, #20]
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	429a      	cmp	r2, r3
 8002af0:	dbf0      	blt.n	8002ad4 <_read+0x12>
  }

  return len;
 8002af2:	687b      	ldr	r3, [r7, #4]
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3718      	adds	r7, #24
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b08:	2300      	movs	r3, #0
 8002b0a:	617b      	str	r3, [r7, #20]
 8002b0c:	e009      	b.n	8002b22 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	1c5a      	adds	r2, r3, #1
 8002b12:	60ba      	str	r2, [r7, #8]
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	4618      	mov	r0, r3
 8002b18:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	3301      	adds	r3, #1
 8002b20:	617b      	str	r3, [r7, #20]
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	dbf1      	blt.n	8002b0e <_write+0x12>
  }
  return len;
 8002b2a:	687b      	ldr	r3, [r7, #4]
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3718      	adds	r7, #24
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <_close>:

int _close(int file)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	370c      	adds	r7, #12
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b5c:	605a      	str	r2, [r3, #4]
  return 0;
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <_isatty>:

int _isatty(int file)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b74:	2301      	movs	r3, #1
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	370c      	adds	r7, #12
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr

08002b82 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b82:	b480      	push	{r7}
 8002b84:	b085      	sub	sp, #20
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	60f8      	str	r0, [r7, #12]
 8002b8a:	60b9      	str	r1, [r7, #8]
 8002b8c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b8e:	2300      	movs	r3, #0
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3714      	adds	r7, #20
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b086      	sub	sp, #24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ba4:	4a14      	ldr	r2, [pc, #80]	@ (8002bf8 <_sbrk+0x5c>)
 8002ba6:	4b15      	ldr	r3, [pc, #84]	@ (8002bfc <_sbrk+0x60>)
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bb0:	4b13      	ldr	r3, [pc, #76]	@ (8002c00 <_sbrk+0x64>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d102      	bne.n	8002bbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bb8:	4b11      	ldr	r3, [pc, #68]	@ (8002c00 <_sbrk+0x64>)
 8002bba:	4a12      	ldr	r2, [pc, #72]	@ (8002c04 <_sbrk+0x68>)
 8002bbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bbe:	4b10      	ldr	r3, [pc, #64]	@ (8002c00 <_sbrk+0x64>)
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d207      	bcs.n	8002bdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bcc:	f005 fad6 	bl	800817c <__errno>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	220c      	movs	r2, #12
 8002bd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002bda:	e009      	b.n	8002bf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bdc:	4b08      	ldr	r3, [pc, #32]	@ (8002c00 <_sbrk+0x64>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002be2:	4b07      	ldr	r3, [pc, #28]	@ (8002c00 <_sbrk+0x64>)
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4413      	add	r3, r2
 8002bea:	4a05      	ldr	r2, [pc, #20]	@ (8002c00 <_sbrk+0x64>)
 8002bec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bee:	68fb      	ldr	r3, [r7, #12]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3718      	adds	r7, #24
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	20020000 	.word	0x20020000
 8002bfc:	00000400 	.word	0x00000400
 8002c00:	200005a8 	.word	0x200005a8
 8002c04:	20000700 	.word	0x20000700

08002c08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c0c:	4b06      	ldr	r3, [pc, #24]	@ (8002c28 <SystemInit+0x20>)
 8002c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c12:	4a05      	ldr	r2, [pc, #20]	@ (8002c28 <SystemInit+0x20>)
 8002c14:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c18:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c1c:	bf00      	nop
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	e000ed00 	.word	0xe000ed00

08002c2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c2c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c64 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c30:	f7ff ffea 	bl	8002c08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c34:	480c      	ldr	r0, [pc, #48]	@ (8002c68 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c36:	490d      	ldr	r1, [pc, #52]	@ (8002c6c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c38:	4a0d      	ldr	r2, [pc, #52]	@ (8002c70 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c3c:	e002      	b.n	8002c44 <LoopCopyDataInit>

08002c3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c42:	3304      	adds	r3, #4

08002c44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c48:	d3f9      	bcc.n	8002c3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c74 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c4c:	4c0a      	ldr	r4, [pc, #40]	@ (8002c78 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c50:	e001      	b.n	8002c56 <LoopFillZerobss>

08002c52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c54:	3204      	adds	r2, #4

08002c56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c58:	d3fb      	bcc.n	8002c52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c5a:	f005 fa95 	bl	8008188 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c5e:	f7fe fe2b 	bl	80018b8 <main>
  bx  lr    
 8002c62:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c64:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c6c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002c70:	0800aec0 	.word	0x0800aec0
  ldr r2, =_sbss
 8002c74:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002c78:	200006fc 	.word	0x200006fc

08002c7c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c7c:	e7fe      	b.n	8002c7c <DMA1_Stream0_IRQHandler>
	...

08002c80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c84:	4b0e      	ldr	r3, [pc, #56]	@ (8002cc0 <HAL_Init+0x40>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a0d      	ldr	r2, [pc, #52]	@ (8002cc0 <HAL_Init+0x40>)
 8002c8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c90:	4b0b      	ldr	r3, [pc, #44]	@ (8002cc0 <HAL_Init+0x40>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a0a      	ldr	r2, [pc, #40]	@ (8002cc0 <HAL_Init+0x40>)
 8002c96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c9c:	4b08      	ldr	r3, [pc, #32]	@ (8002cc0 <HAL_Init+0x40>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a07      	ldr	r2, [pc, #28]	@ (8002cc0 <HAL_Init+0x40>)
 8002ca2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ca6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ca8:	2003      	movs	r0, #3
 8002caa:	f000 fea1 	bl	80039f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cae:	2000      	movs	r0, #0
 8002cb0:	f000 f808 	bl	8002cc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cb4:	f7ff fbc8 	bl	8002448 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	40023c00 	.word	0x40023c00

08002cc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ccc:	4b12      	ldr	r3, [pc, #72]	@ (8002d18 <HAL_InitTick+0x54>)
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	4b12      	ldr	r3, [pc, #72]	@ (8002d1c <HAL_InitTick+0x58>)
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002cda:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f000 feb9 	bl	8003a5a <HAL_SYSTICK_Config>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e00e      	b.n	8002d10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2b0f      	cmp	r3, #15
 8002cf6:	d80a      	bhi.n	8002d0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	6879      	ldr	r1, [r7, #4]
 8002cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8002d00:	f000 fe81 	bl	8003a06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d04:	4a06      	ldr	r2, [pc, #24]	@ (8002d20 <HAL_InitTick+0x5c>)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	e000      	b.n	8002d10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3708      	adds	r7, #8
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	20000004 	.word	0x20000004
 8002d1c:	2000000c 	.word	0x2000000c
 8002d20:	20000008 	.word	0x20000008

08002d24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d28:	4b06      	ldr	r3, [pc, #24]	@ (8002d44 <HAL_IncTick+0x20>)
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	4b06      	ldr	r3, [pc, #24]	@ (8002d48 <HAL_IncTick+0x24>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4413      	add	r3, r2
 8002d34:	4a04      	ldr	r2, [pc, #16]	@ (8002d48 <HAL_IncTick+0x24>)
 8002d36:	6013      	str	r3, [r2, #0]
}
 8002d38:	bf00      	nop
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	2000000c 	.word	0x2000000c
 8002d48:	200005ac 	.word	0x200005ac

08002d4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	af00      	add	r7, sp, #0
  return uwTick;
 8002d50:	4b03      	ldr	r3, [pc, #12]	@ (8002d60 <HAL_GetTick+0x14>)
 8002d52:	681b      	ldr	r3, [r3, #0]
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
 8002d5e:	bf00      	nop
 8002d60:	200005ac 	.word	0x200005ac

08002d64 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e033      	b.n	8002de2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d109      	bne.n	8002d96 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7ff fb88 	bl	8002498 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9a:	f003 0310 	and.w	r3, r3, #16
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d118      	bne.n	8002dd4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002daa:	f023 0302 	bic.w	r3, r3, #2
 8002dae:	f043 0202 	orr.w	r2, r3, #2
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f000 fbc2 	bl	8003540 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc6:	f023 0303 	bic.w	r3, r3, #3
 8002dca:	f043 0201 	orr.w	r2, r3, #1
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	641a      	str	r2, [r3, #64]	@ 0x40
 8002dd2:	e001      	b.n	8002dd8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}

08002dea <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002dea:	b580      	push	{r7, lr}
 8002dec:	b086      	sub	sp, #24
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
 8002df6:	2300      	movs	r3, #0
 8002df8:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	f003 0302 	and.w	r3, r3, #2
 8002e10:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	f003 0320 	and.w	r3, r3, #32
 8002e18:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d049      	beq.n	8002eb4 <HAL_ADC_IRQHandler+0xca>
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d046      	beq.n	8002eb4 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2a:	f003 0310 	and.w	r3, r3, #16
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d105      	bne.n	8002e3e <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e36:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d12b      	bne.n	8002ea4 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d127      	bne.n	8002ea4 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e5a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d006      	beq.n	8002e70 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d119      	bne.n	8002ea4 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	685a      	ldr	r2, [r3, #4]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 0220 	bic.w	r2, r2, #32
 8002e7e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d105      	bne.n	8002ea4 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9c:	f043 0201 	orr.w	r2, r3, #1
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f7fe fcf3 	bl	8001890 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f06f 0212 	mvn.w	r2, #18
 8002eb2:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f003 0304 	and.w	r3, r3, #4
 8002eba:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ec2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d057      	beq.n	8002f7a <HAL_ADC_IRQHandler+0x190>
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d054      	beq.n	8002f7a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed4:	f003 0310 	and.w	r3, r3, #16
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d105      	bne.n	8002ee8 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d139      	bne.n	8002f6a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002efc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d006      	beq.n	8002f12 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d12b      	bne.n	8002f6a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d124      	bne.n	8002f6a <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d11d      	bne.n	8002f6a <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d119      	bne.n	8002f6a <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	685a      	ldr	r2, [r3, #4]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f44:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d105      	bne.n	8002f6a <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f62:	f043 0201 	orr.w	r2, r3, #1
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 fc66 	bl	800383c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f06f 020c 	mvn.w	r2, #12
 8002f78:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f003 0301 	and.w	r3, r3, #1
 8002f80:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f88:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d017      	beq.n	8002fc0 <HAL_ADC_IRQHandler+0x1d6>
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d014      	beq.n	8002fc0 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0301 	and.w	r3, r3, #1
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d10d      	bne.n	8002fc0 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f000 f97f 	bl	80032b4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f06f 0201 	mvn.w	r2, #1
 8002fbe:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f003 0320 	and.w	r3, r3, #32
 8002fc6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002fce:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d015      	beq.n	8003002 <HAL_ADC_IRQHandler+0x218>
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d012      	beq.n	8003002 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fe0:	f043 0202 	orr.w	r2, r3, #2
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f06f 0220 	mvn.w	r2, #32
 8002ff0:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f000 f968 	bl	80032c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f06f 0220 	mvn.w	r2, #32
 8003000:	601a      	str	r2, [r3, #0]
  }
}
 8003002:	bf00      	nop
 8003004:	3718      	adds	r7, #24
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
	...

0800300c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b086      	sub	sp, #24
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003018:	2300      	movs	r3, #0
 800301a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003022:	2b01      	cmp	r3, #1
 8003024:	d101      	bne.n	800302a <HAL_ADC_Start_DMA+0x1e>
 8003026:	2302      	movs	r3, #2
 8003028:	e0ce      	b.n	80031c8 <HAL_ADC_Start_DMA+0x1bc>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2201      	movs	r2, #1
 800302e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f003 0301 	and.w	r3, r3, #1
 800303c:	2b01      	cmp	r3, #1
 800303e:	d018      	beq.n	8003072 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	689a      	ldr	r2, [r3, #8]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f042 0201 	orr.w	r2, r2, #1
 800304e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003050:	4b5f      	ldr	r3, [pc, #380]	@ (80031d0 <HAL_ADC_Start_DMA+0x1c4>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a5f      	ldr	r2, [pc, #380]	@ (80031d4 <HAL_ADC_Start_DMA+0x1c8>)
 8003056:	fba2 2303 	umull	r2, r3, r2, r3
 800305a:	0c9a      	lsrs	r2, r3, #18
 800305c:	4613      	mov	r3, r2
 800305e:	005b      	lsls	r3, r3, #1
 8003060:	4413      	add	r3, r2
 8003062:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003064:	e002      	b.n	800306c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	3b01      	subs	r3, #1
 800306a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d1f9      	bne.n	8003066 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800307c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003080:	d107      	bne.n	8003092 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	689a      	ldr	r2, [r3, #8]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003090:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f003 0301 	and.w	r3, r3, #1
 800309c:	2b01      	cmp	r3, #1
 800309e:	f040 8086 	bne.w	80031ae <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80030aa:	f023 0301 	bic.w	r3, r3, #1
 80030ae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d007      	beq.n	80030d4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80030cc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030e0:	d106      	bne.n	80030f0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e6:	f023 0206 	bic.w	r2, r3, #6
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	645a      	str	r2, [r3, #68]	@ 0x44
 80030ee:	e002      	b.n	80030f6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2200      	movs	r2, #0
 80030f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030fe:	4b36      	ldr	r3, [pc, #216]	@ (80031d8 <HAL_ADC_Start_DMA+0x1cc>)
 8003100:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003106:	4a35      	ldr	r2, [pc, #212]	@ (80031dc <HAL_ADC_Start_DMA+0x1d0>)
 8003108:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800310e:	4a34      	ldr	r2, [pc, #208]	@ (80031e0 <HAL_ADC_Start_DMA+0x1d4>)
 8003110:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003116:	4a33      	ldr	r2, [pc, #204]	@ (80031e4 <HAL_ADC_Start_DMA+0x1d8>)
 8003118:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003122:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	685a      	ldr	r2, [r3, #4]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003132:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	689a      	ldr	r2, [r3, #8]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003142:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	334c      	adds	r3, #76	@ 0x4c
 800314e:	4619      	mov	r1, r3
 8003150:	68ba      	ldr	r2, [r7, #8]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f000 fd3c 	bl	8003bd0 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f003 031f 	and.w	r3, r3, #31
 8003160:	2b00      	cmp	r3, #0
 8003162:	d10f      	bne.n	8003184 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d129      	bne.n	80031c6 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689a      	ldr	r2, [r3, #8]
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003180:	609a      	str	r2, [r3, #8]
 8003182:	e020      	b.n	80031c6 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a17      	ldr	r2, [pc, #92]	@ (80031e8 <HAL_ADC_Start_DMA+0x1dc>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d11b      	bne.n	80031c6 <HAL_ADC_Start_DMA+0x1ba>
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d114      	bne.n	80031c6 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	689a      	ldr	r2, [r3, #8]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80031aa:	609a      	str	r2, [r3, #8]
 80031ac:	e00b      	b.n	80031c6 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b2:	f043 0210 	orr.w	r2, r3, #16
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031be:	f043 0201 	orr.w	r2, r3, #1
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3718      	adds	r7, #24
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	20000004 	.word	0x20000004
 80031d4:	431bde83 	.word	0x431bde83
 80031d8:	40012300 	.word	0x40012300
 80031dc:	08003739 	.word	0x08003739
 80031e0:	080037f3 	.word	0x080037f3
 80031e4:	0800380f 	.word	0x0800380f
 80031e8:	40012000 	.word	0x40012000

080031ec <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031f4:	2300      	movs	r3, #0
 80031f6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d101      	bne.n	8003206 <HAL_ADC_Stop_DMA+0x1a>
 8003202:	2302      	movs	r3, #2
 8003204:	e048      	b.n	8003298 <HAL_ADC_Stop_DMA+0xac>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	689a      	ldr	r2, [r3, #8]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f022 0201 	bic.w	r2, r2, #1
 800321c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	f003 0301 	and.w	r3, r3, #1
 8003228:	2b00      	cmp	r3, #0
 800322a:	d130      	bne.n	800328e <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	689a      	ldr	r2, [r3, #8]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800323a:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003240:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003244:	b2db      	uxtb	r3, r3
 8003246:	2b02      	cmp	r3, #2
 8003248:	d10f      	bne.n	800326a <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800324e:	4618      	mov	r0, r3
 8003250:	f000 fd16 	bl	8003c80 <HAL_DMA_Abort>
 8003254:	4603      	mov	r3, r0
 8003256:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003258:	7bfb      	ldrb	r3, [r7, #15]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d005      	beq.n	800326a <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003262:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	685a      	ldr	r2, [r3, #4]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8003278:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800327e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003282:	f023 0301 	bic.w	r3, r3, #1
 8003286:	f043 0201 	orr.w	r2, r3, #1
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003296:	7bfb      	ldrb	r3, [r7, #15]
}
 8003298:	4618      	mov	r0, r3
 800329a:	3710      	adds	r7, #16
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr

080032c8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80032e6:	2300      	movs	r3, #0
 80032e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d101      	bne.n	80032f8 <HAL_ADC_ConfigChannel+0x1c>
 80032f4:	2302      	movs	r3, #2
 80032f6:	e113      	b.n	8003520 <HAL_ADC_ConfigChannel+0x244>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2b09      	cmp	r3, #9
 8003306:	d925      	bls.n	8003354 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	68d9      	ldr	r1, [r3, #12]
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	b29b      	uxth	r3, r3
 8003314:	461a      	mov	r2, r3
 8003316:	4613      	mov	r3, r2
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	4413      	add	r3, r2
 800331c:	3b1e      	subs	r3, #30
 800331e:	2207      	movs	r2, #7
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	43da      	mvns	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	400a      	ands	r2, r1
 800332c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68d9      	ldr	r1, [r3, #12]
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	689a      	ldr	r2, [r3, #8]
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	b29b      	uxth	r3, r3
 800333e:	4618      	mov	r0, r3
 8003340:	4603      	mov	r3, r0
 8003342:	005b      	lsls	r3, r3, #1
 8003344:	4403      	add	r3, r0
 8003346:	3b1e      	subs	r3, #30
 8003348:	409a      	lsls	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	60da      	str	r2, [r3, #12]
 8003352:	e022      	b.n	800339a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	6919      	ldr	r1, [r3, #16]
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	b29b      	uxth	r3, r3
 8003360:	461a      	mov	r2, r3
 8003362:	4613      	mov	r3, r2
 8003364:	005b      	lsls	r3, r3, #1
 8003366:	4413      	add	r3, r2
 8003368:	2207      	movs	r2, #7
 800336a:	fa02 f303 	lsl.w	r3, r2, r3
 800336e:	43da      	mvns	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	400a      	ands	r2, r1
 8003376:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	6919      	ldr	r1, [r3, #16]
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	689a      	ldr	r2, [r3, #8]
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	b29b      	uxth	r3, r3
 8003388:	4618      	mov	r0, r3
 800338a:	4603      	mov	r3, r0
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	4403      	add	r3, r0
 8003390:	409a      	lsls	r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	430a      	orrs	r2, r1
 8003398:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	2b06      	cmp	r3, #6
 80033a0:	d824      	bhi.n	80033ec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	685a      	ldr	r2, [r3, #4]
 80033ac:	4613      	mov	r3, r2
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	4413      	add	r3, r2
 80033b2:	3b05      	subs	r3, #5
 80033b4:	221f      	movs	r2, #31
 80033b6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ba:	43da      	mvns	r2, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	400a      	ands	r2, r1
 80033c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	4618      	mov	r0, r3
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	685a      	ldr	r2, [r3, #4]
 80033d6:	4613      	mov	r3, r2
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	4413      	add	r3, r2
 80033dc:	3b05      	subs	r3, #5
 80033de:	fa00 f203 	lsl.w	r2, r0, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	430a      	orrs	r2, r1
 80033e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80033ea:	e04c      	b.n	8003486 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	2b0c      	cmp	r3, #12
 80033f2:	d824      	bhi.n	800343e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685a      	ldr	r2, [r3, #4]
 80033fe:	4613      	mov	r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	4413      	add	r3, r2
 8003404:	3b23      	subs	r3, #35	@ 0x23
 8003406:	221f      	movs	r2, #31
 8003408:	fa02 f303 	lsl.w	r3, r2, r3
 800340c:	43da      	mvns	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	400a      	ands	r2, r1
 8003414:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	b29b      	uxth	r3, r3
 8003422:	4618      	mov	r0, r3
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685a      	ldr	r2, [r3, #4]
 8003428:	4613      	mov	r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	4413      	add	r3, r2
 800342e:	3b23      	subs	r3, #35	@ 0x23
 8003430:	fa00 f203 	lsl.w	r2, r0, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	430a      	orrs	r2, r1
 800343a:	631a      	str	r2, [r3, #48]	@ 0x30
 800343c:	e023      	b.n	8003486 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	685a      	ldr	r2, [r3, #4]
 8003448:	4613      	mov	r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	4413      	add	r3, r2
 800344e:	3b41      	subs	r3, #65	@ 0x41
 8003450:	221f      	movs	r2, #31
 8003452:	fa02 f303 	lsl.w	r3, r2, r3
 8003456:	43da      	mvns	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	400a      	ands	r2, r1
 800345e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	b29b      	uxth	r3, r3
 800346c:	4618      	mov	r0, r3
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685a      	ldr	r2, [r3, #4]
 8003472:	4613      	mov	r3, r2
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	4413      	add	r3, r2
 8003478:	3b41      	subs	r3, #65	@ 0x41
 800347a:	fa00 f203 	lsl.w	r2, r0, r3
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	430a      	orrs	r2, r1
 8003484:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003486:	4b29      	ldr	r3, [pc, #164]	@ (800352c <HAL_ADC_ConfigChannel+0x250>)
 8003488:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a28      	ldr	r2, [pc, #160]	@ (8003530 <HAL_ADC_ConfigChannel+0x254>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d10f      	bne.n	80034b4 <HAL_ADC_ConfigChannel+0x1d8>
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2b12      	cmp	r3, #18
 800349a:	d10b      	bne.n	80034b4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a1d      	ldr	r2, [pc, #116]	@ (8003530 <HAL_ADC_ConfigChannel+0x254>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d12b      	bne.n	8003516 <HAL_ADC_ConfigChannel+0x23a>
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a1c      	ldr	r2, [pc, #112]	@ (8003534 <HAL_ADC_ConfigChannel+0x258>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d003      	beq.n	80034d0 <HAL_ADC_ConfigChannel+0x1f4>
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2b11      	cmp	r3, #17
 80034ce:	d122      	bne.n	8003516 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a11      	ldr	r2, [pc, #68]	@ (8003534 <HAL_ADC_ConfigChannel+0x258>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d111      	bne.n	8003516 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034f2:	4b11      	ldr	r3, [pc, #68]	@ (8003538 <HAL_ADC_ConfigChannel+0x25c>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a11      	ldr	r2, [pc, #68]	@ (800353c <HAL_ADC_ConfigChannel+0x260>)
 80034f8:	fba2 2303 	umull	r2, r3, r2, r3
 80034fc:	0c9a      	lsrs	r2, r3, #18
 80034fe:	4613      	mov	r3, r2
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	4413      	add	r3, r2
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003508:	e002      	b.n	8003510 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	3b01      	subs	r3, #1
 800350e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d1f9      	bne.n	800350a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800351e:	2300      	movs	r3, #0
}
 8003520:	4618      	mov	r0, r3
 8003522:	3714      	adds	r7, #20
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr
 800352c:	40012300 	.word	0x40012300
 8003530:	40012000 	.word	0x40012000
 8003534:	10000012 	.word	0x10000012
 8003538:	20000004 	.word	0x20000004
 800353c:	431bde83 	.word	0x431bde83

08003540 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003548:	4b79      	ldr	r3, [pc, #484]	@ (8003730 <ADC_Init+0x1f0>)
 800354a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	685a      	ldr	r2, [r3, #4]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	431a      	orrs	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	685a      	ldr	r2, [r3, #4]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003574:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	6859      	ldr	r1, [r3, #4]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	691b      	ldr	r3, [r3, #16]
 8003580:	021a      	lsls	r2, r3, #8
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	430a      	orrs	r2, r1
 8003588:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	685a      	ldr	r2, [r3, #4]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003598:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	6859      	ldr	r1, [r3, #4]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	689a      	ldr	r2, [r3, #8]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	430a      	orrs	r2, r1
 80035aa:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	689a      	ldr	r2, [r3, #8]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6899      	ldr	r1, [r3, #8]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	68da      	ldr	r2, [r3, #12]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	430a      	orrs	r2, r1
 80035cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035d2:	4a58      	ldr	r2, [pc, #352]	@ (8003734 <ADC_Init+0x1f4>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d022      	beq.n	800361e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	689a      	ldr	r2, [r3, #8]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80035e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	6899      	ldr	r1, [r3, #8]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	430a      	orrs	r2, r1
 80035f8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	689a      	ldr	r2, [r3, #8]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003608:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	6899      	ldr	r1, [r3, #8]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	430a      	orrs	r2, r1
 800361a:	609a      	str	r2, [r3, #8]
 800361c:	e00f      	b.n	800363e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	689a      	ldr	r2, [r3, #8]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800362c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	689a      	ldr	r2, [r3, #8]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800363c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	689a      	ldr	r2, [r3, #8]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f022 0202 	bic.w	r2, r2, #2
 800364c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	6899      	ldr	r1, [r3, #8]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	7e1b      	ldrb	r3, [r3, #24]
 8003658:	005a      	lsls	r2, r3, #1
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	430a      	orrs	r2, r1
 8003660:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d01b      	beq.n	80036a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	685a      	ldr	r2, [r3, #4]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800367a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	685a      	ldr	r2, [r3, #4]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800368a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	6859      	ldr	r1, [r3, #4]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003696:	3b01      	subs	r3, #1
 8003698:	035a      	lsls	r2, r3, #13
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	430a      	orrs	r2, r1
 80036a0:	605a      	str	r2, [r3, #4]
 80036a2:	e007      	b.n	80036b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	685a      	ldr	r2, [r3, #4]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036b2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80036c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	69db      	ldr	r3, [r3, #28]
 80036ce:	3b01      	subs	r3, #1
 80036d0:	051a      	lsls	r2, r3, #20
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	430a      	orrs	r2, r1
 80036d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	689a      	ldr	r2, [r3, #8]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80036e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	6899      	ldr	r1, [r3, #8]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80036f6:	025a      	lsls	r2, r3, #9
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	430a      	orrs	r2, r1
 80036fe:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689a      	ldr	r2, [r3, #8]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800370e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	6899      	ldr	r1, [r3, #8]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	029a      	lsls	r2, r3, #10
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	609a      	str	r2, [r3, #8]
}
 8003724:	bf00      	nop
 8003726:	3714      	adds	r7, #20
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr
 8003730:	40012300 	.word	0x40012300
 8003734:	0f000001 	.word	0x0f000001

08003738 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003744:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800374e:	2b00      	cmp	r3, #0
 8003750:	d13c      	bne.n	80037cc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003756:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d12b      	bne.n	80037c4 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003770:	2b00      	cmp	r3, #0
 8003772:	d127      	bne.n	80037c4 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800377a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800377e:	2b00      	cmp	r3, #0
 8003780:	d006      	beq.n	8003790 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800378c:	2b00      	cmp	r3, #0
 800378e:	d119      	bne.n	80037c4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	685a      	ldr	r2, [r3, #4]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f022 0220 	bic.w	r2, r2, #32
 800379e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d105      	bne.n	80037c4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037bc:	f043 0201 	orr.w	r2, r3, #1
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80037c4:	68f8      	ldr	r0, [r7, #12]
 80037c6:	f7fe f863 	bl	8001890 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80037ca:	e00e      	b.n	80037ea <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d0:	f003 0310 	and.w	r3, r3, #16
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d003      	beq.n	80037e0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80037d8:	68f8      	ldr	r0, [r7, #12]
 80037da:	f7ff fd75 	bl	80032c8 <HAL_ADC_ErrorCallback>
}
 80037de:	e004      	b.n	80037ea <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	4798      	blx	r3
}
 80037ea:	bf00      	nop
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80037f2:	b580      	push	{r7, lr}
 80037f4:	b084      	sub	sp, #16
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037fe:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003800:	68f8      	ldr	r0, [r7, #12]
 8003802:	f7ff fd4d 	bl	80032a0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003806:	bf00      	nop
 8003808:	3710      	adds	r7, #16
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}

0800380e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800380e:	b580      	push	{r7, lr}
 8003810:	b084      	sub	sp, #16
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800381a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2240      	movs	r2, #64	@ 0x40
 8003820:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003826:	f043 0204 	orr.w	r2, r3, #4
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800382e:	68f8      	ldr	r0, [r7, #12]
 8003830:	f7ff fd4a 	bl	80032c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003834:	bf00      	nop
 8003836:	3710      	adds	r7, #16
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}

0800383c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003844:	bf00      	nop
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr

08003850 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003850:	b480      	push	{r7}
 8003852:	b085      	sub	sp, #20
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f003 0307 	and.w	r3, r3, #7
 800385e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003860:	4b0c      	ldr	r3, [pc, #48]	@ (8003894 <__NVIC_SetPriorityGrouping+0x44>)
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003866:	68ba      	ldr	r2, [r7, #8]
 8003868:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800386c:	4013      	ands	r3, r2
 800386e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003878:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800387c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003880:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003882:	4a04      	ldr	r2, [pc, #16]	@ (8003894 <__NVIC_SetPriorityGrouping+0x44>)
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	60d3      	str	r3, [r2, #12]
}
 8003888:	bf00      	nop
 800388a:	3714      	adds	r7, #20
 800388c:	46bd      	mov	sp, r7
 800388e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003892:	4770      	bx	lr
 8003894:	e000ed00 	.word	0xe000ed00

08003898 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003898:	b480      	push	{r7}
 800389a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800389c:	4b04      	ldr	r3, [pc, #16]	@ (80038b0 <__NVIC_GetPriorityGrouping+0x18>)
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	0a1b      	lsrs	r3, r3, #8
 80038a2:	f003 0307 	and.w	r3, r3, #7
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr
 80038b0:	e000ed00 	.word	0xe000ed00

080038b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	4603      	mov	r3, r0
 80038bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	db0b      	blt.n	80038de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038c6:	79fb      	ldrb	r3, [r7, #7]
 80038c8:	f003 021f 	and.w	r2, r3, #31
 80038cc:	4907      	ldr	r1, [pc, #28]	@ (80038ec <__NVIC_EnableIRQ+0x38>)
 80038ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d2:	095b      	lsrs	r3, r3, #5
 80038d4:	2001      	movs	r0, #1
 80038d6:	fa00 f202 	lsl.w	r2, r0, r2
 80038da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038de:	bf00      	nop
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	e000e100 	.word	0xe000e100

080038f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	4603      	mov	r3, r0
 80038f8:	6039      	str	r1, [r7, #0]
 80038fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003900:	2b00      	cmp	r3, #0
 8003902:	db0a      	blt.n	800391a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	b2da      	uxtb	r2, r3
 8003908:	490c      	ldr	r1, [pc, #48]	@ (800393c <__NVIC_SetPriority+0x4c>)
 800390a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800390e:	0112      	lsls	r2, r2, #4
 8003910:	b2d2      	uxtb	r2, r2
 8003912:	440b      	add	r3, r1
 8003914:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003918:	e00a      	b.n	8003930 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	b2da      	uxtb	r2, r3
 800391e:	4908      	ldr	r1, [pc, #32]	@ (8003940 <__NVIC_SetPriority+0x50>)
 8003920:	79fb      	ldrb	r3, [r7, #7]
 8003922:	f003 030f 	and.w	r3, r3, #15
 8003926:	3b04      	subs	r3, #4
 8003928:	0112      	lsls	r2, r2, #4
 800392a:	b2d2      	uxtb	r2, r2
 800392c:	440b      	add	r3, r1
 800392e:	761a      	strb	r2, [r3, #24]
}
 8003930:	bf00      	nop
 8003932:	370c      	adds	r7, #12
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr
 800393c:	e000e100 	.word	0xe000e100
 8003940:	e000ed00 	.word	0xe000ed00

08003944 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003944:	b480      	push	{r7}
 8003946:	b089      	sub	sp, #36	@ 0x24
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f003 0307 	and.w	r3, r3, #7
 8003956:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	f1c3 0307 	rsb	r3, r3, #7
 800395e:	2b04      	cmp	r3, #4
 8003960:	bf28      	it	cs
 8003962:	2304      	movcs	r3, #4
 8003964:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	3304      	adds	r3, #4
 800396a:	2b06      	cmp	r3, #6
 800396c:	d902      	bls.n	8003974 <NVIC_EncodePriority+0x30>
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	3b03      	subs	r3, #3
 8003972:	e000      	b.n	8003976 <NVIC_EncodePriority+0x32>
 8003974:	2300      	movs	r3, #0
 8003976:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003978:	f04f 32ff 	mov.w	r2, #4294967295
 800397c:	69bb      	ldr	r3, [r7, #24]
 800397e:	fa02 f303 	lsl.w	r3, r2, r3
 8003982:	43da      	mvns	r2, r3
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	401a      	ands	r2, r3
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800398c:	f04f 31ff 	mov.w	r1, #4294967295
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	fa01 f303 	lsl.w	r3, r1, r3
 8003996:	43d9      	mvns	r1, r3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800399c:	4313      	orrs	r3, r2
         );
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3724      	adds	r7, #36	@ 0x24
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
	...

080039ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	3b01      	subs	r3, #1
 80039b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039bc:	d301      	bcc.n	80039c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039be:	2301      	movs	r3, #1
 80039c0:	e00f      	b.n	80039e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039c2:	4a0a      	ldr	r2, [pc, #40]	@ (80039ec <SysTick_Config+0x40>)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	3b01      	subs	r3, #1
 80039c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039ca:	210f      	movs	r1, #15
 80039cc:	f04f 30ff 	mov.w	r0, #4294967295
 80039d0:	f7ff ff8e 	bl	80038f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039d4:	4b05      	ldr	r3, [pc, #20]	@ (80039ec <SysTick_Config+0x40>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039da:	4b04      	ldr	r3, [pc, #16]	@ (80039ec <SysTick_Config+0x40>)
 80039dc:	2207      	movs	r2, #7
 80039de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039e0:	2300      	movs	r3, #0
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3708      	adds	r7, #8
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	e000e010 	.word	0xe000e010

080039f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b082      	sub	sp, #8
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039f8:	6878      	ldr	r0, [r7, #4]
 80039fa:	f7ff ff29 	bl	8003850 <__NVIC_SetPriorityGrouping>
}
 80039fe:	bf00      	nop
 8003a00:	3708      	adds	r7, #8
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}

08003a06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a06:	b580      	push	{r7, lr}
 8003a08:	b086      	sub	sp, #24
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	60b9      	str	r1, [r7, #8]
 8003a10:	607a      	str	r2, [r7, #4]
 8003a12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a14:	2300      	movs	r3, #0
 8003a16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a18:	f7ff ff3e 	bl	8003898 <__NVIC_GetPriorityGrouping>
 8003a1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	68b9      	ldr	r1, [r7, #8]
 8003a22:	6978      	ldr	r0, [r7, #20]
 8003a24:	f7ff ff8e 	bl	8003944 <NVIC_EncodePriority>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a2e:	4611      	mov	r1, r2
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7ff ff5d 	bl	80038f0 <__NVIC_SetPriority>
}
 8003a36:	bf00      	nop
 8003a38:	3718      	adds	r7, #24
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}

08003a3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a3e:	b580      	push	{r7, lr}
 8003a40:	b082      	sub	sp, #8
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	4603      	mov	r3, r0
 8003a46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f7ff ff31 	bl	80038b4 <__NVIC_EnableIRQ>
}
 8003a52:	bf00      	nop
 8003a54:	3708      	adds	r7, #8
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}

08003a5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a5a:	b580      	push	{r7, lr}
 8003a5c:	b082      	sub	sp, #8
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f7ff ffa2 	bl	80039ac <SysTick_Config>
 8003a68:	4603      	mov	r3, r0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3708      	adds	r7, #8
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
	...

08003a74 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b086      	sub	sp, #24
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a80:	f7ff f964 	bl	8002d4c <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d101      	bne.n	8003a90 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e099      	b.n	8003bc4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2202      	movs	r2, #2
 8003a94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 0201 	bic.w	r2, r2, #1
 8003aae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ab0:	e00f      	b.n	8003ad2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ab2:	f7ff f94b 	bl	8002d4c <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	2b05      	cmp	r3, #5
 8003abe:	d908      	bls.n	8003ad2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2220      	movs	r2, #32
 8003ac4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2203      	movs	r2, #3
 8003aca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e078      	b.n	8003bc4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d1e8      	bne.n	8003ab2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ae8:	697a      	ldr	r2, [r7, #20]
 8003aea:	4b38      	ldr	r3, [pc, #224]	@ (8003bcc <HAL_DMA_Init+0x158>)
 8003aec:	4013      	ands	r3, r2
 8003aee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685a      	ldr	r2, [r3, #4]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003afe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	691b      	ldr	r3, [r3, #16]
 8003b04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	699b      	ldr	r3, [r3, #24]
 8003b10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a1b      	ldr	r3, [r3, #32]
 8003b1c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b1e:	697a      	ldr	r2, [r7, #20]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b28:	2b04      	cmp	r3, #4
 8003b2a:	d107      	bne.n	8003b3c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b34:	4313      	orrs	r3, r2
 8003b36:	697a      	ldr	r2, [r7, #20]
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	697a      	ldr	r2, [r7, #20]
 8003b42:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	f023 0307 	bic.w	r3, r3, #7
 8003b52:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b58:	697a      	ldr	r2, [r7, #20]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b62:	2b04      	cmp	r3, #4
 8003b64:	d117      	bne.n	8003b96 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b6a:	697a      	ldr	r2, [r7, #20]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d00e      	beq.n	8003b96 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f000 fb01 	bl	8004180 <DMA_CheckFifoParam>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d008      	beq.n	8003b96 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2240      	movs	r2, #64	@ 0x40
 8003b88:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003b92:	2301      	movs	r3, #1
 8003b94:	e016      	b.n	8003bc4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	697a      	ldr	r2, [r7, #20]
 8003b9c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 fab8 	bl	8004114 <DMA_CalcBaseAndBitshift>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bac:	223f      	movs	r2, #63	@ 0x3f
 8003bae:	409a      	lsls	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3718      	adds	r7, #24
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	f010803f 	.word	0xf010803f

08003bd0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	60b9      	str	r1, [r7, #8]
 8003bda:	607a      	str	r2, [r7, #4]
 8003bdc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bde:	2300      	movs	r3, #0
 8003be0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003be6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d101      	bne.n	8003bf6 <HAL_DMA_Start_IT+0x26>
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	e040      	b.n	8003c78 <HAL_DMA_Start_IT+0xa8>
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d12f      	bne.n	8003c6a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2202      	movs	r2, #2
 8003c0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	68b9      	ldr	r1, [r7, #8]
 8003c1e:	68f8      	ldr	r0, [r7, #12]
 8003c20:	f000 fa4a 	bl	80040b8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c28:	223f      	movs	r2, #63	@ 0x3f
 8003c2a:	409a      	lsls	r2, r3
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f042 0216 	orr.w	r2, r2, #22
 8003c3e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d007      	beq.n	8003c58 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f042 0208 	orr.w	r2, r2, #8
 8003c56:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f042 0201 	orr.w	r2, r2, #1
 8003c66:	601a      	str	r2, [r3, #0]
 8003c68:	e005      	b.n	8003c76 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c72:	2302      	movs	r3, #2
 8003c74:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003c76:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3718      	adds	r7, #24
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c8c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c8e:	f7ff f85d 	bl	8002d4c <HAL_GetTick>
 8003c92:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d008      	beq.n	8003cb2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2280      	movs	r2, #128	@ 0x80
 8003ca4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e052      	b.n	8003d58 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f022 0216 	bic.w	r2, r2, #22
 8003cc0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	695a      	ldr	r2, [r3, #20]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003cd0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d103      	bne.n	8003ce2 <HAL_DMA_Abort+0x62>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d007      	beq.n	8003cf2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f022 0208 	bic.w	r2, r2, #8
 8003cf0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f022 0201 	bic.w	r2, r2, #1
 8003d00:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d02:	e013      	b.n	8003d2c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d04:	f7ff f822 	bl	8002d4c <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b05      	cmp	r3, #5
 8003d10:	d90c      	bls.n	8003d2c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2220      	movs	r2, #32
 8003d16:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2203      	movs	r2, #3
 8003d1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	e015      	b.n	8003d58 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0301 	and.w	r3, r3, #1
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1e4      	bne.n	8003d04 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d3e:	223f      	movs	r2, #63	@ 0x3f
 8003d40:	409a      	lsls	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003d56:	2300      	movs	r3, #0
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3710      	adds	r7, #16
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d004      	beq.n	8003d7e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2280      	movs	r2, #128	@ 0x80
 8003d78:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e00c      	b.n	8003d98 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2205      	movs	r2, #5
 8003d82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f022 0201 	bic.w	r2, r2, #1
 8003d94:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d96:	2300      	movs	r3, #0
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	370c      	adds	r7, #12
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr

08003da4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b086      	sub	sp, #24
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003dac:	2300      	movs	r3, #0
 8003dae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003db0:	4b8e      	ldr	r3, [pc, #568]	@ (8003fec <HAL_DMA_IRQHandler+0x248>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a8e      	ldr	r2, [pc, #568]	@ (8003ff0 <HAL_DMA_IRQHandler+0x24c>)
 8003db6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dba:	0a9b      	lsrs	r3, r3, #10
 8003dbc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dc2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dce:	2208      	movs	r2, #8
 8003dd0:	409a      	lsls	r2, r3
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d01a      	beq.n	8003e10 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0304 	and.w	r3, r3, #4
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d013      	beq.n	8003e10 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f022 0204 	bic.w	r2, r2, #4
 8003df6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dfc:	2208      	movs	r2, #8
 8003dfe:	409a      	lsls	r2, r3
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e08:	f043 0201 	orr.w	r2, r3, #1
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e14:	2201      	movs	r2, #1
 8003e16:	409a      	lsls	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d012      	beq.n	8003e46 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00b      	beq.n	8003e46 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e32:	2201      	movs	r2, #1
 8003e34:	409a      	lsls	r2, r3
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e3e:	f043 0202 	orr.w	r2, r3, #2
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e4a:	2204      	movs	r2, #4
 8003e4c:	409a      	lsls	r2, r3
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	4013      	ands	r3, r2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d012      	beq.n	8003e7c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0302 	and.w	r3, r3, #2
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00b      	beq.n	8003e7c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e68:	2204      	movs	r2, #4
 8003e6a:	409a      	lsls	r2, r3
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e74:	f043 0204 	orr.w	r2, r3, #4
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e80:	2210      	movs	r2, #16
 8003e82:	409a      	lsls	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	4013      	ands	r3, r2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d043      	beq.n	8003f14 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0308 	and.w	r3, r3, #8
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d03c      	beq.n	8003f14 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9e:	2210      	movs	r2, #16
 8003ea0:	409a      	lsls	r2, r3
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d018      	beq.n	8003ee6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d108      	bne.n	8003ed4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d024      	beq.n	8003f14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	4798      	blx	r3
 8003ed2:	e01f      	b.n	8003f14 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d01b      	beq.n	8003f14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	4798      	blx	r3
 8003ee4:	e016      	b.n	8003f14 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d107      	bne.n	8003f04 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f022 0208 	bic.w	r2, r2, #8
 8003f02:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d003      	beq.n	8003f14 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f18:	2220      	movs	r2, #32
 8003f1a:	409a      	lsls	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	4013      	ands	r3, r2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	f000 808f 	beq.w	8004044 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0310 	and.w	r3, r3, #16
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f000 8087 	beq.w	8004044 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f3a:	2220      	movs	r2, #32
 8003f3c:	409a      	lsls	r2, r3
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	2b05      	cmp	r3, #5
 8003f4c:	d136      	bne.n	8003fbc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 0216 	bic.w	r2, r2, #22
 8003f5c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	695a      	ldr	r2, [r3, #20]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f6c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d103      	bne.n	8003f7e <HAL_DMA_IRQHandler+0x1da>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d007      	beq.n	8003f8e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 0208 	bic.w	r2, r2, #8
 8003f8c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f92:	223f      	movs	r2, #63	@ 0x3f
 8003f94:	409a      	lsls	r2, r3
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d07e      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	4798      	blx	r3
        }
        return;
 8003fba:	e079      	b.n	80040b0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d01d      	beq.n	8004006 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d10d      	bne.n	8003ff4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d031      	beq.n	8004044 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	4798      	blx	r3
 8003fe8:	e02c      	b.n	8004044 <HAL_DMA_IRQHandler+0x2a0>
 8003fea:	bf00      	nop
 8003fec:	20000004 	.word	0x20000004
 8003ff0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d023      	beq.n	8004044 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	4798      	blx	r3
 8004004:	e01e      	b.n	8004044 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004010:	2b00      	cmp	r3, #0
 8004012:	d10f      	bne.n	8004034 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f022 0210 	bic.w	r2, r2, #16
 8004022:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004038:	2b00      	cmp	r3, #0
 800403a:	d003      	beq.n	8004044 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004048:	2b00      	cmp	r3, #0
 800404a:	d032      	beq.n	80040b2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004050:	f003 0301 	and.w	r3, r3, #1
 8004054:	2b00      	cmp	r3, #0
 8004056:	d022      	beq.n	800409e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2205      	movs	r2, #5
 800405c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f022 0201 	bic.w	r2, r2, #1
 800406e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	3301      	adds	r3, #1
 8004074:	60bb      	str	r3, [r7, #8]
 8004076:	697a      	ldr	r2, [r7, #20]
 8004078:	429a      	cmp	r2, r3
 800407a:	d307      	bcc.n	800408c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1f2      	bne.n	8004070 <HAL_DMA_IRQHandler+0x2cc>
 800408a:	e000      	b.n	800408e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800408c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2201      	movs	r2, #1
 8004092:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d005      	beq.n	80040b2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	4798      	blx	r3
 80040ae:	e000      	b.n	80040b2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80040b0:	bf00      	nop
    }
  }
}
 80040b2:	3718      	adds	r7, #24
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}

080040b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b085      	sub	sp, #20
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
 80040c4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80040d4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	683a      	ldr	r2, [r7, #0]
 80040dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	2b40      	cmp	r3, #64	@ 0x40
 80040e4:	d108      	bne.n	80040f8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	68ba      	ldr	r2, [r7, #8]
 80040f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80040f6:	e007      	b.n	8004108 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68ba      	ldr	r2, [r7, #8]
 80040fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	60da      	str	r2, [r3, #12]
}
 8004108:	bf00      	nop
 800410a:	3714      	adds	r7, #20
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr

08004114 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	b2db      	uxtb	r3, r3
 8004122:	3b10      	subs	r3, #16
 8004124:	4a14      	ldr	r2, [pc, #80]	@ (8004178 <DMA_CalcBaseAndBitshift+0x64>)
 8004126:	fba2 2303 	umull	r2, r3, r2, r3
 800412a:	091b      	lsrs	r3, r3, #4
 800412c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800412e:	4a13      	ldr	r2, [pc, #76]	@ (800417c <DMA_CalcBaseAndBitshift+0x68>)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	4413      	add	r3, r2
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	461a      	mov	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2b03      	cmp	r3, #3
 8004140:	d909      	bls.n	8004156 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800414a:	f023 0303 	bic.w	r3, r3, #3
 800414e:	1d1a      	adds	r2, r3, #4
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	659a      	str	r2, [r3, #88]	@ 0x58
 8004154:	e007      	b.n	8004166 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800415e:	f023 0303 	bic.w	r3, r3, #3
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800416a:	4618      	mov	r0, r3
 800416c:	3714      	adds	r7, #20
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	aaaaaaab 	.word	0xaaaaaaab
 800417c:	0800a330 	.word	0x0800a330

08004180 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004180:	b480      	push	{r7}
 8004182:	b085      	sub	sp, #20
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004188:	2300      	movs	r3, #0
 800418a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004190:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d11f      	bne.n	80041da <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	2b03      	cmp	r3, #3
 800419e:	d856      	bhi.n	800424e <DMA_CheckFifoParam+0xce>
 80041a0:	a201      	add	r2, pc, #4	@ (adr r2, 80041a8 <DMA_CheckFifoParam+0x28>)
 80041a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041a6:	bf00      	nop
 80041a8:	080041b9 	.word	0x080041b9
 80041ac:	080041cb 	.word	0x080041cb
 80041b0:	080041b9 	.word	0x080041b9
 80041b4:	0800424f 	.word	0x0800424f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d046      	beq.n	8004252 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041c8:	e043      	b.n	8004252 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ce:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041d2:	d140      	bne.n	8004256 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041d8:	e03d      	b.n	8004256 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041e2:	d121      	bne.n	8004228 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	2b03      	cmp	r3, #3
 80041e8:	d837      	bhi.n	800425a <DMA_CheckFifoParam+0xda>
 80041ea:	a201      	add	r2, pc, #4	@ (adr r2, 80041f0 <DMA_CheckFifoParam+0x70>)
 80041ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041f0:	08004201 	.word	0x08004201
 80041f4:	08004207 	.word	0x08004207
 80041f8:	08004201 	.word	0x08004201
 80041fc:	08004219 	.word	0x08004219
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	73fb      	strb	r3, [r7, #15]
      break;
 8004204:	e030      	b.n	8004268 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800420a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d025      	beq.n	800425e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004216:	e022      	b.n	800425e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800421c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004220:	d11f      	bne.n	8004262 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004226:	e01c      	b.n	8004262 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	2b02      	cmp	r3, #2
 800422c:	d903      	bls.n	8004236 <DMA_CheckFifoParam+0xb6>
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	2b03      	cmp	r3, #3
 8004232:	d003      	beq.n	800423c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004234:	e018      	b.n	8004268 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	73fb      	strb	r3, [r7, #15]
      break;
 800423a:	e015      	b.n	8004268 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004240:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00e      	beq.n	8004266 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	73fb      	strb	r3, [r7, #15]
      break;
 800424c:	e00b      	b.n	8004266 <DMA_CheckFifoParam+0xe6>
      break;
 800424e:	bf00      	nop
 8004250:	e00a      	b.n	8004268 <DMA_CheckFifoParam+0xe8>
      break;
 8004252:	bf00      	nop
 8004254:	e008      	b.n	8004268 <DMA_CheckFifoParam+0xe8>
      break;
 8004256:	bf00      	nop
 8004258:	e006      	b.n	8004268 <DMA_CheckFifoParam+0xe8>
      break;
 800425a:	bf00      	nop
 800425c:	e004      	b.n	8004268 <DMA_CheckFifoParam+0xe8>
      break;
 800425e:	bf00      	nop
 8004260:	e002      	b.n	8004268 <DMA_CheckFifoParam+0xe8>
      break;   
 8004262:	bf00      	nop
 8004264:	e000      	b.n	8004268 <DMA_CheckFifoParam+0xe8>
      break;
 8004266:	bf00      	nop
    }
  } 
  
  return status; 
 8004268:	7bfb      	ldrb	r3, [r7, #15]
}
 800426a:	4618      	mov	r0, r3
 800426c:	3714      	adds	r7, #20
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop

08004278 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004278:	b480      	push	{r7}
 800427a:	b089      	sub	sp, #36	@ 0x24
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004282:	2300      	movs	r3, #0
 8004284:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004286:	2300      	movs	r3, #0
 8004288:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800428a:	2300      	movs	r3, #0
 800428c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800428e:	2300      	movs	r3, #0
 8004290:	61fb      	str	r3, [r7, #28]
 8004292:	e159      	b.n	8004548 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004294:	2201      	movs	r2, #1
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	fa02 f303 	lsl.w	r3, r2, r3
 800429c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	4013      	ands	r3, r2
 80042a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	429a      	cmp	r2, r3
 80042ae:	f040 8148 	bne.w	8004542 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f003 0303 	and.w	r3, r3, #3
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d005      	beq.n	80042ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d130      	bne.n	800432c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80042d0:	69fb      	ldr	r3, [r7, #28]
 80042d2:	005b      	lsls	r3, r3, #1
 80042d4:	2203      	movs	r2, #3
 80042d6:	fa02 f303 	lsl.w	r3, r2, r3
 80042da:	43db      	mvns	r3, r3
 80042dc:	69ba      	ldr	r2, [r7, #24]
 80042de:	4013      	ands	r3, r2
 80042e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	68da      	ldr	r2, [r3, #12]
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	005b      	lsls	r3, r3, #1
 80042ea:	fa02 f303 	lsl.w	r3, r2, r3
 80042ee:	69ba      	ldr	r2, [r7, #24]
 80042f0:	4313      	orrs	r3, r2
 80042f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	69ba      	ldr	r2, [r7, #24]
 80042f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004300:	2201      	movs	r2, #1
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	fa02 f303 	lsl.w	r3, r2, r3
 8004308:	43db      	mvns	r3, r3
 800430a:	69ba      	ldr	r2, [r7, #24]
 800430c:	4013      	ands	r3, r2
 800430e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	091b      	lsrs	r3, r3, #4
 8004316:	f003 0201 	and.w	r2, r3, #1
 800431a:	69fb      	ldr	r3, [r7, #28]
 800431c:	fa02 f303 	lsl.w	r3, r2, r3
 8004320:	69ba      	ldr	r2, [r7, #24]
 8004322:	4313      	orrs	r3, r2
 8004324:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	f003 0303 	and.w	r3, r3, #3
 8004334:	2b03      	cmp	r3, #3
 8004336:	d017      	beq.n	8004368 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	005b      	lsls	r3, r3, #1
 8004342:	2203      	movs	r2, #3
 8004344:	fa02 f303 	lsl.w	r3, r2, r3
 8004348:	43db      	mvns	r3, r3
 800434a:	69ba      	ldr	r2, [r7, #24]
 800434c:	4013      	ands	r3, r2
 800434e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	689a      	ldr	r2, [r3, #8]
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	005b      	lsls	r3, r3, #1
 8004358:	fa02 f303 	lsl.w	r3, r2, r3
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	4313      	orrs	r3, r2
 8004360:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	69ba      	ldr	r2, [r7, #24]
 8004366:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f003 0303 	and.w	r3, r3, #3
 8004370:	2b02      	cmp	r3, #2
 8004372:	d123      	bne.n	80043bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	08da      	lsrs	r2, r3, #3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	3208      	adds	r2, #8
 800437c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004380:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	f003 0307 	and.w	r3, r3, #7
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	220f      	movs	r2, #15
 800438c:	fa02 f303 	lsl.w	r3, r2, r3
 8004390:	43db      	mvns	r3, r3
 8004392:	69ba      	ldr	r2, [r7, #24]
 8004394:	4013      	ands	r3, r2
 8004396:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	691a      	ldr	r2, [r3, #16]
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	f003 0307 	and.w	r3, r3, #7
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	fa02 f303 	lsl.w	r3, r2, r3
 80043a8:	69ba      	ldr	r2, [r7, #24]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	08da      	lsrs	r2, r3, #3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	3208      	adds	r2, #8
 80043b6:	69b9      	ldr	r1, [r7, #24]
 80043b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	005b      	lsls	r3, r3, #1
 80043c6:	2203      	movs	r2, #3
 80043c8:	fa02 f303 	lsl.w	r3, r2, r3
 80043cc:	43db      	mvns	r3, r3
 80043ce:	69ba      	ldr	r2, [r7, #24]
 80043d0:	4013      	ands	r3, r2
 80043d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f003 0203 	and.w	r2, r3, #3
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	005b      	lsls	r3, r3, #1
 80043e0:	fa02 f303 	lsl.w	r3, r2, r3
 80043e4:	69ba      	ldr	r2, [r7, #24]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	69ba      	ldr	r2, [r7, #24]
 80043ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	f000 80a2 	beq.w	8004542 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043fe:	2300      	movs	r3, #0
 8004400:	60fb      	str	r3, [r7, #12]
 8004402:	4b57      	ldr	r3, [pc, #348]	@ (8004560 <HAL_GPIO_Init+0x2e8>)
 8004404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004406:	4a56      	ldr	r2, [pc, #344]	@ (8004560 <HAL_GPIO_Init+0x2e8>)
 8004408:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800440c:	6453      	str	r3, [r2, #68]	@ 0x44
 800440e:	4b54      	ldr	r3, [pc, #336]	@ (8004560 <HAL_GPIO_Init+0x2e8>)
 8004410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004412:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004416:	60fb      	str	r3, [r7, #12]
 8004418:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800441a:	4a52      	ldr	r2, [pc, #328]	@ (8004564 <HAL_GPIO_Init+0x2ec>)
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	089b      	lsrs	r3, r3, #2
 8004420:	3302      	adds	r3, #2
 8004422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004426:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	f003 0303 	and.w	r3, r3, #3
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	220f      	movs	r2, #15
 8004432:	fa02 f303 	lsl.w	r3, r2, r3
 8004436:	43db      	mvns	r3, r3
 8004438:	69ba      	ldr	r2, [r7, #24]
 800443a:	4013      	ands	r3, r2
 800443c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a49      	ldr	r2, [pc, #292]	@ (8004568 <HAL_GPIO_Init+0x2f0>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d019      	beq.n	800447a <HAL_GPIO_Init+0x202>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	4a48      	ldr	r2, [pc, #288]	@ (800456c <HAL_GPIO_Init+0x2f4>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d013      	beq.n	8004476 <HAL_GPIO_Init+0x1fe>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a47      	ldr	r2, [pc, #284]	@ (8004570 <HAL_GPIO_Init+0x2f8>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d00d      	beq.n	8004472 <HAL_GPIO_Init+0x1fa>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a46      	ldr	r2, [pc, #280]	@ (8004574 <HAL_GPIO_Init+0x2fc>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d007      	beq.n	800446e <HAL_GPIO_Init+0x1f6>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4a45      	ldr	r2, [pc, #276]	@ (8004578 <HAL_GPIO_Init+0x300>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d101      	bne.n	800446a <HAL_GPIO_Init+0x1f2>
 8004466:	2304      	movs	r3, #4
 8004468:	e008      	b.n	800447c <HAL_GPIO_Init+0x204>
 800446a:	2307      	movs	r3, #7
 800446c:	e006      	b.n	800447c <HAL_GPIO_Init+0x204>
 800446e:	2303      	movs	r3, #3
 8004470:	e004      	b.n	800447c <HAL_GPIO_Init+0x204>
 8004472:	2302      	movs	r3, #2
 8004474:	e002      	b.n	800447c <HAL_GPIO_Init+0x204>
 8004476:	2301      	movs	r3, #1
 8004478:	e000      	b.n	800447c <HAL_GPIO_Init+0x204>
 800447a:	2300      	movs	r3, #0
 800447c:	69fa      	ldr	r2, [r7, #28]
 800447e:	f002 0203 	and.w	r2, r2, #3
 8004482:	0092      	lsls	r2, r2, #2
 8004484:	4093      	lsls	r3, r2
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	4313      	orrs	r3, r2
 800448a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800448c:	4935      	ldr	r1, [pc, #212]	@ (8004564 <HAL_GPIO_Init+0x2ec>)
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	089b      	lsrs	r3, r3, #2
 8004492:	3302      	adds	r3, #2
 8004494:	69ba      	ldr	r2, [r7, #24]
 8004496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800449a:	4b38      	ldr	r3, [pc, #224]	@ (800457c <HAL_GPIO_Init+0x304>)
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	43db      	mvns	r3, r3
 80044a4:	69ba      	ldr	r2, [r7, #24]
 80044a6:	4013      	ands	r3, r2
 80044a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d003      	beq.n	80044be <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80044b6:	69ba      	ldr	r2, [r7, #24]
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80044be:	4a2f      	ldr	r2, [pc, #188]	@ (800457c <HAL_GPIO_Init+0x304>)
 80044c0:	69bb      	ldr	r3, [r7, #24]
 80044c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80044c4:	4b2d      	ldr	r3, [pc, #180]	@ (800457c <HAL_GPIO_Init+0x304>)
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	43db      	mvns	r3, r3
 80044ce:	69ba      	ldr	r2, [r7, #24]
 80044d0:	4013      	ands	r3, r2
 80044d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d003      	beq.n	80044e8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80044e0:	69ba      	ldr	r2, [r7, #24]
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80044e8:	4a24      	ldr	r2, [pc, #144]	@ (800457c <HAL_GPIO_Init+0x304>)
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80044ee:	4b23      	ldr	r3, [pc, #140]	@ (800457c <HAL_GPIO_Init+0x304>)
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	43db      	mvns	r3, r3
 80044f8:	69ba      	ldr	r2, [r7, #24]
 80044fa:	4013      	ands	r3, r2
 80044fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d003      	beq.n	8004512 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800450a:	69ba      	ldr	r2, [r7, #24]
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	4313      	orrs	r3, r2
 8004510:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004512:	4a1a      	ldr	r2, [pc, #104]	@ (800457c <HAL_GPIO_Init+0x304>)
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004518:	4b18      	ldr	r3, [pc, #96]	@ (800457c <HAL_GPIO_Init+0x304>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	43db      	mvns	r3, r3
 8004522:	69ba      	ldr	r2, [r7, #24]
 8004524:	4013      	ands	r3, r2
 8004526:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d003      	beq.n	800453c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004534:	69ba      	ldr	r2, [r7, #24]
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	4313      	orrs	r3, r2
 800453a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800453c:	4a0f      	ldr	r2, [pc, #60]	@ (800457c <HAL_GPIO_Init+0x304>)
 800453e:	69bb      	ldr	r3, [r7, #24]
 8004540:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	3301      	adds	r3, #1
 8004546:	61fb      	str	r3, [r7, #28]
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	2b0f      	cmp	r3, #15
 800454c:	f67f aea2 	bls.w	8004294 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004550:	bf00      	nop
 8004552:	bf00      	nop
 8004554:	3724      	adds	r7, #36	@ 0x24
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	40023800 	.word	0x40023800
 8004564:	40013800 	.word	0x40013800
 8004568:	40020000 	.word	0x40020000
 800456c:	40020400 	.word	0x40020400
 8004570:	40020800 	.word	0x40020800
 8004574:	40020c00 	.word	0x40020c00
 8004578:	40021000 	.word	0x40021000
 800457c:	40013c00 	.word	0x40013c00

08004580 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004580:	b480      	push	{r7}
 8004582:	b085      	sub	sp, #20
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	460b      	mov	r3, r1
 800458a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	691a      	ldr	r2, [r3, #16]
 8004590:	887b      	ldrh	r3, [r7, #2]
 8004592:	4013      	ands	r3, r2
 8004594:	2b00      	cmp	r3, #0
 8004596:	d002      	beq.n	800459e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004598:	2301      	movs	r3, #1
 800459a:	73fb      	strb	r3, [r7, #15]
 800459c:	e001      	b.n	80045a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800459e:	2300      	movs	r3, #0
 80045a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80045a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	3714      	adds	r7, #20
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	460b      	mov	r3, r1
 80045ba:	807b      	strh	r3, [r7, #2]
 80045bc:	4613      	mov	r3, r2
 80045be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80045c0:	787b      	ldrb	r3, [r7, #1]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045c6:	887a      	ldrh	r2, [r7, #2]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80045cc:	e003      	b.n	80045d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80045ce:	887b      	ldrh	r3, [r7, #2]
 80045d0:	041a      	lsls	r2, r3, #16
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	619a      	str	r2, [r3, #24]
}
 80045d6:	bf00      	nop
 80045d8:	370c      	adds	r7, #12
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
	...

080045e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d101      	bne.n	80045f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e267      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0301 	and.w	r3, r3, #1
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d075      	beq.n	80046ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004602:	4b88      	ldr	r3, [pc, #544]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	f003 030c 	and.w	r3, r3, #12
 800460a:	2b04      	cmp	r3, #4
 800460c:	d00c      	beq.n	8004628 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800460e:	4b85      	ldr	r3, [pc, #532]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004616:	2b08      	cmp	r3, #8
 8004618:	d112      	bne.n	8004640 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800461a:	4b82      	ldr	r3, [pc, #520]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004622:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004626:	d10b      	bne.n	8004640 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004628:	4b7e      	ldr	r3, [pc, #504]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004630:	2b00      	cmp	r3, #0
 8004632:	d05b      	beq.n	80046ec <HAL_RCC_OscConfig+0x108>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d157      	bne.n	80046ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e242      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004648:	d106      	bne.n	8004658 <HAL_RCC_OscConfig+0x74>
 800464a:	4b76      	ldr	r3, [pc, #472]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a75      	ldr	r2, [pc, #468]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004650:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004654:	6013      	str	r3, [r2, #0]
 8004656:	e01d      	b.n	8004694 <HAL_RCC_OscConfig+0xb0>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004660:	d10c      	bne.n	800467c <HAL_RCC_OscConfig+0x98>
 8004662:	4b70      	ldr	r3, [pc, #448]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a6f      	ldr	r2, [pc, #444]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004668:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800466c:	6013      	str	r3, [r2, #0]
 800466e:	4b6d      	ldr	r3, [pc, #436]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a6c      	ldr	r2, [pc, #432]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004674:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004678:	6013      	str	r3, [r2, #0]
 800467a:	e00b      	b.n	8004694 <HAL_RCC_OscConfig+0xb0>
 800467c:	4b69      	ldr	r3, [pc, #420]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a68      	ldr	r2, [pc, #416]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004682:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004686:	6013      	str	r3, [r2, #0]
 8004688:	4b66      	ldr	r3, [pc, #408]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a65      	ldr	r2, [pc, #404]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 800468e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004692:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d013      	beq.n	80046c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800469c:	f7fe fb56 	bl	8002d4c <HAL_GetTick>
 80046a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046a2:	e008      	b.n	80046b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046a4:	f7fe fb52 	bl	8002d4c <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2b64      	cmp	r3, #100	@ 0x64
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e207      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046b6:	4b5b      	ldr	r3, [pc, #364]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d0f0      	beq.n	80046a4 <HAL_RCC_OscConfig+0xc0>
 80046c2:	e014      	b.n	80046ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c4:	f7fe fb42 	bl	8002d4c <HAL_GetTick>
 80046c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046ca:	e008      	b.n	80046de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046cc:	f7fe fb3e 	bl	8002d4c <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b64      	cmp	r3, #100	@ 0x64
 80046d8:	d901      	bls.n	80046de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e1f3      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046de:	4b51      	ldr	r3, [pc, #324]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1f0      	bne.n	80046cc <HAL_RCC_OscConfig+0xe8>
 80046ea:	e000      	b.n	80046ee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0302 	and.w	r3, r3, #2
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d063      	beq.n	80047c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80046fa:	4b4a      	ldr	r3, [pc, #296]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	f003 030c 	and.w	r3, r3, #12
 8004702:	2b00      	cmp	r3, #0
 8004704:	d00b      	beq.n	800471e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004706:	4b47      	ldr	r3, [pc, #284]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800470e:	2b08      	cmp	r3, #8
 8004710:	d11c      	bne.n	800474c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004712:	4b44      	ldr	r3, [pc, #272]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d116      	bne.n	800474c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800471e:	4b41      	ldr	r3, [pc, #260]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d005      	beq.n	8004736 <HAL_RCC_OscConfig+0x152>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	2b01      	cmp	r3, #1
 8004730:	d001      	beq.n	8004736 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e1c7      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004736:	4b3b      	ldr	r3, [pc, #236]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	691b      	ldr	r3, [r3, #16]
 8004742:	00db      	lsls	r3, r3, #3
 8004744:	4937      	ldr	r1, [pc, #220]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004746:	4313      	orrs	r3, r2
 8004748:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800474a:	e03a      	b.n	80047c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d020      	beq.n	8004796 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004754:	4b34      	ldr	r3, [pc, #208]	@ (8004828 <HAL_RCC_OscConfig+0x244>)
 8004756:	2201      	movs	r2, #1
 8004758:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800475a:	f7fe faf7 	bl	8002d4c <HAL_GetTick>
 800475e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004760:	e008      	b.n	8004774 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004762:	f7fe faf3 	bl	8002d4c <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	2b02      	cmp	r3, #2
 800476e:	d901      	bls.n	8004774 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	e1a8      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004774:	4b2b      	ldr	r3, [pc, #172]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0302 	and.w	r3, r3, #2
 800477c:	2b00      	cmp	r3, #0
 800477e:	d0f0      	beq.n	8004762 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004780:	4b28      	ldr	r3, [pc, #160]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	691b      	ldr	r3, [r3, #16]
 800478c:	00db      	lsls	r3, r3, #3
 800478e:	4925      	ldr	r1, [pc, #148]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 8004790:	4313      	orrs	r3, r2
 8004792:	600b      	str	r3, [r1, #0]
 8004794:	e015      	b.n	80047c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004796:	4b24      	ldr	r3, [pc, #144]	@ (8004828 <HAL_RCC_OscConfig+0x244>)
 8004798:	2200      	movs	r2, #0
 800479a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479c:	f7fe fad6 	bl	8002d4c <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047a4:	f7fe fad2 	bl	8002d4c <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e187      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047b6:	4b1b      	ldr	r3, [pc, #108]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0302 	and.w	r3, r3, #2
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1f0      	bne.n	80047a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 0308 	and.w	r3, r3, #8
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d036      	beq.n	800483c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d016      	beq.n	8004804 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047d6:	4b15      	ldr	r3, [pc, #84]	@ (800482c <HAL_RCC_OscConfig+0x248>)
 80047d8:	2201      	movs	r2, #1
 80047da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047dc:	f7fe fab6 	bl	8002d4c <HAL_GetTick>
 80047e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047e2:	e008      	b.n	80047f6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047e4:	f7fe fab2 	bl	8002d4c <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d901      	bls.n	80047f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e167      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047f6:	4b0b      	ldr	r3, [pc, #44]	@ (8004824 <HAL_RCC_OscConfig+0x240>)
 80047f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d0f0      	beq.n	80047e4 <HAL_RCC_OscConfig+0x200>
 8004802:	e01b      	b.n	800483c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004804:	4b09      	ldr	r3, [pc, #36]	@ (800482c <HAL_RCC_OscConfig+0x248>)
 8004806:	2200      	movs	r2, #0
 8004808:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800480a:	f7fe fa9f 	bl	8002d4c <HAL_GetTick>
 800480e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004810:	e00e      	b.n	8004830 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004812:	f7fe fa9b 	bl	8002d4c <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	2b02      	cmp	r3, #2
 800481e:	d907      	bls.n	8004830 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	e150      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
 8004824:	40023800 	.word	0x40023800
 8004828:	42470000 	.word	0x42470000
 800482c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004830:	4b88      	ldr	r3, [pc, #544]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004832:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004834:	f003 0302 	and.w	r3, r3, #2
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1ea      	bne.n	8004812 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0304 	and.w	r3, r3, #4
 8004844:	2b00      	cmp	r3, #0
 8004846:	f000 8097 	beq.w	8004978 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800484a:	2300      	movs	r3, #0
 800484c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800484e:	4b81      	ldr	r3, [pc, #516]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d10f      	bne.n	800487a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800485a:	2300      	movs	r3, #0
 800485c:	60bb      	str	r3, [r7, #8]
 800485e:	4b7d      	ldr	r3, [pc, #500]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004862:	4a7c      	ldr	r2, [pc, #496]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004864:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004868:	6413      	str	r3, [r2, #64]	@ 0x40
 800486a:	4b7a      	ldr	r3, [pc, #488]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 800486c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800486e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004872:	60bb      	str	r3, [r7, #8]
 8004874:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004876:	2301      	movs	r3, #1
 8004878:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800487a:	4b77      	ldr	r3, [pc, #476]	@ (8004a58 <HAL_RCC_OscConfig+0x474>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004882:	2b00      	cmp	r3, #0
 8004884:	d118      	bne.n	80048b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004886:	4b74      	ldr	r3, [pc, #464]	@ (8004a58 <HAL_RCC_OscConfig+0x474>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a73      	ldr	r2, [pc, #460]	@ (8004a58 <HAL_RCC_OscConfig+0x474>)
 800488c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004890:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004892:	f7fe fa5b 	bl	8002d4c <HAL_GetTick>
 8004896:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004898:	e008      	b.n	80048ac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800489a:	f7fe fa57 	bl	8002d4c <HAL_GetTick>
 800489e:	4602      	mov	r2, r0
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	2b02      	cmp	r3, #2
 80048a6:	d901      	bls.n	80048ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80048a8:	2303      	movs	r3, #3
 80048aa:	e10c      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ac:	4b6a      	ldr	r3, [pc, #424]	@ (8004a58 <HAL_RCC_OscConfig+0x474>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d0f0      	beq.n	800489a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d106      	bne.n	80048ce <HAL_RCC_OscConfig+0x2ea>
 80048c0:	4b64      	ldr	r3, [pc, #400]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048c4:	4a63      	ldr	r2, [pc, #396]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048c6:	f043 0301 	orr.w	r3, r3, #1
 80048ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80048cc:	e01c      	b.n	8004908 <HAL_RCC_OscConfig+0x324>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	2b05      	cmp	r3, #5
 80048d4:	d10c      	bne.n	80048f0 <HAL_RCC_OscConfig+0x30c>
 80048d6:	4b5f      	ldr	r3, [pc, #380]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048da:	4a5e      	ldr	r2, [pc, #376]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048dc:	f043 0304 	orr.w	r3, r3, #4
 80048e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80048e2:	4b5c      	ldr	r3, [pc, #368]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048e6:	4a5b      	ldr	r2, [pc, #364]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048e8:	f043 0301 	orr.w	r3, r3, #1
 80048ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80048ee:	e00b      	b.n	8004908 <HAL_RCC_OscConfig+0x324>
 80048f0:	4b58      	ldr	r3, [pc, #352]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048f4:	4a57      	ldr	r2, [pc, #348]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048f6:	f023 0301 	bic.w	r3, r3, #1
 80048fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80048fc:	4b55      	ldr	r3, [pc, #340]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004900:	4a54      	ldr	r2, [pc, #336]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004902:	f023 0304 	bic.w	r3, r3, #4
 8004906:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d015      	beq.n	800493c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004910:	f7fe fa1c 	bl	8002d4c <HAL_GetTick>
 8004914:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004916:	e00a      	b.n	800492e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004918:	f7fe fa18 	bl	8002d4c <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004926:	4293      	cmp	r3, r2
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e0cb      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800492e:	4b49      	ldr	r3, [pc, #292]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004930:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004932:	f003 0302 	and.w	r3, r3, #2
 8004936:	2b00      	cmp	r3, #0
 8004938:	d0ee      	beq.n	8004918 <HAL_RCC_OscConfig+0x334>
 800493a:	e014      	b.n	8004966 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800493c:	f7fe fa06 	bl	8002d4c <HAL_GetTick>
 8004940:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004942:	e00a      	b.n	800495a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004944:	f7fe fa02 	bl	8002d4c <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004952:	4293      	cmp	r3, r2
 8004954:	d901      	bls.n	800495a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e0b5      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800495a:	4b3e      	ldr	r3, [pc, #248]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 800495c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1ee      	bne.n	8004944 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004966:	7dfb      	ldrb	r3, [r7, #23]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d105      	bne.n	8004978 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800496c:	4b39      	ldr	r3, [pc, #228]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 800496e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004970:	4a38      	ldr	r2, [pc, #224]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004972:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004976:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	699b      	ldr	r3, [r3, #24]
 800497c:	2b00      	cmp	r3, #0
 800497e:	f000 80a1 	beq.w	8004ac4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004982:	4b34      	ldr	r3, [pc, #208]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	f003 030c 	and.w	r3, r3, #12
 800498a:	2b08      	cmp	r3, #8
 800498c:	d05c      	beq.n	8004a48 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	2b02      	cmp	r3, #2
 8004994:	d141      	bne.n	8004a1a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004996:	4b31      	ldr	r3, [pc, #196]	@ (8004a5c <HAL_RCC_OscConfig+0x478>)
 8004998:	2200      	movs	r2, #0
 800499a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800499c:	f7fe f9d6 	bl	8002d4c <HAL_GetTick>
 80049a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049a2:	e008      	b.n	80049b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049a4:	f7fe f9d2 	bl	8002d4c <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e087      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049b6:	4b27      	ldr	r3, [pc, #156]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1f0      	bne.n	80049a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	69da      	ldr	r2, [r3, #28]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a1b      	ldr	r3, [r3, #32]
 80049ca:	431a      	orrs	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d0:	019b      	lsls	r3, r3, #6
 80049d2:	431a      	orrs	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049d8:	085b      	lsrs	r3, r3, #1
 80049da:	3b01      	subs	r3, #1
 80049dc:	041b      	lsls	r3, r3, #16
 80049de:	431a      	orrs	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049e4:	061b      	lsls	r3, r3, #24
 80049e6:	491b      	ldr	r1, [pc, #108]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 80049e8:	4313      	orrs	r3, r2
 80049ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049ec:	4b1b      	ldr	r3, [pc, #108]	@ (8004a5c <HAL_RCC_OscConfig+0x478>)
 80049ee:	2201      	movs	r2, #1
 80049f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049f2:	f7fe f9ab 	bl	8002d4c <HAL_GetTick>
 80049f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049f8:	e008      	b.n	8004a0c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049fa:	f7fe f9a7 	bl	8002d4c <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d901      	bls.n	8004a0c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e05c      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a0c:	4b11      	ldr	r3, [pc, #68]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d0f0      	beq.n	80049fa <HAL_RCC_OscConfig+0x416>
 8004a18:	e054      	b.n	8004ac4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a1a:	4b10      	ldr	r3, [pc, #64]	@ (8004a5c <HAL_RCC_OscConfig+0x478>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a20:	f7fe f994 	bl	8002d4c <HAL_GetTick>
 8004a24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a26:	e008      	b.n	8004a3a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a28:	f7fe f990 	bl	8002d4c <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e045      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a3a:	4b06      	ldr	r3, [pc, #24]	@ (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d1f0      	bne.n	8004a28 <HAL_RCC_OscConfig+0x444>
 8004a46:	e03d      	b.n	8004ac4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d107      	bne.n	8004a60 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e038      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
 8004a54:	40023800 	.word	0x40023800
 8004a58:	40007000 	.word	0x40007000
 8004a5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a60:	4b1b      	ldr	r3, [pc, #108]	@ (8004ad0 <HAL_RCC_OscConfig+0x4ec>)
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	699b      	ldr	r3, [r3, #24]
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d028      	beq.n	8004ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d121      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d11a      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004a90:	4013      	ands	r3, r2
 8004a92:	687a      	ldr	r2, [r7, #4]
 8004a94:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004a96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d111      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa6:	085b      	lsrs	r3, r3, #1
 8004aa8:	3b01      	subs	r3, #1
 8004aaa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d107      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d001      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e000      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3718      	adds	r7, #24
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	40023800 	.word	0x40023800

08004ad4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b084      	sub	sp, #16
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d101      	bne.n	8004ae8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e0cc      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ae8:	4b68      	ldr	r3, [pc, #416]	@ (8004c8c <HAL_RCC_ClockConfig+0x1b8>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0307 	and.w	r3, r3, #7
 8004af0:	683a      	ldr	r2, [r7, #0]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d90c      	bls.n	8004b10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004af6:	4b65      	ldr	r3, [pc, #404]	@ (8004c8c <HAL_RCC_ClockConfig+0x1b8>)
 8004af8:	683a      	ldr	r2, [r7, #0]
 8004afa:	b2d2      	uxtb	r2, r2
 8004afc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004afe:	4b63      	ldr	r3, [pc, #396]	@ (8004c8c <HAL_RCC_ClockConfig+0x1b8>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0307 	and.w	r3, r3, #7
 8004b06:	683a      	ldr	r2, [r7, #0]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d001      	beq.n	8004b10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e0b8      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 0302 	and.w	r3, r3, #2
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d020      	beq.n	8004b5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0304 	and.w	r3, r3, #4
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d005      	beq.n	8004b34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b28:	4b59      	ldr	r3, [pc, #356]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	4a58      	ldr	r2, [pc, #352]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004b32:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0308 	and.w	r3, r3, #8
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d005      	beq.n	8004b4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b40:	4b53      	ldr	r3, [pc, #332]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	4a52      	ldr	r2, [pc, #328]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b46:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004b4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b4c:	4b50      	ldr	r3, [pc, #320]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	494d      	ldr	r1, [pc, #308]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0301 	and.w	r3, r3, #1
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d044      	beq.n	8004bf4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d107      	bne.n	8004b82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b72:	4b47      	ldr	r3, [pc, #284]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d119      	bne.n	8004bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e07f      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d003      	beq.n	8004b92 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b8e:	2b03      	cmp	r3, #3
 8004b90:	d107      	bne.n	8004ba2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b92:	4b3f      	ldr	r3, [pc, #252]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d109      	bne.n	8004bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e06f      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ba2:	4b3b      	ldr	r3, [pc, #236]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d101      	bne.n	8004bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e067      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004bb2:	4b37      	ldr	r3, [pc, #220]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f023 0203 	bic.w	r2, r3, #3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	4934      	ldr	r1, [pc, #208]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004bc4:	f7fe f8c2 	bl	8002d4c <HAL_GetTick>
 8004bc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bca:	e00a      	b.n	8004be2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bcc:	f7fe f8be 	bl	8002d4c <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e04f      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004be2:	4b2b      	ldr	r3, [pc, #172]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	f003 020c 	and.w	r2, r3, #12
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d1eb      	bne.n	8004bcc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bf4:	4b25      	ldr	r3, [pc, #148]	@ (8004c8c <HAL_RCC_ClockConfig+0x1b8>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0307 	and.w	r3, r3, #7
 8004bfc:	683a      	ldr	r2, [r7, #0]
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d20c      	bcs.n	8004c1c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c02:	4b22      	ldr	r3, [pc, #136]	@ (8004c8c <HAL_RCC_ClockConfig+0x1b8>)
 8004c04:	683a      	ldr	r2, [r7, #0]
 8004c06:	b2d2      	uxtb	r2, r2
 8004c08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c0a:	4b20      	ldr	r3, [pc, #128]	@ (8004c8c <HAL_RCC_ClockConfig+0x1b8>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0307 	and.w	r3, r3, #7
 8004c12:	683a      	ldr	r2, [r7, #0]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d001      	beq.n	8004c1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e032      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d008      	beq.n	8004c3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c28:	4b19      	ldr	r3, [pc, #100]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	4916      	ldr	r1, [pc, #88]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004c36:	4313      	orrs	r3, r2
 8004c38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0308 	and.w	r3, r3, #8
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d009      	beq.n	8004c5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c46:	4b12      	ldr	r3, [pc, #72]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	00db      	lsls	r3, r3, #3
 8004c54:	490e      	ldr	r1, [pc, #56]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004c56:	4313      	orrs	r3, r2
 8004c58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c5a:	f000 f821 	bl	8004ca0 <HAL_RCC_GetSysClockFreq>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	4b0b      	ldr	r3, [pc, #44]	@ (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	091b      	lsrs	r3, r3, #4
 8004c66:	f003 030f 	and.w	r3, r3, #15
 8004c6a:	490a      	ldr	r1, [pc, #40]	@ (8004c94 <HAL_RCC_ClockConfig+0x1c0>)
 8004c6c:	5ccb      	ldrb	r3, [r1, r3]
 8004c6e:	fa22 f303 	lsr.w	r3, r2, r3
 8004c72:	4a09      	ldr	r2, [pc, #36]	@ (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004c74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004c76:	4b09      	ldr	r3, [pc, #36]	@ (8004c9c <HAL_RCC_ClockConfig+0x1c8>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f7fe f822 	bl	8002cc4 <HAL_InitTick>

  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3710      	adds	r7, #16
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	bf00      	nop
 8004c8c:	40023c00 	.word	0x40023c00
 8004c90:	40023800 	.word	0x40023800
 8004c94:	0800a318 	.word	0x0800a318
 8004c98:	20000004 	.word	0x20000004
 8004c9c:	20000008 	.word	0x20000008

08004ca0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ca0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ca4:	b090      	sub	sp, #64	@ 0x40
 8004ca6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004cac:	2300      	movs	r3, #0
 8004cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004cb8:	4b59      	ldr	r3, [pc, #356]	@ (8004e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f003 030c 	and.w	r3, r3, #12
 8004cc0:	2b08      	cmp	r3, #8
 8004cc2:	d00d      	beq.n	8004ce0 <HAL_RCC_GetSysClockFreq+0x40>
 8004cc4:	2b08      	cmp	r3, #8
 8004cc6:	f200 80a1 	bhi.w	8004e0c <HAL_RCC_GetSysClockFreq+0x16c>
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d002      	beq.n	8004cd4 <HAL_RCC_GetSysClockFreq+0x34>
 8004cce:	2b04      	cmp	r3, #4
 8004cd0:	d003      	beq.n	8004cda <HAL_RCC_GetSysClockFreq+0x3a>
 8004cd2:	e09b      	b.n	8004e0c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004cd4:	4b53      	ldr	r3, [pc, #332]	@ (8004e24 <HAL_RCC_GetSysClockFreq+0x184>)
 8004cd6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004cd8:	e09b      	b.n	8004e12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004cda:	4b53      	ldr	r3, [pc, #332]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0x188>)
 8004cdc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004cde:	e098      	b.n	8004e12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ce0:	4b4f      	ldr	r3, [pc, #316]	@ (8004e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ce8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cea:	4b4d      	ldr	r3, [pc, #308]	@ (8004e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d028      	beq.n	8004d48 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cf6:	4b4a      	ldr	r3, [pc, #296]	@ (8004e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	099b      	lsrs	r3, r3, #6
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	623b      	str	r3, [r7, #32]
 8004d00:	627a      	str	r2, [r7, #36]	@ 0x24
 8004d02:	6a3b      	ldr	r3, [r7, #32]
 8004d04:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004d08:	2100      	movs	r1, #0
 8004d0a:	4b47      	ldr	r3, [pc, #284]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d0c:	fb03 f201 	mul.w	r2, r3, r1
 8004d10:	2300      	movs	r3, #0
 8004d12:	fb00 f303 	mul.w	r3, r0, r3
 8004d16:	4413      	add	r3, r2
 8004d18:	4a43      	ldr	r2, [pc, #268]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0x188>)
 8004d1a:	fba0 1202 	umull	r1, r2, r0, r2
 8004d1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d20:	460a      	mov	r2, r1
 8004d22:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004d24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d26:	4413      	add	r3, r2
 8004d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	61bb      	str	r3, [r7, #24]
 8004d30:	61fa      	str	r2, [r7, #28]
 8004d32:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d36:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004d3a:	f7fb ffad 	bl	8000c98 <__aeabi_uldivmod>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	460b      	mov	r3, r1
 8004d42:	4613      	mov	r3, r2
 8004d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d46:	e053      	b.n	8004df0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d48:	4b35      	ldr	r3, [pc, #212]	@ (8004e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	099b      	lsrs	r3, r3, #6
 8004d4e:	2200      	movs	r2, #0
 8004d50:	613b      	str	r3, [r7, #16]
 8004d52:	617a      	str	r2, [r7, #20]
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004d5a:	f04f 0b00 	mov.w	fp, #0
 8004d5e:	4652      	mov	r2, sl
 8004d60:	465b      	mov	r3, fp
 8004d62:	f04f 0000 	mov.w	r0, #0
 8004d66:	f04f 0100 	mov.w	r1, #0
 8004d6a:	0159      	lsls	r1, r3, #5
 8004d6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d70:	0150      	lsls	r0, r2, #5
 8004d72:	4602      	mov	r2, r0
 8004d74:	460b      	mov	r3, r1
 8004d76:	ebb2 080a 	subs.w	r8, r2, sl
 8004d7a:	eb63 090b 	sbc.w	r9, r3, fp
 8004d7e:	f04f 0200 	mov.w	r2, #0
 8004d82:	f04f 0300 	mov.w	r3, #0
 8004d86:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004d8a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004d8e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004d92:	ebb2 0408 	subs.w	r4, r2, r8
 8004d96:	eb63 0509 	sbc.w	r5, r3, r9
 8004d9a:	f04f 0200 	mov.w	r2, #0
 8004d9e:	f04f 0300 	mov.w	r3, #0
 8004da2:	00eb      	lsls	r3, r5, #3
 8004da4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004da8:	00e2      	lsls	r2, r4, #3
 8004daa:	4614      	mov	r4, r2
 8004dac:	461d      	mov	r5, r3
 8004dae:	eb14 030a 	adds.w	r3, r4, sl
 8004db2:	603b      	str	r3, [r7, #0]
 8004db4:	eb45 030b 	adc.w	r3, r5, fp
 8004db8:	607b      	str	r3, [r7, #4]
 8004dba:	f04f 0200 	mov.w	r2, #0
 8004dbe:	f04f 0300 	mov.w	r3, #0
 8004dc2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004dc6:	4629      	mov	r1, r5
 8004dc8:	028b      	lsls	r3, r1, #10
 8004dca:	4621      	mov	r1, r4
 8004dcc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004dd0:	4621      	mov	r1, r4
 8004dd2:	028a      	lsls	r2, r1, #10
 8004dd4:	4610      	mov	r0, r2
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dda:	2200      	movs	r2, #0
 8004ddc:	60bb      	str	r3, [r7, #8]
 8004dde:	60fa      	str	r2, [r7, #12]
 8004de0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004de4:	f7fb ff58 	bl	8000c98 <__aeabi_uldivmod>
 8004de8:	4602      	mov	r2, r0
 8004dea:	460b      	mov	r3, r1
 8004dec:	4613      	mov	r3, r2
 8004dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004df0:	4b0b      	ldr	r3, [pc, #44]	@ (8004e20 <HAL_RCC_GetSysClockFreq+0x180>)
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	0c1b      	lsrs	r3, r3, #16
 8004df6:	f003 0303 	and.w	r3, r3, #3
 8004dfa:	3301      	adds	r3, #1
 8004dfc:	005b      	lsls	r3, r3, #1
 8004dfe:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004e00:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e08:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004e0a:	e002      	b.n	8004e12 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e0c:	4b05      	ldr	r3, [pc, #20]	@ (8004e24 <HAL_RCC_GetSysClockFreq+0x184>)
 8004e0e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004e10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3740      	adds	r7, #64	@ 0x40
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e1e:	bf00      	nop
 8004e20:	40023800 	.word	0x40023800
 8004e24:	00f42400 	.word	0x00f42400
 8004e28:	01312d00 	.word	0x01312d00

08004e2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e30:	4b03      	ldr	r3, [pc, #12]	@ (8004e40 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e32:	681b      	ldr	r3, [r3, #0]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop
 8004e40:	20000004 	.word	0x20000004

08004e44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e48:	f7ff fff0 	bl	8004e2c <HAL_RCC_GetHCLKFreq>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	4b05      	ldr	r3, [pc, #20]	@ (8004e64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	0a9b      	lsrs	r3, r3, #10
 8004e54:	f003 0307 	and.w	r3, r3, #7
 8004e58:	4903      	ldr	r1, [pc, #12]	@ (8004e68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e5a:	5ccb      	ldrb	r3, [r1, r3]
 8004e5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	40023800 	.word	0x40023800
 8004e68:	0800a328 	.word	0x0800a328

08004e6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e70:	f7ff ffdc 	bl	8004e2c <HAL_RCC_GetHCLKFreq>
 8004e74:	4602      	mov	r2, r0
 8004e76:	4b05      	ldr	r3, [pc, #20]	@ (8004e8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	0b5b      	lsrs	r3, r3, #13
 8004e7c:	f003 0307 	and.w	r3, r3, #7
 8004e80:	4903      	ldr	r1, [pc, #12]	@ (8004e90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e82:	5ccb      	ldrb	r3, [r1, r3]
 8004e84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	40023800 	.word	0x40023800
 8004e90:	0800a328 	.word	0x0800a328

08004e94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d101      	bne.n	8004ea6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e041      	b.n	8004f2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d106      	bne.n	8004ec0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7fd fba4 	bl	8002608 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2202      	movs	r2, #2
 8004ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	3304      	adds	r3, #4
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	4610      	mov	r0, r2
 8004ed4:	f000 fd86 	bl	80059e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f28:	2300      	movs	r3, #0
}
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	3708      	adds	r7, #8
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
	...

08004f34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b085      	sub	sp, #20
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d001      	beq.n	8004f4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e044      	b.n	8004fd6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2202      	movs	r2, #2
 8004f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68da      	ldr	r2, [r3, #12]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f042 0201 	orr.w	r2, r2, #1
 8004f62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a1e      	ldr	r2, [pc, #120]	@ (8004fe4 <HAL_TIM_Base_Start_IT+0xb0>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d018      	beq.n	8004fa0 <HAL_TIM_Base_Start_IT+0x6c>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f76:	d013      	beq.n	8004fa0 <HAL_TIM_Base_Start_IT+0x6c>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a1a      	ldr	r2, [pc, #104]	@ (8004fe8 <HAL_TIM_Base_Start_IT+0xb4>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d00e      	beq.n	8004fa0 <HAL_TIM_Base_Start_IT+0x6c>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a19      	ldr	r2, [pc, #100]	@ (8004fec <HAL_TIM_Base_Start_IT+0xb8>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d009      	beq.n	8004fa0 <HAL_TIM_Base_Start_IT+0x6c>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a17      	ldr	r2, [pc, #92]	@ (8004ff0 <HAL_TIM_Base_Start_IT+0xbc>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d004      	beq.n	8004fa0 <HAL_TIM_Base_Start_IT+0x6c>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a16      	ldr	r2, [pc, #88]	@ (8004ff4 <HAL_TIM_Base_Start_IT+0xc0>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d111      	bne.n	8004fc4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	f003 0307 	and.w	r3, r3, #7
 8004faa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2b06      	cmp	r3, #6
 8004fb0:	d010      	beq.n	8004fd4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f042 0201 	orr.w	r2, r2, #1
 8004fc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fc2:	e007      	b.n	8004fd4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f042 0201 	orr.w	r2, r2, #1
 8004fd2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fd4:	2300      	movs	r3, #0
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3714      	adds	r7, #20
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	40010000 	.word	0x40010000
 8004fe8:	40000400 	.word	0x40000400
 8004fec:	40000800 	.word	0x40000800
 8004ff0:	40000c00 	.word	0x40000c00
 8004ff4:	40014000 	.word	0x40014000

08004ff8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e041      	b.n	800508e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b00      	cmp	r3, #0
 8005014:	d106      	bne.n	8005024 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 f839 	bl	8005096 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2202      	movs	r2, #2
 8005028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	3304      	adds	r3, #4
 8005034:	4619      	mov	r1, r3
 8005036:	4610      	mov	r0, r2
 8005038:	f000 fcd4 	bl	80059e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	4618      	mov	r0, r3
 8005090:	3708      	adds	r7, #8
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}

08005096 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005096:	b480      	push	{r7}
 8005098:	b083      	sub	sp, #12
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800509e:	bf00      	nop
 80050a0:	370c      	adds	r7, #12
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
	...

080050ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d109      	bne.n	80050d0 <HAL_TIM_PWM_Start+0x24>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	bf14      	ite	ne
 80050c8:	2301      	movne	r3, #1
 80050ca:	2300      	moveq	r3, #0
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	e022      	b.n	8005116 <HAL_TIM_PWM_Start+0x6a>
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	2b04      	cmp	r3, #4
 80050d4:	d109      	bne.n	80050ea <HAL_TIM_PWM_Start+0x3e>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	2b01      	cmp	r3, #1
 80050e0:	bf14      	ite	ne
 80050e2:	2301      	movne	r3, #1
 80050e4:	2300      	moveq	r3, #0
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	e015      	b.n	8005116 <HAL_TIM_PWM_Start+0x6a>
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	2b08      	cmp	r3, #8
 80050ee:	d109      	bne.n	8005104 <HAL_TIM_PWM_Start+0x58>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	bf14      	ite	ne
 80050fc:	2301      	movne	r3, #1
 80050fe:	2300      	moveq	r3, #0
 8005100:	b2db      	uxtb	r3, r3
 8005102:	e008      	b.n	8005116 <HAL_TIM_PWM_Start+0x6a>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800510a:	b2db      	uxtb	r3, r3
 800510c:	2b01      	cmp	r3, #1
 800510e:	bf14      	ite	ne
 8005110:	2301      	movne	r3, #1
 8005112:	2300      	moveq	r3, #0
 8005114:	b2db      	uxtb	r3, r3
 8005116:	2b00      	cmp	r3, #0
 8005118:	d001      	beq.n	800511e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e068      	b.n	80051f0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d104      	bne.n	800512e <HAL_TIM_PWM_Start+0x82>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2202      	movs	r2, #2
 8005128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800512c:	e013      	b.n	8005156 <HAL_TIM_PWM_Start+0xaa>
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	2b04      	cmp	r3, #4
 8005132:	d104      	bne.n	800513e <HAL_TIM_PWM_Start+0x92>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2202      	movs	r2, #2
 8005138:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800513c:	e00b      	b.n	8005156 <HAL_TIM_PWM_Start+0xaa>
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	2b08      	cmp	r3, #8
 8005142:	d104      	bne.n	800514e <HAL_TIM_PWM_Start+0xa2>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2202      	movs	r2, #2
 8005148:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800514c:	e003      	b.n	8005156 <HAL_TIM_PWM_Start+0xaa>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2202      	movs	r2, #2
 8005152:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2201      	movs	r2, #1
 800515c:	6839      	ldr	r1, [r7, #0]
 800515e:	4618      	mov	r0, r3
 8005160:	f000 fef2 	bl	8005f48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a23      	ldr	r2, [pc, #140]	@ (80051f8 <HAL_TIM_PWM_Start+0x14c>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d107      	bne.n	800517e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800517c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a1d      	ldr	r2, [pc, #116]	@ (80051f8 <HAL_TIM_PWM_Start+0x14c>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d018      	beq.n	80051ba <HAL_TIM_PWM_Start+0x10e>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005190:	d013      	beq.n	80051ba <HAL_TIM_PWM_Start+0x10e>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a19      	ldr	r2, [pc, #100]	@ (80051fc <HAL_TIM_PWM_Start+0x150>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d00e      	beq.n	80051ba <HAL_TIM_PWM_Start+0x10e>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a17      	ldr	r2, [pc, #92]	@ (8005200 <HAL_TIM_PWM_Start+0x154>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d009      	beq.n	80051ba <HAL_TIM_PWM_Start+0x10e>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a16      	ldr	r2, [pc, #88]	@ (8005204 <HAL_TIM_PWM_Start+0x158>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d004      	beq.n	80051ba <HAL_TIM_PWM_Start+0x10e>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a14      	ldr	r2, [pc, #80]	@ (8005208 <HAL_TIM_PWM_Start+0x15c>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d111      	bne.n	80051de <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f003 0307 	and.w	r3, r3, #7
 80051c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2b06      	cmp	r3, #6
 80051ca:	d010      	beq.n	80051ee <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f042 0201 	orr.w	r2, r2, #1
 80051da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051dc:	e007      	b.n	80051ee <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f042 0201 	orr.w	r2, r2, #1
 80051ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051ee:	2300      	movs	r3, #0
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3710      	adds	r7, #16
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	40010000 	.word	0x40010000
 80051fc:	40000400 	.word	0x40000400
 8005200:	40000800 	.word	0x40000800
 8005204:	40000c00 	.word	0x40000c00
 8005208:	40014000 	.word	0x40014000

0800520c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b086      	sub	sp, #24
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d101      	bne.n	8005220 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800521c:	2301      	movs	r3, #1
 800521e:	e097      	b.n	8005350 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005226:	b2db      	uxtb	r3, r3
 8005228:	2b00      	cmp	r3, #0
 800522a:	d106      	bne.n	800523a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f7fd fa2d 	bl	8002694 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2202      	movs	r2, #2
 800523e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	6812      	ldr	r2, [r2, #0]
 800524c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005250:	f023 0307 	bic.w	r3, r3, #7
 8005254:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	3304      	adds	r3, #4
 800525e:	4619      	mov	r1, r3
 8005260:	4610      	mov	r0, r2
 8005262:	f000 fbbf 	bl	80059e4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	699b      	ldr	r3, [r3, #24]
 8005274:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	6a1b      	ldr	r3, [r3, #32]
 800527c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	4313      	orrs	r3, r2
 8005286:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800528e:	f023 0303 	bic.w	r3, r3, #3
 8005292:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	689a      	ldr	r2, [r3, #8]
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	699b      	ldr	r3, [r3, #24]
 800529c:	021b      	lsls	r3, r3, #8
 800529e:	4313      	orrs	r3, r2
 80052a0:	693a      	ldr	r2, [r7, #16]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80052ac:	f023 030c 	bic.w	r3, r3, #12
 80052b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80052b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80052bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	68da      	ldr	r2, [r3, #12]
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	69db      	ldr	r3, [r3, #28]
 80052c6:	021b      	lsls	r3, r3, #8
 80052c8:	4313      	orrs	r3, r2
 80052ca:	693a      	ldr	r2, [r7, #16]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	691b      	ldr	r3, [r3, #16]
 80052d4:	011a      	lsls	r2, r3, #4
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	6a1b      	ldr	r3, [r3, #32]
 80052da:	031b      	lsls	r3, r3, #12
 80052dc:	4313      	orrs	r3, r2
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80052ea:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80052f2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	685a      	ldr	r2, [r3, #4]
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	695b      	ldr	r3, [r3, #20]
 80052fc:	011b      	lsls	r3, r3, #4
 80052fe:	4313      	orrs	r3, r2
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	4313      	orrs	r3, r2
 8005304:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	697a      	ldr	r2, [r7, #20]
 800530c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	693a      	ldr	r2, [r7, #16]
 8005314:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2201      	movs	r2, #1
 8005322:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2201      	movs	r2, #1
 800532a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2201      	movs	r2, #1
 8005332:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2201      	movs	r2, #1
 800533a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2201      	movs	r2, #1
 800534a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3718      	adds	r7, #24
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}

08005358 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b084      	sub	sp, #16
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005368:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005370:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005378:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005380:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d110      	bne.n	80053aa <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005388:	7bfb      	ldrb	r3, [r7, #15]
 800538a:	2b01      	cmp	r3, #1
 800538c:	d102      	bne.n	8005394 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800538e:	7b7b      	ldrb	r3, [r7, #13]
 8005390:	2b01      	cmp	r3, #1
 8005392:	d001      	beq.n	8005398 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	e089      	b.n	80054ac <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2202      	movs	r2, #2
 800539c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2202      	movs	r2, #2
 80053a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053a8:	e031      	b.n	800540e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	2b04      	cmp	r3, #4
 80053ae:	d110      	bne.n	80053d2 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80053b0:	7bbb      	ldrb	r3, [r7, #14]
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d102      	bne.n	80053bc <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80053b6:	7b3b      	ldrb	r3, [r7, #12]
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d001      	beq.n	80053c0 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	e075      	b.n	80054ac <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2202      	movs	r2, #2
 80053c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2202      	movs	r2, #2
 80053cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80053d0:	e01d      	b.n	800540e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80053d2:	7bfb      	ldrb	r3, [r7, #15]
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d108      	bne.n	80053ea <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80053d8:	7bbb      	ldrb	r3, [r7, #14]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d105      	bne.n	80053ea <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80053de:	7b7b      	ldrb	r3, [r7, #13]
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d102      	bne.n	80053ea <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80053e4:	7b3b      	ldrb	r3, [r7, #12]
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d001      	beq.n	80053ee <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e05e      	b.n	80054ac <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2202      	movs	r2, #2
 80053f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2202      	movs	r2, #2
 80053fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2202      	movs	r2, #2
 8005402:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2202      	movs	r2, #2
 800540a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d003      	beq.n	800541c <HAL_TIM_Encoder_Start_IT+0xc4>
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	2b04      	cmp	r3, #4
 8005418:	d010      	beq.n	800543c <HAL_TIM_Encoder_Start_IT+0xe4>
 800541a:	e01f      	b.n	800545c <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2201      	movs	r2, #1
 8005422:	2100      	movs	r1, #0
 8005424:	4618      	mov	r0, r3
 8005426:	f000 fd8f 	bl	8005f48 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	68da      	ldr	r2, [r3, #12]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f042 0202 	orr.w	r2, r2, #2
 8005438:	60da      	str	r2, [r3, #12]
      break;
 800543a:	e02e      	b.n	800549a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2201      	movs	r2, #1
 8005442:	2104      	movs	r1, #4
 8005444:	4618      	mov	r0, r3
 8005446:	f000 fd7f 	bl	8005f48 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68da      	ldr	r2, [r3, #12]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f042 0204 	orr.w	r2, r2, #4
 8005458:	60da      	str	r2, [r3, #12]
      break;
 800545a:	e01e      	b.n	800549a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2201      	movs	r2, #1
 8005462:	2100      	movs	r1, #0
 8005464:	4618      	mov	r0, r3
 8005466:	f000 fd6f 	bl	8005f48 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2201      	movs	r2, #1
 8005470:	2104      	movs	r1, #4
 8005472:	4618      	mov	r0, r3
 8005474:	f000 fd68 	bl	8005f48 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	68da      	ldr	r2, [r3, #12]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f042 0202 	orr.w	r2, r2, #2
 8005486:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68da      	ldr	r2, [r3, #12]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f042 0204 	orr.w	r2, r2, #4
 8005496:	60da      	str	r2, [r3, #12]
      break;
 8005498:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f042 0201 	orr.w	r2, r2, #1
 80054a8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3710      	adds	r7, #16
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	691b      	ldr	r3, [r3, #16]
 80054ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	f003 0302 	and.w	r3, r3, #2
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d020      	beq.n	8005518 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f003 0302 	and.w	r3, r3, #2
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d01b      	beq.n	8005518 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f06f 0202 	mvn.w	r2, #2
 80054e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2201      	movs	r2, #1
 80054ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	699b      	ldr	r3, [r3, #24]
 80054f6:	f003 0303 	and.w	r3, r3, #3
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d003      	beq.n	8005506 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f7fc f97a 	bl	80017f8 <HAL_TIM_IC_CaptureCallback>
 8005504:	e005      	b.n	8005512 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f000 fa4d 	bl	80059a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f000 fa54 	bl	80059ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	f003 0304 	and.w	r3, r3, #4
 800551e:	2b00      	cmp	r3, #0
 8005520:	d020      	beq.n	8005564 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f003 0304 	and.w	r3, r3, #4
 8005528:	2b00      	cmp	r3, #0
 800552a:	d01b      	beq.n	8005564 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f06f 0204 	mvn.w	r2, #4
 8005534:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2202      	movs	r2, #2
 800553a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	699b      	ldr	r3, [r3, #24]
 8005542:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005546:	2b00      	cmp	r3, #0
 8005548:	d003      	beq.n	8005552 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f7fc f954 	bl	80017f8 <HAL_TIM_IC_CaptureCallback>
 8005550:	e005      	b.n	800555e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f000 fa27 	bl	80059a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f000 fa2e 	bl	80059ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	f003 0308 	and.w	r3, r3, #8
 800556a:	2b00      	cmp	r3, #0
 800556c:	d020      	beq.n	80055b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f003 0308 	and.w	r3, r3, #8
 8005574:	2b00      	cmp	r3, #0
 8005576:	d01b      	beq.n	80055b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f06f 0208 	mvn.w	r2, #8
 8005580:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2204      	movs	r2, #4
 8005586:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	69db      	ldr	r3, [r3, #28]
 800558e:	f003 0303 	and.w	r3, r3, #3
 8005592:	2b00      	cmp	r3, #0
 8005594:	d003      	beq.n	800559e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f7fc f92e 	bl	80017f8 <HAL_TIM_IC_CaptureCallback>
 800559c:	e005      	b.n	80055aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 fa01 	bl	80059a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f000 fa08 	bl	80059ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	f003 0310 	and.w	r3, r3, #16
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d020      	beq.n	80055fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f003 0310 	and.w	r3, r3, #16
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d01b      	beq.n	80055fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f06f 0210 	mvn.w	r2, #16
 80055cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2208      	movs	r2, #8
 80055d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	69db      	ldr	r3, [r3, #28]
 80055da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d003      	beq.n	80055ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f7fc f908 	bl	80017f8 <HAL_TIM_IC_CaptureCallback>
 80055e8:	e005      	b.n	80055f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 f9db 	bl	80059a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f000 f9e2 	bl	80059ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	f003 0301 	and.w	r3, r3, #1
 8005602:	2b00      	cmp	r3, #0
 8005604:	d00c      	beq.n	8005620 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f003 0301 	and.w	r3, r3, #1
 800560c:	2b00      	cmp	r3, #0
 800560e:	d007      	beq.n	8005620 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f06f 0201 	mvn.w	r2, #1
 8005618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f7fc f906 	bl	800182c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005626:	2b00      	cmp	r3, #0
 8005628:	d00c      	beq.n	8005644 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005630:	2b00      	cmp	r3, #0
 8005632:	d007      	beq.n	8005644 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800563c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 fe1e 	bl	8006280 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00c      	beq.n	8005668 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005654:	2b00      	cmp	r3, #0
 8005656:	d007      	beq.n	8005668 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f000 f9b3 	bl	80059ce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	f003 0320 	and.w	r3, r3, #32
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00c      	beq.n	800568c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	f003 0320 	and.w	r3, r3, #32
 8005678:	2b00      	cmp	r3, #0
 800567a:	d007      	beq.n	800568c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f06f 0220 	mvn.w	r2, #32
 8005684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f000 fdf0 	bl	800626c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800568c:	bf00      	nop
 800568e:	3710      	adds	r7, #16
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}

08005694 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b086      	sub	sp, #24
 8005698:	af00      	add	r7, sp, #0
 800569a:	60f8      	str	r0, [r7, #12]
 800569c:	60b9      	str	r1, [r7, #8]
 800569e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056a0:	2300      	movs	r3, #0
 80056a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d101      	bne.n	80056b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80056ae:	2302      	movs	r3, #2
 80056b0:	e0ae      	b.n	8005810 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2201      	movs	r2, #1
 80056b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2b0c      	cmp	r3, #12
 80056be:	f200 809f 	bhi.w	8005800 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80056c2:	a201      	add	r2, pc, #4	@ (adr r2, 80056c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80056c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056c8:	080056fd 	.word	0x080056fd
 80056cc:	08005801 	.word	0x08005801
 80056d0:	08005801 	.word	0x08005801
 80056d4:	08005801 	.word	0x08005801
 80056d8:	0800573d 	.word	0x0800573d
 80056dc:	08005801 	.word	0x08005801
 80056e0:	08005801 	.word	0x08005801
 80056e4:	08005801 	.word	0x08005801
 80056e8:	0800577f 	.word	0x0800577f
 80056ec:	08005801 	.word	0x08005801
 80056f0:	08005801 	.word	0x08005801
 80056f4:	08005801 	.word	0x08005801
 80056f8:	080057bf 	.word	0x080057bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68b9      	ldr	r1, [r7, #8]
 8005702:	4618      	mov	r0, r3
 8005704:	f000 f9fa 	bl	8005afc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	699a      	ldr	r2, [r3, #24]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f042 0208 	orr.w	r2, r2, #8
 8005716:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	699a      	ldr	r2, [r3, #24]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f022 0204 	bic.w	r2, r2, #4
 8005726:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	6999      	ldr	r1, [r3, #24]
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	691a      	ldr	r2, [r3, #16]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	430a      	orrs	r2, r1
 8005738:	619a      	str	r2, [r3, #24]
      break;
 800573a:	e064      	b.n	8005806 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	68b9      	ldr	r1, [r7, #8]
 8005742:	4618      	mov	r0, r3
 8005744:	f000 fa40 	bl	8005bc8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	699a      	ldr	r2, [r3, #24]
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005756:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	699a      	ldr	r2, [r3, #24]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005766:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	6999      	ldr	r1, [r3, #24]
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	691b      	ldr	r3, [r3, #16]
 8005772:	021a      	lsls	r2, r3, #8
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	430a      	orrs	r2, r1
 800577a:	619a      	str	r2, [r3, #24]
      break;
 800577c:	e043      	b.n	8005806 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	68b9      	ldr	r1, [r7, #8]
 8005784:	4618      	mov	r0, r3
 8005786:	f000 fa8b 	bl	8005ca0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	69da      	ldr	r2, [r3, #28]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f042 0208 	orr.w	r2, r2, #8
 8005798:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	69da      	ldr	r2, [r3, #28]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f022 0204 	bic.w	r2, r2, #4
 80057a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	69d9      	ldr	r1, [r3, #28]
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	691a      	ldr	r2, [r3, #16]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	430a      	orrs	r2, r1
 80057ba:	61da      	str	r2, [r3, #28]
      break;
 80057bc:	e023      	b.n	8005806 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	68b9      	ldr	r1, [r7, #8]
 80057c4:	4618      	mov	r0, r3
 80057c6:	f000 fad5 	bl	8005d74 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	69da      	ldr	r2, [r3, #28]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	69da      	ldr	r2, [r3, #28]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	69d9      	ldr	r1, [r3, #28]
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	021a      	lsls	r2, r3, #8
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	430a      	orrs	r2, r1
 80057fc:	61da      	str	r2, [r3, #28]
      break;
 80057fe:	e002      	b.n	8005806 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	75fb      	strb	r3, [r7, #23]
      break;
 8005804:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2200      	movs	r2, #0
 800580a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800580e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005810:	4618      	mov	r0, r3
 8005812:	3718      	adds	r7, #24
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005822:	2300      	movs	r3, #0
 8005824:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800582c:	2b01      	cmp	r3, #1
 800582e:	d101      	bne.n	8005834 <HAL_TIM_ConfigClockSource+0x1c>
 8005830:	2302      	movs	r3, #2
 8005832:	e0b4      	b.n	800599e <HAL_TIM_ConfigClockSource+0x186>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2202      	movs	r2, #2
 8005840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005852:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800585a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68ba      	ldr	r2, [r7, #8]
 8005862:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800586c:	d03e      	beq.n	80058ec <HAL_TIM_ConfigClockSource+0xd4>
 800586e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005872:	f200 8087 	bhi.w	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 8005876:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800587a:	f000 8086 	beq.w	800598a <HAL_TIM_ConfigClockSource+0x172>
 800587e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005882:	d87f      	bhi.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 8005884:	2b70      	cmp	r3, #112	@ 0x70
 8005886:	d01a      	beq.n	80058be <HAL_TIM_ConfigClockSource+0xa6>
 8005888:	2b70      	cmp	r3, #112	@ 0x70
 800588a:	d87b      	bhi.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 800588c:	2b60      	cmp	r3, #96	@ 0x60
 800588e:	d050      	beq.n	8005932 <HAL_TIM_ConfigClockSource+0x11a>
 8005890:	2b60      	cmp	r3, #96	@ 0x60
 8005892:	d877      	bhi.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 8005894:	2b50      	cmp	r3, #80	@ 0x50
 8005896:	d03c      	beq.n	8005912 <HAL_TIM_ConfigClockSource+0xfa>
 8005898:	2b50      	cmp	r3, #80	@ 0x50
 800589a:	d873      	bhi.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 800589c:	2b40      	cmp	r3, #64	@ 0x40
 800589e:	d058      	beq.n	8005952 <HAL_TIM_ConfigClockSource+0x13a>
 80058a0:	2b40      	cmp	r3, #64	@ 0x40
 80058a2:	d86f      	bhi.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 80058a4:	2b30      	cmp	r3, #48	@ 0x30
 80058a6:	d064      	beq.n	8005972 <HAL_TIM_ConfigClockSource+0x15a>
 80058a8:	2b30      	cmp	r3, #48	@ 0x30
 80058aa:	d86b      	bhi.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 80058ac:	2b20      	cmp	r3, #32
 80058ae:	d060      	beq.n	8005972 <HAL_TIM_ConfigClockSource+0x15a>
 80058b0:	2b20      	cmp	r3, #32
 80058b2:	d867      	bhi.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d05c      	beq.n	8005972 <HAL_TIM_ConfigClockSource+0x15a>
 80058b8:	2b10      	cmp	r3, #16
 80058ba:	d05a      	beq.n	8005972 <HAL_TIM_ConfigClockSource+0x15a>
 80058bc:	e062      	b.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058ce:	f000 fb1b 	bl	8005f08 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80058e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	68ba      	ldr	r2, [r7, #8]
 80058e8:	609a      	str	r2, [r3, #8]
      break;
 80058ea:	e04f      	b.n	800598c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058fc:	f000 fb04 	bl	8005f08 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	689a      	ldr	r2, [r3, #8]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800590e:	609a      	str	r2, [r3, #8]
      break;
 8005910:	e03c      	b.n	800598c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800591e:	461a      	mov	r2, r3
 8005920:	f000 fa78 	bl	8005e14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2150      	movs	r1, #80	@ 0x50
 800592a:	4618      	mov	r0, r3
 800592c:	f000 fad1 	bl	8005ed2 <TIM_ITRx_SetConfig>
      break;
 8005930:	e02c      	b.n	800598c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800593e:	461a      	mov	r2, r3
 8005940:	f000 fa97 	bl	8005e72 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2160      	movs	r1, #96	@ 0x60
 800594a:	4618      	mov	r0, r3
 800594c:	f000 fac1 	bl	8005ed2 <TIM_ITRx_SetConfig>
      break;
 8005950:	e01c      	b.n	800598c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800595e:	461a      	mov	r2, r3
 8005960:	f000 fa58 	bl	8005e14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2140      	movs	r1, #64	@ 0x40
 800596a:	4618      	mov	r0, r3
 800596c:	f000 fab1 	bl	8005ed2 <TIM_ITRx_SetConfig>
      break;
 8005970:	e00c      	b.n	800598c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4619      	mov	r1, r3
 800597c:	4610      	mov	r0, r2
 800597e:	f000 faa8 	bl	8005ed2 <TIM_ITRx_SetConfig>
      break;
 8005982:	e003      	b.n	800598c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	73fb      	strb	r3, [r7, #15]
      break;
 8005988:	e000      	b.n	800598c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800598a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800599c:	7bfb      	ldrb	r3, [r7, #15]
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}

080059a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059a6:	b480      	push	{r7}
 80059a8:	b083      	sub	sp, #12
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059ae:	bf00      	nop
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr

080059ba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059ba:	b480      	push	{r7}
 80059bc:	b083      	sub	sp, #12
 80059be:	af00      	add	r7, sp, #0
 80059c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059c2:	bf00      	nop
 80059c4:	370c      	adds	r7, #12
 80059c6:	46bd      	mov	sp, r7
 80059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059cc:	4770      	bx	lr

080059ce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059ce:	b480      	push	{r7}
 80059d0:	b083      	sub	sp, #12
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059d6:	bf00      	nop
 80059d8:	370c      	adds	r7, #12
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr
	...

080059e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b085      	sub	sp, #20
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	4a3a      	ldr	r2, [pc, #232]	@ (8005ae0 <TIM_Base_SetConfig+0xfc>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d00f      	beq.n	8005a1c <TIM_Base_SetConfig+0x38>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a02:	d00b      	beq.n	8005a1c <TIM_Base_SetConfig+0x38>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	4a37      	ldr	r2, [pc, #220]	@ (8005ae4 <TIM_Base_SetConfig+0x100>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d007      	beq.n	8005a1c <TIM_Base_SetConfig+0x38>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	4a36      	ldr	r2, [pc, #216]	@ (8005ae8 <TIM_Base_SetConfig+0x104>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d003      	beq.n	8005a1c <TIM_Base_SetConfig+0x38>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	4a35      	ldr	r2, [pc, #212]	@ (8005aec <TIM_Base_SetConfig+0x108>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d108      	bne.n	8005a2e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a2b      	ldr	r2, [pc, #172]	@ (8005ae0 <TIM_Base_SetConfig+0xfc>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d01b      	beq.n	8005a6e <TIM_Base_SetConfig+0x8a>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a3c:	d017      	beq.n	8005a6e <TIM_Base_SetConfig+0x8a>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a28      	ldr	r2, [pc, #160]	@ (8005ae4 <TIM_Base_SetConfig+0x100>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d013      	beq.n	8005a6e <TIM_Base_SetConfig+0x8a>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a27      	ldr	r2, [pc, #156]	@ (8005ae8 <TIM_Base_SetConfig+0x104>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d00f      	beq.n	8005a6e <TIM_Base_SetConfig+0x8a>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a26      	ldr	r2, [pc, #152]	@ (8005aec <TIM_Base_SetConfig+0x108>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d00b      	beq.n	8005a6e <TIM_Base_SetConfig+0x8a>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a25      	ldr	r2, [pc, #148]	@ (8005af0 <TIM_Base_SetConfig+0x10c>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d007      	beq.n	8005a6e <TIM_Base_SetConfig+0x8a>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a24      	ldr	r2, [pc, #144]	@ (8005af4 <TIM_Base_SetConfig+0x110>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d003      	beq.n	8005a6e <TIM_Base_SetConfig+0x8a>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	4a23      	ldr	r2, [pc, #140]	@ (8005af8 <TIM_Base_SetConfig+0x114>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d108      	bne.n	8005a80 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	68fa      	ldr	r2, [r7, #12]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	695b      	ldr	r3, [r3, #20]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	689a      	ldr	r2, [r3, #8]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a0e      	ldr	r2, [pc, #56]	@ (8005ae0 <TIM_Base_SetConfig+0xfc>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d103      	bne.n	8005ab4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	691a      	ldr	r2, [r3, #16]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	691b      	ldr	r3, [r3, #16]
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d105      	bne.n	8005ad2 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	691b      	ldr	r3, [r3, #16]
 8005aca:	f023 0201 	bic.w	r2, r3, #1
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	611a      	str	r2, [r3, #16]
  }
}
 8005ad2:	bf00      	nop
 8005ad4:	3714      	adds	r7, #20
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005adc:	4770      	bx	lr
 8005ade:	bf00      	nop
 8005ae0:	40010000 	.word	0x40010000
 8005ae4:	40000400 	.word	0x40000400
 8005ae8:	40000800 	.word	0x40000800
 8005aec:	40000c00 	.word	0x40000c00
 8005af0:	40014000 	.word	0x40014000
 8005af4:	40014400 	.word	0x40014400
 8005af8:	40014800 	.word	0x40014800

08005afc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b087      	sub	sp, #28
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6a1b      	ldr	r3, [r3, #32]
 8005b0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6a1b      	ldr	r3, [r3, #32]
 8005b10:	f023 0201 	bic.w	r2, r3, #1
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	699b      	ldr	r3, [r3, #24]
 8005b22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f023 0303 	bic.w	r3, r3, #3
 8005b32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	f023 0302 	bic.w	r3, r3, #2
 8005b44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	4a1c      	ldr	r2, [pc, #112]	@ (8005bc4 <TIM_OC1_SetConfig+0xc8>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d10c      	bne.n	8005b72 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	f023 0308 	bic.w	r3, r3, #8
 8005b5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	697a      	ldr	r2, [r7, #20]
 8005b66:	4313      	orrs	r3, r2
 8005b68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	f023 0304 	bic.w	r3, r3, #4
 8005b70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a13      	ldr	r2, [pc, #76]	@ (8005bc4 <TIM_OC1_SetConfig+0xc8>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d111      	bne.n	8005b9e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	693a      	ldr	r2, [r7, #16]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	699b      	ldr	r3, [r3, #24]
 8005b98:	693a      	ldr	r2, [r7, #16]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	693a      	ldr	r2, [r7, #16]
 8005ba2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	685a      	ldr	r2, [r3, #4]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	621a      	str	r2, [r3, #32]
}
 8005bb8:	bf00      	nop
 8005bba:	371c      	adds	r7, #28
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr
 8005bc4:	40010000 	.word	0x40010000

08005bc8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b087      	sub	sp, #28
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6a1b      	ldr	r3, [r3, #32]
 8005bd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a1b      	ldr	r3, [r3, #32]
 8005bdc:	f023 0210 	bic.w	r2, r3, #16
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	699b      	ldr	r3, [r3, #24]
 8005bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	021b      	lsls	r3, r3, #8
 8005c06:	68fa      	ldr	r2, [r7, #12]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	f023 0320 	bic.w	r3, r3, #32
 8005c12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	011b      	lsls	r3, r3, #4
 8005c1a:	697a      	ldr	r2, [r7, #20]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a1e      	ldr	r2, [pc, #120]	@ (8005c9c <TIM_OC2_SetConfig+0xd4>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d10d      	bne.n	8005c44 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	011b      	lsls	r3, r3, #4
 8005c36:	697a      	ldr	r2, [r7, #20]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c42:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a15      	ldr	r2, [pc, #84]	@ (8005c9c <TIM_OC2_SetConfig+0xd4>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d113      	bne.n	8005c74 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	695b      	ldr	r3, [r3, #20]
 8005c60:	009b      	lsls	r3, r3, #2
 8005c62:	693a      	ldr	r2, [r7, #16]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	699b      	ldr	r3, [r3, #24]
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	693a      	ldr	r2, [r7, #16]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	68fa      	ldr	r2, [r7, #12]
 8005c7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	685a      	ldr	r2, [r3, #4]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	697a      	ldr	r2, [r7, #20]
 8005c8c:	621a      	str	r2, [r3, #32]
}
 8005c8e:	bf00      	nop
 8005c90:	371c      	adds	r7, #28
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop
 8005c9c:	40010000 	.word	0x40010000

08005ca0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b087      	sub	sp, #28
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6a1b      	ldr	r3, [r3, #32]
 8005cae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6a1b      	ldr	r3, [r3, #32]
 8005cb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	69db      	ldr	r3, [r3, #28]
 8005cc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f023 0303 	bic.w	r3, r3, #3
 8005cd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68fa      	ldr	r2, [r7, #12]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ce8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	021b      	lsls	r3, r3, #8
 8005cf0:	697a      	ldr	r2, [r7, #20]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a1d      	ldr	r2, [pc, #116]	@ (8005d70 <TIM_OC3_SetConfig+0xd0>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d10d      	bne.n	8005d1a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	68db      	ldr	r3, [r3, #12]
 8005d0a:	021b      	lsls	r3, r3, #8
 8005d0c:	697a      	ldr	r2, [r7, #20]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a14      	ldr	r2, [pc, #80]	@ (8005d70 <TIM_OC3_SetConfig+0xd0>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d113      	bne.n	8005d4a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	695b      	ldr	r3, [r3, #20]
 8005d36:	011b      	lsls	r3, r3, #4
 8005d38:	693a      	ldr	r2, [r7, #16]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	699b      	ldr	r3, [r3, #24]
 8005d42:	011b      	lsls	r3, r3, #4
 8005d44:	693a      	ldr	r2, [r7, #16]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	693a      	ldr	r2, [r7, #16]
 8005d4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	685a      	ldr	r2, [r3, #4]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	697a      	ldr	r2, [r7, #20]
 8005d62:	621a      	str	r2, [r3, #32]
}
 8005d64:	bf00      	nop
 8005d66:	371c      	adds	r7, #28
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr
 8005d70:	40010000 	.word	0x40010000

08005d74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b087      	sub	sp, #28
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a1b      	ldr	r3, [r3, #32]
 8005d82:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6a1b      	ldr	r3, [r3, #32]
 8005d88:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	69db      	ldr	r3, [r3, #28]
 8005d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005da2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005daa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	021b      	lsls	r3, r3, #8
 8005db2:	68fa      	ldr	r2, [r7, #12]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005dbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	031b      	lsls	r3, r3, #12
 8005dc6:	693a      	ldr	r2, [r7, #16]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4a10      	ldr	r2, [pc, #64]	@ (8005e10 <TIM_OC4_SetConfig+0x9c>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d109      	bne.n	8005de8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005dda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	695b      	ldr	r3, [r3, #20]
 8005de0:	019b      	lsls	r3, r3, #6
 8005de2:	697a      	ldr	r2, [r7, #20]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	697a      	ldr	r2, [r7, #20]
 8005dec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	68fa      	ldr	r2, [r7, #12]
 8005df2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	685a      	ldr	r2, [r3, #4]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	621a      	str	r2, [r3, #32]
}
 8005e02:	bf00      	nop
 8005e04:	371c      	adds	r7, #28
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop
 8005e10:	40010000 	.word	0x40010000

08005e14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b087      	sub	sp, #28
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6a1b      	ldr	r3, [r3, #32]
 8005e24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6a1b      	ldr	r3, [r3, #32]
 8005e2a:	f023 0201 	bic.w	r2, r3, #1
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	699b      	ldr	r3, [r3, #24]
 8005e36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	011b      	lsls	r3, r3, #4
 8005e44:	693a      	ldr	r2, [r7, #16]
 8005e46:	4313      	orrs	r3, r2
 8005e48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	f023 030a 	bic.w	r3, r3, #10
 8005e50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e52:	697a      	ldr	r2, [r7, #20]
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	693a      	ldr	r2, [r7, #16]
 8005e5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	697a      	ldr	r2, [r7, #20]
 8005e64:	621a      	str	r2, [r3, #32]
}
 8005e66:	bf00      	nop
 8005e68:	371c      	adds	r7, #28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr

08005e72 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e72:	b480      	push	{r7}
 8005e74:	b087      	sub	sp, #28
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	60f8      	str	r0, [r7, #12]
 8005e7a:	60b9      	str	r1, [r7, #8]
 8005e7c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	6a1b      	ldr	r3, [r3, #32]
 8005e82:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6a1b      	ldr	r3, [r3, #32]
 8005e88:	f023 0210 	bic.w	r2, r3, #16
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	699b      	ldr	r3, [r3, #24]
 8005e94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	031b      	lsls	r3, r3, #12
 8005ea2:	693a      	ldr	r2, [r7, #16]
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005eae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	011b      	lsls	r3, r3, #4
 8005eb4:	697a      	ldr	r2, [r7, #20]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	693a      	ldr	r2, [r7, #16]
 8005ebe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	697a      	ldr	r2, [r7, #20]
 8005ec4:	621a      	str	r2, [r3, #32]
}
 8005ec6:	bf00      	nop
 8005ec8:	371c      	adds	r7, #28
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr

08005ed2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b085      	sub	sp, #20
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
 8005eda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ee8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005eea:	683a      	ldr	r2, [r7, #0]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	f043 0307 	orr.w	r3, r3, #7
 8005ef4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	68fa      	ldr	r2, [r7, #12]
 8005efa:	609a      	str	r2, [r3, #8]
}
 8005efc:	bf00      	nop
 8005efe:	3714      	adds	r7, #20
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr

08005f08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b087      	sub	sp, #28
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	60b9      	str	r1, [r7, #8]
 8005f12:	607a      	str	r2, [r7, #4]
 8005f14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	021a      	lsls	r2, r3, #8
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	431a      	orrs	r2, r3
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	697a      	ldr	r2, [r7, #20]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	697a      	ldr	r2, [r7, #20]
 8005f3a:	609a      	str	r2, [r3, #8]
}
 8005f3c:	bf00      	nop
 8005f3e:	371c      	adds	r7, #28
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr

08005f48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b087      	sub	sp, #28
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	60f8      	str	r0, [r7, #12]
 8005f50:	60b9      	str	r1, [r7, #8]
 8005f52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	f003 031f 	and.w	r3, r3, #31
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6a1a      	ldr	r2, [r3, #32]
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	43db      	mvns	r3, r3
 8005f6a:	401a      	ands	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	6a1a      	ldr	r2, [r3, #32]
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f003 031f 	and.w	r3, r3, #31
 8005f7a:	6879      	ldr	r1, [r7, #4]
 8005f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f80:	431a      	orrs	r2, r3
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	621a      	str	r2, [r3, #32]
}
 8005f86:	bf00      	nop
 8005f88:	371c      	adds	r7, #28
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
	...

08005f94 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d109      	bne.n	8005fb8 <HAL_TIMEx_PWMN_Start+0x24>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	bf14      	ite	ne
 8005fb0:	2301      	movne	r3, #1
 8005fb2:	2300      	moveq	r3, #0
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	e022      	b.n	8005ffe <HAL_TIMEx_PWMN_Start+0x6a>
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	2b04      	cmp	r3, #4
 8005fbc:	d109      	bne.n	8005fd2 <HAL_TIMEx_PWMN_Start+0x3e>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	bf14      	ite	ne
 8005fca:	2301      	movne	r3, #1
 8005fcc:	2300      	moveq	r3, #0
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	e015      	b.n	8005ffe <HAL_TIMEx_PWMN_Start+0x6a>
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	2b08      	cmp	r3, #8
 8005fd6:	d109      	bne.n	8005fec <HAL_TIMEx_PWMN_Start+0x58>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	bf14      	ite	ne
 8005fe4:	2301      	movne	r3, #1
 8005fe6:	2300      	moveq	r3, #0
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	e008      	b.n	8005ffe <HAL_TIMEx_PWMN_Start+0x6a>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ff2:	b2db      	uxtb	r3, r3
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	bf14      	ite	ne
 8005ff8:	2301      	movne	r3, #1
 8005ffa:	2300      	moveq	r3, #0
 8005ffc:	b2db      	uxtb	r3, r3
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d001      	beq.n	8006006 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e063      	b.n	80060ce <HAL_TIMEx_PWMN_Start+0x13a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d104      	bne.n	8006016 <HAL_TIMEx_PWMN_Start+0x82>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2202      	movs	r2, #2
 8006010:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006014:	e013      	b.n	800603e <HAL_TIMEx_PWMN_Start+0xaa>
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	2b04      	cmp	r3, #4
 800601a:	d104      	bne.n	8006026 <HAL_TIMEx_PWMN_Start+0x92>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2202      	movs	r2, #2
 8006020:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006024:	e00b      	b.n	800603e <HAL_TIMEx_PWMN_Start+0xaa>
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	2b08      	cmp	r3, #8
 800602a:	d104      	bne.n	8006036 <HAL_TIMEx_PWMN_Start+0xa2>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2202      	movs	r2, #2
 8006030:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006034:	e003      	b.n	800603e <HAL_TIMEx_PWMN_Start+0xaa>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2202      	movs	r2, #2
 800603a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	2204      	movs	r2, #4
 8006044:	6839      	ldr	r1, [r7, #0]
 8006046:	4618      	mov	r0, r3
 8006048:	f000 f924 	bl	8006294 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800605a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a1d      	ldr	r2, [pc, #116]	@ (80060d8 <HAL_TIMEx_PWMN_Start+0x144>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d018      	beq.n	8006098 <HAL_TIMEx_PWMN_Start+0x104>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800606e:	d013      	beq.n	8006098 <HAL_TIMEx_PWMN_Start+0x104>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a19      	ldr	r2, [pc, #100]	@ (80060dc <HAL_TIMEx_PWMN_Start+0x148>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d00e      	beq.n	8006098 <HAL_TIMEx_PWMN_Start+0x104>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a18      	ldr	r2, [pc, #96]	@ (80060e0 <HAL_TIMEx_PWMN_Start+0x14c>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d009      	beq.n	8006098 <HAL_TIMEx_PWMN_Start+0x104>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a16      	ldr	r2, [pc, #88]	@ (80060e4 <HAL_TIMEx_PWMN_Start+0x150>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d004      	beq.n	8006098 <HAL_TIMEx_PWMN_Start+0x104>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a15      	ldr	r2, [pc, #84]	@ (80060e8 <HAL_TIMEx_PWMN_Start+0x154>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d111      	bne.n	80060bc <HAL_TIMEx_PWMN_Start+0x128>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	f003 0307 	and.w	r3, r3, #7
 80060a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2b06      	cmp	r3, #6
 80060a8:	d010      	beq.n	80060cc <HAL_TIMEx_PWMN_Start+0x138>
    {
      __HAL_TIM_ENABLE(htim);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f042 0201 	orr.w	r2, r2, #1
 80060b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ba:	e007      	b.n	80060cc <HAL_TIMEx_PWMN_Start+0x138>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f042 0201 	orr.w	r2, r2, #1
 80060ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060cc:	2300      	movs	r3, #0
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3710      	adds	r7, #16
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}
 80060d6:	bf00      	nop
 80060d8:	40010000 	.word	0x40010000
 80060dc:	40000400 	.word	0x40000400
 80060e0:	40000800 	.word	0x40000800
 80060e4:	40000c00 	.word	0x40000c00
 80060e8:	40014000 	.word	0x40014000

080060ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b085      	sub	sp, #20
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d101      	bne.n	8006104 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006100:	2302      	movs	r3, #2
 8006102:	e050      	b.n	80061a6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2201      	movs	r2, #1
 8006108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2202      	movs	r2, #2
 8006110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800612a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68fa      	ldr	r2, [r7, #12]
 8006132:	4313      	orrs	r3, r2
 8006134:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a1c      	ldr	r2, [pc, #112]	@ (80061b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d018      	beq.n	800617a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006150:	d013      	beq.n	800617a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a18      	ldr	r2, [pc, #96]	@ (80061b8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d00e      	beq.n	800617a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a16      	ldr	r2, [pc, #88]	@ (80061bc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d009      	beq.n	800617a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a15      	ldr	r2, [pc, #84]	@ (80061c0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d004      	beq.n	800617a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a13      	ldr	r2, [pc, #76]	@ (80061c4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d10c      	bne.n	8006194 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006180:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	68ba      	ldr	r2, [r7, #8]
 8006188:	4313      	orrs	r3, r2
 800618a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68ba      	ldr	r2, [r7, #8]
 8006192:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3714      	adds	r7, #20
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr
 80061b2:	bf00      	nop
 80061b4:	40010000 	.word	0x40010000
 80061b8:	40000400 	.word	0x40000400
 80061bc:	40000800 	.word	0x40000800
 80061c0:	40000c00 	.word	0x40000c00
 80061c4:	40014000 	.word	0x40014000

080061c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b085      	sub	sp, #20
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80061d2:	2300      	movs	r3, #0
 80061d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d101      	bne.n	80061e4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80061e0:	2302      	movs	r3, #2
 80061e2:	e03d      	b.n	8006260 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	4313      	orrs	r3, r2
 8006206:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	4313      	orrs	r3, r2
 8006214:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4313      	orrs	r3, r2
 8006222:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	4313      	orrs	r3, r2
 8006230:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	695b      	ldr	r3, [r3, #20]
 800623c:	4313      	orrs	r3, r2
 800623e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	69db      	ldr	r3, [r3, #28]
 800624a:	4313      	orrs	r3, r2
 800624c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2200      	movs	r2, #0
 800625a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800625e:	2300      	movs	r3, #0
}
 8006260:	4618      	mov	r0, r3
 8006262:	3714      	adds	r7, #20
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr

0800626c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800626c:	b480      	push	{r7}
 800626e:	b083      	sub	sp, #12
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006274:	bf00      	nop
 8006276:	370c      	adds	r7, #12
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr

08006280 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006288:	bf00      	nop
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006294:	b480      	push	{r7}
 8006296:	b087      	sub	sp, #28
 8006298:	af00      	add	r7, sp, #0
 800629a:	60f8      	str	r0, [r7, #12]
 800629c:	60b9      	str	r1, [r7, #8]
 800629e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	f003 030f 	and.w	r3, r3, #15
 80062a6:	2204      	movs	r2, #4
 80062a8:	fa02 f303 	lsl.w	r3, r2, r3
 80062ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	6a1a      	ldr	r2, [r3, #32]
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	43db      	mvns	r3, r3
 80062b6:	401a      	ands	r2, r3
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6a1a      	ldr	r2, [r3, #32]
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	f003 030f 	and.w	r3, r3, #15
 80062c6:	6879      	ldr	r1, [r7, #4]
 80062c8:	fa01 f303 	lsl.w	r3, r1, r3
 80062cc:	431a      	orrs	r2, r3
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	621a      	str	r2, [r3, #32]
}
 80062d2:	bf00      	nop
 80062d4:	371c      	adds	r7, #28
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr

080062de <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062de:	b580      	push	{r7, lr}
 80062e0:	b082      	sub	sp, #8
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d101      	bne.n	80062f0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	e042      	b.n	8006376 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d106      	bne.n	800630a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f7fc fa71 	bl	80027ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2224      	movs	r2, #36	@ 0x24
 800630e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	68da      	ldr	r2, [r3, #12]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006320:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f000 fea0 	bl	8007068 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	691a      	ldr	r2, [r3, #16]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006336:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	695a      	ldr	r2, [r3, #20]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006346:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68da      	ldr	r2, [r3, #12]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006356:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2220      	movs	r2, #32
 8006362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2220      	movs	r2, #32
 800636a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006374:	2300      	movs	r3, #0
}
 8006376:	4618      	mov	r0, r3
 8006378:	3708      	adds	r7, #8
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}

0800637e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800637e:	b480      	push	{r7}
 8006380:	b085      	sub	sp, #20
 8006382:	af00      	add	r7, sp, #0
 8006384:	60f8      	str	r0, [r7, #12]
 8006386:	60b9      	str	r1, [r7, #8]
 8006388:	4613      	mov	r3, r2
 800638a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006392:	b2db      	uxtb	r3, r3
 8006394:	2b20      	cmp	r3, #32
 8006396:	d121      	bne.n	80063dc <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d002      	beq.n	80063a4 <HAL_UART_Transmit_IT+0x26>
 800639e:	88fb      	ldrh	r3, [r7, #6]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d101      	bne.n	80063a8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	e01a      	b.n	80063de <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	68ba      	ldr	r2, [r7, #8]
 80063ac:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	88fa      	ldrh	r2, [r7, #6]
 80063b2:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	88fa      	ldrh	r2, [r7, #6]
 80063b8:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2200      	movs	r2, #0
 80063be:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2221      	movs	r2, #33	@ 0x21
 80063c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68da      	ldr	r2, [r3, #12]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80063d6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80063d8:	2300      	movs	r3, #0
 80063da:	e000      	b.n	80063de <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80063dc:	2302      	movs	r3, #2
  }
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3714      	adds	r7, #20
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr

080063ea <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063ea:	b580      	push	{r7, lr}
 80063ec:	b084      	sub	sp, #16
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	60f8      	str	r0, [r7, #12]
 80063f2:	60b9      	str	r1, [r7, #8]
 80063f4:	4613      	mov	r3, r2
 80063f6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	2b20      	cmp	r3, #32
 8006402:	d112      	bne.n	800642a <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d002      	beq.n	8006410 <HAL_UART_Receive_DMA+0x26>
 800640a:	88fb      	ldrh	r3, [r7, #6]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d101      	bne.n	8006414 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	e00b      	b.n	800642c <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2200      	movs	r2, #0
 8006418:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800641a:	88fb      	ldrh	r3, [r7, #6]
 800641c:	461a      	mov	r2, r3
 800641e:	68b9      	ldr	r1, [r7, #8]
 8006420:	68f8      	ldr	r0, [r7, #12]
 8006422:	f000 fbc1 	bl	8006ba8 <UART_Start_Receive_DMA>
 8006426:	4603      	mov	r3, r0
 8006428:	e000      	b.n	800642c <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800642a:	2302      	movs	r3, #2
  }
}
 800642c:	4618      	mov	r0, r3
 800642e:	3710      	adds	r7, #16
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}

08006434 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b0ba      	sub	sp, #232	@ 0xe8
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	695b      	ldr	r3, [r3, #20]
 8006456:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800645a:	2300      	movs	r3, #0
 800645c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006460:	2300      	movs	r3, #0
 8006462:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800646a:	f003 030f 	and.w	r3, r3, #15
 800646e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006472:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006476:	2b00      	cmp	r3, #0
 8006478:	d10f      	bne.n	800649a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800647a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800647e:	f003 0320 	and.w	r3, r3, #32
 8006482:	2b00      	cmp	r3, #0
 8006484:	d009      	beq.n	800649a <HAL_UART_IRQHandler+0x66>
 8006486:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800648a:	f003 0320 	and.w	r3, r3, #32
 800648e:	2b00      	cmp	r3, #0
 8006490:	d003      	beq.n	800649a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 fd29 	bl	8006eea <UART_Receive_IT>
      return;
 8006498:	e25b      	b.n	8006952 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800649a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800649e:	2b00      	cmp	r3, #0
 80064a0:	f000 80de 	beq.w	8006660 <HAL_UART_IRQHandler+0x22c>
 80064a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064a8:	f003 0301 	and.w	r3, r3, #1
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d106      	bne.n	80064be <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80064b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064b4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	f000 80d1 	beq.w	8006660 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80064be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064c2:	f003 0301 	and.w	r3, r3, #1
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d00b      	beq.n	80064e2 <HAL_UART_IRQHandler+0xae>
 80064ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d005      	beq.n	80064e2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064da:	f043 0201 	orr.w	r2, r3, #1
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80064e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064e6:	f003 0304 	and.w	r3, r3, #4
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00b      	beq.n	8006506 <HAL_UART_IRQHandler+0xd2>
 80064ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064f2:	f003 0301 	and.w	r3, r3, #1
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d005      	beq.n	8006506 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064fe:	f043 0202 	orr.w	r2, r3, #2
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800650a:	f003 0302 	and.w	r3, r3, #2
 800650e:	2b00      	cmp	r3, #0
 8006510:	d00b      	beq.n	800652a <HAL_UART_IRQHandler+0xf6>
 8006512:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006516:	f003 0301 	and.w	r3, r3, #1
 800651a:	2b00      	cmp	r3, #0
 800651c:	d005      	beq.n	800652a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006522:	f043 0204 	orr.w	r2, r3, #4
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800652a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800652e:	f003 0308 	and.w	r3, r3, #8
 8006532:	2b00      	cmp	r3, #0
 8006534:	d011      	beq.n	800655a <HAL_UART_IRQHandler+0x126>
 8006536:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800653a:	f003 0320 	and.w	r3, r3, #32
 800653e:	2b00      	cmp	r3, #0
 8006540:	d105      	bne.n	800654e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006542:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006546:	f003 0301 	and.w	r3, r3, #1
 800654a:	2b00      	cmp	r3, #0
 800654c:	d005      	beq.n	800655a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006552:	f043 0208 	orr.w	r2, r3, #8
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800655e:	2b00      	cmp	r3, #0
 8006560:	f000 81f2 	beq.w	8006948 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006568:	f003 0320 	and.w	r3, r3, #32
 800656c:	2b00      	cmp	r3, #0
 800656e:	d008      	beq.n	8006582 <HAL_UART_IRQHandler+0x14e>
 8006570:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006574:	f003 0320 	and.w	r3, r3, #32
 8006578:	2b00      	cmp	r3, #0
 800657a:	d002      	beq.n	8006582 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f000 fcb4 	bl	8006eea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	695b      	ldr	r3, [r3, #20]
 8006588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800658c:	2b40      	cmp	r3, #64	@ 0x40
 800658e:	bf0c      	ite	eq
 8006590:	2301      	moveq	r3, #1
 8006592:	2300      	movne	r3, #0
 8006594:	b2db      	uxtb	r3, r3
 8006596:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800659e:	f003 0308 	and.w	r3, r3, #8
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d103      	bne.n	80065ae <HAL_UART_IRQHandler+0x17a>
 80065a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d04f      	beq.n	800664e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 fbbc 	bl	8006d2c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	695b      	ldr	r3, [r3, #20]
 80065ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065be:	2b40      	cmp	r3, #64	@ 0x40
 80065c0:	d141      	bne.n	8006646 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	3314      	adds	r3, #20
 80065c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80065d0:	e853 3f00 	ldrex	r3, [r3]
 80065d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80065d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80065dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	3314      	adds	r3, #20
 80065ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80065ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80065f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80065fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80065fe:	e841 2300 	strex	r3, r2, [r1]
 8006602:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006606:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d1d9      	bne.n	80065c2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006612:	2b00      	cmp	r3, #0
 8006614:	d013      	beq.n	800663e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800661a:	4a7e      	ldr	r2, [pc, #504]	@ (8006814 <HAL_UART_IRQHandler+0x3e0>)
 800661c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006622:	4618      	mov	r0, r3
 8006624:	f7fd fb9c 	bl	8003d60 <HAL_DMA_Abort_IT>
 8006628:	4603      	mov	r3, r0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d016      	beq.n	800665c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006632:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006634:	687a      	ldr	r2, [r7, #4]
 8006636:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006638:	4610      	mov	r0, r2
 800663a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800663c:	e00e      	b.n	800665c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f000 f99e 	bl	8006980 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006644:	e00a      	b.n	800665c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 f99a 	bl	8006980 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800664c:	e006      	b.n	800665c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 f996 	bl	8006980 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800665a:	e175      	b.n	8006948 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800665c:	bf00      	nop
    return;
 800665e:	e173      	b.n	8006948 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006664:	2b01      	cmp	r3, #1
 8006666:	f040 814f 	bne.w	8006908 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800666a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800666e:	f003 0310 	and.w	r3, r3, #16
 8006672:	2b00      	cmp	r3, #0
 8006674:	f000 8148 	beq.w	8006908 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800667c:	f003 0310 	and.w	r3, r3, #16
 8006680:	2b00      	cmp	r3, #0
 8006682:	f000 8141 	beq.w	8006908 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006686:	2300      	movs	r3, #0
 8006688:	60bb      	str	r3, [r7, #8]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	60bb      	str	r3, [r7, #8]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	60bb      	str	r3, [r7, #8]
 800669a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	695b      	ldr	r3, [r3, #20]
 80066a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066a6:	2b40      	cmp	r3, #64	@ 0x40
 80066a8:	f040 80b6 	bne.w	8006818 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80066b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f000 8145 	beq.w	800694c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80066c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80066ca:	429a      	cmp	r2, r3
 80066cc:	f080 813e 	bcs.w	800694c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80066d6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066dc:	69db      	ldr	r3, [r3, #28]
 80066de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066e2:	f000 8088 	beq.w	80067f6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	330c      	adds	r3, #12
 80066ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80066f4:	e853 3f00 	ldrex	r3, [r3]
 80066f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80066fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006700:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006704:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	330c      	adds	r3, #12
 800670e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006712:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006716:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800671e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006722:	e841 2300 	strex	r3, r2, [r1]
 8006726:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800672a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800672e:	2b00      	cmp	r3, #0
 8006730:	d1d9      	bne.n	80066e6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	3314      	adds	r3, #20
 8006738:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800673c:	e853 3f00 	ldrex	r3, [r3]
 8006740:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006742:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006744:	f023 0301 	bic.w	r3, r3, #1
 8006748:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	3314      	adds	r3, #20
 8006752:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006756:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800675a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800675c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800675e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006762:	e841 2300 	strex	r3, r2, [r1]
 8006766:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006768:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1e1      	bne.n	8006732 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	3314      	adds	r3, #20
 8006774:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006776:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006778:	e853 3f00 	ldrex	r3, [r3]
 800677c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800677e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006780:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006784:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	3314      	adds	r3, #20
 800678e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006792:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006794:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006796:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006798:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800679a:	e841 2300 	strex	r3, r2, [r1]
 800679e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80067a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1e3      	bne.n	800676e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2220      	movs	r2, #32
 80067aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2200      	movs	r2, #0
 80067b2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	330c      	adds	r3, #12
 80067ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067be:	e853 3f00 	ldrex	r3, [r3]
 80067c2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80067c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067c6:	f023 0310 	bic.w	r3, r3, #16
 80067ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	330c      	adds	r3, #12
 80067d4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80067d8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80067da:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067dc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80067de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80067e0:	e841 2300 	strex	r3, r2, [r1]
 80067e4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80067e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d1e3      	bne.n	80067b4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067f0:	4618      	mov	r0, r3
 80067f2:	f7fd fa45 	bl	8003c80 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2202      	movs	r2, #2
 80067fa:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006804:	b29b      	uxth	r3, r3
 8006806:	1ad3      	subs	r3, r2, r3
 8006808:	b29b      	uxth	r3, r3
 800680a:	4619      	mov	r1, r3
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f000 f8c1 	bl	8006994 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006812:	e09b      	b.n	800694c <HAL_UART_IRQHandler+0x518>
 8006814:	08006df3 	.word	0x08006df3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006820:	b29b      	uxth	r3, r3
 8006822:	1ad3      	subs	r3, r2, r3
 8006824:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800682c:	b29b      	uxth	r3, r3
 800682e:	2b00      	cmp	r3, #0
 8006830:	f000 808e 	beq.w	8006950 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006834:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006838:	2b00      	cmp	r3, #0
 800683a:	f000 8089 	beq.w	8006950 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	330c      	adds	r3, #12
 8006844:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006848:	e853 3f00 	ldrex	r3, [r3]
 800684c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800684e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006850:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006854:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	330c      	adds	r3, #12
 800685e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006862:	647a      	str	r2, [r7, #68]	@ 0x44
 8006864:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006866:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006868:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800686a:	e841 2300 	strex	r3, r2, [r1]
 800686e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006870:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006872:	2b00      	cmp	r3, #0
 8006874:	d1e3      	bne.n	800683e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	3314      	adds	r3, #20
 800687c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800687e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006880:	e853 3f00 	ldrex	r3, [r3]
 8006884:	623b      	str	r3, [r7, #32]
   return(result);
 8006886:	6a3b      	ldr	r3, [r7, #32]
 8006888:	f023 0301 	bic.w	r3, r3, #1
 800688c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	3314      	adds	r3, #20
 8006896:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800689a:	633a      	str	r2, [r7, #48]	@ 0x30
 800689c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068a2:	e841 2300 	strex	r3, r2, [r1]
 80068a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1e3      	bne.n	8006876 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2220      	movs	r2, #32
 80068b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	330c      	adds	r3, #12
 80068c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	e853 3f00 	ldrex	r3, [r3]
 80068ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f023 0310 	bic.w	r3, r3, #16
 80068d2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	330c      	adds	r3, #12
 80068dc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80068e0:	61fa      	str	r2, [r7, #28]
 80068e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e4:	69b9      	ldr	r1, [r7, #24]
 80068e6:	69fa      	ldr	r2, [r7, #28]
 80068e8:	e841 2300 	strex	r3, r2, [r1]
 80068ec:	617b      	str	r3, [r7, #20]
   return(result);
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d1e3      	bne.n	80068bc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2202      	movs	r2, #2
 80068f8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80068fa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80068fe:	4619      	mov	r1, r3
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f000 f847 	bl	8006994 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006906:	e023      	b.n	8006950 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006908:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800690c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006910:	2b00      	cmp	r3, #0
 8006912:	d009      	beq.n	8006928 <HAL_UART_IRQHandler+0x4f4>
 8006914:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006918:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800691c:	2b00      	cmp	r3, #0
 800691e:	d003      	beq.n	8006928 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f000 fa7a 	bl	8006e1a <UART_Transmit_IT>
    return;
 8006926:	e014      	b.n	8006952 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006928:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800692c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006930:	2b00      	cmp	r3, #0
 8006932:	d00e      	beq.n	8006952 <HAL_UART_IRQHandler+0x51e>
 8006934:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800693c:	2b00      	cmp	r3, #0
 800693e:	d008      	beq.n	8006952 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f000 faba 	bl	8006eba <UART_EndTransmit_IT>
    return;
 8006946:	e004      	b.n	8006952 <HAL_UART_IRQHandler+0x51e>
    return;
 8006948:	bf00      	nop
 800694a:	e002      	b.n	8006952 <HAL_UART_IRQHandler+0x51e>
      return;
 800694c:	bf00      	nop
 800694e:	e000      	b.n	8006952 <HAL_UART_IRQHandler+0x51e>
      return;
 8006950:	bf00      	nop
  }
}
 8006952:	37e8      	adds	r7, #232	@ 0xe8
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}

08006958 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006960:	bf00      	nop
 8006962:	370c      	adds	r7, #12
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr

0800696c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800696c:	b480      	push	{r7}
 800696e:	b083      	sub	sp, #12
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006974:	bf00      	nop
 8006976:	370c      	adds	r7, #12
 8006978:	46bd      	mov	sp, r7
 800697a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697e:	4770      	bx	lr

08006980 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006980:	b480      	push	{r7}
 8006982:	b083      	sub	sp, #12
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006988:	bf00      	nop
 800698a:	370c      	adds	r7, #12
 800698c:	46bd      	mov	sp, r7
 800698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006992:	4770      	bx	lr

08006994 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006994:	b480      	push	{r7}
 8006996:	b083      	sub	sp, #12
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
 800699c:	460b      	mov	r3, r1
 800699e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80069a0:	bf00      	nop
 80069a2:	370c      	adds	r7, #12
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr

080069ac <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b09c      	sub	sp, #112	@ 0x70
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d172      	bne.n	8006aae <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80069c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069ca:	2200      	movs	r2, #0
 80069cc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	330c      	adds	r3, #12
 80069d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069d8:	e853 3f00 	ldrex	r3, [r3]
 80069dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80069de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80069e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	330c      	adds	r3, #12
 80069ec:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80069ee:	65ba      	str	r2, [r7, #88]	@ 0x58
 80069f0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80069f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80069f6:	e841 2300 	strex	r3, r2, [r1]
 80069fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80069fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d1e5      	bne.n	80069ce <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	3314      	adds	r3, #20
 8006a08:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a0c:	e853 3f00 	ldrex	r3, [r3]
 8006a10:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a14:	f023 0301 	bic.w	r3, r3, #1
 8006a18:	667b      	str	r3, [r7, #100]	@ 0x64
 8006a1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	3314      	adds	r3, #20
 8006a20:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006a22:	647a      	str	r2, [r7, #68]	@ 0x44
 8006a24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a2a:	e841 2300 	strex	r3, r2, [r1]
 8006a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d1e5      	bne.n	8006a02 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	3314      	adds	r3, #20
 8006a3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a40:	e853 3f00 	ldrex	r3, [r3]
 8006a44:	623b      	str	r3, [r7, #32]
   return(result);
 8006a46:	6a3b      	ldr	r3, [r7, #32]
 8006a48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006a4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	3314      	adds	r3, #20
 8006a54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006a56:	633a      	str	r2, [r7, #48]	@ 0x30
 8006a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a5e:	e841 2300 	strex	r3, r2, [r1]
 8006a62:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d1e5      	bne.n	8006a36 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006a6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a6c:	2220      	movs	r2, #32
 8006a6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a76:	2b01      	cmp	r3, #1
 8006a78:	d119      	bne.n	8006aae <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	330c      	adds	r3, #12
 8006a80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	e853 3f00 	ldrex	r3, [r3]
 8006a88:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f023 0310 	bic.w	r3, r3, #16
 8006a90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	330c      	adds	r3, #12
 8006a98:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006a9a:	61fa      	str	r2, [r7, #28]
 8006a9c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9e:	69b9      	ldr	r1, [r7, #24]
 8006aa0:	69fa      	ldr	r2, [r7, #28]
 8006aa2:	e841 2300 	strex	r3, r2, [r1]
 8006aa6:	617b      	str	r3, [r7, #20]
   return(result);
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d1e5      	bne.n	8006a7a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006aae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ab4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d106      	bne.n	8006aca <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006abc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006abe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006ac0:	4619      	mov	r1, r3
 8006ac2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006ac4:	f7ff ff66 	bl	8006994 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006ac8:	e002      	b.n	8006ad0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006aca:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006acc:	f7fa fecc 	bl	8001868 <HAL_UART_RxCpltCallback>
}
 8006ad0:	bf00      	nop
 8006ad2:	3770      	adds	r7, #112	@ 0x70
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bd80      	pop	{r7, pc}

08006ad8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b084      	sub	sp, #16
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d108      	bne.n	8006b06 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006af8:	085b      	lsrs	r3, r3, #1
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	4619      	mov	r1, r3
 8006afe:	68f8      	ldr	r0, [r7, #12]
 8006b00:	f7ff ff48 	bl	8006994 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006b04:	e002      	b.n	8006b0c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006b06:	68f8      	ldr	r0, [r7, #12]
 8006b08:	f7ff ff30 	bl	800696c <HAL_UART_RxHalfCpltCallback>
}
 8006b0c:	bf00      	nop
 8006b0e:	3710      	adds	r7, #16
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}

08006b14 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b24:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	695b      	ldr	r3, [r3, #20]
 8006b2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b30:	2b80      	cmp	r3, #128	@ 0x80
 8006b32:	bf0c      	ite	eq
 8006b34:	2301      	moveq	r3, #1
 8006b36:	2300      	movne	r3, #0
 8006b38:	b2db      	uxtb	r3, r3
 8006b3a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b42:	b2db      	uxtb	r3, r3
 8006b44:	2b21      	cmp	r3, #33	@ 0x21
 8006b46:	d108      	bne.n	8006b5a <UART_DMAError+0x46>
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d005      	beq.n	8006b5a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	2200      	movs	r2, #0
 8006b52:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006b54:	68b8      	ldr	r0, [r7, #8]
 8006b56:	f000 f8c1 	bl	8006cdc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	695b      	ldr	r3, [r3, #20]
 8006b60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b64:	2b40      	cmp	r3, #64	@ 0x40
 8006b66:	bf0c      	ite	eq
 8006b68:	2301      	moveq	r3, #1
 8006b6a:	2300      	movne	r3, #0
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	2b22      	cmp	r3, #34	@ 0x22
 8006b7a:	d108      	bne.n	8006b8e <UART_DMAError+0x7a>
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d005      	beq.n	8006b8e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	2200      	movs	r2, #0
 8006b86:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006b88:	68b8      	ldr	r0, [r7, #8]
 8006b8a:	f000 f8cf 	bl	8006d2c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b92:	f043 0210 	orr.w	r2, r3, #16
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b9a:	68b8      	ldr	r0, [r7, #8]
 8006b9c:	f7ff fef0 	bl	8006980 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ba0:	bf00      	nop
 8006ba2:	3710      	adds	r7, #16
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}

08006ba8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b098      	sub	sp, #96	@ 0x60
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	60f8      	str	r0, [r7, #12]
 8006bb0:	60b9      	str	r1, [r7, #8]
 8006bb2:	4613      	mov	r3, r2
 8006bb4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006bb6:	68ba      	ldr	r2, [r7, #8]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	88fa      	ldrh	r2, [r7, #6]
 8006bc0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2222      	movs	r2, #34	@ 0x22
 8006bcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bd4:	4a3e      	ldr	r2, [pc, #248]	@ (8006cd0 <UART_Start_Receive_DMA+0x128>)
 8006bd6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bdc:	4a3d      	ldr	r2, [pc, #244]	@ (8006cd4 <UART_Start_Receive_DMA+0x12c>)
 8006bde:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006be4:	4a3c      	ldr	r2, [pc, #240]	@ (8006cd8 <UART_Start_Receive_DMA+0x130>)
 8006be6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bec:	2200      	movs	r2, #0
 8006bee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006bf0:	f107 0308 	add.w	r3, r7, #8
 8006bf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	3304      	adds	r3, #4
 8006c00:	4619      	mov	r1, r3
 8006c02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	88fb      	ldrh	r3, [r7, #6]
 8006c08:	f7fc ffe2 	bl	8003bd0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	613b      	str	r3, [r7, #16]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	613b      	str	r3, [r7, #16]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	613b      	str	r3, [r7, #16]
 8006c20:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	691b      	ldr	r3, [r3, #16]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d019      	beq.n	8006c5e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	330c      	adds	r3, #12
 8006c30:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c34:	e853 3f00 	ldrex	r3, [r3]
 8006c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c40:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	330c      	adds	r3, #12
 8006c48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c4a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006c4c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c4e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006c50:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c52:	e841 2300 	strex	r3, r2, [r1]
 8006c56:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006c58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d1e5      	bne.n	8006c2a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	3314      	adds	r3, #20
 8006c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c68:	e853 3f00 	ldrex	r3, [r3]
 8006c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c70:	f043 0301 	orr.w	r3, r3, #1
 8006c74:	657b      	str	r3, [r7, #84]	@ 0x54
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	3314      	adds	r3, #20
 8006c7c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006c7e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006c80:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c82:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006c84:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c86:	e841 2300 	strex	r3, r2, [r1]
 8006c8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d1e5      	bne.n	8006c5e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	3314      	adds	r3, #20
 8006c98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c9a:	69bb      	ldr	r3, [r7, #24]
 8006c9c:	e853 3f00 	ldrex	r3, [r3]
 8006ca0:	617b      	str	r3, [r7, #20]
   return(result);
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ca8:	653b      	str	r3, [r7, #80]	@ 0x50
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	3314      	adds	r3, #20
 8006cb0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006cb2:	627a      	str	r2, [r7, #36]	@ 0x24
 8006cb4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb6:	6a39      	ldr	r1, [r7, #32]
 8006cb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cba:	e841 2300 	strex	r3, r2, [r1]
 8006cbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d1e5      	bne.n	8006c92 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8006cc6:	2300      	movs	r3, #0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3760      	adds	r7, #96	@ 0x60
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}
 8006cd0:	080069ad 	.word	0x080069ad
 8006cd4:	08006ad9 	.word	0x08006ad9
 8006cd8:	08006b15 	.word	0x08006b15

08006cdc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b089      	sub	sp, #36	@ 0x24
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	330c      	adds	r3, #12
 8006cea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	e853 3f00 	ldrex	r3, [r3]
 8006cf2:	60bb      	str	r3, [r7, #8]
   return(result);
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006cfa:	61fb      	str	r3, [r7, #28]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	330c      	adds	r3, #12
 8006d02:	69fa      	ldr	r2, [r7, #28]
 8006d04:	61ba      	str	r2, [r7, #24]
 8006d06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d08:	6979      	ldr	r1, [r7, #20]
 8006d0a:	69ba      	ldr	r2, [r7, #24]
 8006d0c:	e841 2300 	strex	r3, r2, [r1]
 8006d10:	613b      	str	r3, [r7, #16]
   return(result);
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d1e5      	bne.n	8006ce4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2220      	movs	r2, #32
 8006d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006d20:	bf00      	nop
 8006d22:	3724      	adds	r7, #36	@ 0x24
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b095      	sub	sp, #84	@ 0x54
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	330c      	adds	r3, #12
 8006d3a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d3e:	e853 3f00 	ldrex	r3, [r3]
 8006d42:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	330c      	adds	r3, #12
 8006d52:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006d54:	643a      	str	r2, [r7, #64]	@ 0x40
 8006d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d58:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006d5a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006d5c:	e841 2300 	strex	r3, r2, [r1]
 8006d60:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d1e5      	bne.n	8006d34 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	3314      	adds	r3, #20
 8006d6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d70:	6a3b      	ldr	r3, [r7, #32]
 8006d72:	e853 3f00 	ldrex	r3, [r3]
 8006d76:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d78:	69fb      	ldr	r3, [r7, #28]
 8006d7a:	f023 0301 	bic.w	r3, r3, #1
 8006d7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	3314      	adds	r3, #20
 8006d86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d88:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d90:	e841 2300 	strex	r3, r2, [r1]
 8006d94:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d1e5      	bne.n	8006d68 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d119      	bne.n	8006dd8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	330c      	adds	r3, #12
 8006daa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	e853 3f00 	ldrex	r3, [r3]
 8006db2:	60bb      	str	r3, [r7, #8]
   return(result);
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	f023 0310 	bic.w	r3, r3, #16
 8006dba:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	330c      	adds	r3, #12
 8006dc2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006dc4:	61ba      	str	r2, [r7, #24]
 8006dc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc8:	6979      	ldr	r1, [r7, #20]
 8006dca:	69ba      	ldr	r2, [r7, #24]
 8006dcc:	e841 2300 	strex	r3, r2, [r1]
 8006dd0:	613b      	str	r3, [r7, #16]
   return(result);
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d1e5      	bne.n	8006da4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2220      	movs	r2, #32
 8006ddc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2200      	movs	r2, #0
 8006de4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006de6:	bf00      	nop
 8006de8:	3754      	adds	r7, #84	@ 0x54
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr

08006df2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006df2:	b580      	push	{r7, lr}
 8006df4:	b084      	sub	sp, #16
 8006df6:	af00      	add	r7, sp, #0
 8006df8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dfe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2200      	movs	r2, #0
 8006e04:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e0c:	68f8      	ldr	r0, [r7, #12]
 8006e0e:	f7ff fdb7 	bl	8006980 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e12:	bf00      	nop
 8006e14:	3710      	adds	r7, #16
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}

08006e1a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	b085      	sub	sp, #20
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e28:	b2db      	uxtb	r3, r3
 8006e2a:	2b21      	cmp	r3, #33	@ 0x21
 8006e2c:	d13e      	bne.n	8006eac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e36:	d114      	bne.n	8006e62 <UART_Transmit_IT+0x48>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	691b      	ldr	r3, [r3, #16]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d110      	bne.n	8006e62 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6a1b      	ldr	r3, [r3, #32]
 8006e44:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	881b      	ldrh	r3, [r3, #0]
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e54:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6a1b      	ldr	r3, [r3, #32]
 8006e5a:	1c9a      	adds	r2, r3, #2
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	621a      	str	r2, [r3, #32]
 8006e60:	e008      	b.n	8006e74 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6a1b      	ldr	r3, [r3, #32]
 8006e66:	1c59      	adds	r1, r3, #1
 8006e68:	687a      	ldr	r2, [r7, #4]
 8006e6a:	6211      	str	r1, [r2, #32]
 8006e6c:	781a      	ldrb	r2, [r3, #0]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006e78:	b29b      	uxth	r3, r3
 8006e7a:	3b01      	subs	r3, #1
 8006e7c:	b29b      	uxth	r3, r3
 8006e7e:	687a      	ldr	r2, [r7, #4]
 8006e80:	4619      	mov	r1, r3
 8006e82:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d10f      	bne.n	8006ea8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68da      	ldr	r2, [r3, #12]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e96:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	68da      	ldr	r2, [r3, #12]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ea6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	e000      	b.n	8006eae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006eac:	2302      	movs	r3, #2
  }
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3714      	adds	r7, #20
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr

08006eba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006eba:	b580      	push	{r7, lr}
 8006ebc:	b082      	sub	sp, #8
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	68da      	ldr	r2, [r3, #12]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ed0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2220      	movs	r2, #32
 8006ed6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f7ff fd3c 	bl	8006958 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006ee0:	2300      	movs	r3, #0
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3708      	adds	r7, #8
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}

08006eea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006eea:	b580      	push	{r7, lr}
 8006eec:	b08c      	sub	sp, #48	@ 0x30
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	2b22      	cmp	r3, #34	@ 0x22
 8006efc:	f040 80ae 	bne.w	800705c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	689b      	ldr	r3, [r3, #8]
 8006f04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f08:	d117      	bne.n	8006f3a <UART_Receive_IT+0x50>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	691b      	ldr	r3, [r3, #16]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d113      	bne.n	8006f3a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006f12:	2300      	movs	r3, #0
 8006f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f28:	b29a      	uxth	r2, r3
 8006f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f2c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f32:	1c9a      	adds	r2, r3, #2
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	629a      	str	r2, [r3, #40]	@ 0x28
 8006f38:	e026      	b.n	8006f88 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006f40:	2300      	movs	r3, #0
 8006f42:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f4c:	d007      	beq.n	8006f5e <UART_Receive_IT+0x74>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	689b      	ldr	r3, [r3, #8]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d10a      	bne.n	8006f6c <UART_Receive_IT+0x82>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	691b      	ldr	r3, [r3, #16]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d106      	bne.n	8006f6c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	b2da      	uxtb	r2, r3
 8006f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f68:	701a      	strb	r2, [r3, #0]
 8006f6a:	e008      	b.n	8006f7e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f78:	b2da      	uxtb	r2, r3
 8006f7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f7c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f82:	1c5a      	adds	r2, r3, #1
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f8c:	b29b      	uxth	r3, r3
 8006f8e:	3b01      	subs	r3, #1
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	4619      	mov	r1, r3
 8006f96:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d15d      	bne.n	8007058 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	68da      	ldr	r2, [r3, #12]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f022 0220 	bic.w	r2, r2, #32
 8006faa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	68da      	ldr	r2, [r3, #12]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006fba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	695a      	ldr	r2, [r3, #20]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f022 0201 	bic.w	r2, r2, #1
 8006fca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2220      	movs	r2, #32
 8006fd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d135      	bne.n	800704e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	330c      	adds	r3, #12
 8006fee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	e853 3f00 	ldrex	r3, [r3]
 8006ff6:	613b      	str	r3, [r7, #16]
   return(result);
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	f023 0310 	bic.w	r3, r3, #16
 8006ffe:	627b      	str	r3, [r7, #36]	@ 0x24
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	330c      	adds	r3, #12
 8007006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007008:	623a      	str	r2, [r7, #32]
 800700a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800700c:	69f9      	ldr	r1, [r7, #28]
 800700e:	6a3a      	ldr	r2, [r7, #32]
 8007010:	e841 2300 	strex	r3, r2, [r1]
 8007014:	61bb      	str	r3, [r7, #24]
   return(result);
 8007016:	69bb      	ldr	r3, [r7, #24]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d1e5      	bne.n	8006fe8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f003 0310 	and.w	r3, r3, #16
 8007026:	2b10      	cmp	r3, #16
 8007028:	d10a      	bne.n	8007040 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800702a:	2300      	movs	r3, #0
 800702c:	60fb      	str	r3, [r7, #12]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	60fb      	str	r3, [r7, #12]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	60fb      	str	r3, [r7, #12]
 800703e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007044:	4619      	mov	r1, r3
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f7ff fca4 	bl	8006994 <HAL_UARTEx_RxEventCallback>
 800704c:	e002      	b.n	8007054 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f7fa fc0a 	bl	8001868 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007054:	2300      	movs	r3, #0
 8007056:	e002      	b.n	800705e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007058:	2300      	movs	r3, #0
 800705a:	e000      	b.n	800705e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800705c:	2302      	movs	r3, #2
  }
}
 800705e:	4618      	mov	r0, r3
 8007060:	3730      	adds	r7, #48	@ 0x30
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
	...

08007068 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007068:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800706c:	b0c0      	sub	sp, #256	@ 0x100
 800706e:	af00      	add	r7, sp, #0
 8007070:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	691b      	ldr	r3, [r3, #16]
 800707c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007084:	68d9      	ldr	r1, [r3, #12]
 8007086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	ea40 0301 	orr.w	r3, r0, r1
 8007090:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007096:	689a      	ldr	r2, [r3, #8]
 8007098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	431a      	orrs	r2, r3
 80070a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070a4:	695b      	ldr	r3, [r3, #20]
 80070a6:	431a      	orrs	r2, r3
 80070a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070ac:	69db      	ldr	r3, [r3, #28]
 80070ae:	4313      	orrs	r3, r2
 80070b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80070b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	68db      	ldr	r3, [r3, #12]
 80070bc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80070c0:	f021 010c 	bic.w	r1, r1, #12
 80070c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80070ce:	430b      	orrs	r3, r1
 80070d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80070d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	695b      	ldr	r3, [r3, #20]
 80070da:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80070de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070e2:	6999      	ldr	r1, [r3, #24]
 80070e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	ea40 0301 	orr.w	r3, r0, r1
 80070ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80070f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	4b8f      	ldr	r3, [pc, #572]	@ (8007334 <UART_SetConfig+0x2cc>)
 80070f8:	429a      	cmp	r2, r3
 80070fa:	d005      	beq.n	8007108 <UART_SetConfig+0xa0>
 80070fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007100:	681a      	ldr	r2, [r3, #0]
 8007102:	4b8d      	ldr	r3, [pc, #564]	@ (8007338 <UART_SetConfig+0x2d0>)
 8007104:	429a      	cmp	r2, r3
 8007106:	d104      	bne.n	8007112 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007108:	f7fd feb0 	bl	8004e6c <HAL_RCC_GetPCLK2Freq>
 800710c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007110:	e003      	b.n	800711a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007112:	f7fd fe97 	bl	8004e44 <HAL_RCC_GetPCLK1Freq>
 8007116:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800711a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800711e:	69db      	ldr	r3, [r3, #28]
 8007120:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007124:	f040 810c 	bne.w	8007340 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007128:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800712c:	2200      	movs	r2, #0
 800712e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007132:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007136:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800713a:	4622      	mov	r2, r4
 800713c:	462b      	mov	r3, r5
 800713e:	1891      	adds	r1, r2, r2
 8007140:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007142:	415b      	adcs	r3, r3
 8007144:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007146:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800714a:	4621      	mov	r1, r4
 800714c:	eb12 0801 	adds.w	r8, r2, r1
 8007150:	4629      	mov	r1, r5
 8007152:	eb43 0901 	adc.w	r9, r3, r1
 8007156:	f04f 0200 	mov.w	r2, #0
 800715a:	f04f 0300 	mov.w	r3, #0
 800715e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007162:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007166:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800716a:	4690      	mov	r8, r2
 800716c:	4699      	mov	r9, r3
 800716e:	4623      	mov	r3, r4
 8007170:	eb18 0303 	adds.w	r3, r8, r3
 8007174:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007178:	462b      	mov	r3, r5
 800717a:	eb49 0303 	adc.w	r3, r9, r3
 800717e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800718e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007192:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007196:	460b      	mov	r3, r1
 8007198:	18db      	adds	r3, r3, r3
 800719a:	653b      	str	r3, [r7, #80]	@ 0x50
 800719c:	4613      	mov	r3, r2
 800719e:	eb42 0303 	adc.w	r3, r2, r3
 80071a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80071a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80071a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80071ac:	f7f9 fd74 	bl	8000c98 <__aeabi_uldivmod>
 80071b0:	4602      	mov	r2, r0
 80071b2:	460b      	mov	r3, r1
 80071b4:	4b61      	ldr	r3, [pc, #388]	@ (800733c <UART_SetConfig+0x2d4>)
 80071b6:	fba3 2302 	umull	r2, r3, r3, r2
 80071ba:	095b      	lsrs	r3, r3, #5
 80071bc:	011c      	lsls	r4, r3, #4
 80071be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071c2:	2200      	movs	r2, #0
 80071c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80071c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80071cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80071d0:	4642      	mov	r2, r8
 80071d2:	464b      	mov	r3, r9
 80071d4:	1891      	adds	r1, r2, r2
 80071d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80071d8:	415b      	adcs	r3, r3
 80071da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80071e0:	4641      	mov	r1, r8
 80071e2:	eb12 0a01 	adds.w	sl, r2, r1
 80071e6:	4649      	mov	r1, r9
 80071e8:	eb43 0b01 	adc.w	fp, r3, r1
 80071ec:	f04f 0200 	mov.w	r2, #0
 80071f0:	f04f 0300 	mov.w	r3, #0
 80071f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80071f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80071fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007200:	4692      	mov	sl, r2
 8007202:	469b      	mov	fp, r3
 8007204:	4643      	mov	r3, r8
 8007206:	eb1a 0303 	adds.w	r3, sl, r3
 800720a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800720e:	464b      	mov	r3, r9
 8007210:	eb4b 0303 	adc.w	r3, fp, r3
 8007214:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	2200      	movs	r2, #0
 8007220:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007224:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007228:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800722c:	460b      	mov	r3, r1
 800722e:	18db      	adds	r3, r3, r3
 8007230:	643b      	str	r3, [r7, #64]	@ 0x40
 8007232:	4613      	mov	r3, r2
 8007234:	eb42 0303 	adc.w	r3, r2, r3
 8007238:	647b      	str	r3, [r7, #68]	@ 0x44
 800723a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800723e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007242:	f7f9 fd29 	bl	8000c98 <__aeabi_uldivmod>
 8007246:	4602      	mov	r2, r0
 8007248:	460b      	mov	r3, r1
 800724a:	4611      	mov	r1, r2
 800724c:	4b3b      	ldr	r3, [pc, #236]	@ (800733c <UART_SetConfig+0x2d4>)
 800724e:	fba3 2301 	umull	r2, r3, r3, r1
 8007252:	095b      	lsrs	r3, r3, #5
 8007254:	2264      	movs	r2, #100	@ 0x64
 8007256:	fb02 f303 	mul.w	r3, r2, r3
 800725a:	1acb      	subs	r3, r1, r3
 800725c:	00db      	lsls	r3, r3, #3
 800725e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007262:	4b36      	ldr	r3, [pc, #216]	@ (800733c <UART_SetConfig+0x2d4>)
 8007264:	fba3 2302 	umull	r2, r3, r3, r2
 8007268:	095b      	lsrs	r3, r3, #5
 800726a:	005b      	lsls	r3, r3, #1
 800726c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007270:	441c      	add	r4, r3
 8007272:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007276:	2200      	movs	r2, #0
 8007278:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800727c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007280:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007284:	4642      	mov	r2, r8
 8007286:	464b      	mov	r3, r9
 8007288:	1891      	adds	r1, r2, r2
 800728a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800728c:	415b      	adcs	r3, r3
 800728e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007290:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007294:	4641      	mov	r1, r8
 8007296:	1851      	adds	r1, r2, r1
 8007298:	6339      	str	r1, [r7, #48]	@ 0x30
 800729a:	4649      	mov	r1, r9
 800729c:	414b      	adcs	r3, r1
 800729e:	637b      	str	r3, [r7, #52]	@ 0x34
 80072a0:	f04f 0200 	mov.w	r2, #0
 80072a4:	f04f 0300 	mov.w	r3, #0
 80072a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80072ac:	4659      	mov	r1, fp
 80072ae:	00cb      	lsls	r3, r1, #3
 80072b0:	4651      	mov	r1, sl
 80072b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80072b6:	4651      	mov	r1, sl
 80072b8:	00ca      	lsls	r2, r1, #3
 80072ba:	4610      	mov	r0, r2
 80072bc:	4619      	mov	r1, r3
 80072be:	4603      	mov	r3, r0
 80072c0:	4642      	mov	r2, r8
 80072c2:	189b      	adds	r3, r3, r2
 80072c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80072c8:	464b      	mov	r3, r9
 80072ca:	460a      	mov	r2, r1
 80072cc:	eb42 0303 	adc.w	r3, r2, r3
 80072d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80072d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	2200      	movs	r2, #0
 80072dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80072e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80072e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80072e8:	460b      	mov	r3, r1
 80072ea:	18db      	adds	r3, r3, r3
 80072ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072ee:	4613      	mov	r3, r2
 80072f0:	eb42 0303 	adc.w	r3, r2, r3
 80072f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80072fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80072fe:	f7f9 fccb 	bl	8000c98 <__aeabi_uldivmod>
 8007302:	4602      	mov	r2, r0
 8007304:	460b      	mov	r3, r1
 8007306:	4b0d      	ldr	r3, [pc, #52]	@ (800733c <UART_SetConfig+0x2d4>)
 8007308:	fba3 1302 	umull	r1, r3, r3, r2
 800730c:	095b      	lsrs	r3, r3, #5
 800730e:	2164      	movs	r1, #100	@ 0x64
 8007310:	fb01 f303 	mul.w	r3, r1, r3
 8007314:	1ad3      	subs	r3, r2, r3
 8007316:	00db      	lsls	r3, r3, #3
 8007318:	3332      	adds	r3, #50	@ 0x32
 800731a:	4a08      	ldr	r2, [pc, #32]	@ (800733c <UART_SetConfig+0x2d4>)
 800731c:	fba2 2303 	umull	r2, r3, r2, r3
 8007320:	095b      	lsrs	r3, r3, #5
 8007322:	f003 0207 	and.w	r2, r3, #7
 8007326:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4422      	add	r2, r4
 800732e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007330:	e106      	b.n	8007540 <UART_SetConfig+0x4d8>
 8007332:	bf00      	nop
 8007334:	40011000 	.word	0x40011000
 8007338:	40011400 	.word	0x40011400
 800733c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007340:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007344:	2200      	movs	r2, #0
 8007346:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800734a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800734e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007352:	4642      	mov	r2, r8
 8007354:	464b      	mov	r3, r9
 8007356:	1891      	adds	r1, r2, r2
 8007358:	6239      	str	r1, [r7, #32]
 800735a:	415b      	adcs	r3, r3
 800735c:	627b      	str	r3, [r7, #36]	@ 0x24
 800735e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007362:	4641      	mov	r1, r8
 8007364:	1854      	adds	r4, r2, r1
 8007366:	4649      	mov	r1, r9
 8007368:	eb43 0501 	adc.w	r5, r3, r1
 800736c:	f04f 0200 	mov.w	r2, #0
 8007370:	f04f 0300 	mov.w	r3, #0
 8007374:	00eb      	lsls	r3, r5, #3
 8007376:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800737a:	00e2      	lsls	r2, r4, #3
 800737c:	4614      	mov	r4, r2
 800737e:	461d      	mov	r5, r3
 8007380:	4643      	mov	r3, r8
 8007382:	18e3      	adds	r3, r4, r3
 8007384:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007388:	464b      	mov	r3, r9
 800738a:	eb45 0303 	adc.w	r3, r5, r3
 800738e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	2200      	movs	r2, #0
 800739a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800739e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80073a2:	f04f 0200 	mov.w	r2, #0
 80073a6:	f04f 0300 	mov.w	r3, #0
 80073aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80073ae:	4629      	mov	r1, r5
 80073b0:	008b      	lsls	r3, r1, #2
 80073b2:	4621      	mov	r1, r4
 80073b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073b8:	4621      	mov	r1, r4
 80073ba:	008a      	lsls	r2, r1, #2
 80073bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80073c0:	f7f9 fc6a 	bl	8000c98 <__aeabi_uldivmod>
 80073c4:	4602      	mov	r2, r0
 80073c6:	460b      	mov	r3, r1
 80073c8:	4b60      	ldr	r3, [pc, #384]	@ (800754c <UART_SetConfig+0x4e4>)
 80073ca:	fba3 2302 	umull	r2, r3, r3, r2
 80073ce:	095b      	lsrs	r3, r3, #5
 80073d0:	011c      	lsls	r4, r3, #4
 80073d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073d6:	2200      	movs	r2, #0
 80073d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80073dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80073e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80073e4:	4642      	mov	r2, r8
 80073e6:	464b      	mov	r3, r9
 80073e8:	1891      	adds	r1, r2, r2
 80073ea:	61b9      	str	r1, [r7, #24]
 80073ec:	415b      	adcs	r3, r3
 80073ee:	61fb      	str	r3, [r7, #28]
 80073f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80073f4:	4641      	mov	r1, r8
 80073f6:	1851      	adds	r1, r2, r1
 80073f8:	6139      	str	r1, [r7, #16]
 80073fa:	4649      	mov	r1, r9
 80073fc:	414b      	adcs	r3, r1
 80073fe:	617b      	str	r3, [r7, #20]
 8007400:	f04f 0200 	mov.w	r2, #0
 8007404:	f04f 0300 	mov.w	r3, #0
 8007408:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800740c:	4659      	mov	r1, fp
 800740e:	00cb      	lsls	r3, r1, #3
 8007410:	4651      	mov	r1, sl
 8007412:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007416:	4651      	mov	r1, sl
 8007418:	00ca      	lsls	r2, r1, #3
 800741a:	4610      	mov	r0, r2
 800741c:	4619      	mov	r1, r3
 800741e:	4603      	mov	r3, r0
 8007420:	4642      	mov	r2, r8
 8007422:	189b      	adds	r3, r3, r2
 8007424:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007428:	464b      	mov	r3, r9
 800742a:	460a      	mov	r2, r1
 800742c:	eb42 0303 	adc.w	r3, r2, r3
 8007430:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800743e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007440:	f04f 0200 	mov.w	r2, #0
 8007444:	f04f 0300 	mov.w	r3, #0
 8007448:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800744c:	4649      	mov	r1, r9
 800744e:	008b      	lsls	r3, r1, #2
 8007450:	4641      	mov	r1, r8
 8007452:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007456:	4641      	mov	r1, r8
 8007458:	008a      	lsls	r2, r1, #2
 800745a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800745e:	f7f9 fc1b 	bl	8000c98 <__aeabi_uldivmod>
 8007462:	4602      	mov	r2, r0
 8007464:	460b      	mov	r3, r1
 8007466:	4611      	mov	r1, r2
 8007468:	4b38      	ldr	r3, [pc, #224]	@ (800754c <UART_SetConfig+0x4e4>)
 800746a:	fba3 2301 	umull	r2, r3, r3, r1
 800746e:	095b      	lsrs	r3, r3, #5
 8007470:	2264      	movs	r2, #100	@ 0x64
 8007472:	fb02 f303 	mul.w	r3, r2, r3
 8007476:	1acb      	subs	r3, r1, r3
 8007478:	011b      	lsls	r3, r3, #4
 800747a:	3332      	adds	r3, #50	@ 0x32
 800747c:	4a33      	ldr	r2, [pc, #204]	@ (800754c <UART_SetConfig+0x4e4>)
 800747e:	fba2 2303 	umull	r2, r3, r2, r3
 8007482:	095b      	lsrs	r3, r3, #5
 8007484:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007488:	441c      	add	r4, r3
 800748a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800748e:	2200      	movs	r2, #0
 8007490:	673b      	str	r3, [r7, #112]	@ 0x70
 8007492:	677a      	str	r2, [r7, #116]	@ 0x74
 8007494:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007498:	4642      	mov	r2, r8
 800749a:	464b      	mov	r3, r9
 800749c:	1891      	adds	r1, r2, r2
 800749e:	60b9      	str	r1, [r7, #8]
 80074a0:	415b      	adcs	r3, r3
 80074a2:	60fb      	str	r3, [r7, #12]
 80074a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80074a8:	4641      	mov	r1, r8
 80074aa:	1851      	adds	r1, r2, r1
 80074ac:	6039      	str	r1, [r7, #0]
 80074ae:	4649      	mov	r1, r9
 80074b0:	414b      	adcs	r3, r1
 80074b2:	607b      	str	r3, [r7, #4]
 80074b4:	f04f 0200 	mov.w	r2, #0
 80074b8:	f04f 0300 	mov.w	r3, #0
 80074bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80074c0:	4659      	mov	r1, fp
 80074c2:	00cb      	lsls	r3, r1, #3
 80074c4:	4651      	mov	r1, sl
 80074c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074ca:	4651      	mov	r1, sl
 80074cc:	00ca      	lsls	r2, r1, #3
 80074ce:	4610      	mov	r0, r2
 80074d0:	4619      	mov	r1, r3
 80074d2:	4603      	mov	r3, r0
 80074d4:	4642      	mov	r2, r8
 80074d6:	189b      	adds	r3, r3, r2
 80074d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80074da:	464b      	mov	r3, r9
 80074dc:	460a      	mov	r2, r1
 80074de:	eb42 0303 	adc.w	r3, r2, r3
 80074e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80074e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80074ee:	667a      	str	r2, [r7, #100]	@ 0x64
 80074f0:	f04f 0200 	mov.w	r2, #0
 80074f4:	f04f 0300 	mov.w	r3, #0
 80074f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80074fc:	4649      	mov	r1, r9
 80074fe:	008b      	lsls	r3, r1, #2
 8007500:	4641      	mov	r1, r8
 8007502:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007506:	4641      	mov	r1, r8
 8007508:	008a      	lsls	r2, r1, #2
 800750a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800750e:	f7f9 fbc3 	bl	8000c98 <__aeabi_uldivmod>
 8007512:	4602      	mov	r2, r0
 8007514:	460b      	mov	r3, r1
 8007516:	4b0d      	ldr	r3, [pc, #52]	@ (800754c <UART_SetConfig+0x4e4>)
 8007518:	fba3 1302 	umull	r1, r3, r3, r2
 800751c:	095b      	lsrs	r3, r3, #5
 800751e:	2164      	movs	r1, #100	@ 0x64
 8007520:	fb01 f303 	mul.w	r3, r1, r3
 8007524:	1ad3      	subs	r3, r2, r3
 8007526:	011b      	lsls	r3, r3, #4
 8007528:	3332      	adds	r3, #50	@ 0x32
 800752a:	4a08      	ldr	r2, [pc, #32]	@ (800754c <UART_SetConfig+0x4e4>)
 800752c:	fba2 2303 	umull	r2, r3, r2, r3
 8007530:	095b      	lsrs	r3, r3, #5
 8007532:	f003 020f 	and.w	r2, r3, #15
 8007536:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4422      	add	r2, r4
 800753e:	609a      	str	r2, [r3, #8]
}
 8007540:	bf00      	nop
 8007542:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007546:	46bd      	mov	sp, r7
 8007548:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800754c:	51eb851f 	.word	0x51eb851f

08007550 <arm_sin_f32>:
 8007550:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 80075d0 <arm_sin_f32+0x80>
 8007554:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007558:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800755c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007560:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007564:	d504      	bpl.n	8007570 <arm_sin_f32+0x20>
 8007566:	ee17 3a90 	vmov	r3, s15
 800756a:	3b01      	subs	r3, #1
 800756c:	ee07 3a90 	vmov	s15, r3
 8007570:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007574:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80075d4 <arm_sin_f32+0x84>
 8007578:	ee30 0a67 	vsub.f32	s0, s0, s15
 800757c:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007580:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8007584:	ee17 3a90 	vmov	r3, s15
 8007588:	b29b      	uxth	r3, r3
 800758a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800758e:	d21a      	bcs.n	80075c6 <arm_sin_f32+0x76>
 8007590:	ee07 3a90 	vmov	s15, r3
 8007594:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007598:	1c59      	adds	r1, r3, #1
 800759a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800759e:	4a0e      	ldr	r2, [pc, #56]	@ (80075d8 <arm_sin_f32+0x88>)
 80075a0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80075a4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80075a8:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80075ac:	ed93 7a00 	vldr	s14, [r3]
 80075b0:	edd2 6a00 	vldr	s13, [r2]
 80075b4:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80075b8:	ee20 0a26 	vmul.f32	s0, s0, s13
 80075bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80075c0:	ee37 0a80 	vadd.f32	s0, s15, s0
 80075c4:	4770      	bx	lr
 80075c6:	ee30 0a47 	vsub.f32	s0, s0, s14
 80075ca:	2101      	movs	r1, #1
 80075cc:	2300      	movs	r3, #0
 80075ce:	e7e6      	b.n	800759e <arm_sin_f32+0x4e>
 80075d0:	3e22f983 	.word	0x3e22f983
 80075d4:	44000000 	.word	0x44000000
 80075d8:	0800a338 	.word	0x0800a338

080075dc <__cvt>:
 80075dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075e0:	ec57 6b10 	vmov	r6, r7, d0
 80075e4:	2f00      	cmp	r7, #0
 80075e6:	460c      	mov	r4, r1
 80075e8:	4619      	mov	r1, r3
 80075ea:	463b      	mov	r3, r7
 80075ec:	bfbb      	ittet	lt
 80075ee:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80075f2:	461f      	movlt	r7, r3
 80075f4:	2300      	movge	r3, #0
 80075f6:	232d      	movlt	r3, #45	@ 0x2d
 80075f8:	700b      	strb	r3, [r1, #0]
 80075fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80075fc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007600:	4691      	mov	r9, r2
 8007602:	f023 0820 	bic.w	r8, r3, #32
 8007606:	bfbc      	itt	lt
 8007608:	4632      	movlt	r2, r6
 800760a:	4616      	movlt	r6, r2
 800760c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007610:	d005      	beq.n	800761e <__cvt+0x42>
 8007612:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007616:	d100      	bne.n	800761a <__cvt+0x3e>
 8007618:	3401      	adds	r4, #1
 800761a:	2102      	movs	r1, #2
 800761c:	e000      	b.n	8007620 <__cvt+0x44>
 800761e:	2103      	movs	r1, #3
 8007620:	ab03      	add	r3, sp, #12
 8007622:	9301      	str	r3, [sp, #4]
 8007624:	ab02      	add	r3, sp, #8
 8007626:	9300      	str	r3, [sp, #0]
 8007628:	ec47 6b10 	vmov	d0, r6, r7
 800762c:	4653      	mov	r3, sl
 800762e:	4622      	mov	r2, r4
 8007630:	f000 fe5a 	bl	80082e8 <_dtoa_r>
 8007634:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007638:	4605      	mov	r5, r0
 800763a:	d119      	bne.n	8007670 <__cvt+0x94>
 800763c:	f019 0f01 	tst.w	r9, #1
 8007640:	d00e      	beq.n	8007660 <__cvt+0x84>
 8007642:	eb00 0904 	add.w	r9, r0, r4
 8007646:	2200      	movs	r2, #0
 8007648:	2300      	movs	r3, #0
 800764a:	4630      	mov	r0, r6
 800764c:	4639      	mov	r1, r7
 800764e:	f7f9 fa43 	bl	8000ad8 <__aeabi_dcmpeq>
 8007652:	b108      	cbz	r0, 8007658 <__cvt+0x7c>
 8007654:	f8cd 900c 	str.w	r9, [sp, #12]
 8007658:	2230      	movs	r2, #48	@ 0x30
 800765a:	9b03      	ldr	r3, [sp, #12]
 800765c:	454b      	cmp	r3, r9
 800765e:	d31e      	bcc.n	800769e <__cvt+0xc2>
 8007660:	9b03      	ldr	r3, [sp, #12]
 8007662:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007664:	1b5b      	subs	r3, r3, r5
 8007666:	4628      	mov	r0, r5
 8007668:	6013      	str	r3, [r2, #0]
 800766a:	b004      	add	sp, #16
 800766c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007670:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007674:	eb00 0904 	add.w	r9, r0, r4
 8007678:	d1e5      	bne.n	8007646 <__cvt+0x6a>
 800767a:	7803      	ldrb	r3, [r0, #0]
 800767c:	2b30      	cmp	r3, #48	@ 0x30
 800767e:	d10a      	bne.n	8007696 <__cvt+0xba>
 8007680:	2200      	movs	r2, #0
 8007682:	2300      	movs	r3, #0
 8007684:	4630      	mov	r0, r6
 8007686:	4639      	mov	r1, r7
 8007688:	f7f9 fa26 	bl	8000ad8 <__aeabi_dcmpeq>
 800768c:	b918      	cbnz	r0, 8007696 <__cvt+0xba>
 800768e:	f1c4 0401 	rsb	r4, r4, #1
 8007692:	f8ca 4000 	str.w	r4, [sl]
 8007696:	f8da 3000 	ldr.w	r3, [sl]
 800769a:	4499      	add	r9, r3
 800769c:	e7d3      	b.n	8007646 <__cvt+0x6a>
 800769e:	1c59      	adds	r1, r3, #1
 80076a0:	9103      	str	r1, [sp, #12]
 80076a2:	701a      	strb	r2, [r3, #0]
 80076a4:	e7d9      	b.n	800765a <__cvt+0x7e>

080076a6 <__exponent>:
 80076a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076a8:	2900      	cmp	r1, #0
 80076aa:	bfba      	itte	lt
 80076ac:	4249      	neglt	r1, r1
 80076ae:	232d      	movlt	r3, #45	@ 0x2d
 80076b0:	232b      	movge	r3, #43	@ 0x2b
 80076b2:	2909      	cmp	r1, #9
 80076b4:	7002      	strb	r2, [r0, #0]
 80076b6:	7043      	strb	r3, [r0, #1]
 80076b8:	dd29      	ble.n	800770e <__exponent+0x68>
 80076ba:	f10d 0307 	add.w	r3, sp, #7
 80076be:	461d      	mov	r5, r3
 80076c0:	270a      	movs	r7, #10
 80076c2:	461a      	mov	r2, r3
 80076c4:	fbb1 f6f7 	udiv	r6, r1, r7
 80076c8:	fb07 1416 	mls	r4, r7, r6, r1
 80076cc:	3430      	adds	r4, #48	@ 0x30
 80076ce:	f802 4c01 	strb.w	r4, [r2, #-1]
 80076d2:	460c      	mov	r4, r1
 80076d4:	2c63      	cmp	r4, #99	@ 0x63
 80076d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80076da:	4631      	mov	r1, r6
 80076dc:	dcf1      	bgt.n	80076c2 <__exponent+0x1c>
 80076de:	3130      	adds	r1, #48	@ 0x30
 80076e0:	1e94      	subs	r4, r2, #2
 80076e2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80076e6:	1c41      	adds	r1, r0, #1
 80076e8:	4623      	mov	r3, r4
 80076ea:	42ab      	cmp	r3, r5
 80076ec:	d30a      	bcc.n	8007704 <__exponent+0x5e>
 80076ee:	f10d 0309 	add.w	r3, sp, #9
 80076f2:	1a9b      	subs	r3, r3, r2
 80076f4:	42ac      	cmp	r4, r5
 80076f6:	bf88      	it	hi
 80076f8:	2300      	movhi	r3, #0
 80076fa:	3302      	adds	r3, #2
 80076fc:	4403      	add	r3, r0
 80076fe:	1a18      	subs	r0, r3, r0
 8007700:	b003      	add	sp, #12
 8007702:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007704:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007708:	f801 6f01 	strb.w	r6, [r1, #1]!
 800770c:	e7ed      	b.n	80076ea <__exponent+0x44>
 800770e:	2330      	movs	r3, #48	@ 0x30
 8007710:	3130      	adds	r1, #48	@ 0x30
 8007712:	7083      	strb	r3, [r0, #2]
 8007714:	70c1      	strb	r1, [r0, #3]
 8007716:	1d03      	adds	r3, r0, #4
 8007718:	e7f1      	b.n	80076fe <__exponent+0x58>
	...

0800771c <_printf_float>:
 800771c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007720:	b08d      	sub	sp, #52	@ 0x34
 8007722:	460c      	mov	r4, r1
 8007724:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007728:	4616      	mov	r6, r2
 800772a:	461f      	mov	r7, r3
 800772c:	4605      	mov	r5, r0
 800772e:	f000 fcdb 	bl	80080e8 <_localeconv_r>
 8007732:	6803      	ldr	r3, [r0, #0]
 8007734:	9304      	str	r3, [sp, #16]
 8007736:	4618      	mov	r0, r3
 8007738:	f7f8 fda2 	bl	8000280 <strlen>
 800773c:	2300      	movs	r3, #0
 800773e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007740:	f8d8 3000 	ldr.w	r3, [r8]
 8007744:	9005      	str	r0, [sp, #20]
 8007746:	3307      	adds	r3, #7
 8007748:	f023 0307 	bic.w	r3, r3, #7
 800774c:	f103 0208 	add.w	r2, r3, #8
 8007750:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007754:	f8d4 b000 	ldr.w	fp, [r4]
 8007758:	f8c8 2000 	str.w	r2, [r8]
 800775c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007760:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007764:	9307      	str	r3, [sp, #28]
 8007766:	f8cd 8018 	str.w	r8, [sp, #24]
 800776a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800776e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007772:	4b9c      	ldr	r3, [pc, #624]	@ (80079e4 <_printf_float+0x2c8>)
 8007774:	f04f 32ff 	mov.w	r2, #4294967295
 8007778:	f7f9 f9e0 	bl	8000b3c <__aeabi_dcmpun>
 800777c:	bb70      	cbnz	r0, 80077dc <_printf_float+0xc0>
 800777e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007782:	4b98      	ldr	r3, [pc, #608]	@ (80079e4 <_printf_float+0x2c8>)
 8007784:	f04f 32ff 	mov.w	r2, #4294967295
 8007788:	f7f9 f9ba 	bl	8000b00 <__aeabi_dcmple>
 800778c:	bb30      	cbnz	r0, 80077dc <_printf_float+0xc0>
 800778e:	2200      	movs	r2, #0
 8007790:	2300      	movs	r3, #0
 8007792:	4640      	mov	r0, r8
 8007794:	4649      	mov	r1, r9
 8007796:	f7f9 f9a9 	bl	8000aec <__aeabi_dcmplt>
 800779a:	b110      	cbz	r0, 80077a2 <_printf_float+0x86>
 800779c:	232d      	movs	r3, #45	@ 0x2d
 800779e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077a2:	4a91      	ldr	r2, [pc, #580]	@ (80079e8 <_printf_float+0x2cc>)
 80077a4:	4b91      	ldr	r3, [pc, #580]	@ (80079ec <_printf_float+0x2d0>)
 80077a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80077aa:	bf94      	ite	ls
 80077ac:	4690      	movls	r8, r2
 80077ae:	4698      	movhi	r8, r3
 80077b0:	2303      	movs	r3, #3
 80077b2:	6123      	str	r3, [r4, #16]
 80077b4:	f02b 0304 	bic.w	r3, fp, #4
 80077b8:	6023      	str	r3, [r4, #0]
 80077ba:	f04f 0900 	mov.w	r9, #0
 80077be:	9700      	str	r7, [sp, #0]
 80077c0:	4633      	mov	r3, r6
 80077c2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80077c4:	4621      	mov	r1, r4
 80077c6:	4628      	mov	r0, r5
 80077c8:	f000 f9d2 	bl	8007b70 <_printf_common>
 80077cc:	3001      	adds	r0, #1
 80077ce:	f040 808d 	bne.w	80078ec <_printf_float+0x1d0>
 80077d2:	f04f 30ff 	mov.w	r0, #4294967295
 80077d6:	b00d      	add	sp, #52	@ 0x34
 80077d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077dc:	4642      	mov	r2, r8
 80077de:	464b      	mov	r3, r9
 80077e0:	4640      	mov	r0, r8
 80077e2:	4649      	mov	r1, r9
 80077e4:	f7f9 f9aa 	bl	8000b3c <__aeabi_dcmpun>
 80077e8:	b140      	cbz	r0, 80077fc <_printf_float+0xe0>
 80077ea:	464b      	mov	r3, r9
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	bfbc      	itt	lt
 80077f0:	232d      	movlt	r3, #45	@ 0x2d
 80077f2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80077f6:	4a7e      	ldr	r2, [pc, #504]	@ (80079f0 <_printf_float+0x2d4>)
 80077f8:	4b7e      	ldr	r3, [pc, #504]	@ (80079f4 <_printf_float+0x2d8>)
 80077fa:	e7d4      	b.n	80077a6 <_printf_float+0x8a>
 80077fc:	6863      	ldr	r3, [r4, #4]
 80077fe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007802:	9206      	str	r2, [sp, #24]
 8007804:	1c5a      	adds	r2, r3, #1
 8007806:	d13b      	bne.n	8007880 <_printf_float+0x164>
 8007808:	2306      	movs	r3, #6
 800780a:	6063      	str	r3, [r4, #4]
 800780c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007810:	2300      	movs	r3, #0
 8007812:	6022      	str	r2, [r4, #0]
 8007814:	9303      	str	r3, [sp, #12]
 8007816:	ab0a      	add	r3, sp, #40	@ 0x28
 8007818:	e9cd a301 	strd	sl, r3, [sp, #4]
 800781c:	ab09      	add	r3, sp, #36	@ 0x24
 800781e:	9300      	str	r3, [sp, #0]
 8007820:	6861      	ldr	r1, [r4, #4]
 8007822:	ec49 8b10 	vmov	d0, r8, r9
 8007826:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800782a:	4628      	mov	r0, r5
 800782c:	f7ff fed6 	bl	80075dc <__cvt>
 8007830:	9b06      	ldr	r3, [sp, #24]
 8007832:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007834:	2b47      	cmp	r3, #71	@ 0x47
 8007836:	4680      	mov	r8, r0
 8007838:	d129      	bne.n	800788e <_printf_float+0x172>
 800783a:	1cc8      	adds	r0, r1, #3
 800783c:	db02      	blt.n	8007844 <_printf_float+0x128>
 800783e:	6863      	ldr	r3, [r4, #4]
 8007840:	4299      	cmp	r1, r3
 8007842:	dd41      	ble.n	80078c8 <_printf_float+0x1ac>
 8007844:	f1aa 0a02 	sub.w	sl, sl, #2
 8007848:	fa5f fa8a 	uxtb.w	sl, sl
 800784c:	3901      	subs	r1, #1
 800784e:	4652      	mov	r2, sl
 8007850:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007854:	9109      	str	r1, [sp, #36]	@ 0x24
 8007856:	f7ff ff26 	bl	80076a6 <__exponent>
 800785a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800785c:	1813      	adds	r3, r2, r0
 800785e:	2a01      	cmp	r2, #1
 8007860:	4681      	mov	r9, r0
 8007862:	6123      	str	r3, [r4, #16]
 8007864:	dc02      	bgt.n	800786c <_printf_float+0x150>
 8007866:	6822      	ldr	r2, [r4, #0]
 8007868:	07d2      	lsls	r2, r2, #31
 800786a:	d501      	bpl.n	8007870 <_printf_float+0x154>
 800786c:	3301      	adds	r3, #1
 800786e:	6123      	str	r3, [r4, #16]
 8007870:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007874:	2b00      	cmp	r3, #0
 8007876:	d0a2      	beq.n	80077be <_printf_float+0xa2>
 8007878:	232d      	movs	r3, #45	@ 0x2d
 800787a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800787e:	e79e      	b.n	80077be <_printf_float+0xa2>
 8007880:	9a06      	ldr	r2, [sp, #24]
 8007882:	2a47      	cmp	r2, #71	@ 0x47
 8007884:	d1c2      	bne.n	800780c <_printf_float+0xf0>
 8007886:	2b00      	cmp	r3, #0
 8007888:	d1c0      	bne.n	800780c <_printf_float+0xf0>
 800788a:	2301      	movs	r3, #1
 800788c:	e7bd      	b.n	800780a <_printf_float+0xee>
 800788e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007892:	d9db      	bls.n	800784c <_printf_float+0x130>
 8007894:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007898:	d118      	bne.n	80078cc <_printf_float+0x1b0>
 800789a:	2900      	cmp	r1, #0
 800789c:	6863      	ldr	r3, [r4, #4]
 800789e:	dd0b      	ble.n	80078b8 <_printf_float+0x19c>
 80078a0:	6121      	str	r1, [r4, #16]
 80078a2:	b913      	cbnz	r3, 80078aa <_printf_float+0x18e>
 80078a4:	6822      	ldr	r2, [r4, #0]
 80078a6:	07d0      	lsls	r0, r2, #31
 80078a8:	d502      	bpl.n	80078b0 <_printf_float+0x194>
 80078aa:	3301      	adds	r3, #1
 80078ac:	440b      	add	r3, r1
 80078ae:	6123      	str	r3, [r4, #16]
 80078b0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80078b2:	f04f 0900 	mov.w	r9, #0
 80078b6:	e7db      	b.n	8007870 <_printf_float+0x154>
 80078b8:	b913      	cbnz	r3, 80078c0 <_printf_float+0x1a4>
 80078ba:	6822      	ldr	r2, [r4, #0]
 80078bc:	07d2      	lsls	r2, r2, #31
 80078be:	d501      	bpl.n	80078c4 <_printf_float+0x1a8>
 80078c0:	3302      	adds	r3, #2
 80078c2:	e7f4      	b.n	80078ae <_printf_float+0x192>
 80078c4:	2301      	movs	r3, #1
 80078c6:	e7f2      	b.n	80078ae <_printf_float+0x192>
 80078c8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80078cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078ce:	4299      	cmp	r1, r3
 80078d0:	db05      	blt.n	80078de <_printf_float+0x1c2>
 80078d2:	6823      	ldr	r3, [r4, #0]
 80078d4:	6121      	str	r1, [r4, #16]
 80078d6:	07d8      	lsls	r0, r3, #31
 80078d8:	d5ea      	bpl.n	80078b0 <_printf_float+0x194>
 80078da:	1c4b      	adds	r3, r1, #1
 80078dc:	e7e7      	b.n	80078ae <_printf_float+0x192>
 80078de:	2900      	cmp	r1, #0
 80078e0:	bfd4      	ite	le
 80078e2:	f1c1 0202 	rsble	r2, r1, #2
 80078e6:	2201      	movgt	r2, #1
 80078e8:	4413      	add	r3, r2
 80078ea:	e7e0      	b.n	80078ae <_printf_float+0x192>
 80078ec:	6823      	ldr	r3, [r4, #0]
 80078ee:	055a      	lsls	r2, r3, #21
 80078f0:	d407      	bmi.n	8007902 <_printf_float+0x1e6>
 80078f2:	6923      	ldr	r3, [r4, #16]
 80078f4:	4642      	mov	r2, r8
 80078f6:	4631      	mov	r1, r6
 80078f8:	4628      	mov	r0, r5
 80078fa:	47b8      	blx	r7
 80078fc:	3001      	adds	r0, #1
 80078fe:	d12b      	bne.n	8007958 <_printf_float+0x23c>
 8007900:	e767      	b.n	80077d2 <_printf_float+0xb6>
 8007902:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007906:	f240 80dd 	bls.w	8007ac4 <_printf_float+0x3a8>
 800790a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800790e:	2200      	movs	r2, #0
 8007910:	2300      	movs	r3, #0
 8007912:	f7f9 f8e1 	bl	8000ad8 <__aeabi_dcmpeq>
 8007916:	2800      	cmp	r0, #0
 8007918:	d033      	beq.n	8007982 <_printf_float+0x266>
 800791a:	4a37      	ldr	r2, [pc, #220]	@ (80079f8 <_printf_float+0x2dc>)
 800791c:	2301      	movs	r3, #1
 800791e:	4631      	mov	r1, r6
 8007920:	4628      	mov	r0, r5
 8007922:	47b8      	blx	r7
 8007924:	3001      	adds	r0, #1
 8007926:	f43f af54 	beq.w	80077d2 <_printf_float+0xb6>
 800792a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800792e:	4543      	cmp	r3, r8
 8007930:	db02      	blt.n	8007938 <_printf_float+0x21c>
 8007932:	6823      	ldr	r3, [r4, #0]
 8007934:	07d8      	lsls	r0, r3, #31
 8007936:	d50f      	bpl.n	8007958 <_printf_float+0x23c>
 8007938:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800793c:	4631      	mov	r1, r6
 800793e:	4628      	mov	r0, r5
 8007940:	47b8      	blx	r7
 8007942:	3001      	adds	r0, #1
 8007944:	f43f af45 	beq.w	80077d2 <_printf_float+0xb6>
 8007948:	f04f 0900 	mov.w	r9, #0
 800794c:	f108 38ff 	add.w	r8, r8, #4294967295
 8007950:	f104 0a1a 	add.w	sl, r4, #26
 8007954:	45c8      	cmp	r8, r9
 8007956:	dc09      	bgt.n	800796c <_printf_float+0x250>
 8007958:	6823      	ldr	r3, [r4, #0]
 800795a:	079b      	lsls	r3, r3, #30
 800795c:	f100 8103 	bmi.w	8007b66 <_printf_float+0x44a>
 8007960:	68e0      	ldr	r0, [r4, #12]
 8007962:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007964:	4298      	cmp	r0, r3
 8007966:	bfb8      	it	lt
 8007968:	4618      	movlt	r0, r3
 800796a:	e734      	b.n	80077d6 <_printf_float+0xba>
 800796c:	2301      	movs	r3, #1
 800796e:	4652      	mov	r2, sl
 8007970:	4631      	mov	r1, r6
 8007972:	4628      	mov	r0, r5
 8007974:	47b8      	blx	r7
 8007976:	3001      	adds	r0, #1
 8007978:	f43f af2b 	beq.w	80077d2 <_printf_float+0xb6>
 800797c:	f109 0901 	add.w	r9, r9, #1
 8007980:	e7e8      	b.n	8007954 <_printf_float+0x238>
 8007982:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007984:	2b00      	cmp	r3, #0
 8007986:	dc39      	bgt.n	80079fc <_printf_float+0x2e0>
 8007988:	4a1b      	ldr	r2, [pc, #108]	@ (80079f8 <_printf_float+0x2dc>)
 800798a:	2301      	movs	r3, #1
 800798c:	4631      	mov	r1, r6
 800798e:	4628      	mov	r0, r5
 8007990:	47b8      	blx	r7
 8007992:	3001      	adds	r0, #1
 8007994:	f43f af1d 	beq.w	80077d2 <_printf_float+0xb6>
 8007998:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800799c:	ea59 0303 	orrs.w	r3, r9, r3
 80079a0:	d102      	bne.n	80079a8 <_printf_float+0x28c>
 80079a2:	6823      	ldr	r3, [r4, #0]
 80079a4:	07d9      	lsls	r1, r3, #31
 80079a6:	d5d7      	bpl.n	8007958 <_printf_float+0x23c>
 80079a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079ac:	4631      	mov	r1, r6
 80079ae:	4628      	mov	r0, r5
 80079b0:	47b8      	blx	r7
 80079b2:	3001      	adds	r0, #1
 80079b4:	f43f af0d 	beq.w	80077d2 <_printf_float+0xb6>
 80079b8:	f04f 0a00 	mov.w	sl, #0
 80079bc:	f104 0b1a 	add.w	fp, r4, #26
 80079c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079c2:	425b      	negs	r3, r3
 80079c4:	4553      	cmp	r3, sl
 80079c6:	dc01      	bgt.n	80079cc <_printf_float+0x2b0>
 80079c8:	464b      	mov	r3, r9
 80079ca:	e793      	b.n	80078f4 <_printf_float+0x1d8>
 80079cc:	2301      	movs	r3, #1
 80079ce:	465a      	mov	r2, fp
 80079d0:	4631      	mov	r1, r6
 80079d2:	4628      	mov	r0, r5
 80079d4:	47b8      	blx	r7
 80079d6:	3001      	adds	r0, #1
 80079d8:	f43f aefb 	beq.w	80077d2 <_printf_float+0xb6>
 80079dc:	f10a 0a01 	add.w	sl, sl, #1
 80079e0:	e7ee      	b.n	80079c0 <_printf_float+0x2a4>
 80079e2:	bf00      	nop
 80079e4:	7fefffff 	.word	0x7fefffff
 80079e8:	0800ab3c 	.word	0x0800ab3c
 80079ec:	0800ab40 	.word	0x0800ab40
 80079f0:	0800ab44 	.word	0x0800ab44
 80079f4:	0800ab48 	.word	0x0800ab48
 80079f8:	0800ab4c 	.word	0x0800ab4c
 80079fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80079fe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007a02:	4553      	cmp	r3, sl
 8007a04:	bfa8      	it	ge
 8007a06:	4653      	movge	r3, sl
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	4699      	mov	r9, r3
 8007a0c:	dc36      	bgt.n	8007a7c <_printf_float+0x360>
 8007a0e:	f04f 0b00 	mov.w	fp, #0
 8007a12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a16:	f104 021a 	add.w	r2, r4, #26
 8007a1a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007a1c:	9306      	str	r3, [sp, #24]
 8007a1e:	eba3 0309 	sub.w	r3, r3, r9
 8007a22:	455b      	cmp	r3, fp
 8007a24:	dc31      	bgt.n	8007a8a <_printf_float+0x36e>
 8007a26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a28:	459a      	cmp	sl, r3
 8007a2a:	dc3a      	bgt.n	8007aa2 <_printf_float+0x386>
 8007a2c:	6823      	ldr	r3, [r4, #0]
 8007a2e:	07da      	lsls	r2, r3, #31
 8007a30:	d437      	bmi.n	8007aa2 <_printf_float+0x386>
 8007a32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a34:	ebaa 0903 	sub.w	r9, sl, r3
 8007a38:	9b06      	ldr	r3, [sp, #24]
 8007a3a:	ebaa 0303 	sub.w	r3, sl, r3
 8007a3e:	4599      	cmp	r9, r3
 8007a40:	bfa8      	it	ge
 8007a42:	4699      	movge	r9, r3
 8007a44:	f1b9 0f00 	cmp.w	r9, #0
 8007a48:	dc33      	bgt.n	8007ab2 <_printf_float+0x396>
 8007a4a:	f04f 0800 	mov.w	r8, #0
 8007a4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a52:	f104 0b1a 	add.w	fp, r4, #26
 8007a56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a58:	ebaa 0303 	sub.w	r3, sl, r3
 8007a5c:	eba3 0309 	sub.w	r3, r3, r9
 8007a60:	4543      	cmp	r3, r8
 8007a62:	f77f af79 	ble.w	8007958 <_printf_float+0x23c>
 8007a66:	2301      	movs	r3, #1
 8007a68:	465a      	mov	r2, fp
 8007a6a:	4631      	mov	r1, r6
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	47b8      	blx	r7
 8007a70:	3001      	adds	r0, #1
 8007a72:	f43f aeae 	beq.w	80077d2 <_printf_float+0xb6>
 8007a76:	f108 0801 	add.w	r8, r8, #1
 8007a7a:	e7ec      	b.n	8007a56 <_printf_float+0x33a>
 8007a7c:	4642      	mov	r2, r8
 8007a7e:	4631      	mov	r1, r6
 8007a80:	4628      	mov	r0, r5
 8007a82:	47b8      	blx	r7
 8007a84:	3001      	adds	r0, #1
 8007a86:	d1c2      	bne.n	8007a0e <_printf_float+0x2f2>
 8007a88:	e6a3      	b.n	80077d2 <_printf_float+0xb6>
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	4631      	mov	r1, r6
 8007a8e:	4628      	mov	r0, r5
 8007a90:	9206      	str	r2, [sp, #24]
 8007a92:	47b8      	blx	r7
 8007a94:	3001      	adds	r0, #1
 8007a96:	f43f ae9c 	beq.w	80077d2 <_printf_float+0xb6>
 8007a9a:	9a06      	ldr	r2, [sp, #24]
 8007a9c:	f10b 0b01 	add.w	fp, fp, #1
 8007aa0:	e7bb      	b.n	8007a1a <_printf_float+0x2fe>
 8007aa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007aa6:	4631      	mov	r1, r6
 8007aa8:	4628      	mov	r0, r5
 8007aaa:	47b8      	blx	r7
 8007aac:	3001      	adds	r0, #1
 8007aae:	d1c0      	bne.n	8007a32 <_printf_float+0x316>
 8007ab0:	e68f      	b.n	80077d2 <_printf_float+0xb6>
 8007ab2:	9a06      	ldr	r2, [sp, #24]
 8007ab4:	464b      	mov	r3, r9
 8007ab6:	4442      	add	r2, r8
 8007ab8:	4631      	mov	r1, r6
 8007aba:	4628      	mov	r0, r5
 8007abc:	47b8      	blx	r7
 8007abe:	3001      	adds	r0, #1
 8007ac0:	d1c3      	bne.n	8007a4a <_printf_float+0x32e>
 8007ac2:	e686      	b.n	80077d2 <_printf_float+0xb6>
 8007ac4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007ac8:	f1ba 0f01 	cmp.w	sl, #1
 8007acc:	dc01      	bgt.n	8007ad2 <_printf_float+0x3b6>
 8007ace:	07db      	lsls	r3, r3, #31
 8007ad0:	d536      	bpl.n	8007b40 <_printf_float+0x424>
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	4642      	mov	r2, r8
 8007ad6:	4631      	mov	r1, r6
 8007ad8:	4628      	mov	r0, r5
 8007ada:	47b8      	blx	r7
 8007adc:	3001      	adds	r0, #1
 8007ade:	f43f ae78 	beq.w	80077d2 <_printf_float+0xb6>
 8007ae2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ae6:	4631      	mov	r1, r6
 8007ae8:	4628      	mov	r0, r5
 8007aea:	47b8      	blx	r7
 8007aec:	3001      	adds	r0, #1
 8007aee:	f43f ae70 	beq.w	80077d2 <_printf_float+0xb6>
 8007af2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007af6:	2200      	movs	r2, #0
 8007af8:	2300      	movs	r3, #0
 8007afa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007afe:	f7f8 ffeb 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b02:	b9c0      	cbnz	r0, 8007b36 <_printf_float+0x41a>
 8007b04:	4653      	mov	r3, sl
 8007b06:	f108 0201 	add.w	r2, r8, #1
 8007b0a:	4631      	mov	r1, r6
 8007b0c:	4628      	mov	r0, r5
 8007b0e:	47b8      	blx	r7
 8007b10:	3001      	adds	r0, #1
 8007b12:	d10c      	bne.n	8007b2e <_printf_float+0x412>
 8007b14:	e65d      	b.n	80077d2 <_printf_float+0xb6>
 8007b16:	2301      	movs	r3, #1
 8007b18:	465a      	mov	r2, fp
 8007b1a:	4631      	mov	r1, r6
 8007b1c:	4628      	mov	r0, r5
 8007b1e:	47b8      	blx	r7
 8007b20:	3001      	adds	r0, #1
 8007b22:	f43f ae56 	beq.w	80077d2 <_printf_float+0xb6>
 8007b26:	f108 0801 	add.w	r8, r8, #1
 8007b2a:	45d0      	cmp	r8, sl
 8007b2c:	dbf3      	blt.n	8007b16 <_printf_float+0x3fa>
 8007b2e:	464b      	mov	r3, r9
 8007b30:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007b34:	e6df      	b.n	80078f6 <_printf_float+0x1da>
 8007b36:	f04f 0800 	mov.w	r8, #0
 8007b3a:	f104 0b1a 	add.w	fp, r4, #26
 8007b3e:	e7f4      	b.n	8007b2a <_printf_float+0x40e>
 8007b40:	2301      	movs	r3, #1
 8007b42:	4642      	mov	r2, r8
 8007b44:	e7e1      	b.n	8007b0a <_printf_float+0x3ee>
 8007b46:	2301      	movs	r3, #1
 8007b48:	464a      	mov	r2, r9
 8007b4a:	4631      	mov	r1, r6
 8007b4c:	4628      	mov	r0, r5
 8007b4e:	47b8      	blx	r7
 8007b50:	3001      	adds	r0, #1
 8007b52:	f43f ae3e 	beq.w	80077d2 <_printf_float+0xb6>
 8007b56:	f108 0801 	add.w	r8, r8, #1
 8007b5a:	68e3      	ldr	r3, [r4, #12]
 8007b5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007b5e:	1a5b      	subs	r3, r3, r1
 8007b60:	4543      	cmp	r3, r8
 8007b62:	dcf0      	bgt.n	8007b46 <_printf_float+0x42a>
 8007b64:	e6fc      	b.n	8007960 <_printf_float+0x244>
 8007b66:	f04f 0800 	mov.w	r8, #0
 8007b6a:	f104 0919 	add.w	r9, r4, #25
 8007b6e:	e7f4      	b.n	8007b5a <_printf_float+0x43e>

08007b70 <_printf_common>:
 8007b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b74:	4616      	mov	r6, r2
 8007b76:	4698      	mov	r8, r3
 8007b78:	688a      	ldr	r2, [r1, #8]
 8007b7a:	690b      	ldr	r3, [r1, #16]
 8007b7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007b80:	4293      	cmp	r3, r2
 8007b82:	bfb8      	it	lt
 8007b84:	4613      	movlt	r3, r2
 8007b86:	6033      	str	r3, [r6, #0]
 8007b88:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007b8c:	4607      	mov	r7, r0
 8007b8e:	460c      	mov	r4, r1
 8007b90:	b10a      	cbz	r2, 8007b96 <_printf_common+0x26>
 8007b92:	3301      	adds	r3, #1
 8007b94:	6033      	str	r3, [r6, #0]
 8007b96:	6823      	ldr	r3, [r4, #0]
 8007b98:	0699      	lsls	r1, r3, #26
 8007b9a:	bf42      	ittt	mi
 8007b9c:	6833      	ldrmi	r3, [r6, #0]
 8007b9e:	3302      	addmi	r3, #2
 8007ba0:	6033      	strmi	r3, [r6, #0]
 8007ba2:	6825      	ldr	r5, [r4, #0]
 8007ba4:	f015 0506 	ands.w	r5, r5, #6
 8007ba8:	d106      	bne.n	8007bb8 <_printf_common+0x48>
 8007baa:	f104 0a19 	add.w	sl, r4, #25
 8007bae:	68e3      	ldr	r3, [r4, #12]
 8007bb0:	6832      	ldr	r2, [r6, #0]
 8007bb2:	1a9b      	subs	r3, r3, r2
 8007bb4:	42ab      	cmp	r3, r5
 8007bb6:	dc26      	bgt.n	8007c06 <_printf_common+0x96>
 8007bb8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007bbc:	6822      	ldr	r2, [r4, #0]
 8007bbe:	3b00      	subs	r3, #0
 8007bc0:	bf18      	it	ne
 8007bc2:	2301      	movne	r3, #1
 8007bc4:	0692      	lsls	r2, r2, #26
 8007bc6:	d42b      	bmi.n	8007c20 <_printf_common+0xb0>
 8007bc8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007bcc:	4641      	mov	r1, r8
 8007bce:	4638      	mov	r0, r7
 8007bd0:	47c8      	blx	r9
 8007bd2:	3001      	adds	r0, #1
 8007bd4:	d01e      	beq.n	8007c14 <_printf_common+0xa4>
 8007bd6:	6823      	ldr	r3, [r4, #0]
 8007bd8:	6922      	ldr	r2, [r4, #16]
 8007bda:	f003 0306 	and.w	r3, r3, #6
 8007bde:	2b04      	cmp	r3, #4
 8007be0:	bf02      	ittt	eq
 8007be2:	68e5      	ldreq	r5, [r4, #12]
 8007be4:	6833      	ldreq	r3, [r6, #0]
 8007be6:	1aed      	subeq	r5, r5, r3
 8007be8:	68a3      	ldr	r3, [r4, #8]
 8007bea:	bf0c      	ite	eq
 8007bec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007bf0:	2500      	movne	r5, #0
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	bfc4      	itt	gt
 8007bf6:	1a9b      	subgt	r3, r3, r2
 8007bf8:	18ed      	addgt	r5, r5, r3
 8007bfa:	2600      	movs	r6, #0
 8007bfc:	341a      	adds	r4, #26
 8007bfe:	42b5      	cmp	r5, r6
 8007c00:	d11a      	bne.n	8007c38 <_printf_common+0xc8>
 8007c02:	2000      	movs	r0, #0
 8007c04:	e008      	b.n	8007c18 <_printf_common+0xa8>
 8007c06:	2301      	movs	r3, #1
 8007c08:	4652      	mov	r2, sl
 8007c0a:	4641      	mov	r1, r8
 8007c0c:	4638      	mov	r0, r7
 8007c0e:	47c8      	blx	r9
 8007c10:	3001      	adds	r0, #1
 8007c12:	d103      	bne.n	8007c1c <_printf_common+0xac>
 8007c14:	f04f 30ff 	mov.w	r0, #4294967295
 8007c18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c1c:	3501      	adds	r5, #1
 8007c1e:	e7c6      	b.n	8007bae <_printf_common+0x3e>
 8007c20:	18e1      	adds	r1, r4, r3
 8007c22:	1c5a      	adds	r2, r3, #1
 8007c24:	2030      	movs	r0, #48	@ 0x30
 8007c26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007c2a:	4422      	add	r2, r4
 8007c2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007c30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007c34:	3302      	adds	r3, #2
 8007c36:	e7c7      	b.n	8007bc8 <_printf_common+0x58>
 8007c38:	2301      	movs	r3, #1
 8007c3a:	4622      	mov	r2, r4
 8007c3c:	4641      	mov	r1, r8
 8007c3e:	4638      	mov	r0, r7
 8007c40:	47c8      	blx	r9
 8007c42:	3001      	adds	r0, #1
 8007c44:	d0e6      	beq.n	8007c14 <_printf_common+0xa4>
 8007c46:	3601      	adds	r6, #1
 8007c48:	e7d9      	b.n	8007bfe <_printf_common+0x8e>
	...

08007c4c <_printf_i>:
 8007c4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c50:	7e0f      	ldrb	r7, [r1, #24]
 8007c52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007c54:	2f78      	cmp	r7, #120	@ 0x78
 8007c56:	4691      	mov	r9, r2
 8007c58:	4680      	mov	r8, r0
 8007c5a:	460c      	mov	r4, r1
 8007c5c:	469a      	mov	sl, r3
 8007c5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007c62:	d807      	bhi.n	8007c74 <_printf_i+0x28>
 8007c64:	2f62      	cmp	r7, #98	@ 0x62
 8007c66:	d80a      	bhi.n	8007c7e <_printf_i+0x32>
 8007c68:	2f00      	cmp	r7, #0
 8007c6a:	f000 80d2 	beq.w	8007e12 <_printf_i+0x1c6>
 8007c6e:	2f58      	cmp	r7, #88	@ 0x58
 8007c70:	f000 80b9 	beq.w	8007de6 <_printf_i+0x19a>
 8007c74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007c7c:	e03a      	b.n	8007cf4 <_printf_i+0xa8>
 8007c7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007c82:	2b15      	cmp	r3, #21
 8007c84:	d8f6      	bhi.n	8007c74 <_printf_i+0x28>
 8007c86:	a101      	add	r1, pc, #4	@ (adr r1, 8007c8c <_printf_i+0x40>)
 8007c88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c8c:	08007ce5 	.word	0x08007ce5
 8007c90:	08007cf9 	.word	0x08007cf9
 8007c94:	08007c75 	.word	0x08007c75
 8007c98:	08007c75 	.word	0x08007c75
 8007c9c:	08007c75 	.word	0x08007c75
 8007ca0:	08007c75 	.word	0x08007c75
 8007ca4:	08007cf9 	.word	0x08007cf9
 8007ca8:	08007c75 	.word	0x08007c75
 8007cac:	08007c75 	.word	0x08007c75
 8007cb0:	08007c75 	.word	0x08007c75
 8007cb4:	08007c75 	.word	0x08007c75
 8007cb8:	08007df9 	.word	0x08007df9
 8007cbc:	08007d23 	.word	0x08007d23
 8007cc0:	08007db3 	.word	0x08007db3
 8007cc4:	08007c75 	.word	0x08007c75
 8007cc8:	08007c75 	.word	0x08007c75
 8007ccc:	08007e1b 	.word	0x08007e1b
 8007cd0:	08007c75 	.word	0x08007c75
 8007cd4:	08007d23 	.word	0x08007d23
 8007cd8:	08007c75 	.word	0x08007c75
 8007cdc:	08007c75 	.word	0x08007c75
 8007ce0:	08007dbb 	.word	0x08007dbb
 8007ce4:	6833      	ldr	r3, [r6, #0]
 8007ce6:	1d1a      	adds	r2, r3, #4
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	6032      	str	r2, [r6, #0]
 8007cec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007cf0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e09d      	b.n	8007e34 <_printf_i+0x1e8>
 8007cf8:	6833      	ldr	r3, [r6, #0]
 8007cfa:	6820      	ldr	r0, [r4, #0]
 8007cfc:	1d19      	adds	r1, r3, #4
 8007cfe:	6031      	str	r1, [r6, #0]
 8007d00:	0606      	lsls	r6, r0, #24
 8007d02:	d501      	bpl.n	8007d08 <_printf_i+0xbc>
 8007d04:	681d      	ldr	r5, [r3, #0]
 8007d06:	e003      	b.n	8007d10 <_printf_i+0xc4>
 8007d08:	0645      	lsls	r5, r0, #25
 8007d0a:	d5fb      	bpl.n	8007d04 <_printf_i+0xb8>
 8007d0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007d10:	2d00      	cmp	r5, #0
 8007d12:	da03      	bge.n	8007d1c <_printf_i+0xd0>
 8007d14:	232d      	movs	r3, #45	@ 0x2d
 8007d16:	426d      	negs	r5, r5
 8007d18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d1c:	4859      	ldr	r0, [pc, #356]	@ (8007e84 <_printf_i+0x238>)
 8007d1e:	230a      	movs	r3, #10
 8007d20:	e011      	b.n	8007d46 <_printf_i+0xfa>
 8007d22:	6821      	ldr	r1, [r4, #0]
 8007d24:	6833      	ldr	r3, [r6, #0]
 8007d26:	0608      	lsls	r0, r1, #24
 8007d28:	f853 5b04 	ldr.w	r5, [r3], #4
 8007d2c:	d402      	bmi.n	8007d34 <_printf_i+0xe8>
 8007d2e:	0649      	lsls	r1, r1, #25
 8007d30:	bf48      	it	mi
 8007d32:	b2ad      	uxthmi	r5, r5
 8007d34:	2f6f      	cmp	r7, #111	@ 0x6f
 8007d36:	4853      	ldr	r0, [pc, #332]	@ (8007e84 <_printf_i+0x238>)
 8007d38:	6033      	str	r3, [r6, #0]
 8007d3a:	bf14      	ite	ne
 8007d3c:	230a      	movne	r3, #10
 8007d3e:	2308      	moveq	r3, #8
 8007d40:	2100      	movs	r1, #0
 8007d42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007d46:	6866      	ldr	r6, [r4, #4]
 8007d48:	60a6      	str	r6, [r4, #8]
 8007d4a:	2e00      	cmp	r6, #0
 8007d4c:	bfa2      	ittt	ge
 8007d4e:	6821      	ldrge	r1, [r4, #0]
 8007d50:	f021 0104 	bicge.w	r1, r1, #4
 8007d54:	6021      	strge	r1, [r4, #0]
 8007d56:	b90d      	cbnz	r5, 8007d5c <_printf_i+0x110>
 8007d58:	2e00      	cmp	r6, #0
 8007d5a:	d04b      	beq.n	8007df4 <_printf_i+0x1a8>
 8007d5c:	4616      	mov	r6, r2
 8007d5e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007d62:	fb03 5711 	mls	r7, r3, r1, r5
 8007d66:	5dc7      	ldrb	r7, [r0, r7]
 8007d68:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007d6c:	462f      	mov	r7, r5
 8007d6e:	42bb      	cmp	r3, r7
 8007d70:	460d      	mov	r5, r1
 8007d72:	d9f4      	bls.n	8007d5e <_printf_i+0x112>
 8007d74:	2b08      	cmp	r3, #8
 8007d76:	d10b      	bne.n	8007d90 <_printf_i+0x144>
 8007d78:	6823      	ldr	r3, [r4, #0]
 8007d7a:	07df      	lsls	r7, r3, #31
 8007d7c:	d508      	bpl.n	8007d90 <_printf_i+0x144>
 8007d7e:	6923      	ldr	r3, [r4, #16]
 8007d80:	6861      	ldr	r1, [r4, #4]
 8007d82:	4299      	cmp	r1, r3
 8007d84:	bfde      	ittt	le
 8007d86:	2330      	movle	r3, #48	@ 0x30
 8007d88:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007d8c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007d90:	1b92      	subs	r2, r2, r6
 8007d92:	6122      	str	r2, [r4, #16]
 8007d94:	f8cd a000 	str.w	sl, [sp]
 8007d98:	464b      	mov	r3, r9
 8007d9a:	aa03      	add	r2, sp, #12
 8007d9c:	4621      	mov	r1, r4
 8007d9e:	4640      	mov	r0, r8
 8007da0:	f7ff fee6 	bl	8007b70 <_printf_common>
 8007da4:	3001      	adds	r0, #1
 8007da6:	d14a      	bne.n	8007e3e <_printf_i+0x1f2>
 8007da8:	f04f 30ff 	mov.w	r0, #4294967295
 8007dac:	b004      	add	sp, #16
 8007dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007db2:	6823      	ldr	r3, [r4, #0]
 8007db4:	f043 0320 	orr.w	r3, r3, #32
 8007db8:	6023      	str	r3, [r4, #0]
 8007dba:	4833      	ldr	r0, [pc, #204]	@ (8007e88 <_printf_i+0x23c>)
 8007dbc:	2778      	movs	r7, #120	@ 0x78
 8007dbe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007dc2:	6823      	ldr	r3, [r4, #0]
 8007dc4:	6831      	ldr	r1, [r6, #0]
 8007dc6:	061f      	lsls	r7, r3, #24
 8007dc8:	f851 5b04 	ldr.w	r5, [r1], #4
 8007dcc:	d402      	bmi.n	8007dd4 <_printf_i+0x188>
 8007dce:	065f      	lsls	r7, r3, #25
 8007dd0:	bf48      	it	mi
 8007dd2:	b2ad      	uxthmi	r5, r5
 8007dd4:	6031      	str	r1, [r6, #0]
 8007dd6:	07d9      	lsls	r1, r3, #31
 8007dd8:	bf44      	itt	mi
 8007dda:	f043 0320 	orrmi.w	r3, r3, #32
 8007dde:	6023      	strmi	r3, [r4, #0]
 8007de0:	b11d      	cbz	r5, 8007dea <_printf_i+0x19e>
 8007de2:	2310      	movs	r3, #16
 8007de4:	e7ac      	b.n	8007d40 <_printf_i+0xf4>
 8007de6:	4827      	ldr	r0, [pc, #156]	@ (8007e84 <_printf_i+0x238>)
 8007de8:	e7e9      	b.n	8007dbe <_printf_i+0x172>
 8007dea:	6823      	ldr	r3, [r4, #0]
 8007dec:	f023 0320 	bic.w	r3, r3, #32
 8007df0:	6023      	str	r3, [r4, #0]
 8007df2:	e7f6      	b.n	8007de2 <_printf_i+0x196>
 8007df4:	4616      	mov	r6, r2
 8007df6:	e7bd      	b.n	8007d74 <_printf_i+0x128>
 8007df8:	6833      	ldr	r3, [r6, #0]
 8007dfa:	6825      	ldr	r5, [r4, #0]
 8007dfc:	6961      	ldr	r1, [r4, #20]
 8007dfe:	1d18      	adds	r0, r3, #4
 8007e00:	6030      	str	r0, [r6, #0]
 8007e02:	062e      	lsls	r6, r5, #24
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	d501      	bpl.n	8007e0c <_printf_i+0x1c0>
 8007e08:	6019      	str	r1, [r3, #0]
 8007e0a:	e002      	b.n	8007e12 <_printf_i+0x1c6>
 8007e0c:	0668      	lsls	r0, r5, #25
 8007e0e:	d5fb      	bpl.n	8007e08 <_printf_i+0x1bc>
 8007e10:	8019      	strh	r1, [r3, #0]
 8007e12:	2300      	movs	r3, #0
 8007e14:	6123      	str	r3, [r4, #16]
 8007e16:	4616      	mov	r6, r2
 8007e18:	e7bc      	b.n	8007d94 <_printf_i+0x148>
 8007e1a:	6833      	ldr	r3, [r6, #0]
 8007e1c:	1d1a      	adds	r2, r3, #4
 8007e1e:	6032      	str	r2, [r6, #0]
 8007e20:	681e      	ldr	r6, [r3, #0]
 8007e22:	6862      	ldr	r2, [r4, #4]
 8007e24:	2100      	movs	r1, #0
 8007e26:	4630      	mov	r0, r6
 8007e28:	f7f8 f9da 	bl	80001e0 <memchr>
 8007e2c:	b108      	cbz	r0, 8007e32 <_printf_i+0x1e6>
 8007e2e:	1b80      	subs	r0, r0, r6
 8007e30:	6060      	str	r0, [r4, #4]
 8007e32:	6863      	ldr	r3, [r4, #4]
 8007e34:	6123      	str	r3, [r4, #16]
 8007e36:	2300      	movs	r3, #0
 8007e38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e3c:	e7aa      	b.n	8007d94 <_printf_i+0x148>
 8007e3e:	6923      	ldr	r3, [r4, #16]
 8007e40:	4632      	mov	r2, r6
 8007e42:	4649      	mov	r1, r9
 8007e44:	4640      	mov	r0, r8
 8007e46:	47d0      	blx	sl
 8007e48:	3001      	adds	r0, #1
 8007e4a:	d0ad      	beq.n	8007da8 <_printf_i+0x15c>
 8007e4c:	6823      	ldr	r3, [r4, #0]
 8007e4e:	079b      	lsls	r3, r3, #30
 8007e50:	d413      	bmi.n	8007e7a <_printf_i+0x22e>
 8007e52:	68e0      	ldr	r0, [r4, #12]
 8007e54:	9b03      	ldr	r3, [sp, #12]
 8007e56:	4298      	cmp	r0, r3
 8007e58:	bfb8      	it	lt
 8007e5a:	4618      	movlt	r0, r3
 8007e5c:	e7a6      	b.n	8007dac <_printf_i+0x160>
 8007e5e:	2301      	movs	r3, #1
 8007e60:	4632      	mov	r2, r6
 8007e62:	4649      	mov	r1, r9
 8007e64:	4640      	mov	r0, r8
 8007e66:	47d0      	blx	sl
 8007e68:	3001      	adds	r0, #1
 8007e6a:	d09d      	beq.n	8007da8 <_printf_i+0x15c>
 8007e6c:	3501      	adds	r5, #1
 8007e6e:	68e3      	ldr	r3, [r4, #12]
 8007e70:	9903      	ldr	r1, [sp, #12]
 8007e72:	1a5b      	subs	r3, r3, r1
 8007e74:	42ab      	cmp	r3, r5
 8007e76:	dcf2      	bgt.n	8007e5e <_printf_i+0x212>
 8007e78:	e7eb      	b.n	8007e52 <_printf_i+0x206>
 8007e7a:	2500      	movs	r5, #0
 8007e7c:	f104 0619 	add.w	r6, r4, #25
 8007e80:	e7f5      	b.n	8007e6e <_printf_i+0x222>
 8007e82:	bf00      	nop
 8007e84:	0800ab4e 	.word	0x0800ab4e
 8007e88:	0800ab5f 	.word	0x0800ab5f

08007e8c <std>:
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	b510      	push	{r4, lr}
 8007e90:	4604      	mov	r4, r0
 8007e92:	e9c0 3300 	strd	r3, r3, [r0]
 8007e96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e9a:	6083      	str	r3, [r0, #8]
 8007e9c:	8181      	strh	r1, [r0, #12]
 8007e9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007ea0:	81c2      	strh	r2, [r0, #14]
 8007ea2:	6183      	str	r3, [r0, #24]
 8007ea4:	4619      	mov	r1, r3
 8007ea6:	2208      	movs	r2, #8
 8007ea8:	305c      	adds	r0, #92	@ 0x5c
 8007eaa:	f000 f914 	bl	80080d6 <memset>
 8007eae:	4b0d      	ldr	r3, [pc, #52]	@ (8007ee4 <std+0x58>)
 8007eb0:	6263      	str	r3, [r4, #36]	@ 0x24
 8007eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8007ee8 <std+0x5c>)
 8007eb4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8007eec <std+0x60>)
 8007eb8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007eba:	4b0d      	ldr	r3, [pc, #52]	@ (8007ef0 <std+0x64>)
 8007ebc:	6323      	str	r3, [r4, #48]	@ 0x30
 8007ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8007ef4 <std+0x68>)
 8007ec0:	6224      	str	r4, [r4, #32]
 8007ec2:	429c      	cmp	r4, r3
 8007ec4:	d006      	beq.n	8007ed4 <std+0x48>
 8007ec6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007eca:	4294      	cmp	r4, r2
 8007ecc:	d002      	beq.n	8007ed4 <std+0x48>
 8007ece:	33d0      	adds	r3, #208	@ 0xd0
 8007ed0:	429c      	cmp	r4, r3
 8007ed2:	d105      	bne.n	8007ee0 <std+0x54>
 8007ed4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007ed8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007edc:	f000 b978 	b.w	80081d0 <__retarget_lock_init_recursive>
 8007ee0:	bd10      	pop	{r4, pc}
 8007ee2:	bf00      	nop
 8007ee4:	08008051 	.word	0x08008051
 8007ee8:	08008073 	.word	0x08008073
 8007eec:	080080ab 	.word	0x080080ab
 8007ef0:	080080cf 	.word	0x080080cf
 8007ef4:	200005b0 	.word	0x200005b0

08007ef8 <stdio_exit_handler>:
 8007ef8:	4a02      	ldr	r2, [pc, #8]	@ (8007f04 <stdio_exit_handler+0xc>)
 8007efa:	4903      	ldr	r1, [pc, #12]	@ (8007f08 <stdio_exit_handler+0x10>)
 8007efc:	4803      	ldr	r0, [pc, #12]	@ (8007f0c <stdio_exit_handler+0x14>)
 8007efe:	f000 b869 	b.w	8007fd4 <_fwalk_sglue>
 8007f02:	bf00      	nop
 8007f04:	20000010 	.word	0x20000010
 8007f08:	08009b2d 	.word	0x08009b2d
 8007f0c:	20000020 	.word	0x20000020

08007f10 <cleanup_stdio>:
 8007f10:	6841      	ldr	r1, [r0, #4]
 8007f12:	4b0c      	ldr	r3, [pc, #48]	@ (8007f44 <cleanup_stdio+0x34>)
 8007f14:	4299      	cmp	r1, r3
 8007f16:	b510      	push	{r4, lr}
 8007f18:	4604      	mov	r4, r0
 8007f1a:	d001      	beq.n	8007f20 <cleanup_stdio+0x10>
 8007f1c:	f001 fe06 	bl	8009b2c <_fflush_r>
 8007f20:	68a1      	ldr	r1, [r4, #8]
 8007f22:	4b09      	ldr	r3, [pc, #36]	@ (8007f48 <cleanup_stdio+0x38>)
 8007f24:	4299      	cmp	r1, r3
 8007f26:	d002      	beq.n	8007f2e <cleanup_stdio+0x1e>
 8007f28:	4620      	mov	r0, r4
 8007f2a:	f001 fdff 	bl	8009b2c <_fflush_r>
 8007f2e:	68e1      	ldr	r1, [r4, #12]
 8007f30:	4b06      	ldr	r3, [pc, #24]	@ (8007f4c <cleanup_stdio+0x3c>)
 8007f32:	4299      	cmp	r1, r3
 8007f34:	d004      	beq.n	8007f40 <cleanup_stdio+0x30>
 8007f36:	4620      	mov	r0, r4
 8007f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f3c:	f001 bdf6 	b.w	8009b2c <_fflush_r>
 8007f40:	bd10      	pop	{r4, pc}
 8007f42:	bf00      	nop
 8007f44:	200005b0 	.word	0x200005b0
 8007f48:	20000618 	.word	0x20000618
 8007f4c:	20000680 	.word	0x20000680

08007f50 <global_stdio_init.part.0>:
 8007f50:	b510      	push	{r4, lr}
 8007f52:	4b0b      	ldr	r3, [pc, #44]	@ (8007f80 <global_stdio_init.part.0+0x30>)
 8007f54:	4c0b      	ldr	r4, [pc, #44]	@ (8007f84 <global_stdio_init.part.0+0x34>)
 8007f56:	4a0c      	ldr	r2, [pc, #48]	@ (8007f88 <global_stdio_init.part.0+0x38>)
 8007f58:	601a      	str	r2, [r3, #0]
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	2104      	movs	r1, #4
 8007f60:	f7ff ff94 	bl	8007e8c <std>
 8007f64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007f68:	2201      	movs	r2, #1
 8007f6a:	2109      	movs	r1, #9
 8007f6c:	f7ff ff8e 	bl	8007e8c <std>
 8007f70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007f74:	2202      	movs	r2, #2
 8007f76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f7a:	2112      	movs	r1, #18
 8007f7c:	f7ff bf86 	b.w	8007e8c <std>
 8007f80:	200006e8 	.word	0x200006e8
 8007f84:	200005b0 	.word	0x200005b0
 8007f88:	08007ef9 	.word	0x08007ef9

08007f8c <__sfp_lock_acquire>:
 8007f8c:	4801      	ldr	r0, [pc, #4]	@ (8007f94 <__sfp_lock_acquire+0x8>)
 8007f8e:	f000 b920 	b.w	80081d2 <__retarget_lock_acquire_recursive>
 8007f92:	bf00      	nop
 8007f94:	200006f1 	.word	0x200006f1

08007f98 <__sfp_lock_release>:
 8007f98:	4801      	ldr	r0, [pc, #4]	@ (8007fa0 <__sfp_lock_release+0x8>)
 8007f9a:	f000 b91b 	b.w	80081d4 <__retarget_lock_release_recursive>
 8007f9e:	bf00      	nop
 8007fa0:	200006f1 	.word	0x200006f1

08007fa4 <__sinit>:
 8007fa4:	b510      	push	{r4, lr}
 8007fa6:	4604      	mov	r4, r0
 8007fa8:	f7ff fff0 	bl	8007f8c <__sfp_lock_acquire>
 8007fac:	6a23      	ldr	r3, [r4, #32]
 8007fae:	b11b      	cbz	r3, 8007fb8 <__sinit+0x14>
 8007fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fb4:	f7ff bff0 	b.w	8007f98 <__sfp_lock_release>
 8007fb8:	4b04      	ldr	r3, [pc, #16]	@ (8007fcc <__sinit+0x28>)
 8007fba:	6223      	str	r3, [r4, #32]
 8007fbc:	4b04      	ldr	r3, [pc, #16]	@ (8007fd0 <__sinit+0x2c>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d1f5      	bne.n	8007fb0 <__sinit+0xc>
 8007fc4:	f7ff ffc4 	bl	8007f50 <global_stdio_init.part.0>
 8007fc8:	e7f2      	b.n	8007fb0 <__sinit+0xc>
 8007fca:	bf00      	nop
 8007fcc:	08007f11 	.word	0x08007f11
 8007fd0:	200006e8 	.word	0x200006e8

08007fd4 <_fwalk_sglue>:
 8007fd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fd8:	4607      	mov	r7, r0
 8007fda:	4688      	mov	r8, r1
 8007fdc:	4614      	mov	r4, r2
 8007fde:	2600      	movs	r6, #0
 8007fe0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007fe4:	f1b9 0901 	subs.w	r9, r9, #1
 8007fe8:	d505      	bpl.n	8007ff6 <_fwalk_sglue+0x22>
 8007fea:	6824      	ldr	r4, [r4, #0]
 8007fec:	2c00      	cmp	r4, #0
 8007fee:	d1f7      	bne.n	8007fe0 <_fwalk_sglue+0xc>
 8007ff0:	4630      	mov	r0, r6
 8007ff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ff6:	89ab      	ldrh	r3, [r5, #12]
 8007ff8:	2b01      	cmp	r3, #1
 8007ffa:	d907      	bls.n	800800c <_fwalk_sglue+0x38>
 8007ffc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008000:	3301      	adds	r3, #1
 8008002:	d003      	beq.n	800800c <_fwalk_sglue+0x38>
 8008004:	4629      	mov	r1, r5
 8008006:	4638      	mov	r0, r7
 8008008:	47c0      	blx	r8
 800800a:	4306      	orrs	r6, r0
 800800c:	3568      	adds	r5, #104	@ 0x68
 800800e:	e7e9      	b.n	8007fe4 <_fwalk_sglue+0x10>

08008010 <siprintf>:
 8008010:	b40e      	push	{r1, r2, r3}
 8008012:	b500      	push	{lr}
 8008014:	b09c      	sub	sp, #112	@ 0x70
 8008016:	ab1d      	add	r3, sp, #116	@ 0x74
 8008018:	9002      	str	r0, [sp, #8]
 800801a:	9006      	str	r0, [sp, #24]
 800801c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008020:	4809      	ldr	r0, [pc, #36]	@ (8008048 <siprintf+0x38>)
 8008022:	9107      	str	r1, [sp, #28]
 8008024:	9104      	str	r1, [sp, #16]
 8008026:	4909      	ldr	r1, [pc, #36]	@ (800804c <siprintf+0x3c>)
 8008028:	f853 2b04 	ldr.w	r2, [r3], #4
 800802c:	9105      	str	r1, [sp, #20]
 800802e:	6800      	ldr	r0, [r0, #0]
 8008030:	9301      	str	r3, [sp, #4]
 8008032:	a902      	add	r1, sp, #8
 8008034:	f001 fbfa 	bl	800982c <_svfiprintf_r>
 8008038:	9b02      	ldr	r3, [sp, #8]
 800803a:	2200      	movs	r2, #0
 800803c:	701a      	strb	r2, [r3, #0]
 800803e:	b01c      	add	sp, #112	@ 0x70
 8008040:	f85d eb04 	ldr.w	lr, [sp], #4
 8008044:	b003      	add	sp, #12
 8008046:	4770      	bx	lr
 8008048:	2000001c 	.word	0x2000001c
 800804c:	ffff0208 	.word	0xffff0208

08008050 <__sread>:
 8008050:	b510      	push	{r4, lr}
 8008052:	460c      	mov	r4, r1
 8008054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008058:	f000 f86c 	bl	8008134 <_read_r>
 800805c:	2800      	cmp	r0, #0
 800805e:	bfab      	itete	ge
 8008060:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008062:	89a3      	ldrhlt	r3, [r4, #12]
 8008064:	181b      	addge	r3, r3, r0
 8008066:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800806a:	bfac      	ite	ge
 800806c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800806e:	81a3      	strhlt	r3, [r4, #12]
 8008070:	bd10      	pop	{r4, pc}

08008072 <__swrite>:
 8008072:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008076:	461f      	mov	r7, r3
 8008078:	898b      	ldrh	r3, [r1, #12]
 800807a:	05db      	lsls	r3, r3, #23
 800807c:	4605      	mov	r5, r0
 800807e:	460c      	mov	r4, r1
 8008080:	4616      	mov	r6, r2
 8008082:	d505      	bpl.n	8008090 <__swrite+0x1e>
 8008084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008088:	2302      	movs	r3, #2
 800808a:	2200      	movs	r2, #0
 800808c:	f000 f840 	bl	8008110 <_lseek_r>
 8008090:	89a3      	ldrh	r3, [r4, #12]
 8008092:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008096:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800809a:	81a3      	strh	r3, [r4, #12]
 800809c:	4632      	mov	r2, r6
 800809e:	463b      	mov	r3, r7
 80080a0:	4628      	mov	r0, r5
 80080a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080a6:	f000 b857 	b.w	8008158 <_write_r>

080080aa <__sseek>:
 80080aa:	b510      	push	{r4, lr}
 80080ac:	460c      	mov	r4, r1
 80080ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080b2:	f000 f82d 	bl	8008110 <_lseek_r>
 80080b6:	1c43      	adds	r3, r0, #1
 80080b8:	89a3      	ldrh	r3, [r4, #12]
 80080ba:	bf15      	itete	ne
 80080bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80080be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80080c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80080c6:	81a3      	strheq	r3, [r4, #12]
 80080c8:	bf18      	it	ne
 80080ca:	81a3      	strhne	r3, [r4, #12]
 80080cc:	bd10      	pop	{r4, pc}

080080ce <__sclose>:
 80080ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080d2:	f000 b80d 	b.w	80080f0 <_close_r>

080080d6 <memset>:
 80080d6:	4402      	add	r2, r0
 80080d8:	4603      	mov	r3, r0
 80080da:	4293      	cmp	r3, r2
 80080dc:	d100      	bne.n	80080e0 <memset+0xa>
 80080de:	4770      	bx	lr
 80080e0:	f803 1b01 	strb.w	r1, [r3], #1
 80080e4:	e7f9      	b.n	80080da <memset+0x4>
	...

080080e8 <_localeconv_r>:
 80080e8:	4800      	ldr	r0, [pc, #0]	@ (80080ec <_localeconv_r+0x4>)
 80080ea:	4770      	bx	lr
 80080ec:	2000015c 	.word	0x2000015c

080080f0 <_close_r>:
 80080f0:	b538      	push	{r3, r4, r5, lr}
 80080f2:	4d06      	ldr	r5, [pc, #24]	@ (800810c <_close_r+0x1c>)
 80080f4:	2300      	movs	r3, #0
 80080f6:	4604      	mov	r4, r0
 80080f8:	4608      	mov	r0, r1
 80080fa:	602b      	str	r3, [r5, #0]
 80080fc:	f7fa fd1a 	bl	8002b34 <_close>
 8008100:	1c43      	adds	r3, r0, #1
 8008102:	d102      	bne.n	800810a <_close_r+0x1a>
 8008104:	682b      	ldr	r3, [r5, #0]
 8008106:	b103      	cbz	r3, 800810a <_close_r+0x1a>
 8008108:	6023      	str	r3, [r4, #0]
 800810a:	bd38      	pop	{r3, r4, r5, pc}
 800810c:	200006ec 	.word	0x200006ec

08008110 <_lseek_r>:
 8008110:	b538      	push	{r3, r4, r5, lr}
 8008112:	4d07      	ldr	r5, [pc, #28]	@ (8008130 <_lseek_r+0x20>)
 8008114:	4604      	mov	r4, r0
 8008116:	4608      	mov	r0, r1
 8008118:	4611      	mov	r1, r2
 800811a:	2200      	movs	r2, #0
 800811c:	602a      	str	r2, [r5, #0]
 800811e:	461a      	mov	r2, r3
 8008120:	f7fa fd2f 	bl	8002b82 <_lseek>
 8008124:	1c43      	adds	r3, r0, #1
 8008126:	d102      	bne.n	800812e <_lseek_r+0x1e>
 8008128:	682b      	ldr	r3, [r5, #0]
 800812a:	b103      	cbz	r3, 800812e <_lseek_r+0x1e>
 800812c:	6023      	str	r3, [r4, #0]
 800812e:	bd38      	pop	{r3, r4, r5, pc}
 8008130:	200006ec 	.word	0x200006ec

08008134 <_read_r>:
 8008134:	b538      	push	{r3, r4, r5, lr}
 8008136:	4d07      	ldr	r5, [pc, #28]	@ (8008154 <_read_r+0x20>)
 8008138:	4604      	mov	r4, r0
 800813a:	4608      	mov	r0, r1
 800813c:	4611      	mov	r1, r2
 800813e:	2200      	movs	r2, #0
 8008140:	602a      	str	r2, [r5, #0]
 8008142:	461a      	mov	r2, r3
 8008144:	f7fa fcbd 	bl	8002ac2 <_read>
 8008148:	1c43      	adds	r3, r0, #1
 800814a:	d102      	bne.n	8008152 <_read_r+0x1e>
 800814c:	682b      	ldr	r3, [r5, #0]
 800814e:	b103      	cbz	r3, 8008152 <_read_r+0x1e>
 8008150:	6023      	str	r3, [r4, #0]
 8008152:	bd38      	pop	{r3, r4, r5, pc}
 8008154:	200006ec 	.word	0x200006ec

08008158 <_write_r>:
 8008158:	b538      	push	{r3, r4, r5, lr}
 800815a:	4d07      	ldr	r5, [pc, #28]	@ (8008178 <_write_r+0x20>)
 800815c:	4604      	mov	r4, r0
 800815e:	4608      	mov	r0, r1
 8008160:	4611      	mov	r1, r2
 8008162:	2200      	movs	r2, #0
 8008164:	602a      	str	r2, [r5, #0]
 8008166:	461a      	mov	r2, r3
 8008168:	f7fa fcc8 	bl	8002afc <_write>
 800816c:	1c43      	adds	r3, r0, #1
 800816e:	d102      	bne.n	8008176 <_write_r+0x1e>
 8008170:	682b      	ldr	r3, [r5, #0]
 8008172:	b103      	cbz	r3, 8008176 <_write_r+0x1e>
 8008174:	6023      	str	r3, [r4, #0]
 8008176:	bd38      	pop	{r3, r4, r5, pc}
 8008178:	200006ec 	.word	0x200006ec

0800817c <__errno>:
 800817c:	4b01      	ldr	r3, [pc, #4]	@ (8008184 <__errno+0x8>)
 800817e:	6818      	ldr	r0, [r3, #0]
 8008180:	4770      	bx	lr
 8008182:	bf00      	nop
 8008184:	2000001c 	.word	0x2000001c

08008188 <__libc_init_array>:
 8008188:	b570      	push	{r4, r5, r6, lr}
 800818a:	4d0d      	ldr	r5, [pc, #52]	@ (80081c0 <__libc_init_array+0x38>)
 800818c:	4c0d      	ldr	r4, [pc, #52]	@ (80081c4 <__libc_init_array+0x3c>)
 800818e:	1b64      	subs	r4, r4, r5
 8008190:	10a4      	asrs	r4, r4, #2
 8008192:	2600      	movs	r6, #0
 8008194:	42a6      	cmp	r6, r4
 8008196:	d109      	bne.n	80081ac <__libc_init_array+0x24>
 8008198:	4d0b      	ldr	r5, [pc, #44]	@ (80081c8 <__libc_init_array+0x40>)
 800819a:	4c0c      	ldr	r4, [pc, #48]	@ (80081cc <__libc_init_array+0x44>)
 800819c:	f002 f89e 	bl	800a2dc <_init>
 80081a0:	1b64      	subs	r4, r4, r5
 80081a2:	10a4      	asrs	r4, r4, #2
 80081a4:	2600      	movs	r6, #0
 80081a6:	42a6      	cmp	r6, r4
 80081a8:	d105      	bne.n	80081b6 <__libc_init_array+0x2e>
 80081aa:	bd70      	pop	{r4, r5, r6, pc}
 80081ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80081b0:	4798      	blx	r3
 80081b2:	3601      	adds	r6, #1
 80081b4:	e7ee      	b.n	8008194 <__libc_init_array+0xc>
 80081b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80081ba:	4798      	blx	r3
 80081bc:	3601      	adds	r6, #1
 80081be:	e7f2      	b.n	80081a6 <__libc_init_array+0x1e>
 80081c0:	0800aeb8 	.word	0x0800aeb8
 80081c4:	0800aeb8 	.word	0x0800aeb8
 80081c8:	0800aeb8 	.word	0x0800aeb8
 80081cc:	0800aebc 	.word	0x0800aebc

080081d0 <__retarget_lock_init_recursive>:
 80081d0:	4770      	bx	lr

080081d2 <__retarget_lock_acquire_recursive>:
 80081d2:	4770      	bx	lr

080081d4 <__retarget_lock_release_recursive>:
 80081d4:	4770      	bx	lr

080081d6 <quorem>:
 80081d6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081da:	6903      	ldr	r3, [r0, #16]
 80081dc:	690c      	ldr	r4, [r1, #16]
 80081de:	42a3      	cmp	r3, r4
 80081e0:	4607      	mov	r7, r0
 80081e2:	db7e      	blt.n	80082e2 <quorem+0x10c>
 80081e4:	3c01      	subs	r4, #1
 80081e6:	f101 0814 	add.w	r8, r1, #20
 80081ea:	00a3      	lsls	r3, r4, #2
 80081ec:	f100 0514 	add.w	r5, r0, #20
 80081f0:	9300      	str	r3, [sp, #0]
 80081f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081f6:	9301      	str	r3, [sp, #4]
 80081f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80081fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008200:	3301      	adds	r3, #1
 8008202:	429a      	cmp	r2, r3
 8008204:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008208:	fbb2 f6f3 	udiv	r6, r2, r3
 800820c:	d32e      	bcc.n	800826c <quorem+0x96>
 800820e:	f04f 0a00 	mov.w	sl, #0
 8008212:	46c4      	mov	ip, r8
 8008214:	46ae      	mov	lr, r5
 8008216:	46d3      	mov	fp, sl
 8008218:	f85c 3b04 	ldr.w	r3, [ip], #4
 800821c:	b298      	uxth	r0, r3
 800821e:	fb06 a000 	mla	r0, r6, r0, sl
 8008222:	0c02      	lsrs	r2, r0, #16
 8008224:	0c1b      	lsrs	r3, r3, #16
 8008226:	fb06 2303 	mla	r3, r6, r3, r2
 800822a:	f8de 2000 	ldr.w	r2, [lr]
 800822e:	b280      	uxth	r0, r0
 8008230:	b292      	uxth	r2, r2
 8008232:	1a12      	subs	r2, r2, r0
 8008234:	445a      	add	r2, fp
 8008236:	f8de 0000 	ldr.w	r0, [lr]
 800823a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800823e:	b29b      	uxth	r3, r3
 8008240:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008244:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008248:	b292      	uxth	r2, r2
 800824a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800824e:	45e1      	cmp	r9, ip
 8008250:	f84e 2b04 	str.w	r2, [lr], #4
 8008254:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008258:	d2de      	bcs.n	8008218 <quorem+0x42>
 800825a:	9b00      	ldr	r3, [sp, #0]
 800825c:	58eb      	ldr	r3, [r5, r3]
 800825e:	b92b      	cbnz	r3, 800826c <quorem+0x96>
 8008260:	9b01      	ldr	r3, [sp, #4]
 8008262:	3b04      	subs	r3, #4
 8008264:	429d      	cmp	r5, r3
 8008266:	461a      	mov	r2, r3
 8008268:	d32f      	bcc.n	80082ca <quorem+0xf4>
 800826a:	613c      	str	r4, [r7, #16]
 800826c:	4638      	mov	r0, r7
 800826e:	f001 f979 	bl	8009564 <__mcmp>
 8008272:	2800      	cmp	r0, #0
 8008274:	db25      	blt.n	80082c2 <quorem+0xec>
 8008276:	4629      	mov	r1, r5
 8008278:	2000      	movs	r0, #0
 800827a:	f858 2b04 	ldr.w	r2, [r8], #4
 800827e:	f8d1 c000 	ldr.w	ip, [r1]
 8008282:	fa1f fe82 	uxth.w	lr, r2
 8008286:	fa1f f38c 	uxth.w	r3, ip
 800828a:	eba3 030e 	sub.w	r3, r3, lr
 800828e:	4403      	add	r3, r0
 8008290:	0c12      	lsrs	r2, r2, #16
 8008292:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008296:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800829a:	b29b      	uxth	r3, r3
 800829c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082a0:	45c1      	cmp	r9, r8
 80082a2:	f841 3b04 	str.w	r3, [r1], #4
 80082a6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80082aa:	d2e6      	bcs.n	800827a <quorem+0xa4>
 80082ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082b4:	b922      	cbnz	r2, 80082c0 <quorem+0xea>
 80082b6:	3b04      	subs	r3, #4
 80082b8:	429d      	cmp	r5, r3
 80082ba:	461a      	mov	r2, r3
 80082bc:	d30b      	bcc.n	80082d6 <quorem+0x100>
 80082be:	613c      	str	r4, [r7, #16]
 80082c0:	3601      	adds	r6, #1
 80082c2:	4630      	mov	r0, r6
 80082c4:	b003      	add	sp, #12
 80082c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ca:	6812      	ldr	r2, [r2, #0]
 80082cc:	3b04      	subs	r3, #4
 80082ce:	2a00      	cmp	r2, #0
 80082d0:	d1cb      	bne.n	800826a <quorem+0x94>
 80082d2:	3c01      	subs	r4, #1
 80082d4:	e7c6      	b.n	8008264 <quorem+0x8e>
 80082d6:	6812      	ldr	r2, [r2, #0]
 80082d8:	3b04      	subs	r3, #4
 80082da:	2a00      	cmp	r2, #0
 80082dc:	d1ef      	bne.n	80082be <quorem+0xe8>
 80082de:	3c01      	subs	r4, #1
 80082e0:	e7ea      	b.n	80082b8 <quorem+0xe2>
 80082e2:	2000      	movs	r0, #0
 80082e4:	e7ee      	b.n	80082c4 <quorem+0xee>
	...

080082e8 <_dtoa_r>:
 80082e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ec:	69c7      	ldr	r7, [r0, #28]
 80082ee:	b099      	sub	sp, #100	@ 0x64
 80082f0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80082f4:	ec55 4b10 	vmov	r4, r5, d0
 80082f8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80082fa:	9109      	str	r1, [sp, #36]	@ 0x24
 80082fc:	4683      	mov	fp, r0
 80082fe:	920e      	str	r2, [sp, #56]	@ 0x38
 8008300:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008302:	b97f      	cbnz	r7, 8008324 <_dtoa_r+0x3c>
 8008304:	2010      	movs	r0, #16
 8008306:	f000 fdfd 	bl	8008f04 <malloc>
 800830a:	4602      	mov	r2, r0
 800830c:	f8cb 001c 	str.w	r0, [fp, #28]
 8008310:	b920      	cbnz	r0, 800831c <_dtoa_r+0x34>
 8008312:	4ba7      	ldr	r3, [pc, #668]	@ (80085b0 <_dtoa_r+0x2c8>)
 8008314:	21ef      	movs	r1, #239	@ 0xef
 8008316:	48a7      	ldr	r0, [pc, #668]	@ (80085b4 <_dtoa_r+0x2cc>)
 8008318:	f001 fc68 	bl	8009bec <__assert_func>
 800831c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008320:	6007      	str	r7, [r0, #0]
 8008322:	60c7      	str	r7, [r0, #12]
 8008324:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008328:	6819      	ldr	r1, [r3, #0]
 800832a:	b159      	cbz	r1, 8008344 <_dtoa_r+0x5c>
 800832c:	685a      	ldr	r2, [r3, #4]
 800832e:	604a      	str	r2, [r1, #4]
 8008330:	2301      	movs	r3, #1
 8008332:	4093      	lsls	r3, r2
 8008334:	608b      	str	r3, [r1, #8]
 8008336:	4658      	mov	r0, fp
 8008338:	f000 feda 	bl	80090f0 <_Bfree>
 800833c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008340:	2200      	movs	r2, #0
 8008342:	601a      	str	r2, [r3, #0]
 8008344:	1e2b      	subs	r3, r5, #0
 8008346:	bfb9      	ittee	lt
 8008348:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800834c:	9303      	strlt	r3, [sp, #12]
 800834e:	2300      	movge	r3, #0
 8008350:	6033      	strge	r3, [r6, #0]
 8008352:	9f03      	ldr	r7, [sp, #12]
 8008354:	4b98      	ldr	r3, [pc, #608]	@ (80085b8 <_dtoa_r+0x2d0>)
 8008356:	bfbc      	itt	lt
 8008358:	2201      	movlt	r2, #1
 800835a:	6032      	strlt	r2, [r6, #0]
 800835c:	43bb      	bics	r3, r7
 800835e:	d112      	bne.n	8008386 <_dtoa_r+0x9e>
 8008360:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008362:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008366:	6013      	str	r3, [r2, #0]
 8008368:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800836c:	4323      	orrs	r3, r4
 800836e:	f000 854d 	beq.w	8008e0c <_dtoa_r+0xb24>
 8008372:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008374:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80085cc <_dtoa_r+0x2e4>
 8008378:	2b00      	cmp	r3, #0
 800837a:	f000 854f 	beq.w	8008e1c <_dtoa_r+0xb34>
 800837e:	f10a 0303 	add.w	r3, sl, #3
 8008382:	f000 bd49 	b.w	8008e18 <_dtoa_r+0xb30>
 8008386:	ed9d 7b02 	vldr	d7, [sp, #8]
 800838a:	2200      	movs	r2, #0
 800838c:	ec51 0b17 	vmov	r0, r1, d7
 8008390:	2300      	movs	r3, #0
 8008392:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008396:	f7f8 fb9f 	bl	8000ad8 <__aeabi_dcmpeq>
 800839a:	4680      	mov	r8, r0
 800839c:	b158      	cbz	r0, 80083b6 <_dtoa_r+0xce>
 800839e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80083a0:	2301      	movs	r3, #1
 80083a2:	6013      	str	r3, [r2, #0]
 80083a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80083a6:	b113      	cbz	r3, 80083ae <_dtoa_r+0xc6>
 80083a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80083aa:	4b84      	ldr	r3, [pc, #528]	@ (80085bc <_dtoa_r+0x2d4>)
 80083ac:	6013      	str	r3, [r2, #0]
 80083ae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80085d0 <_dtoa_r+0x2e8>
 80083b2:	f000 bd33 	b.w	8008e1c <_dtoa_r+0xb34>
 80083b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80083ba:	aa16      	add	r2, sp, #88	@ 0x58
 80083bc:	a917      	add	r1, sp, #92	@ 0x5c
 80083be:	4658      	mov	r0, fp
 80083c0:	f001 f980 	bl	80096c4 <__d2b>
 80083c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80083c8:	4681      	mov	r9, r0
 80083ca:	2e00      	cmp	r6, #0
 80083cc:	d077      	beq.n	80084be <_dtoa_r+0x1d6>
 80083ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80083d0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80083d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80083dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80083e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80083e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80083e8:	4619      	mov	r1, r3
 80083ea:	2200      	movs	r2, #0
 80083ec:	4b74      	ldr	r3, [pc, #464]	@ (80085c0 <_dtoa_r+0x2d8>)
 80083ee:	f7f7 ff53 	bl	8000298 <__aeabi_dsub>
 80083f2:	a369      	add	r3, pc, #420	@ (adr r3, 8008598 <_dtoa_r+0x2b0>)
 80083f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f8:	f7f8 f906 	bl	8000608 <__aeabi_dmul>
 80083fc:	a368      	add	r3, pc, #416	@ (adr r3, 80085a0 <_dtoa_r+0x2b8>)
 80083fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008402:	f7f7 ff4b 	bl	800029c <__adddf3>
 8008406:	4604      	mov	r4, r0
 8008408:	4630      	mov	r0, r6
 800840a:	460d      	mov	r5, r1
 800840c:	f7f8 f892 	bl	8000534 <__aeabi_i2d>
 8008410:	a365      	add	r3, pc, #404	@ (adr r3, 80085a8 <_dtoa_r+0x2c0>)
 8008412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008416:	f7f8 f8f7 	bl	8000608 <__aeabi_dmul>
 800841a:	4602      	mov	r2, r0
 800841c:	460b      	mov	r3, r1
 800841e:	4620      	mov	r0, r4
 8008420:	4629      	mov	r1, r5
 8008422:	f7f7 ff3b 	bl	800029c <__adddf3>
 8008426:	4604      	mov	r4, r0
 8008428:	460d      	mov	r5, r1
 800842a:	f7f8 fb9d 	bl	8000b68 <__aeabi_d2iz>
 800842e:	2200      	movs	r2, #0
 8008430:	4607      	mov	r7, r0
 8008432:	2300      	movs	r3, #0
 8008434:	4620      	mov	r0, r4
 8008436:	4629      	mov	r1, r5
 8008438:	f7f8 fb58 	bl	8000aec <__aeabi_dcmplt>
 800843c:	b140      	cbz	r0, 8008450 <_dtoa_r+0x168>
 800843e:	4638      	mov	r0, r7
 8008440:	f7f8 f878 	bl	8000534 <__aeabi_i2d>
 8008444:	4622      	mov	r2, r4
 8008446:	462b      	mov	r3, r5
 8008448:	f7f8 fb46 	bl	8000ad8 <__aeabi_dcmpeq>
 800844c:	b900      	cbnz	r0, 8008450 <_dtoa_r+0x168>
 800844e:	3f01      	subs	r7, #1
 8008450:	2f16      	cmp	r7, #22
 8008452:	d851      	bhi.n	80084f8 <_dtoa_r+0x210>
 8008454:	4b5b      	ldr	r3, [pc, #364]	@ (80085c4 <_dtoa_r+0x2dc>)
 8008456:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800845a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800845e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008462:	f7f8 fb43 	bl	8000aec <__aeabi_dcmplt>
 8008466:	2800      	cmp	r0, #0
 8008468:	d048      	beq.n	80084fc <_dtoa_r+0x214>
 800846a:	3f01      	subs	r7, #1
 800846c:	2300      	movs	r3, #0
 800846e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008470:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008472:	1b9b      	subs	r3, r3, r6
 8008474:	1e5a      	subs	r2, r3, #1
 8008476:	bf44      	itt	mi
 8008478:	f1c3 0801 	rsbmi	r8, r3, #1
 800847c:	2300      	movmi	r3, #0
 800847e:	9208      	str	r2, [sp, #32]
 8008480:	bf54      	ite	pl
 8008482:	f04f 0800 	movpl.w	r8, #0
 8008486:	9308      	strmi	r3, [sp, #32]
 8008488:	2f00      	cmp	r7, #0
 800848a:	db39      	blt.n	8008500 <_dtoa_r+0x218>
 800848c:	9b08      	ldr	r3, [sp, #32]
 800848e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008490:	443b      	add	r3, r7
 8008492:	9308      	str	r3, [sp, #32]
 8008494:	2300      	movs	r3, #0
 8008496:	930a      	str	r3, [sp, #40]	@ 0x28
 8008498:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800849a:	2b09      	cmp	r3, #9
 800849c:	d864      	bhi.n	8008568 <_dtoa_r+0x280>
 800849e:	2b05      	cmp	r3, #5
 80084a0:	bfc4      	itt	gt
 80084a2:	3b04      	subgt	r3, #4
 80084a4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80084a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084a8:	f1a3 0302 	sub.w	r3, r3, #2
 80084ac:	bfcc      	ite	gt
 80084ae:	2400      	movgt	r4, #0
 80084b0:	2401      	movle	r4, #1
 80084b2:	2b03      	cmp	r3, #3
 80084b4:	d863      	bhi.n	800857e <_dtoa_r+0x296>
 80084b6:	e8df f003 	tbb	[pc, r3]
 80084ba:	372a      	.short	0x372a
 80084bc:	5535      	.short	0x5535
 80084be:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80084c2:	441e      	add	r6, r3
 80084c4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80084c8:	2b20      	cmp	r3, #32
 80084ca:	bfc1      	itttt	gt
 80084cc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80084d0:	409f      	lslgt	r7, r3
 80084d2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80084d6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80084da:	bfd6      	itet	le
 80084dc:	f1c3 0320 	rsble	r3, r3, #32
 80084e0:	ea47 0003 	orrgt.w	r0, r7, r3
 80084e4:	fa04 f003 	lslle.w	r0, r4, r3
 80084e8:	f7f8 f814 	bl	8000514 <__aeabi_ui2d>
 80084ec:	2201      	movs	r2, #1
 80084ee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80084f2:	3e01      	subs	r6, #1
 80084f4:	9214      	str	r2, [sp, #80]	@ 0x50
 80084f6:	e777      	b.n	80083e8 <_dtoa_r+0x100>
 80084f8:	2301      	movs	r3, #1
 80084fa:	e7b8      	b.n	800846e <_dtoa_r+0x186>
 80084fc:	9012      	str	r0, [sp, #72]	@ 0x48
 80084fe:	e7b7      	b.n	8008470 <_dtoa_r+0x188>
 8008500:	427b      	negs	r3, r7
 8008502:	930a      	str	r3, [sp, #40]	@ 0x28
 8008504:	2300      	movs	r3, #0
 8008506:	eba8 0807 	sub.w	r8, r8, r7
 800850a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800850c:	e7c4      	b.n	8008498 <_dtoa_r+0x1b0>
 800850e:	2300      	movs	r3, #0
 8008510:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008512:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008514:	2b00      	cmp	r3, #0
 8008516:	dc35      	bgt.n	8008584 <_dtoa_r+0x29c>
 8008518:	2301      	movs	r3, #1
 800851a:	9300      	str	r3, [sp, #0]
 800851c:	9307      	str	r3, [sp, #28]
 800851e:	461a      	mov	r2, r3
 8008520:	920e      	str	r2, [sp, #56]	@ 0x38
 8008522:	e00b      	b.n	800853c <_dtoa_r+0x254>
 8008524:	2301      	movs	r3, #1
 8008526:	e7f3      	b.n	8008510 <_dtoa_r+0x228>
 8008528:	2300      	movs	r3, #0
 800852a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800852c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800852e:	18fb      	adds	r3, r7, r3
 8008530:	9300      	str	r3, [sp, #0]
 8008532:	3301      	adds	r3, #1
 8008534:	2b01      	cmp	r3, #1
 8008536:	9307      	str	r3, [sp, #28]
 8008538:	bfb8      	it	lt
 800853a:	2301      	movlt	r3, #1
 800853c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008540:	2100      	movs	r1, #0
 8008542:	2204      	movs	r2, #4
 8008544:	f102 0514 	add.w	r5, r2, #20
 8008548:	429d      	cmp	r5, r3
 800854a:	d91f      	bls.n	800858c <_dtoa_r+0x2a4>
 800854c:	6041      	str	r1, [r0, #4]
 800854e:	4658      	mov	r0, fp
 8008550:	f000 fd8e 	bl	8009070 <_Balloc>
 8008554:	4682      	mov	sl, r0
 8008556:	2800      	cmp	r0, #0
 8008558:	d13c      	bne.n	80085d4 <_dtoa_r+0x2ec>
 800855a:	4b1b      	ldr	r3, [pc, #108]	@ (80085c8 <_dtoa_r+0x2e0>)
 800855c:	4602      	mov	r2, r0
 800855e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008562:	e6d8      	b.n	8008316 <_dtoa_r+0x2e>
 8008564:	2301      	movs	r3, #1
 8008566:	e7e0      	b.n	800852a <_dtoa_r+0x242>
 8008568:	2401      	movs	r4, #1
 800856a:	2300      	movs	r3, #0
 800856c:	9309      	str	r3, [sp, #36]	@ 0x24
 800856e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008570:	f04f 33ff 	mov.w	r3, #4294967295
 8008574:	9300      	str	r3, [sp, #0]
 8008576:	9307      	str	r3, [sp, #28]
 8008578:	2200      	movs	r2, #0
 800857a:	2312      	movs	r3, #18
 800857c:	e7d0      	b.n	8008520 <_dtoa_r+0x238>
 800857e:	2301      	movs	r3, #1
 8008580:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008582:	e7f5      	b.n	8008570 <_dtoa_r+0x288>
 8008584:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008586:	9300      	str	r3, [sp, #0]
 8008588:	9307      	str	r3, [sp, #28]
 800858a:	e7d7      	b.n	800853c <_dtoa_r+0x254>
 800858c:	3101      	adds	r1, #1
 800858e:	0052      	lsls	r2, r2, #1
 8008590:	e7d8      	b.n	8008544 <_dtoa_r+0x25c>
 8008592:	bf00      	nop
 8008594:	f3af 8000 	nop.w
 8008598:	636f4361 	.word	0x636f4361
 800859c:	3fd287a7 	.word	0x3fd287a7
 80085a0:	8b60c8b3 	.word	0x8b60c8b3
 80085a4:	3fc68a28 	.word	0x3fc68a28
 80085a8:	509f79fb 	.word	0x509f79fb
 80085ac:	3fd34413 	.word	0x3fd34413
 80085b0:	0800ab7d 	.word	0x0800ab7d
 80085b4:	0800ab94 	.word	0x0800ab94
 80085b8:	7ff00000 	.word	0x7ff00000
 80085bc:	0800ab4d 	.word	0x0800ab4d
 80085c0:	3ff80000 	.word	0x3ff80000
 80085c4:	0800ac90 	.word	0x0800ac90
 80085c8:	0800abec 	.word	0x0800abec
 80085cc:	0800ab79 	.word	0x0800ab79
 80085d0:	0800ab4c 	.word	0x0800ab4c
 80085d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80085d8:	6018      	str	r0, [r3, #0]
 80085da:	9b07      	ldr	r3, [sp, #28]
 80085dc:	2b0e      	cmp	r3, #14
 80085de:	f200 80a4 	bhi.w	800872a <_dtoa_r+0x442>
 80085e2:	2c00      	cmp	r4, #0
 80085e4:	f000 80a1 	beq.w	800872a <_dtoa_r+0x442>
 80085e8:	2f00      	cmp	r7, #0
 80085ea:	dd33      	ble.n	8008654 <_dtoa_r+0x36c>
 80085ec:	4bad      	ldr	r3, [pc, #692]	@ (80088a4 <_dtoa_r+0x5bc>)
 80085ee:	f007 020f 	and.w	r2, r7, #15
 80085f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085f6:	ed93 7b00 	vldr	d7, [r3]
 80085fa:	05f8      	lsls	r0, r7, #23
 80085fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008600:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008604:	d516      	bpl.n	8008634 <_dtoa_r+0x34c>
 8008606:	4ba8      	ldr	r3, [pc, #672]	@ (80088a8 <_dtoa_r+0x5c0>)
 8008608:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800860c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008610:	f7f8 f924 	bl	800085c <__aeabi_ddiv>
 8008614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008618:	f004 040f 	and.w	r4, r4, #15
 800861c:	2603      	movs	r6, #3
 800861e:	4da2      	ldr	r5, [pc, #648]	@ (80088a8 <_dtoa_r+0x5c0>)
 8008620:	b954      	cbnz	r4, 8008638 <_dtoa_r+0x350>
 8008622:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008626:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800862a:	f7f8 f917 	bl	800085c <__aeabi_ddiv>
 800862e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008632:	e028      	b.n	8008686 <_dtoa_r+0x39e>
 8008634:	2602      	movs	r6, #2
 8008636:	e7f2      	b.n	800861e <_dtoa_r+0x336>
 8008638:	07e1      	lsls	r1, r4, #31
 800863a:	d508      	bpl.n	800864e <_dtoa_r+0x366>
 800863c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008640:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008644:	f7f7 ffe0 	bl	8000608 <__aeabi_dmul>
 8008648:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800864c:	3601      	adds	r6, #1
 800864e:	1064      	asrs	r4, r4, #1
 8008650:	3508      	adds	r5, #8
 8008652:	e7e5      	b.n	8008620 <_dtoa_r+0x338>
 8008654:	f000 80d2 	beq.w	80087fc <_dtoa_r+0x514>
 8008658:	427c      	negs	r4, r7
 800865a:	4b92      	ldr	r3, [pc, #584]	@ (80088a4 <_dtoa_r+0x5bc>)
 800865c:	4d92      	ldr	r5, [pc, #584]	@ (80088a8 <_dtoa_r+0x5c0>)
 800865e:	f004 020f 	and.w	r2, r4, #15
 8008662:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800866a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800866e:	f7f7 ffcb 	bl	8000608 <__aeabi_dmul>
 8008672:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008676:	1124      	asrs	r4, r4, #4
 8008678:	2300      	movs	r3, #0
 800867a:	2602      	movs	r6, #2
 800867c:	2c00      	cmp	r4, #0
 800867e:	f040 80b2 	bne.w	80087e6 <_dtoa_r+0x4fe>
 8008682:	2b00      	cmp	r3, #0
 8008684:	d1d3      	bne.n	800862e <_dtoa_r+0x346>
 8008686:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008688:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800868c:	2b00      	cmp	r3, #0
 800868e:	f000 80b7 	beq.w	8008800 <_dtoa_r+0x518>
 8008692:	4b86      	ldr	r3, [pc, #536]	@ (80088ac <_dtoa_r+0x5c4>)
 8008694:	2200      	movs	r2, #0
 8008696:	4620      	mov	r0, r4
 8008698:	4629      	mov	r1, r5
 800869a:	f7f8 fa27 	bl	8000aec <__aeabi_dcmplt>
 800869e:	2800      	cmp	r0, #0
 80086a0:	f000 80ae 	beq.w	8008800 <_dtoa_r+0x518>
 80086a4:	9b07      	ldr	r3, [sp, #28]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	f000 80aa 	beq.w	8008800 <_dtoa_r+0x518>
 80086ac:	9b00      	ldr	r3, [sp, #0]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	dd37      	ble.n	8008722 <_dtoa_r+0x43a>
 80086b2:	1e7b      	subs	r3, r7, #1
 80086b4:	9304      	str	r3, [sp, #16]
 80086b6:	4620      	mov	r0, r4
 80086b8:	4b7d      	ldr	r3, [pc, #500]	@ (80088b0 <_dtoa_r+0x5c8>)
 80086ba:	2200      	movs	r2, #0
 80086bc:	4629      	mov	r1, r5
 80086be:	f7f7 ffa3 	bl	8000608 <__aeabi_dmul>
 80086c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086c6:	9c00      	ldr	r4, [sp, #0]
 80086c8:	3601      	adds	r6, #1
 80086ca:	4630      	mov	r0, r6
 80086cc:	f7f7 ff32 	bl	8000534 <__aeabi_i2d>
 80086d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80086d4:	f7f7 ff98 	bl	8000608 <__aeabi_dmul>
 80086d8:	4b76      	ldr	r3, [pc, #472]	@ (80088b4 <_dtoa_r+0x5cc>)
 80086da:	2200      	movs	r2, #0
 80086dc:	f7f7 fdde 	bl	800029c <__adddf3>
 80086e0:	4605      	mov	r5, r0
 80086e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80086e6:	2c00      	cmp	r4, #0
 80086e8:	f040 808d 	bne.w	8008806 <_dtoa_r+0x51e>
 80086ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086f0:	4b71      	ldr	r3, [pc, #452]	@ (80088b8 <_dtoa_r+0x5d0>)
 80086f2:	2200      	movs	r2, #0
 80086f4:	f7f7 fdd0 	bl	8000298 <__aeabi_dsub>
 80086f8:	4602      	mov	r2, r0
 80086fa:	460b      	mov	r3, r1
 80086fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008700:	462a      	mov	r2, r5
 8008702:	4633      	mov	r3, r6
 8008704:	f7f8 fa10 	bl	8000b28 <__aeabi_dcmpgt>
 8008708:	2800      	cmp	r0, #0
 800870a:	f040 828b 	bne.w	8008c24 <_dtoa_r+0x93c>
 800870e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008712:	462a      	mov	r2, r5
 8008714:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008718:	f7f8 f9e8 	bl	8000aec <__aeabi_dcmplt>
 800871c:	2800      	cmp	r0, #0
 800871e:	f040 8128 	bne.w	8008972 <_dtoa_r+0x68a>
 8008722:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008726:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800872a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800872c:	2b00      	cmp	r3, #0
 800872e:	f2c0 815a 	blt.w	80089e6 <_dtoa_r+0x6fe>
 8008732:	2f0e      	cmp	r7, #14
 8008734:	f300 8157 	bgt.w	80089e6 <_dtoa_r+0x6fe>
 8008738:	4b5a      	ldr	r3, [pc, #360]	@ (80088a4 <_dtoa_r+0x5bc>)
 800873a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800873e:	ed93 7b00 	vldr	d7, [r3]
 8008742:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008744:	2b00      	cmp	r3, #0
 8008746:	ed8d 7b00 	vstr	d7, [sp]
 800874a:	da03      	bge.n	8008754 <_dtoa_r+0x46c>
 800874c:	9b07      	ldr	r3, [sp, #28]
 800874e:	2b00      	cmp	r3, #0
 8008750:	f340 8101 	ble.w	8008956 <_dtoa_r+0x66e>
 8008754:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008758:	4656      	mov	r6, sl
 800875a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800875e:	4620      	mov	r0, r4
 8008760:	4629      	mov	r1, r5
 8008762:	f7f8 f87b 	bl	800085c <__aeabi_ddiv>
 8008766:	f7f8 f9ff 	bl	8000b68 <__aeabi_d2iz>
 800876a:	4680      	mov	r8, r0
 800876c:	f7f7 fee2 	bl	8000534 <__aeabi_i2d>
 8008770:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008774:	f7f7 ff48 	bl	8000608 <__aeabi_dmul>
 8008778:	4602      	mov	r2, r0
 800877a:	460b      	mov	r3, r1
 800877c:	4620      	mov	r0, r4
 800877e:	4629      	mov	r1, r5
 8008780:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008784:	f7f7 fd88 	bl	8000298 <__aeabi_dsub>
 8008788:	f806 4b01 	strb.w	r4, [r6], #1
 800878c:	9d07      	ldr	r5, [sp, #28]
 800878e:	eba6 040a 	sub.w	r4, r6, sl
 8008792:	42a5      	cmp	r5, r4
 8008794:	4602      	mov	r2, r0
 8008796:	460b      	mov	r3, r1
 8008798:	f040 8117 	bne.w	80089ca <_dtoa_r+0x6e2>
 800879c:	f7f7 fd7e 	bl	800029c <__adddf3>
 80087a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087a4:	4604      	mov	r4, r0
 80087a6:	460d      	mov	r5, r1
 80087a8:	f7f8 f9be 	bl	8000b28 <__aeabi_dcmpgt>
 80087ac:	2800      	cmp	r0, #0
 80087ae:	f040 80f9 	bne.w	80089a4 <_dtoa_r+0x6bc>
 80087b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087b6:	4620      	mov	r0, r4
 80087b8:	4629      	mov	r1, r5
 80087ba:	f7f8 f98d 	bl	8000ad8 <__aeabi_dcmpeq>
 80087be:	b118      	cbz	r0, 80087c8 <_dtoa_r+0x4e0>
 80087c0:	f018 0f01 	tst.w	r8, #1
 80087c4:	f040 80ee 	bne.w	80089a4 <_dtoa_r+0x6bc>
 80087c8:	4649      	mov	r1, r9
 80087ca:	4658      	mov	r0, fp
 80087cc:	f000 fc90 	bl	80090f0 <_Bfree>
 80087d0:	2300      	movs	r3, #0
 80087d2:	7033      	strb	r3, [r6, #0]
 80087d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80087d6:	3701      	adds	r7, #1
 80087d8:	601f      	str	r7, [r3, #0]
 80087da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80087dc:	2b00      	cmp	r3, #0
 80087de:	f000 831d 	beq.w	8008e1c <_dtoa_r+0xb34>
 80087e2:	601e      	str	r6, [r3, #0]
 80087e4:	e31a      	b.n	8008e1c <_dtoa_r+0xb34>
 80087e6:	07e2      	lsls	r2, r4, #31
 80087e8:	d505      	bpl.n	80087f6 <_dtoa_r+0x50e>
 80087ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 80087ee:	f7f7 ff0b 	bl	8000608 <__aeabi_dmul>
 80087f2:	3601      	adds	r6, #1
 80087f4:	2301      	movs	r3, #1
 80087f6:	1064      	asrs	r4, r4, #1
 80087f8:	3508      	adds	r5, #8
 80087fa:	e73f      	b.n	800867c <_dtoa_r+0x394>
 80087fc:	2602      	movs	r6, #2
 80087fe:	e742      	b.n	8008686 <_dtoa_r+0x39e>
 8008800:	9c07      	ldr	r4, [sp, #28]
 8008802:	9704      	str	r7, [sp, #16]
 8008804:	e761      	b.n	80086ca <_dtoa_r+0x3e2>
 8008806:	4b27      	ldr	r3, [pc, #156]	@ (80088a4 <_dtoa_r+0x5bc>)
 8008808:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800880a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800880e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008812:	4454      	add	r4, sl
 8008814:	2900      	cmp	r1, #0
 8008816:	d053      	beq.n	80088c0 <_dtoa_r+0x5d8>
 8008818:	4928      	ldr	r1, [pc, #160]	@ (80088bc <_dtoa_r+0x5d4>)
 800881a:	2000      	movs	r0, #0
 800881c:	f7f8 f81e 	bl	800085c <__aeabi_ddiv>
 8008820:	4633      	mov	r3, r6
 8008822:	462a      	mov	r2, r5
 8008824:	f7f7 fd38 	bl	8000298 <__aeabi_dsub>
 8008828:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800882c:	4656      	mov	r6, sl
 800882e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008832:	f7f8 f999 	bl	8000b68 <__aeabi_d2iz>
 8008836:	4605      	mov	r5, r0
 8008838:	f7f7 fe7c 	bl	8000534 <__aeabi_i2d>
 800883c:	4602      	mov	r2, r0
 800883e:	460b      	mov	r3, r1
 8008840:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008844:	f7f7 fd28 	bl	8000298 <__aeabi_dsub>
 8008848:	3530      	adds	r5, #48	@ 0x30
 800884a:	4602      	mov	r2, r0
 800884c:	460b      	mov	r3, r1
 800884e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008852:	f806 5b01 	strb.w	r5, [r6], #1
 8008856:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800885a:	f7f8 f947 	bl	8000aec <__aeabi_dcmplt>
 800885e:	2800      	cmp	r0, #0
 8008860:	d171      	bne.n	8008946 <_dtoa_r+0x65e>
 8008862:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008866:	4911      	ldr	r1, [pc, #68]	@ (80088ac <_dtoa_r+0x5c4>)
 8008868:	2000      	movs	r0, #0
 800886a:	f7f7 fd15 	bl	8000298 <__aeabi_dsub>
 800886e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008872:	f7f8 f93b 	bl	8000aec <__aeabi_dcmplt>
 8008876:	2800      	cmp	r0, #0
 8008878:	f040 8095 	bne.w	80089a6 <_dtoa_r+0x6be>
 800887c:	42a6      	cmp	r6, r4
 800887e:	f43f af50 	beq.w	8008722 <_dtoa_r+0x43a>
 8008882:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008886:	4b0a      	ldr	r3, [pc, #40]	@ (80088b0 <_dtoa_r+0x5c8>)
 8008888:	2200      	movs	r2, #0
 800888a:	f7f7 febd 	bl	8000608 <__aeabi_dmul>
 800888e:	4b08      	ldr	r3, [pc, #32]	@ (80088b0 <_dtoa_r+0x5c8>)
 8008890:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008894:	2200      	movs	r2, #0
 8008896:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800889a:	f7f7 feb5 	bl	8000608 <__aeabi_dmul>
 800889e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088a2:	e7c4      	b.n	800882e <_dtoa_r+0x546>
 80088a4:	0800ac90 	.word	0x0800ac90
 80088a8:	0800ac68 	.word	0x0800ac68
 80088ac:	3ff00000 	.word	0x3ff00000
 80088b0:	40240000 	.word	0x40240000
 80088b4:	401c0000 	.word	0x401c0000
 80088b8:	40140000 	.word	0x40140000
 80088bc:	3fe00000 	.word	0x3fe00000
 80088c0:	4631      	mov	r1, r6
 80088c2:	4628      	mov	r0, r5
 80088c4:	f7f7 fea0 	bl	8000608 <__aeabi_dmul>
 80088c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80088cc:	9415      	str	r4, [sp, #84]	@ 0x54
 80088ce:	4656      	mov	r6, sl
 80088d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088d4:	f7f8 f948 	bl	8000b68 <__aeabi_d2iz>
 80088d8:	4605      	mov	r5, r0
 80088da:	f7f7 fe2b 	bl	8000534 <__aeabi_i2d>
 80088de:	4602      	mov	r2, r0
 80088e0:	460b      	mov	r3, r1
 80088e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088e6:	f7f7 fcd7 	bl	8000298 <__aeabi_dsub>
 80088ea:	3530      	adds	r5, #48	@ 0x30
 80088ec:	f806 5b01 	strb.w	r5, [r6], #1
 80088f0:	4602      	mov	r2, r0
 80088f2:	460b      	mov	r3, r1
 80088f4:	42a6      	cmp	r6, r4
 80088f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80088fa:	f04f 0200 	mov.w	r2, #0
 80088fe:	d124      	bne.n	800894a <_dtoa_r+0x662>
 8008900:	4bac      	ldr	r3, [pc, #688]	@ (8008bb4 <_dtoa_r+0x8cc>)
 8008902:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008906:	f7f7 fcc9 	bl	800029c <__adddf3>
 800890a:	4602      	mov	r2, r0
 800890c:	460b      	mov	r3, r1
 800890e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008912:	f7f8 f909 	bl	8000b28 <__aeabi_dcmpgt>
 8008916:	2800      	cmp	r0, #0
 8008918:	d145      	bne.n	80089a6 <_dtoa_r+0x6be>
 800891a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800891e:	49a5      	ldr	r1, [pc, #660]	@ (8008bb4 <_dtoa_r+0x8cc>)
 8008920:	2000      	movs	r0, #0
 8008922:	f7f7 fcb9 	bl	8000298 <__aeabi_dsub>
 8008926:	4602      	mov	r2, r0
 8008928:	460b      	mov	r3, r1
 800892a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800892e:	f7f8 f8dd 	bl	8000aec <__aeabi_dcmplt>
 8008932:	2800      	cmp	r0, #0
 8008934:	f43f aef5 	beq.w	8008722 <_dtoa_r+0x43a>
 8008938:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800893a:	1e73      	subs	r3, r6, #1
 800893c:	9315      	str	r3, [sp, #84]	@ 0x54
 800893e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008942:	2b30      	cmp	r3, #48	@ 0x30
 8008944:	d0f8      	beq.n	8008938 <_dtoa_r+0x650>
 8008946:	9f04      	ldr	r7, [sp, #16]
 8008948:	e73e      	b.n	80087c8 <_dtoa_r+0x4e0>
 800894a:	4b9b      	ldr	r3, [pc, #620]	@ (8008bb8 <_dtoa_r+0x8d0>)
 800894c:	f7f7 fe5c 	bl	8000608 <__aeabi_dmul>
 8008950:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008954:	e7bc      	b.n	80088d0 <_dtoa_r+0x5e8>
 8008956:	d10c      	bne.n	8008972 <_dtoa_r+0x68a>
 8008958:	4b98      	ldr	r3, [pc, #608]	@ (8008bbc <_dtoa_r+0x8d4>)
 800895a:	2200      	movs	r2, #0
 800895c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008960:	f7f7 fe52 	bl	8000608 <__aeabi_dmul>
 8008964:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008968:	f7f8 f8d4 	bl	8000b14 <__aeabi_dcmpge>
 800896c:	2800      	cmp	r0, #0
 800896e:	f000 8157 	beq.w	8008c20 <_dtoa_r+0x938>
 8008972:	2400      	movs	r4, #0
 8008974:	4625      	mov	r5, r4
 8008976:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008978:	43db      	mvns	r3, r3
 800897a:	9304      	str	r3, [sp, #16]
 800897c:	4656      	mov	r6, sl
 800897e:	2700      	movs	r7, #0
 8008980:	4621      	mov	r1, r4
 8008982:	4658      	mov	r0, fp
 8008984:	f000 fbb4 	bl	80090f0 <_Bfree>
 8008988:	2d00      	cmp	r5, #0
 800898a:	d0dc      	beq.n	8008946 <_dtoa_r+0x65e>
 800898c:	b12f      	cbz	r7, 800899a <_dtoa_r+0x6b2>
 800898e:	42af      	cmp	r7, r5
 8008990:	d003      	beq.n	800899a <_dtoa_r+0x6b2>
 8008992:	4639      	mov	r1, r7
 8008994:	4658      	mov	r0, fp
 8008996:	f000 fbab 	bl	80090f0 <_Bfree>
 800899a:	4629      	mov	r1, r5
 800899c:	4658      	mov	r0, fp
 800899e:	f000 fba7 	bl	80090f0 <_Bfree>
 80089a2:	e7d0      	b.n	8008946 <_dtoa_r+0x65e>
 80089a4:	9704      	str	r7, [sp, #16]
 80089a6:	4633      	mov	r3, r6
 80089a8:	461e      	mov	r6, r3
 80089aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80089ae:	2a39      	cmp	r2, #57	@ 0x39
 80089b0:	d107      	bne.n	80089c2 <_dtoa_r+0x6da>
 80089b2:	459a      	cmp	sl, r3
 80089b4:	d1f8      	bne.n	80089a8 <_dtoa_r+0x6c0>
 80089b6:	9a04      	ldr	r2, [sp, #16]
 80089b8:	3201      	adds	r2, #1
 80089ba:	9204      	str	r2, [sp, #16]
 80089bc:	2230      	movs	r2, #48	@ 0x30
 80089be:	f88a 2000 	strb.w	r2, [sl]
 80089c2:	781a      	ldrb	r2, [r3, #0]
 80089c4:	3201      	adds	r2, #1
 80089c6:	701a      	strb	r2, [r3, #0]
 80089c8:	e7bd      	b.n	8008946 <_dtoa_r+0x65e>
 80089ca:	4b7b      	ldr	r3, [pc, #492]	@ (8008bb8 <_dtoa_r+0x8d0>)
 80089cc:	2200      	movs	r2, #0
 80089ce:	f7f7 fe1b 	bl	8000608 <__aeabi_dmul>
 80089d2:	2200      	movs	r2, #0
 80089d4:	2300      	movs	r3, #0
 80089d6:	4604      	mov	r4, r0
 80089d8:	460d      	mov	r5, r1
 80089da:	f7f8 f87d 	bl	8000ad8 <__aeabi_dcmpeq>
 80089de:	2800      	cmp	r0, #0
 80089e0:	f43f aebb 	beq.w	800875a <_dtoa_r+0x472>
 80089e4:	e6f0      	b.n	80087c8 <_dtoa_r+0x4e0>
 80089e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80089e8:	2a00      	cmp	r2, #0
 80089ea:	f000 80db 	beq.w	8008ba4 <_dtoa_r+0x8bc>
 80089ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089f0:	2a01      	cmp	r2, #1
 80089f2:	f300 80bf 	bgt.w	8008b74 <_dtoa_r+0x88c>
 80089f6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80089f8:	2a00      	cmp	r2, #0
 80089fa:	f000 80b7 	beq.w	8008b6c <_dtoa_r+0x884>
 80089fe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008a02:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008a04:	4646      	mov	r6, r8
 8008a06:	9a08      	ldr	r2, [sp, #32]
 8008a08:	2101      	movs	r1, #1
 8008a0a:	441a      	add	r2, r3
 8008a0c:	4658      	mov	r0, fp
 8008a0e:	4498      	add	r8, r3
 8008a10:	9208      	str	r2, [sp, #32]
 8008a12:	f000 fc21 	bl	8009258 <__i2b>
 8008a16:	4605      	mov	r5, r0
 8008a18:	b15e      	cbz	r6, 8008a32 <_dtoa_r+0x74a>
 8008a1a:	9b08      	ldr	r3, [sp, #32]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	dd08      	ble.n	8008a32 <_dtoa_r+0x74a>
 8008a20:	42b3      	cmp	r3, r6
 8008a22:	9a08      	ldr	r2, [sp, #32]
 8008a24:	bfa8      	it	ge
 8008a26:	4633      	movge	r3, r6
 8008a28:	eba8 0803 	sub.w	r8, r8, r3
 8008a2c:	1af6      	subs	r6, r6, r3
 8008a2e:	1ad3      	subs	r3, r2, r3
 8008a30:	9308      	str	r3, [sp, #32]
 8008a32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a34:	b1f3      	cbz	r3, 8008a74 <_dtoa_r+0x78c>
 8008a36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	f000 80b7 	beq.w	8008bac <_dtoa_r+0x8c4>
 8008a3e:	b18c      	cbz	r4, 8008a64 <_dtoa_r+0x77c>
 8008a40:	4629      	mov	r1, r5
 8008a42:	4622      	mov	r2, r4
 8008a44:	4658      	mov	r0, fp
 8008a46:	f000 fcc7 	bl	80093d8 <__pow5mult>
 8008a4a:	464a      	mov	r2, r9
 8008a4c:	4601      	mov	r1, r0
 8008a4e:	4605      	mov	r5, r0
 8008a50:	4658      	mov	r0, fp
 8008a52:	f000 fc17 	bl	8009284 <__multiply>
 8008a56:	4649      	mov	r1, r9
 8008a58:	9004      	str	r0, [sp, #16]
 8008a5a:	4658      	mov	r0, fp
 8008a5c:	f000 fb48 	bl	80090f0 <_Bfree>
 8008a60:	9b04      	ldr	r3, [sp, #16]
 8008a62:	4699      	mov	r9, r3
 8008a64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a66:	1b1a      	subs	r2, r3, r4
 8008a68:	d004      	beq.n	8008a74 <_dtoa_r+0x78c>
 8008a6a:	4649      	mov	r1, r9
 8008a6c:	4658      	mov	r0, fp
 8008a6e:	f000 fcb3 	bl	80093d8 <__pow5mult>
 8008a72:	4681      	mov	r9, r0
 8008a74:	2101      	movs	r1, #1
 8008a76:	4658      	mov	r0, fp
 8008a78:	f000 fbee 	bl	8009258 <__i2b>
 8008a7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a7e:	4604      	mov	r4, r0
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	f000 81cf 	beq.w	8008e24 <_dtoa_r+0xb3c>
 8008a86:	461a      	mov	r2, r3
 8008a88:	4601      	mov	r1, r0
 8008a8a:	4658      	mov	r0, fp
 8008a8c:	f000 fca4 	bl	80093d8 <__pow5mult>
 8008a90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	4604      	mov	r4, r0
 8008a96:	f300 8095 	bgt.w	8008bc4 <_dtoa_r+0x8dc>
 8008a9a:	9b02      	ldr	r3, [sp, #8]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	f040 8087 	bne.w	8008bb0 <_dtoa_r+0x8c8>
 8008aa2:	9b03      	ldr	r3, [sp, #12]
 8008aa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	f040 8089 	bne.w	8008bc0 <_dtoa_r+0x8d8>
 8008aae:	9b03      	ldr	r3, [sp, #12]
 8008ab0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008ab4:	0d1b      	lsrs	r3, r3, #20
 8008ab6:	051b      	lsls	r3, r3, #20
 8008ab8:	b12b      	cbz	r3, 8008ac6 <_dtoa_r+0x7de>
 8008aba:	9b08      	ldr	r3, [sp, #32]
 8008abc:	3301      	adds	r3, #1
 8008abe:	9308      	str	r3, [sp, #32]
 8008ac0:	f108 0801 	add.w	r8, r8, #1
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ac8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	f000 81b0 	beq.w	8008e30 <_dtoa_r+0xb48>
 8008ad0:	6923      	ldr	r3, [r4, #16]
 8008ad2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ad6:	6918      	ldr	r0, [r3, #16]
 8008ad8:	f000 fb72 	bl	80091c0 <__hi0bits>
 8008adc:	f1c0 0020 	rsb	r0, r0, #32
 8008ae0:	9b08      	ldr	r3, [sp, #32]
 8008ae2:	4418      	add	r0, r3
 8008ae4:	f010 001f 	ands.w	r0, r0, #31
 8008ae8:	d077      	beq.n	8008bda <_dtoa_r+0x8f2>
 8008aea:	f1c0 0320 	rsb	r3, r0, #32
 8008aee:	2b04      	cmp	r3, #4
 8008af0:	dd6b      	ble.n	8008bca <_dtoa_r+0x8e2>
 8008af2:	9b08      	ldr	r3, [sp, #32]
 8008af4:	f1c0 001c 	rsb	r0, r0, #28
 8008af8:	4403      	add	r3, r0
 8008afa:	4480      	add	r8, r0
 8008afc:	4406      	add	r6, r0
 8008afe:	9308      	str	r3, [sp, #32]
 8008b00:	f1b8 0f00 	cmp.w	r8, #0
 8008b04:	dd05      	ble.n	8008b12 <_dtoa_r+0x82a>
 8008b06:	4649      	mov	r1, r9
 8008b08:	4642      	mov	r2, r8
 8008b0a:	4658      	mov	r0, fp
 8008b0c:	f000 fcbe 	bl	800948c <__lshift>
 8008b10:	4681      	mov	r9, r0
 8008b12:	9b08      	ldr	r3, [sp, #32]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	dd05      	ble.n	8008b24 <_dtoa_r+0x83c>
 8008b18:	4621      	mov	r1, r4
 8008b1a:	461a      	mov	r2, r3
 8008b1c:	4658      	mov	r0, fp
 8008b1e:	f000 fcb5 	bl	800948c <__lshift>
 8008b22:	4604      	mov	r4, r0
 8008b24:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d059      	beq.n	8008bde <_dtoa_r+0x8f6>
 8008b2a:	4621      	mov	r1, r4
 8008b2c:	4648      	mov	r0, r9
 8008b2e:	f000 fd19 	bl	8009564 <__mcmp>
 8008b32:	2800      	cmp	r0, #0
 8008b34:	da53      	bge.n	8008bde <_dtoa_r+0x8f6>
 8008b36:	1e7b      	subs	r3, r7, #1
 8008b38:	9304      	str	r3, [sp, #16]
 8008b3a:	4649      	mov	r1, r9
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	220a      	movs	r2, #10
 8008b40:	4658      	mov	r0, fp
 8008b42:	f000 faf7 	bl	8009134 <__multadd>
 8008b46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b48:	4681      	mov	r9, r0
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	f000 8172 	beq.w	8008e34 <_dtoa_r+0xb4c>
 8008b50:	2300      	movs	r3, #0
 8008b52:	4629      	mov	r1, r5
 8008b54:	220a      	movs	r2, #10
 8008b56:	4658      	mov	r0, fp
 8008b58:	f000 faec 	bl	8009134 <__multadd>
 8008b5c:	9b00      	ldr	r3, [sp, #0]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	4605      	mov	r5, r0
 8008b62:	dc67      	bgt.n	8008c34 <_dtoa_r+0x94c>
 8008b64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	dc41      	bgt.n	8008bee <_dtoa_r+0x906>
 8008b6a:	e063      	b.n	8008c34 <_dtoa_r+0x94c>
 8008b6c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008b6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008b72:	e746      	b.n	8008a02 <_dtoa_r+0x71a>
 8008b74:	9b07      	ldr	r3, [sp, #28]
 8008b76:	1e5c      	subs	r4, r3, #1
 8008b78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b7a:	42a3      	cmp	r3, r4
 8008b7c:	bfbf      	itttt	lt
 8008b7e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008b80:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008b82:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008b84:	1ae3      	sublt	r3, r4, r3
 8008b86:	bfb4      	ite	lt
 8008b88:	18d2      	addlt	r2, r2, r3
 8008b8a:	1b1c      	subge	r4, r3, r4
 8008b8c:	9b07      	ldr	r3, [sp, #28]
 8008b8e:	bfbc      	itt	lt
 8008b90:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008b92:	2400      	movlt	r4, #0
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	bfb5      	itete	lt
 8008b98:	eba8 0603 	sublt.w	r6, r8, r3
 8008b9c:	9b07      	ldrge	r3, [sp, #28]
 8008b9e:	2300      	movlt	r3, #0
 8008ba0:	4646      	movge	r6, r8
 8008ba2:	e730      	b.n	8008a06 <_dtoa_r+0x71e>
 8008ba4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008ba6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008ba8:	4646      	mov	r6, r8
 8008baa:	e735      	b.n	8008a18 <_dtoa_r+0x730>
 8008bac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008bae:	e75c      	b.n	8008a6a <_dtoa_r+0x782>
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	e788      	b.n	8008ac6 <_dtoa_r+0x7de>
 8008bb4:	3fe00000 	.word	0x3fe00000
 8008bb8:	40240000 	.word	0x40240000
 8008bbc:	40140000 	.word	0x40140000
 8008bc0:	9b02      	ldr	r3, [sp, #8]
 8008bc2:	e780      	b.n	8008ac6 <_dtoa_r+0x7de>
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bc8:	e782      	b.n	8008ad0 <_dtoa_r+0x7e8>
 8008bca:	d099      	beq.n	8008b00 <_dtoa_r+0x818>
 8008bcc:	9a08      	ldr	r2, [sp, #32]
 8008bce:	331c      	adds	r3, #28
 8008bd0:	441a      	add	r2, r3
 8008bd2:	4498      	add	r8, r3
 8008bd4:	441e      	add	r6, r3
 8008bd6:	9208      	str	r2, [sp, #32]
 8008bd8:	e792      	b.n	8008b00 <_dtoa_r+0x818>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	e7f6      	b.n	8008bcc <_dtoa_r+0x8e4>
 8008bde:	9b07      	ldr	r3, [sp, #28]
 8008be0:	9704      	str	r7, [sp, #16]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	dc20      	bgt.n	8008c28 <_dtoa_r+0x940>
 8008be6:	9300      	str	r3, [sp, #0]
 8008be8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bea:	2b02      	cmp	r3, #2
 8008bec:	dd1e      	ble.n	8008c2c <_dtoa_r+0x944>
 8008bee:	9b00      	ldr	r3, [sp, #0]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	f47f aec0 	bne.w	8008976 <_dtoa_r+0x68e>
 8008bf6:	4621      	mov	r1, r4
 8008bf8:	2205      	movs	r2, #5
 8008bfa:	4658      	mov	r0, fp
 8008bfc:	f000 fa9a 	bl	8009134 <__multadd>
 8008c00:	4601      	mov	r1, r0
 8008c02:	4604      	mov	r4, r0
 8008c04:	4648      	mov	r0, r9
 8008c06:	f000 fcad 	bl	8009564 <__mcmp>
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	f77f aeb3 	ble.w	8008976 <_dtoa_r+0x68e>
 8008c10:	4656      	mov	r6, sl
 8008c12:	2331      	movs	r3, #49	@ 0x31
 8008c14:	f806 3b01 	strb.w	r3, [r6], #1
 8008c18:	9b04      	ldr	r3, [sp, #16]
 8008c1a:	3301      	adds	r3, #1
 8008c1c:	9304      	str	r3, [sp, #16]
 8008c1e:	e6ae      	b.n	800897e <_dtoa_r+0x696>
 8008c20:	9c07      	ldr	r4, [sp, #28]
 8008c22:	9704      	str	r7, [sp, #16]
 8008c24:	4625      	mov	r5, r4
 8008c26:	e7f3      	b.n	8008c10 <_dtoa_r+0x928>
 8008c28:	9b07      	ldr	r3, [sp, #28]
 8008c2a:	9300      	str	r3, [sp, #0]
 8008c2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	f000 8104 	beq.w	8008e3c <_dtoa_r+0xb54>
 8008c34:	2e00      	cmp	r6, #0
 8008c36:	dd05      	ble.n	8008c44 <_dtoa_r+0x95c>
 8008c38:	4629      	mov	r1, r5
 8008c3a:	4632      	mov	r2, r6
 8008c3c:	4658      	mov	r0, fp
 8008c3e:	f000 fc25 	bl	800948c <__lshift>
 8008c42:	4605      	mov	r5, r0
 8008c44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d05a      	beq.n	8008d00 <_dtoa_r+0xa18>
 8008c4a:	6869      	ldr	r1, [r5, #4]
 8008c4c:	4658      	mov	r0, fp
 8008c4e:	f000 fa0f 	bl	8009070 <_Balloc>
 8008c52:	4606      	mov	r6, r0
 8008c54:	b928      	cbnz	r0, 8008c62 <_dtoa_r+0x97a>
 8008c56:	4b84      	ldr	r3, [pc, #528]	@ (8008e68 <_dtoa_r+0xb80>)
 8008c58:	4602      	mov	r2, r0
 8008c5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008c5e:	f7ff bb5a 	b.w	8008316 <_dtoa_r+0x2e>
 8008c62:	692a      	ldr	r2, [r5, #16]
 8008c64:	3202      	adds	r2, #2
 8008c66:	0092      	lsls	r2, r2, #2
 8008c68:	f105 010c 	add.w	r1, r5, #12
 8008c6c:	300c      	adds	r0, #12
 8008c6e:	f000 ffaf 	bl	8009bd0 <memcpy>
 8008c72:	2201      	movs	r2, #1
 8008c74:	4631      	mov	r1, r6
 8008c76:	4658      	mov	r0, fp
 8008c78:	f000 fc08 	bl	800948c <__lshift>
 8008c7c:	f10a 0301 	add.w	r3, sl, #1
 8008c80:	9307      	str	r3, [sp, #28]
 8008c82:	9b00      	ldr	r3, [sp, #0]
 8008c84:	4453      	add	r3, sl
 8008c86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c88:	9b02      	ldr	r3, [sp, #8]
 8008c8a:	f003 0301 	and.w	r3, r3, #1
 8008c8e:	462f      	mov	r7, r5
 8008c90:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c92:	4605      	mov	r5, r0
 8008c94:	9b07      	ldr	r3, [sp, #28]
 8008c96:	4621      	mov	r1, r4
 8008c98:	3b01      	subs	r3, #1
 8008c9a:	4648      	mov	r0, r9
 8008c9c:	9300      	str	r3, [sp, #0]
 8008c9e:	f7ff fa9a 	bl	80081d6 <quorem>
 8008ca2:	4639      	mov	r1, r7
 8008ca4:	9002      	str	r0, [sp, #8]
 8008ca6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008caa:	4648      	mov	r0, r9
 8008cac:	f000 fc5a 	bl	8009564 <__mcmp>
 8008cb0:	462a      	mov	r2, r5
 8008cb2:	9008      	str	r0, [sp, #32]
 8008cb4:	4621      	mov	r1, r4
 8008cb6:	4658      	mov	r0, fp
 8008cb8:	f000 fc70 	bl	800959c <__mdiff>
 8008cbc:	68c2      	ldr	r2, [r0, #12]
 8008cbe:	4606      	mov	r6, r0
 8008cc0:	bb02      	cbnz	r2, 8008d04 <_dtoa_r+0xa1c>
 8008cc2:	4601      	mov	r1, r0
 8008cc4:	4648      	mov	r0, r9
 8008cc6:	f000 fc4d 	bl	8009564 <__mcmp>
 8008cca:	4602      	mov	r2, r0
 8008ccc:	4631      	mov	r1, r6
 8008cce:	4658      	mov	r0, fp
 8008cd0:	920e      	str	r2, [sp, #56]	@ 0x38
 8008cd2:	f000 fa0d 	bl	80090f0 <_Bfree>
 8008cd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cd8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008cda:	9e07      	ldr	r6, [sp, #28]
 8008cdc:	ea43 0102 	orr.w	r1, r3, r2
 8008ce0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ce2:	4319      	orrs	r1, r3
 8008ce4:	d110      	bne.n	8008d08 <_dtoa_r+0xa20>
 8008ce6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008cea:	d029      	beq.n	8008d40 <_dtoa_r+0xa58>
 8008cec:	9b08      	ldr	r3, [sp, #32]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	dd02      	ble.n	8008cf8 <_dtoa_r+0xa10>
 8008cf2:	9b02      	ldr	r3, [sp, #8]
 8008cf4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008cf8:	9b00      	ldr	r3, [sp, #0]
 8008cfa:	f883 8000 	strb.w	r8, [r3]
 8008cfe:	e63f      	b.n	8008980 <_dtoa_r+0x698>
 8008d00:	4628      	mov	r0, r5
 8008d02:	e7bb      	b.n	8008c7c <_dtoa_r+0x994>
 8008d04:	2201      	movs	r2, #1
 8008d06:	e7e1      	b.n	8008ccc <_dtoa_r+0x9e4>
 8008d08:	9b08      	ldr	r3, [sp, #32]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	db04      	blt.n	8008d18 <_dtoa_r+0xa30>
 8008d0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d10:	430b      	orrs	r3, r1
 8008d12:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008d14:	430b      	orrs	r3, r1
 8008d16:	d120      	bne.n	8008d5a <_dtoa_r+0xa72>
 8008d18:	2a00      	cmp	r2, #0
 8008d1a:	dded      	ble.n	8008cf8 <_dtoa_r+0xa10>
 8008d1c:	4649      	mov	r1, r9
 8008d1e:	2201      	movs	r2, #1
 8008d20:	4658      	mov	r0, fp
 8008d22:	f000 fbb3 	bl	800948c <__lshift>
 8008d26:	4621      	mov	r1, r4
 8008d28:	4681      	mov	r9, r0
 8008d2a:	f000 fc1b 	bl	8009564 <__mcmp>
 8008d2e:	2800      	cmp	r0, #0
 8008d30:	dc03      	bgt.n	8008d3a <_dtoa_r+0xa52>
 8008d32:	d1e1      	bne.n	8008cf8 <_dtoa_r+0xa10>
 8008d34:	f018 0f01 	tst.w	r8, #1
 8008d38:	d0de      	beq.n	8008cf8 <_dtoa_r+0xa10>
 8008d3a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008d3e:	d1d8      	bne.n	8008cf2 <_dtoa_r+0xa0a>
 8008d40:	9a00      	ldr	r2, [sp, #0]
 8008d42:	2339      	movs	r3, #57	@ 0x39
 8008d44:	7013      	strb	r3, [r2, #0]
 8008d46:	4633      	mov	r3, r6
 8008d48:	461e      	mov	r6, r3
 8008d4a:	3b01      	subs	r3, #1
 8008d4c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008d50:	2a39      	cmp	r2, #57	@ 0x39
 8008d52:	d052      	beq.n	8008dfa <_dtoa_r+0xb12>
 8008d54:	3201      	adds	r2, #1
 8008d56:	701a      	strb	r2, [r3, #0]
 8008d58:	e612      	b.n	8008980 <_dtoa_r+0x698>
 8008d5a:	2a00      	cmp	r2, #0
 8008d5c:	dd07      	ble.n	8008d6e <_dtoa_r+0xa86>
 8008d5e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008d62:	d0ed      	beq.n	8008d40 <_dtoa_r+0xa58>
 8008d64:	9a00      	ldr	r2, [sp, #0]
 8008d66:	f108 0301 	add.w	r3, r8, #1
 8008d6a:	7013      	strb	r3, [r2, #0]
 8008d6c:	e608      	b.n	8008980 <_dtoa_r+0x698>
 8008d6e:	9b07      	ldr	r3, [sp, #28]
 8008d70:	9a07      	ldr	r2, [sp, #28]
 8008d72:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008d76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d028      	beq.n	8008dce <_dtoa_r+0xae6>
 8008d7c:	4649      	mov	r1, r9
 8008d7e:	2300      	movs	r3, #0
 8008d80:	220a      	movs	r2, #10
 8008d82:	4658      	mov	r0, fp
 8008d84:	f000 f9d6 	bl	8009134 <__multadd>
 8008d88:	42af      	cmp	r7, r5
 8008d8a:	4681      	mov	r9, r0
 8008d8c:	f04f 0300 	mov.w	r3, #0
 8008d90:	f04f 020a 	mov.w	r2, #10
 8008d94:	4639      	mov	r1, r7
 8008d96:	4658      	mov	r0, fp
 8008d98:	d107      	bne.n	8008daa <_dtoa_r+0xac2>
 8008d9a:	f000 f9cb 	bl	8009134 <__multadd>
 8008d9e:	4607      	mov	r7, r0
 8008da0:	4605      	mov	r5, r0
 8008da2:	9b07      	ldr	r3, [sp, #28]
 8008da4:	3301      	adds	r3, #1
 8008da6:	9307      	str	r3, [sp, #28]
 8008da8:	e774      	b.n	8008c94 <_dtoa_r+0x9ac>
 8008daa:	f000 f9c3 	bl	8009134 <__multadd>
 8008dae:	4629      	mov	r1, r5
 8008db0:	4607      	mov	r7, r0
 8008db2:	2300      	movs	r3, #0
 8008db4:	220a      	movs	r2, #10
 8008db6:	4658      	mov	r0, fp
 8008db8:	f000 f9bc 	bl	8009134 <__multadd>
 8008dbc:	4605      	mov	r5, r0
 8008dbe:	e7f0      	b.n	8008da2 <_dtoa_r+0xaba>
 8008dc0:	9b00      	ldr	r3, [sp, #0]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	bfcc      	ite	gt
 8008dc6:	461e      	movgt	r6, r3
 8008dc8:	2601      	movle	r6, #1
 8008dca:	4456      	add	r6, sl
 8008dcc:	2700      	movs	r7, #0
 8008dce:	4649      	mov	r1, r9
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	4658      	mov	r0, fp
 8008dd4:	f000 fb5a 	bl	800948c <__lshift>
 8008dd8:	4621      	mov	r1, r4
 8008dda:	4681      	mov	r9, r0
 8008ddc:	f000 fbc2 	bl	8009564 <__mcmp>
 8008de0:	2800      	cmp	r0, #0
 8008de2:	dcb0      	bgt.n	8008d46 <_dtoa_r+0xa5e>
 8008de4:	d102      	bne.n	8008dec <_dtoa_r+0xb04>
 8008de6:	f018 0f01 	tst.w	r8, #1
 8008dea:	d1ac      	bne.n	8008d46 <_dtoa_r+0xa5e>
 8008dec:	4633      	mov	r3, r6
 8008dee:	461e      	mov	r6, r3
 8008df0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008df4:	2a30      	cmp	r2, #48	@ 0x30
 8008df6:	d0fa      	beq.n	8008dee <_dtoa_r+0xb06>
 8008df8:	e5c2      	b.n	8008980 <_dtoa_r+0x698>
 8008dfa:	459a      	cmp	sl, r3
 8008dfc:	d1a4      	bne.n	8008d48 <_dtoa_r+0xa60>
 8008dfe:	9b04      	ldr	r3, [sp, #16]
 8008e00:	3301      	adds	r3, #1
 8008e02:	9304      	str	r3, [sp, #16]
 8008e04:	2331      	movs	r3, #49	@ 0x31
 8008e06:	f88a 3000 	strb.w	r3, [sl]
 8008e0a:	e5b9      	b.n	8008980 <_dtoa_r+0x698>
 8008e0c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008e0e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008e6c <_dtoa_r+0xb84>
 8008e12:	b11b      	cbz	r3, 8008e1c <_dtoa_r+0xb34>
 8008e14:	f10a 0308 	add.w	r3, sl, #8
 8008e18:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008e1a:	6013      	str	r3, [r2, #0]
 8008e1c:	4650      	mov	r0, sl
 8008e1e:	b019      	add	sp, #100	@ 0x64
 8008e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	f77f ae37 	ble.w	8008a9a <_dtoa_r+0x7b2>
 8008e2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e30:	2001      	movs	r0, #1
 8008e32:	e655      	b.n	8008ae0 <_dtoa_r+0x7f8>
 8008e34:	9b00      	ldr	r3, [sp, #0]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	f77f aed6 	ble.w	8008be8 <_dtoa_r+0x900>
 8008e3c:	4656      	mov	r6, sl
 8008e3e:	4621      	mov	r1, r4
 8008e40:	4648      	mov	r0, r9
 8008e42:	f7ff f9c8 	bl	80081d6 <quorem>
 8008e46:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008e4a:	f806 8b01 	strb.w	r8, [r6], #1
 8008e4e:	9b00      	ldr	r3, [sp, #0]
 8008e50:	eba6 020a 	sub.w	r2, r6, sl
 8008e54:	4293      	cmp	r3, r2
 8008e56:	ddb3      	ble.n	8008dc0 <_dtoa_r+0xad8>
 8008e58:	4649      	mov	r1, r9
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	220a      	movs	r2, #10
 8008e5e:	4658      	mov	r0, fp
 8008e60:	f000 f968 	bl	8009134 <__multadd>
 8008e64:	4681      	mov	r9, r0
 8008e66:	e7ea      	b.n	8008e3e <_dtoa_r+0xb56>
 8008e68:	0800abec 	.word	0x0800abec
 8008e6c:	0800ab70 	.word	0x0800ab70

08008e70 <_free_r>:
 8008e70:	b538      	push	{r3, r4, r5, lr}
 8008e72:	4605      	mov	r5, r0
 8008e74:	2900      	cmp	r1, #0
 8008e76:	d041      	beq.n	8008efc <_free_r+0x8c>
 8008e78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e7c:	1f0c      	subs	r4, r1, #4
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	bfb8      	it	lt
 8008e82:	18e4      	addlt	r4, r4, r3
 8008e84:	f000 f8e8 	bl	8009058 <__malloc_lock>
 8008e88:	4a1d      	ldr	r2, [pc, #116]	@ (8008f00 <_free_r+0x90>)
 8008e8a:	6813      	ldr	r3, [r2, #0]
 8008e8c:	b933      	cbnz	r3, 8008e9c <_free_r+0x2c>
 8008e8e:	6063      	str	r3, [r4, #4]
 8008e90:	6014      	str	r4, [r2, #0]
 8008e92:	4628      	mov	r0, r5
 8008e94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e98:	f000 b8e4 	b.w	8009064 <__malloc_unlock>
 8008e9c:	42a3      	cmp	r3, r4
 8008e9e:	d908      	bls.n	8008eb2 <_free_r+0x42>
 8008ea0:	6820      	ldr	r0, [r4, #0]
 8008ea2:	1821      	adds	r1, r4, r0
 8008ea4:	428b      	cmp	r3, r1
 8008ea6:	bf01      	itttt	eq
 8008ea8:	6819      	ldreq	r1, [r3, #0]
 8008eaa:	685b      	ldreq	r3, [r3, #4]
 8008eac:	1809      	addeq	r1, r1, r0
 8008eae:	6021      	streq	r1, [r4, #0]
 8008eb0:	e7ed      	b.n	8008e8e <_free_r+0x1e>
 8008eb2:	461a      	mov	r2, r3
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	b10b      	cbz	r3, 8008ebc <_free_r+0x4c>
 8008eb8:	42a3      	cmp	r3, r4
 8008eba:	d9fa      	bls.n	8008eb2 <_free_r+0x42>
 8008ebc:	6811      	ldr	r1, [r2, #0]
 8008ebe:	1850      	adds	r0, r2, r1
 8008ec0:	42a0      	cmp	r0, r4
 8008ec2:	d10b      	bne.n	8008edc <_free_r+0x6c>
 8008ec4:	6820      	ldr	r0, [r4, #0]
 8008ec6:	4401      	add	r1, r0
 8008ec8:	1850      	adds	r0, r2, r1
 8008eca:	4283      	cmp	r3, r0
 8008ecc:	6011      	str	r1, [r2, #0]
 8008ece:	d1e0      	bne.n	8008e92 <_free_r+0x22>
 8008ed0:	6818      	ldr	r0, [r3, #0]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	6053      	str	r3, [r2, #4]
 8008ed6:	4408      	add	r0, r1
 8008ed8:	6010      	str	r0, [r2, #0]
 8008eda:	e7da      	b.n	8008e92 <_free_r+0x22>
 8008edc:	d902      	bls.n	8008ee4 <_free_r+0x74>
 8008ede:	230c      	movs	r3, #12
 8008ee0:	602b      	str	r3, [r5, #0]
 8008ee2:	e7d6      	b.n	8008e92 <_free_r+0x22>
 8008ee4:	6820      	ldr	r0, [r4, #0]
 8008ee6:	1821      	adds	r1, r4, r0
 8008ee8:	428b      	cmp	r3, r1
 8008eea:	bf04      	itt	eq
 8008eec:	6819      	ldreq	r1, [r3, #0]
 8008eee:	685b      	ldreq	r3, [r3, #4]
 8008ef0:	6063      	str	r3, [r4, #4]
 8008ef2:	bf04      	itt	eq
 8008ef4:	1809      	addeq	r1, r1, r0
 8008ef6:	6021      	streq	r1, [r4, #0]
 8008ef8:	6054      	str	r4, [r2, #4]
 8008efa:	e7ca      	b.n	8008e92 <_free_r+0x22>
 8008efc:	bd38      	pop	{r3, r4, r5, pc}
 8008efe:	bf00      	nop
 8008f00:	200006f8 	.word	0x200006f8

08008f04 <malloc>:
 8008f04:	4b02      	ldr	r3, [pc, #8]	@ (8008f10 <malloc+0xc>)
 8008f06:	4601      	mov	r1, r0
 8008f08:	6818      	ldr	r0, [r3, #0]
 8008f0a:	f000 b825 	b.w	8008f58 <_malloc_r>
 8008f0e:	bf00      	nop
 8008f10:	2000001c 	.word	0x2000001c

08008f14 <sbrk_aligned>:
 8008f14:	b570      	push	{r4, r5, r6, lr}
 8008f16:	4e0f      	ldr	r6, [pc, #60]	@ (8008f54 <sbrk_aligned+0x40>)
 8008f18:	460c      	mov	r4, r1
 8008f1a:	6831      	ldr	r1, [r6, #0]
 8008f1c:	4605      	mov	r5, r0
 8008f1e:	b911      	cbnz	r1, 8008f26 <sbrk_aligned+0x12>
 8008f20:	f000 fe46 	bl	8009bb0 <_sbrk_r>
 8008f24:	6030      	str	r0, [r6, #0]
 8008f26:	4621      	mov	r1, r4
 8008f28:	4628      	mov	r0, r5
 8008f2a:	f000 fe41 	bl	8009bb0 <_sbrk_r>
 8008f2e:	1c43      	adds	r3, r0, #1
 8008f30:	d103      	bne.n	8008f3a <sbrk_aligned+0x26>
 8008f32:	f04f 34ff 	mov.w	r4, #4294967295
 8008f36:	4620      	mov	r0, r4
 8008f38:	bd70      	pop	{r4, r5, r6, pc}
 8008f3a:	1cc4      	adds	r4, r0, #3
 8008f3c:	f024 0403 	bic.w	r4, r4, #3
 8008f40:	42a0      	cmp	r0, r4
 8008f42:	d0f8      	beq.n	8008f36 <sbrk_aligned+0x22>
 8008f44:	1a21      	subs	r1, r4, r0
 8008f46:	4628      	mov	r0, r5
 8008f48:	f000 fe32 	bl	8009bb0 <_sbrk_r>
 8008f4c:	3001      	adds	r0, #1
 8008f4e:	d1f2      	bne.n	8008f36 <sbrk_aligned+0x22>
 8008f50:	e7ef      	b.n	8008f32 <sbrk_aligned+0x1e>
 8008f52:	bf00      	nop
 8008f54:	200006f4 	.word	0x200006f4

08008f58 <_malloc_r>:
 8008f58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f5c:	1ccd      	adds	r5, r1, #3
 8008f5e:	f025 0503 	bic.w	r5, r5, #3
 8008f62:	3508      	adds	r5, #8
 8008f64:	2d0c      	cmp	r5, #12
 8008f66:	bf38      	it	cc
 8008f68:	250c      	movcc	r5, #12
 8008f6a:	2d00      	cmp	r5, #0
 8008f6c:	4606      	mov	r6, r0
 8008f6e:	db01      	blt.n	8008f74 <_malloc_r+0x1c>
 8008f70:	42a9      	cmp	r1, r5
 8008f72:	d904      	bls.n	8008f7e <_malloc_r+0x26>
 8008f74:	230c      	movs	r3, #12
 8008f76:	6033      	str	r3, [r6, #0]
 8008f78:	2000      	movs	r0, #0
 8008f7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009054 <_malloc_r+0xfc>
 8008f82:	f000 f869 	bl	8009058 <__malloc_lock>
 8008f86:	f8d8 3000 	ldr.w	r3, [r8]
 8008f8a:	461c      	mov	r4, r3
 8008f8c:	bb44      	cbnz	r4, 8008fe0 <_malloc_r+0x88>
 8008f8e:	4629      	mov	r1, r5
 8008f90:	4630      	mov	r0, r6
 8008f92:	f7ff ffbf 	bl	8008f14 <sbrk_aligned>
 8008f96:	1c43      	adds	r3, r0, #1
 8008f98:	4604      	mov	r4, r0
 8008f9a:	d158      	bne.n	800904e <_malloc_r+0xf6>
 8008f9c:	f8d8 4000 	ldr.w	r4, [r8]
 8008fa0:	4627      	mov	r7, r4
 8008fa2:	2f00      	cmp	r7, #0
 8008fa4:	d143      	bne.n	800902e <_malloc_r+0xd6>
 8008fa6:	2c00      	cmp	r4, #0
 8008fa8:	d04b      	beq.n	8009042 <_malloc_r+0xea>
 8008faa:	6823      	ldr	r3, [r4, #0]
 8008fac:	4639      	mov	r1, r7
 8008fae:	4630      	mov	r0, r6
 8008fb0:	eb04 0903 	add.w	r9, r4, r3
 8008fb4:	f000 fdfc 	bl	8009bb0 <_sbrk_r>
 8008fb8:	4581      	cmp	r9, r0
 8008fba:	d142      	bne.n	8009042 <_malloc_r+0xea>
 8008fbc:	6821      	ldr	r1, [r4, #0]
 8008fbe:	1a6d      	subs	r5, r5, r1
 8008fc0:	4629      	mov	r1, r5
 8008fc2:	4630      	mov	r0, r6
 8008fc4:	f7ff ffa6 	bl	8008f14 <sbrk_aligned>
 8008fc8:	3001      	adds	r0, #1
 8008fca:	d03a      	beq.n	8009042 <_malloc_r+0xea>
 8008fcc:	6823      	ldr	r3, [r4, #0]
 8008fce:	442b      	add	r3, r5
 8008fd0:	6023      	str	r3, [r4, #0]
 8008fd2:	f8d8 3000 	ldr.w	r3, [r8]
 8008fd6:	685a      	ldr	r2, [r3, #4]
 8008fd8:	bb62      	cbnz	r2, 8009034 <_malloc_r+0xdc>
 8008fda:	f8c8 7000 	str.w	r7, [r8]
 8008fde:	e00f      	b.n	8009000 <_malloc_r+0xa8>
 8008fe0:	6822      	ldr	r2, [r4, #0]
 8008fe2:	1b52      	subs	r2, r2, r5
 8008fe4:	d420      	bmi.n	8009028 <_malloc_r+0xd0>
 8008fe6:	2a0b      	cmp	r2, #11
 8008fe8:	d917      	bls.n	800901a <_malloc_r+0xc2>
 8008fea:	1961      	adds	r1, r4, r5
 8008fec:	42a3      	cmp	r3, r4
 8008fee:	6025      	str	r5, [r4, #0]
 8008ff0:	bf18      	it	ne
 8008ff2:	6059      	strne	r1, [r3, #4]
 8008ff4:	6863      	ldr	r3, [r4, #4]
 8008ff6:	bf08      	it	eq
 8008ff8:	f8c8 1000 	streq.w	r1, [r8]
 8008ffc:	5162      	str	r2, [r4, r5]
 8008ffe:	604b      	str	r3, [r1, #4]
 8009000:	4630      	mov	r0, r6
 8009002:	f000 f82f 	bl	8009064 <__malloc_unlock>
 8009006:	f104 000b 	add.w	r0, r4, #11
 800900a:	1d23      	adds	r3, r4, #4
 800900c:	f020 0007 	bic.w	r0, r0, #7
 8009010:	1ac2      	subs	r2, r0, r3
 8009012:	bf1c      	itt	ne
 8009014:	1a1b      	subne	r3, r3, r0
 8009016:	50a3      	strne	r3, [r4, r2]
 8009018:	e7af      	b.n	8008f7a <_malloc_r+0x22>
 800901a:	6862      	ldr	r2, [r4, #4]
 800901c:	42a3      	cmp	r3, r4
 800901e:	bf0c      	ite	eq
 8009020:	f8c8 2000 	streq.w	r2, [r8]
 8009024:	605a      	strne	r2, [r3, #4]
 8009026:	e7eb      	b.n	8009000 <_malloc_r+0xa8>
 8009028:	4623      	mov	r3, r4
 800902a:	6864      	ldr	r4, [r4, #4]
 800902c:	e7ae      	b.n	8008f8c <_malloc_r+0x34>
 800902e:	463c      	mov	r4, r7
 8009030:	687f      	ldr	r7, [r7, #4]
 8009032:	e7b6      	b.n	8008fa2 <_malloc_r+0x4a>
 8009034:	461a      	mov	r2, r3
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	42a3      	cmp	r3, r4
 800903a:	d1fb      	bne.n	8009034 <_malloc_r+0xdc>
 800903c:	2300      	movs	r3, #0
 800903e:	6053      	str	r3, [r2, #4]
 8009040:	e7de      	b.n	8009000 <_malloc_r+0xa8>
 8009042:	230c      	movs	r3, #12
 8009044:	6033      	str	r3, [r6, #0]
 8009046:	4630      	mov	r0, r6
 8009048:	f000 f80c 	bl	8009064 <__malloc_unlock>
 800904c:	e794      	b.n	8008f78 <_malloc_r+0x20>
 800904e:	6005      	str	r5, [r0, #0]
 8009050:	e7d6      	b.n	8009000 <_malloc_r+0xa8>
 8009052:	bf00      	nop
 8009054:	200006f8 	.word	0x200006f8

08009058 <__malloc_lock>:
 8009058:	4801      	ldr	r0, [pc, #4]	@ (8009060 <__malloc_lock+0x8>)
 800905a:	f7ff b8ba 	b.w	80081d2 <__retarget_lock_acquire_recursive>
 800905e:	bf00      	nop
 8009060:	200006f0 	.word	0x200006f0

08009064 <__malloc_unlock>:
 8009064:	4801      	ldr	r0, [pc, #4]	@ (800906c <__malloc_unlock+0x8>)
 8009066:	f7ff b8b5 	b.w	80081d4 <__retarget_lock_release_recursive>
 800906a:	bf00      	nop
 800906c:	200006f0 	.word	0x200006f0

08009070 <_Balloc>:
 8009070:	b570      	push	{r4, r5, r6, lr}
 8009072:	69c6      	ldr	r6, [r0, #28]
 8009074:	4604      	mov	r4, r0
 8009076:	460d      	mov	r5, r1
 8009078:	b976      	cbnz	r6, 8009098 <_Balloc+0x28>
 800907a:	2010      	movs	r0, #16
 800907c:	f7ff ff42 	bl	8008f04 <malloc>
 8009080:	4602      	mov	r2, r0
 8009082:	61e0      	str	r0, [r4, #28]
 8009084:	b920      	cbnz	r0, 8009090 <_Balloc+0x20>
 8009086:	4b18      	ldr	r3, [pc, #96]	@ (80090e8 <_Balloc+0x78>)
 8009088:	4818      	ldr	r0, [pc, #96]	@ (80090ec <_Balloc+0x7c>)
 800908a:	216b      	movs	r1, #107	@ 0x6b
 800908c:	f000 fdae 	bl	8009bec <__assert_func>
 8009090:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009094:	6006      	str	r6, [r0, #0]
 8009096:	60c6      	str	r6, [r0, #12]
 8009098:	69e6      	ldr	r6, [r4, #28]
 800909a:	68f3      	ldr	r3, [r6, #12]
 800909c:	b183      	cbz	r3, 80090c0 <_Balloc+0x50>
 800909e:	69e3      	ldr	r3, [r4, #28]
 80090a0:	68db      	ldr	r3, [r3, #12]
 80090a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80090a6:	b9b8      	cbnz	r0, 80090d8 <_Balloc+0x68>
 80090a8:	2101      	movs	r1, #1
 80090aa:	fa01 f605 	lsl.w	r6, r1, r5
 80090ae:	1d72      	adds	r2, r6, #5
 80090b0:	0092      	lsls	r2, r2, #2
 80090b2:	4620      	mov	r0, r4
 80090b4:	f000 fdb8 	bl	8009c28 <_calloc_r>
 80090b8:	b160      	cbz	r0, 80090d4 <_Balloc+0x64>
 80090ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80090be:	e00e      	b.n	80090de <_Balloc+0x6e>
 80090c0:	2221      	movs	r2, #33	@ 0x21
 80090c2:	2104      	movs	r1, #4
 80090c4:	4620      	mov	r0, r4
 80090c6:	f000 fdaf 	bl	8009c28 <_calloc_r>
 80090ca:	69e3      	ldr	r3, [r4, #28]
 80090cc:	60f0      	str	r0, [r6, #12]
 80090ce:	68db      	ldr	r3, [r3, #12]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d1e4      	bne.n	800909e <_Balloc+0x2e>
 80090d4:	2000      	movs	r0, #0
 80090d6:	bd70      	pop	{r4, r5, r6, pc}
 80090d8:	6802      	ldr	r2, [r0, #0]
 80090da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80090de:	2300      	movs	r3, #0
 80090e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80090e4:	e7f7      	b.n	80090d6 <_Balloc+0x66>
 80090e6:	bf00      	nop
 80090e8:	0800ab7d 	.word	0x0800ab7d
 80090ec:	0800abfd 	.word	0x0800abfd

080090f0 <_Bfree>:
 80090f0:	b570      	push	{r4, r5, r6, lr}
 80090f2:	69c6      	ldr	r6, [r0, #28]
 80090f4:	4605      	mov	r5, r0
 80090f6:	460c      	mov	r4, r1
 80090f8:	b976      	cbnz	r6, 8009118 <_Bfree+0x28>
 80090fa:	2010      	movs	r0, #16
 80090fc:	f7ff ff02 	bl	8008f04 <malloc>
 8009100:	4602      	mov	r2, r0
 8009102:	61e8      	str	r0, [r5, #28]
 8009104:	b920      	cbnz	r0, 8009110 <_Bfree+0x20>
 8009106:	4b09      	ldr	r3, [pc, #36]	@ (800912c <_Bfree+0x3c>)
 8009108:	4809      	ldr	r0, [pc, #36]	@ (8009130 <_Bfree+0x40>)
 800910a:	218f      	movs	r1, #143	@ 0x8f
 800910c:	f000 fd6e 	bl	8009bec <__assert_func>
 8009110:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009114:	6006      	str	r6, [r0, #0]
 8009116:	60c6      	str	r6, [r0, #12]
 8009118:	b13c      	cbz	r4, 800912a <_Bfree+0x3a>
 800911a:	69eb      	ldr	r3, [r5, #28]
 800911c:	6862      	ldr	r2, [r4, #4]
 800911e:	68db      	ldr	r3, [r3, #12]
 8009120:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009124:	6021      	str	r1, [r4, #0]
 8009126:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800912a:	bd70      	pop	{r4, r5, r6, pc}
 800912c:	0800ab7d 	.word	0x0800ab7d
 8009130:	0800abfd 	.word	0x0800abfd

08009134 <__multadd>:
 8009134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009138:	690d      	ldr	r5, [r1, #16]
 800913a:	4607      	mov	r7, r0
 800913c:	460c      	mov	r4, r1
 800913e:	461e      	mov	r6, r3
 8009140:	f101 0c14 	add.w	ip, r1, #20
 8009144:	2000      	movs	r0, #0
 8009146:	f8dc 3000 	ldr.w	r3, [ip]
 800914a:	b299      	uxth	r1, r3
 800914c:	fb02 6101 	mla	r1, r2, r1, r6
 8009150:	0c1e      	lsrs	r6, r3, #16
 8009152:	0c0b      	lsrs	r3, r1, #16
 8009154:	fb02 3306 	mla	r3, r2, r6, r3
 8009158:	b289      	uxth	r1, r1
 800915a:	3001      	adds	r0, #1
 800915c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009160:	4285      	cmp	r5, r0
 8009162:	f84c 1b04 	str.w	r1, [ip], #4
 8009166:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800916a:	dcec      	bgt.n	8009146 <__multadd+0x12>
 800916c:	b30e      	cbz	r6, 80091b2 <__multadd+0x7e>
 800916e:	68a3      	ldr	r3, [r4, #8]
 8009170:	42ab      	cmp	r3, r5
 8009172:	dc19      	bgt.n	80091a8 <__multadd+0x74>
 8009174:	6861      	ldr	r1, [r4, #4]
 8009176:	4638      	mov	r0, r7
 8009178:	3101      	adds	r1, #1
 800917a:	f7ff ff79 	bl	8009070 <_Balloc>
 800917e:	4680      	mov	r8, r0
 8009180:	b928      	cbnz	r0, 800918e <__multadd+0x5a>
 8009182:	4602      	mov	r2, r0
 8009184:	4b0c      	ldr	r3, [pc, #48]	@ (80091b8 <__multadd+0x84>)
 8009186:	480d      	ldr	r0, [pc, #52]	@ (80091bc <__multadd+0x88>)
 8009188:	21ba      	movs	r1, #186	@ 0xba
 800918a:	f000 fd2f 	bl	8009bec <__assert_func>
 800918e:	6922      	ldr	r2, [r4, #16]
 8009190:	3202      	adds	r2, #2
 8009192:	f104 010c 	add.w	r1, r4, #12
 8009196:	0092      	lsls	r2, r2, #2
 8009198:	300c      	adds	r0, #12
 800919a:	f000 fd19 	bl	8009bd0 <memcpy>
 800919e:	4621      	mov	r1, r4
 80091a0:	4638      	mov	r0, r7
 80091a2:	f7ff ffa5 	bl	80090f0 <_Bfree>
 80091a6:	4644      	mov	r4, r8
 80091a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80091ac:	3501      	adds	r5, #1
 80091ae:	615e      	str	r6, [r3, #20]
 80091b0:	6125      	str	r5, [r4, #16]
 80091b2:	4620      	mov	r0, r4
 80091b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091b8:	0800abec 	.word	0x0800abec
 80091bc:	0800abfd 	.word	0x0800abfd

080091c0 <__hi0bits>:
 80091c0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80091c4:	4603      	mov	r3, r0
 80091c6:	bf36      	itet	cc
 80091c8:	0403      	lslcc	r3, r0, #16
 80091ca:	2000      	movcs	r0, #0
 80091cc:	2010      	movcc	r0, #16
 80091ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80091d2:	bf3c      	itt	cc
 80091d4:	021b      	lslcc	r3, r3, #8
 80091d6:	3008      	addcc	r0, #8
 80091d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80091dc:	bf3c      	itt	cc
 80091de:	011b      	lslcc	r3, r3, #4
 80091e0:	3004      	addcc	r0, #4
 80091e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091e6:	bf3c      	itt	cc
 80091e8:	009b      	lslcc	r3, r3, #2
 80091ea:	3002      	addcc	r0, #2
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	db05      	blt.n	80091fc <__hi0bits+0x3c>
 80091f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80091f4:	f100 0001 	add.w	r0, r0, #1
 80091f8:	bf08      	it	eq
 80091fa:	2020      	moveq	r0, #32
 80091fc:	4770      	bx	lr

080091fe <__lo0bits>:
 80091fe:	6803      	ldr	r3, [r0, #0]
 8009200:	4602      	mov	r2, r0
 8009202:	f013 0007 	ands.w	r0, r3, #7
 8009206:	d00b      	beq.n	8009220 <__lo0bits+0x22>
 8009208:	07d9      	lsls	r1, r3, #31
 800920a:	d421      	bmi.n	8009250 <__lo0bits+0x52>
 800920c:	0798      	lsls	r0, r3, #30
 800920e:	bf49      	itett	mi
 8009210:	085b      	lsrmi	r3, r3, #1
 8009212:	089b      	lsrpl	r3, r3, #2
 8009214:	2001      	movmi	r0, #1
 8009216:	6013      	strmi	r3, [r2, #0]
 8009218:	bf5c      	itt	pl
 800921a:	6013      	strpl	r3, [r2, #0]
 800921c:	2002      	movpl	r0, #2
 800921e:	4770      	bx	lr
 8009220:	b299      	uxth	r1, r3
 8009222:	b909      	cbnz	r1, 8009228 <__lo0bits+0x2a>
 8009224:	0c1b      	lsrs	r3, r3, #16
 8009226:	2010      	movs	r0, #16
 8009228:	b2d9      	uxtb	r1, r3
 800922a:	b909      	cbnz	r1, 8009230 <__lo0bits+0x32>
 800922c:	3008      	adds	r0, #8
 800922e:	0a1b      	lsrs	r3, r3, #8
 8009230:	0719      	lsls	r1, r3, #28
 8009232:	bf04      	itt	eq
 8009234:	091b      	lsreq	r3, r3, #4
 8009236:	3004      	addeq	r0, #4
 8009238:	0799      	lsls	r1, r3, #30
 800923a:	bf04      	itt	eq
 800923c:	089b      	lsreq	r3, r3, #2
 800923e:	3002      	addeq	r0, #2
 8009240:	07d9      	lsls	r1, r3, #31
 8009242:	d403      	bmi.n	800924c <__lo0bits+0x4e>
 8009244:	085b      	lsrs	r3, r3, #1
 8009246:	f100 0001 	add.w	r0, r0, #1
 800924a:	d003      	beq.n	8009254 <__lo0bits+0x56>
 800924c:	6013      	str	r3, [r2, #0]
 800924e:	4770      	bx	lr
 8009250:	2000      	movs	r0, #0
 8009252:	4770      	bx	lr
 8009254:	2020      	movs	r0, #32
 8009256:	4770      	bx	lr

08009258 <__i2b>:
 8009258:	b510      	push	{r4, lr}
 800925a:	460c      	mov	r4, r1
 800925c:	2101      	movs	r1, #1
 800925e:	f7ff ff07 	bl	8009070 <_Balloc>
 8009262:	4602      	mov	r2, r0
 8009264:	b928      	cbnz	r0, 8009272 <__i2b+0x1a>
 8009266:	4b05      	ldr	r3, [pc, #20]	@ (800927c <__i2b+0x24>)
 8009268:	4805      	ldr	r0, [pc, #20]	@ (8009280 <__i2b+0x28>)
 800926a:	f240 1145 	movw	r1, #325	@ 0x145
 800926e:	f000 fcbd 	bl	8009bec <__assert_func>
 8009272:	2301      	movs	r3, #1
 8009274:	6144      	str	r4, [r0, #20]
 8009276:	6103      	str	r3, [r0, #16]
 8009278:	bd10      	pop	{r4, pc}
 800927a:	bf00      	nop
 800927c:	0800abec 	.word	0x0800abec
 8009280:	0800abfd 	.word	0x0800abfd

08009284 <__multiply>:
 8009284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009288:	4614      	mov	r4, r2
 800928a:	690a      	ldr	r2, [r1, #16]
 800928c:	6923      	ldr	r3, [r4, #16]
 800928e:	429a      	cmp	r2, r3
 8009290:	bfa8      	it	ge
 8009292:	4623      	movge	r3, r4
 8009294:	460f      	mov	r7, r1
 8009296:	bfa4      	itt	ge
 8009298:	460c      	movge	r4, r1
 800929a:	461f      	movge	r7, r3
 800929c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80092a0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80092a4:	68a3      	ldr	r3, [r4, #8]
 80092a6:	6861      	ldr	r1, [r4, #4]
 80092a8:	eb0a 0609 	add.w	r6, sl, r9
 80092ac:	42b3      	cmp	r3, r6
 80092ae:	b085      	sub	sp, #20
 80092b0:	bfb8      	it	lt
 80092b2:	3101      	addlt	r1, #1
 80092b4:	f7ff fedc 	bl	8009070 <_Balloc>
 80092b8:	b930      	cbnz	r0, 80092c8 <__multiply+0x44>
 80092ba:	4602      	mov	r2, r0
 80092bc:	4b44      	ldr	r3, [pc, #272]	@ (80093d0 <__multiply+0x14c>)
 80092be:	4845      	ldr	r0, [pc, #276]	@ (80093d4 <__multiply+0x150>)
 80092c0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80092c4:	f000 fc92 	bl	8009bec <__assert_func>
 80092c8:	f100 0514 	add.w	r5, r0, #20
 80092cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80092d0:	462b      	mov	r3, r5
 80092d2:	2200      	movs	r2, #0
 80092d4:	4543      	cmp	r3, r8
 80092d6:	d321      	bcc.n	800931c <__multiply+0x98>
 80092d8:	f107 0114 	add.w	r1, r7, #20
 80092dc:	f104 0214 	add.w	r2, r4, #20
 80092e0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80092e4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80092e8:	9302      	str	r3, [sp, #8]
 80092ea:	1b13      	subs	r3, r2, r4
 80092ec:	3b15      	subs	r3, #21
 80092ee:	f023 0303 	bic.w	r3, r3, #3
 80092f2:	3304      	adds	r3, #4
 80092f4:	f104 0715 	add.w	r7, r4, #21
 80092f8:	42ba      	cmp	r2, r7
 80092fa:	bf38      	it	cc
 80092fc:	2304      	movcc	r3, #4
 80092fe:	9301      	str	r3, [sp, #4]
 8009300:	9b02      	ldr	r3, [sp, #8]
 8009302:	9103      	str	r1, [sp, #12]
 8009304:	428b      	cmp	r3, r1
 8009306:	d80c      	bhi.n	8009322 <__multiply+0x9e>
 8009308:	2e00      	cmp	r6, #0
 800930a:	dd03      	ble.n	8009314 <__multiply+0x90>
 800930c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009310:	2b00      	cmp	r3, #0
 8009312:	d05b      	beq.n	80093cc <__multiply+0x148>
 8009314:	6106      	str	r6, [r0, #16]
 8009316:	b005      	add	sp, #20
 8009318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800931c:	f843 2b04 	str.w	r2, [r3], #4
 8009320:	e7d8      	b.n	80092d4 <__multiply+0x50>
 8009322:	f8b1 a000 	ldrh.w	sl, [r1]
 8009326:	f1ba 0f00 	cmp.w	sl, #0
 800932a:	d024      	beq.n	8009376 <__multiply+0xf2>
 800932c:	f104 0e14 	add.w	lr, r4, #20
 8009330:	46a9      	mov	r9, r5
 8009332:	f04f 0c00 	mov.w	ip, #0
 8009336:	f85e 7b04 	ldr.w	r7, [lr], #4
 800933a:	f8d9 3000 	ldr.w	r3, [r9]
 800933e:	fa1f fb87 	uxth.w	fp, r7
 8009342:	b29b      	uxth	r3, r3
 8009344:	fb0a 330b 	mla	r3, sl, fp, r3
 8009348:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800934c:	f8d9 7000 	ldr.w	r7, [r9]
 8009350:	4463      	add	r3, ip
 8009352:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009356:	fb0a c70b 	mla	r7, sl, fp, ip
 800935a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800935e:	b29b      	uxth	r3, r3
 8009360:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009364:	4572      	cmp	r2, lr
 8009366:	f849 3b04 	str.w	r3, [r9], #4
 800936a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800936e:	d8e2      	bhi.n	8009336 <__multiply+0xb2>
 8009370:	9b01      	ldr	r3, [sp, #4]
 8009372:	f845 c003 	str.w	ip, [r5, r3]
 8009376:	9b03      	ldr	r3, [sp, #12]
 8009378:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800937c:	3104      	adds	r1, #4
 800937e:	f1b9 0f00 	cmp.w	r9, #0
 8009382:	d021      	beq.n	80093c8 <__multiply+0x144>
 8009384:	682b      	ldr	r3, [r5, #0]
 8009386:	f104 0c14 	add.w	ip, r4, #20
 800938a:	46ae      	mov	lr, r5
 800938c:	f04f 0a00 	mov.w	sl, #0
 8009390:	f8bc b000 	ldrh.w	fp, [ip]
 8009394:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009398:	fb09 770b 	mla	r7, r9, fp, r7
 800939c:	4457      	add	r7, sl
 800939e:	b29b      	uxth	r3, r3
 80093a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80093a4:	f84e 3b04 	str.w	r3, [lr], #4
 80093a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80093ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80093b0:	f8be 3000 	ldrh.w	r3, [lr]
 80093b4:	fb09 330a 	mla	r3, r9, sl, r3
 80093b8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80093bc:	4562      	cmp	r2, ip
 80093be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80093c2:	d8e5      	bhi.n	8009390 <__multiply+0x10c>
 80093c4:	9f01      	ldr	r7, [sp, #4]
 80093c6:	51eb      	str	r3, [r5, r7]
 80093c8:	3504      	adds	r5, #4
 80093ca:	e799      	b.n	8009300 <__multiply+0x7c>
 80093cc:	3e01      	subs	r6, #1
 80093ce:	e79b      	b.n	8009308 <__multiply+0x84>
 80093d0:	0800abec 	.word	0x0800abec
 80093d4:	0800abfd 	.word	0x0800abfd

080093d8 <__pow5mult>:
 80093d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093dc:	4615      	mov	r5, r2
 80093de:	f012 0203 	ands.w	r2, r2, #3
 80093e2:	4607      	mov	r7, r0
 80093e4:	460e      	mov	r6, r1
 80093e6:	d007      	beq.n	80093f8 <__pow5mult+0x20>
 80093e8:	4c25      	ldr	r4, [pc, #148]	@ (8009480 <__pow5mult+0xa8>)
 80093ea:	3a01      	subs	r2, #1
 80093ec:	2300      	movs	r3, #0
 80093ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80093f2:	f7ff fe9f 	bl	8009134 <__multadd>
 80093f6:	4606      	mov	r6, r0
 80093f8:	10ad      	asrs	r5, r5, #2
 80093fa:	d03d      	beq.n	8009478 <__pow5mult+0xa0>
 80093fc:	69fc      	ldr	r4, [r7, #28]
 80093fe:	b97c      	cbnz	r4, 8009420 <__pow5mult+0x48>
 8009400:	2010      	movs	r0, #16
 8009402:	f7ff fd7f 	bl	8008f04 <malloc>
 8009406:	4602      	mov	r2, r0
 8009408:	61f8      	str	r0, [r7, #28]
 800940a:	b928      	cbnz	r0, 8009418 <__pow5mult+0x40>
 800940c:	4b1d      	ldr	r3, [pc, #116]	@ (8009484 <__pow5mult+0xac>)
 800940e:	481e      	ldr	r0, [pc, #120]	@ (8009488 <__pow5mult+0xb0>)
 8009410:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009414:	f000 fbea 	bl	8009bec <__assert_func>
 8009418:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800941c:	6004      	str	r4, [r0, #0]
 800941e:	60c4      	str	r4, [r0, #12]
 8009420:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009424:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009428:	b94c      	cbnz	r4, 800943e <__pow5mult+0x66>
 800942a:	f240 2171 	movw	r1, #625	@ 0x271
 800942e:	4638      	mov	r0, r7
 8009430:	f7ff ff12 	bl	8009258 <__i2b>
 8009434:	2300      	movs	r3, #0
 8009436:	f8c8 0008 	str.w	r0, [r8, #8]
 800943a:	4604      	mov	r4, r0
 800943c:	6003      	str	r3, [r0, #0]
 800943e:	f04f 0900 	mov.w	r9, #0
 8009442:	07eb      	lsls	r3, r5, #31
 8009444:	d50a      	bpl.n	800945c <__pow5mult+0x84>
 8009446:	4631      	mov	r1, r6
 8009448:	4622      	mov	r2, r4
 800944a:	4638      	mov	r0, r7
 800944c:	f7ff ff1a 	bl	8009284 <__multiply>
 8009450:	4631      	mov	r1, r6
 8009452:	4680      	mov	r8, r0
 8009454:	4638      	mov	r0, r7
 8009456:	f7ff fe4b 	bl	80090f0 <_Bfree>
 800945a:	4646      	mov	r6, r8
 800945c:	106d      	asrs	r5, r5, #1
 800945e:	d00b      	beq.n	8009478 <__pow5mult+0xa0>
 8009460:	6820      	ldr	r0, [r4, #0]
 8009462:	b938      	cbnz	r0, 8009474 <__pow5mult+0x9c>
 8009464:	4622      	mov	r2, r4
 8009466:	4621      	mov	r1, r4
 8009468:	4638      	mov	r0, r7
 800946a:	f7ff ff0b 	bl	8009284 <__multiply>
 800946e:	6020      	str	r0, [r4, #0]
 8009470:	f8c0 9000 	str.w	r9, [r0]
 8009474:	4604      	mov	r4, r0
 8009476:	e7e4      	b.n	8009442 <__pow5mult+0x6a>
 8009478:	4630      	mov	r0, r6
 800947a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800947e:	bf00      	nop
 8009480:	0800ac58 	.word	0x0800ac58
 8009484:	0800ab7d 	.word	0x0800ab7d
 8009488:	0800abfd 	.word	0x0800abfd

0800948c <__lshift>:
 800948c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009490:	460c      	mov	r4, r1
 8009492:	6849      	ldr	r1, [r1, #4]
 8009494:	6923      	ldr	r3, [r4, #16]
 8009496:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800949a:	68a3      	ldr	r3, [r4, #8]
 800949c:	4607      	mov	r7, r0
 800949e:	4691      	mov	r9, r2
 80094a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80094a4:	f108 0601 	add.w	r6, r8, #1
 80094a8:	42b3      	cmp	r3, r6
 80094aa:	db0b      	blt.n	80094c4 <__lshift+0x38>
 80094ac:	4638      	mov	r0, r7
 80094ae:	f7ff fddf 	bl	8009070 <_Balloc>
 80094b2:	4605      	mov	r5, r0
 80094b4:	b948      	cbnz	r0, 80094ca <__lshift+0x3e>
 80094b6:	4602      	mov	r2, r0
 80094b8:	4b28      	ldr	r3, [pc, #160]	@ (800955c <__lshift+0xd0>)
 80094ba:	4829      	ldr	r0, [pc, #164]	@ (8009560 <__lshift+0xd4>)
 80094bc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80094c0:	f000 fb94 	bl	8009bec <__assert_func>
 80094c4:	3101      	adds	r1, #1
 80094c6:	005b      	lsls	r3, r3, #1
 80094c8:	e7ee      	b.n	80094a8 <__lshift+0x1c>
 80094ca:	2300      	movs	r3, #0
 80094cc:	f100 0114 	add.w	r1, r0, #20
 80094d0:	f100 0210 	add.w	r2, r0, #16
 80094d4:	4618      	mov	r0, r3
 80094d6:	4553      	cmp	r3, sl
 80094d8:	db33      	blt.n	8009542 <__lshift+0xb6>
 80094da:	6920      	ldr	r0, [r4, #16]
 80094dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80094e0:	f104 0314 	add.w	r3, r4, #20
 80094e4:	f019 091f 	ands.w	r9, r9, #31
 80094e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80094ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80094f0:	d02b      	beq.n	800954a <__lshift+0xbe>
 80094f2:	f1c9 0e20 	rsb	lr, r9, #32
 80094f6:	468a      	mov	sl, r1
 80094f8:	2200      	movs	r2, #0
 80094fa:	6818      	ldr	r0, [r3, #0]
 80094fc:	fa00 f009 	lsl.w	r0, r0, r9
 8009500:	4310      	orrs	r0, r2
 8009502:	f84a 0b04 	str.w	r0, [sl], #4
 8009506:	f853 2b04 	ldr.w	r2, [r3], #4
 800950a:	459c      	cmp	ip, r3
 800950c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009510:	d8f3      	bhi.n	80094fa <__lshift+0x6e>
 8009512:	ebac 0304 	sub.w	r3, ip, r4
 8009516:	3b15      	subs	r3, #21
 8009518:	f023 0303 	bic.w	r3, r3, #3
 800951c:	3304      	adds	r3, #4
 800951e:	f104 0015 	add.w	r0, r4, #21
 8009522:	4584      	cmp	ip, r0
 8009524:	bf38      	it	cc
 8009526:	2304      	movcc	r3, #4
 8009528:	50ca      	str	r2, [r1, r3]
 800952a:	b10a      	cbz	r2, 8009530 <__lshift+0xa4>
 800952c:	f108 0602 	add.w	r6, r8, #2
 8009530:	3e01      	subs	r6, #1
 8009532:	4638      	mov	r0, r7
 8009534:	612e      	str	r6, [r5, #16]
 8009536:	4621      	mov	r1, r4
 8009538:	f7ff fdda 	bl	80090f0 <_Bfree>
 800953c:	4628      	mov	r0, r5
 800953e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009542:	f842 0f04 	str.w	r0, [r2, #4]!
 8009546:	3301      	adds	r3, #1
 8009548:	e7c5      	b.n	80094d6 <__lshift+0x4a>
 800954a:	3904      	subs	r1, #4
 800954c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009550:	f841 2f04 	str.w	r2, [r1, #4]!
 8009554:	459c      	cmp	ip, r3
 8009556:	d8f9      	bhi.n	800954c <__lshift+0xc0>
 8009558:	e7ea      	b.n	8009530 <__lshift+0xa4>
 800955a:	bf00      	nop
 800955c:	0800abec 	.word	0x0800abec
 8009560:	0800abfd 	.word	0x0800abfd

08009564 <__mcmp>:
 8009564:	690a      	ldr	r2, [r1, #16]
 8009566:	4603      	mov	r3, r0
 8009568:	6900      	ldr	r0, [r0, #16]
 800956a:	1a80      	subs	r0, r0, r2
 800956c:	b530      	push	{r4, r5, lr}
 800956e:	d10e      	bne.n	800958e <__mcmp+0x2a>
 8009570:	3314      	adds	r3, #20
 8009572:	3114      	adds	r1, #20
 8009574:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009578:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800957c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009580:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009584:	4295      	cmp	r5, r2
 8009586:	d003      	beq.n	8009590 <__mcmp+0x2c>
 8009588:	d205      	bcs.n	8009596 <__mcmp+0x32>
 800958a:	f04f 30ff 	mov.w	r0, #4294967295
 800958e:	bd30      	pop	{r4, r5, pc}
 8009590:	42a3      	cmp	r3, r4
 8009592:	d3f3      	bcc.n	800957c <__mcmp+0x18>
 8009594:	e7fb      	b.n	800958e <__mcmp+0x2a>
 8009596:	2001      	movs	r0, #1
 8009598:	e7f9      	b.n	800958e <__mcmp+0x2a>
	...

0800959c <__mdiff>:
 800959c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a0:	4689      	mov	r9, r1
 80095a2:	4606      	mov	r6, r0
 80095a4:	4611      	mov	r1, r2
 80095a6:	4648      	mov	r0, r9
 80095a8:	4614      	mov	r4, r2
 80095aa:	f7ff ffdb 	bl	8009564 <__mcmp>
 80095ae:	1e05      	subs	r5, r0, #0
 80095b0:	d112      	bne.n	80095d8 <__mdiff+0x3c>
 80095b2:	4629      	mov	r1, r5
 80095b4:	4630      	mov	r0, r6
 80095b6:	f7ff fd5b 	bl	8009070 <_Balloc>
 80095ba:	4602      	mov	r2, r0
 80095bc:	b928      	cbnz	r0, 80095ca <__mdiff+0x2e>
 80095be:	4b3f      	ldr	r3, [pc, #252]	@ (80096bc <__mdiff+0x120>)
 80095c0:	f240 2137 	movw	r1, #567	@ 0x237
 80095c4:	483e      	ldr	r0, [pc, #248]	@ (80096c0 <__mdiff+0x124>)
 80095c6:	f000 fb11 	bl	8009bec <__assert_func>
 80095ca:	2301      	movs	r3, #1
 80095cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80095d0:	4610      	mov	r0, r2
 80095d2:	b003      	add	sp, #12
 80095d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095d8:	bfbc      	itt	lt
 80095da:	464b      	movlt	r3, r9
 80095dc:	46a1      	movlt	r9, r4
 80095de:	4630      	mov	r0, r6
 80095e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80095e4:	bfba      	itte	lt
 80095e6:	461c      	movlt	r4, r3
 80095e8:	2501      	movlt	r5, #1
 80095ea:	2500      	movge	r5, #0
 80095ec:	f7ff fd40 	bl	8009070 <_Balloc>
 80095f0:	4602      	mov	r2, r0
 80095f2:	b918      	cbnz	r0, 80095fc <__mdiff+0x60>
 80095f4:	4b31      	ldr	r3, [pc, #196]	@ (80096bc <__mdiff+0x120>)
 80095f6:	f240 2145 	movw	r1, #581	@ 0x245
 80095fa:	e7e3      	b.n	80095c4 <__mdiff+0x28>
 80095fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009600:	6926      	ldr	r6, [r4, #16]
 8009602:	60c5      	str	r5, [r0, #12]
 8009604:	f109 0310 	add.w	r3, r9, #16
 8009608:	f109 0514 	add.w	r5, r9, #20
 800960c:	f104 0e14 	add.w	lr, r4, #20
 8009610:	f100 0b14 	add.w	fp, r0, #20
 8009614:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009618:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800961c:	9301      	str	r3, [sp, #4]
 800961e:	46d9      	mov	r9, fp
 8009620:	f04f 0c00 	mov.w	ip, #0
 8009624:	9b01      	ldr	r3, [sp, #4]
 8009626:	f85e 0b04 	ldr.w	r0, [lr], #4
 800962a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800962e:	9301      	str	r3, [sp, #4]
 8009630:	fa1f f38a 	uxth.w	r3, sl
 8009634:	4619      	mov	r1, r3
 8009636:	b283      	uxth	r3, r0
 8009638:	1acb      	subs	r3, r1, r3
 800963a:	0c00      	lsrs	r0, r0, #16
 800963c:	4463      	add	r3, ip
 800963e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009642:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009646:	b29b      	uxth	r3, r3
 8009648:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800964c:	4576      	cmp	r6, lr
 800964e:	f849 3b04 	str.w	r3, [r9], #4
 8009652:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009656:	d8e5      	bhi.n	8009624 <__mdiff+0x88>
 8009658:	1b33      	subs	r3, r6, r4
 800965a:	3b15      	subs	r3, #21
 800965c:	f023 0303 	bic.w	r3, r3, #3
 8009660:	3415      	adds	r4, #21
 8009662:	3304      	adds	r3, #4
 8009664:	42a6      	cmp	r6, r4
 8009666:	bf38      	it	cc
 8009668:	2304      	movcc	r3, #4
 800966a:	441d      	add	r5, r3
 800966c:	445b      	add	r3, fp
 800966e:	461e      	mov	r6, r3
 8009670:	462c      	mov	r4, r5
 8009672:	4544      	cmp	r4, r8
 8009674:	d30e      	bcc.n	8009694 <__mdiff+0xf8>
 8009676:	f108 0103 	add.w	r1, r8, #3
 800967a:	1b49      	subs	r1, r1, r5
 800967c:	f021 0103 	bic.w	r1, r1, #3
 8009680:	3d03      	subs	r5, #3
 8009682:	45a8      	cmp	r8, r5
 8009684:	bf38      	it	cc
 8009686:	2100      	movcc	r1, #0
 8009688:	440b      	add	r3, r1
 800968a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800968e:	b191      	cbz	r1, 80096b6 <__mdiff+0x11a>
 8009690:	6117      	str	r7, [r2, #16]
 8009692:	e79d      	b.n	80095d0 <__mdiff+0x34>
 8009694:	f854 1b04 	ldr.w	r1, [r4], #4
 8009698:	46e6      	mov	lr, ip
 800969a:	0c08      	lsrs	r0, r1, #16
 800969c:	fa1c fc81 	uxtah	ip, ip, r1
 80096a0:	4471      	add	r1, lr
 80096a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80096a6:	b289      	uxth	r1, r1
 80096a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80096ac:	f846 1b04 	str.w	r1, [r6], #4
 80096b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80096b4:	e7dd      	b.n	8009672 <__mdiff+0xd6>
 80096b6:	3f01      	subs	r7, #1
 80096b8:	e7e7      	b.n	800968a <__mdiff+0xee>
 80096ba:	bf00      	nop
 80096bc:	0800abec 	.word	0x0800abec
 80096c0:	0800abfd 	.word	0x0800abfd

080096c4 <__d2b>:
 80096c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80096c8:	460f      	mov	r7, r1
 80096ca:	2101      	movs	r1, #1
 80096cc:	ec59 8b10 	vmov	r8, r9, d0
 80096d0:	4616      	mov	r6, r2
 80096d2:	f7ff fccd 	bl	8009070 <_Balloc>
 80096d6:	4604      	mov	r4, r0
 80096d8:	b930      	cbnz	r0, 80096e8 <__d2b+0x24>
 80096da:	4602      	mov	r2, r0
 80096dc:	4b23      	ldr	r3, [pc, #140]	@ (800976c <__d2b+0xa8>)
 80096de:	4824      	ldr	r0, [pc, #144]	@ (8009770 <__d2b+0xac>)
 80096e0:	f240 310f 	movw	r1, #783	@ 0x30f
 80096e4:	f000 fa82 	bl	8009bec <__assert_func>
 80096e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80096ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80096f0:	b10d      	cbz	r5, 80096f6 <__d2b+0x32>
 80096f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80096f6:	9301      	str	r3, [sp, #4]
 80096f8:	f1b8 0300 	subs.w	r3, r8, #0
 80096fc:	d023      	beq.n	8009746 <__d2b+0x82>
 80096fe:	4668      	mov	r0, sp
 8009700:	9300      	str	r3, [sp, #0]
 8009702:	f7ff fd7c 	bl	80091fe <__lo0bits>
 8009706:	e9dd 1200 	ldrd	r1, r2, [sp]
 800970a:	b1d0      	cbz	r0, 8009742 <__d2b+0x7e>
 800970c:	f1c0 0320 	rsb	r3, r0, #32
 8009710:	fa02 f303 	lsl.w	r3, r2, r3
 8009714:	430b      	orrs	r3, r1
 8009716:	40c2      	lsrs	r2, r0
 8009718:	6163      	str	r3, [r4, #20]
 800971a:	9201      	str	r2, [sp, #4]
 800971c:	9b01      	ldr	r3, [sp, #4]
 800971e:	61a3      	str	r3, [r4, #24]
 8009720:	2b00      	cmp	r3, #0
 8009722:	bf0c      	ite	eq
 8009724:	2201      	moveq	r2, #1
 8009726:	2202      	movne	r2, #2
 8009728:	6122      	str	r2, [r4, #16]
 800972a:	b1a5      	cbz	r5, 8009756 <__d2b+0x92>
 800972c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009730:	4405      	add	r5, r0
 8009732:	603d      	str	r5, [r7, #0]
 8009734:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009738:	6030      	str	r0, [r6, #0]
 800973a:	4620      	mov	r0, r4
 800973c:	b003      	add	sp, #12
 800973e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009742:	6161      	str	r1, [r4, #20]
 8009744:	e7ea      	b.n	800971c <__d2b+0x58>
 8009746:	a801      	add	r0, sp, #4
 8009748:	f7ff fd59 	bl	80091fe <__lo0bits>
 800974c:	9b01      	ldr	r3, [sp, #4]
 800974e:	6163      	str	r3, [r4, #20]
 8009750:	3020      	adds	r0, #32
 8009752:	2201      	movs	r2, #1
 8009754:	e7e8      	b.n	8009728 <__d2b+0x64>
 8009756:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800975a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800975e:	6038      	str	r0, [r7, #0]
 8009760:	6918      	ldr	r0, [r3, #16]
 8009762:	f7ff fd2d 	bl	80091c0 <__hi0bits>
 8009766:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800976a:	e7e5      	b.n	8009738 <__d2b+0x74>
 800976c:	0800abec 	.word	0x0800abec
 8009770:	0800abfd 	.word	0x0800abfd

08009774 <__ssputs_r>:
 8009774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009778:	688e      	ldr	r6, [r1, #8]
 800977a:	461f      	mov	r7, r3
 800977c:	42be      	cmp	r6, r7
 800977e:	680b      	ldr	r3, [r1, #0]
 8009780:	4682      	mov	sl, r0
 8009782:	460c      	mov	r4, r1
 8009784:	4690      	mov	r8, r2
 8009786:	d82d      	bhi.n	80097e4 <__ssputs_r+0x70>
 8009788:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800978c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009790:	d026      	beq.n	80097e0 <__ssputs_r+0x6c>
 8009792:	6965      	ldr	r5, [r4, #20]
 8009794:	6909      	ldr	r1, [r1, #16]
 8009796:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800979a:	eba3 0901 	sub.w	r9, r3, r1
 800979e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80097a2:	1c7b      	adds	r3, r7, #1
 80097a4:	444b      	add	r3, r9
 80097a6:	106d      	asrs	r5, r5, #1
 80097a8:	429d      	cmp	r5, r3
 80097aa:	bf38      	it	cc
 80097ac:	461d      	movcc	r5, r3
 80097ae:	0553      	lsls	r3, r2, #21
 80097b0:	d527      	bpl.n	8009802 <__ssputs_r+0x8e>
 80097b2:	4629      	mov	r1, r5
 80097b4:	f7ff fbd0 	bl	8008f58 <_malloc_r>
 80097b8:	4606      	mov	r6, r0
 80097ba:	b360      	cbz	r0, 8009816 <__ssputs_r+0xa2>
 80097bc:	6921      	ldr	r1, [r4, #16]
 80097be:	464a      	mov	r2, r9
 80097c0:	f000 fa06 	bl	8009bd0 <memcpy>
 80097c4:	89a3      	ldrh	r3, [r4, #12]
 80097c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80097ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097ce:	81a3      	strh	r3, [r4, #12]
 80097d0:	6126      	str	r6, [r4, #16]
 80097d2:	6165      	str	r5, [r4, #20]
 80097d4:	444e      	add	r6, r9
 80097d6:	eba5 0509 	sub.w	r5, r5, r9
 80097da:	6026      	str	r6, [r4, #0]
 80097dc:	60a5      	str	r5, [r4, #8]
 80097de:	463e      	mov	r6, r7
 80097e0:	42be      	cmp	r6, r7
 80097e2:	d900      	bls.n	80097e6 <__ssputs_r+0x72>
 80097e4:	463e      	mov	r6, r7
 80097e6:	6820      	ldr	r0, [r4, #0]
 80097e8:	4632      	mov	r2, r6
 80097ea:	4641      	mov	r1, r8
 80097ec:	f000 f9c6 	bl	8009b7c <memmove>
 80097f0:	68a3      	ldr	r3, [r4, #8]
 80097f2:	1b9b      	subs	r3, r3, r6
 80097f4:	60a3      	str	r3, [r4, #8]
 80097f6:	6823      	ldr	r3, [r4, #0]
 80097f8:	4433      	add	r3, r6
 80097fa:	6023      	str	r3, [r4, #0]
 80097fc:	2000      	movs	r0, #0
 80097fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009802:	462a      	mov	r2, r5
 8009804:	f000 fa36 	bl	8009c74 <_realloc_r>
 8009808:	4606      	mov	r6, r0
 800980a:	2800      	cmp	r0, #0
 800980c:	d1e0      	bne.n	80097d0 <__ssputs_r+0x5c>
 800980e:	6921      	ldr	r1, [r4, #16]
 8009810:	4650      	mov	r0, sl
 8009812:	f7ff fb2d 	bl	8008e70 <_free_r>
 8009816:	230c      	movs	r3, #12
 8009818:	f8ca 3000 	str.w	r3, [sl]
 800981c:	89a3      	ldrh	r3, [r4, #12]
 800981e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009822:	81a3      	strh	r3, [r4, #12]
 8009824:	f04f 30ff 	mov.w	r0, #4294967295
 8009828:	e7e9      	b.n	80097fe <__ssputs_r+0x8a>
	...

0800982c <_svfiprintf_r>:
 800982c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009830:	4698      	mov	r8, r3
 8009832:	898b      	ldrh	r3, [r1, #12]
 8009834:	061b      	lsls	r3, r3, #24
 8009836:	b09d      	sub	sp, #116	@ 0x74
 8009838:	4607      	mov	r7, r0
 800983a:	460d      	mov	r5, r1
 800983c:	4614      	mov	r4, r2
 800983e:	d510      	bpl.n	8009862 <_svfiprintf_r+0x36>
 8009840:	690b      	ldr	r3, [r1, #16]
 8009842:	b973      	cbnz	r3, 8009862 <_svfiprintf_r+0x36>
 8009844:	2140      	movs	r1, #64	@ 0x40
 8009846:	f7ff fb87 	bl	8008f58 <_malloc_r>
 800984a:	6028      	str	r0, [r5, #0]
 800984c:	6128      	str	r0, [r5, #16]
 800984e:	b930      	cbnz	r0, 800985e <_svfiprintf_r+0x32>
 8009850:	230c      	movs	r3, #12
 8009852:	603b      	str	r3, [r7, #0]
 8009854:	f04f 30ff 	mov.w	r0, #4294967295
 8009858:	b01d      	add	sp, #116	@ 0x74
 800985a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800985e:	2340      	movs	r3, #64	@ 0x40
 8009860:	616b      	str	r3, [r5, #20]
 8009862:	2300      	movs	r3, #0
 8009864:	9309      	str	r3, [sp, #36]	@ 0x24
 8009866:	2320      	movs	r3, #32
 8009868:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800986c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009870:	2330      	movs	r3, #48	@ 0x30
 8009872:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009a10 <_svfiprintf_r+0x1e4>
 8009876:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800987a:	f04f 0901 	mov.w	r9, #1
 800987e:	4623      	mov	r3, r4
 8009880:	469a      	mov	sl, r3
 8009882:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009886:	b10a      	cbz	r2, 800988c <_svfiprintf_r+0x60>
 8009888:	2a25      	cmp	r2, #37	@ 0x25
 800988a:	d1f9      	bne.n	8009880 <_svfiprintf_r+0x54>
 800988c:	ebba 0b04 	subs.w	fp, sl, r4
 8009890:	d00b      	beq.n	80098aa <_svfiprintf_r+0x7e>
 8009892:	465b      	mov	r3, fp
 8009894:	4622      	mov	r2, r4
 8009896:	4629      	mov	r1, r5
 8009898:	4638      	mov	r0, r7
 800989a:	f7ff ff6b 	bl	8009774 <__ssputs_r>
 800989e:	3001      	adds	r0, #1
 80098a0:	f000 80a7 	beq.w	80099f2 <_svfiprintf_r+0x1c6>
 80098a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80098a6:	445a      	add	r2, fp
 80098a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80098aa:	f89a 3000 	ldrb.w	r3, [sl]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	f000 809f 	beq.w	80099f2 <_svfiprintf_r+0x1c6>
 80098b4:	2300      	movs	r3, #0
 80098b6:	f04f 32ff 	mov.w	r2, #4294967295
 80098ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098be:	f10a 0a01 	add.w	sl, sl, #1
 80098c2:	9304      	str	r3, [sp, #16]
 80098c4:	9307      	str	r3, [sp, #28]
 80098c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80098ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80098cc:	4654      	mov	r4, sl
 80098ce:	2205      	movs	r2, #5
 80098d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098d4:	484e      	ldr	r0, [pc, #312]	@ (8009a10 <_svfiprintf_r+0x1e4>)
 80098d6:	f7f6 fc83 	bl	80001e0 <memchr>
 80098da:	9a04      	ldr	r2, [sp, #16]
 80098dc:	b9d8      	cbnz	r0, 8009916 <_svfiprintf_r+0xea>
 80098de:	06d0      	lsls	r0, r2, #27
 80098e0:	bf44      	itt	mi
 80098e2:	2320      	movmi	r3, #32
 80098e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098e8:	0711      	lsls	r1, r2, #28
 80098ea:	bf44      	itt	mi
 80098ec:	232b      	movmi	r3, #43	@ 0x2b
 80098ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098f2:	f89a 3000 	ldrb.w	r3, [sl]
 80098f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80098f8:	d015      	beq.n	8009926 <_svfiprintf_r+0xfa>
 80098fa:	9a07      	ldr	r2, [sp, #28]
 80098fc:	4654      	mov	r4, sl
 80098fe:	2000      	movs	r0, #0
 8009900:	f04f 0c0a 	mov.w	ip, #10
 8009904:	4621      	mov	r1, r4
 8009906:	f811 3b01 	ldrb.w	r3, [r1], #1
 800990a:	3b30      	subs	r3, #48	@ 0x30
 800990c:	2b09      	cmp	r3, #9
 800990e:	d94b      	bls.n	80099a8 <_svfiprintf_r+0x17c>
 8009910:	b1b0      	cbz	r0, 8009940 <_svfiprintf_r+0x114>
 8009912:	9207      	str	r2, [sp, #28]
 8009914:	e014      	b.n	8009940 <_svfiprintf_r+0x114>
 8009916:	eba0 0308 	sub.w	r3, r0, r8
 800991a:	fa09 f303 	lsl.w	r3, r9, r3
 800991e:	4313      	orrs	r3, r2
 8009920:	9304      	str	r3, [sp, #16]
 8009922:	46a2      	mov	sl, r4
 8009924:	e7d2      	b.n	80098cc <_svfiprintf_r+0xa0>
 8009926:	9b03      	ldr	r3, [sp, #12]
 8009928:	1d19      	adds	r1, r3, #4
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	9103      	str	r1, [sp, #12]
 800992e:	2b00      	cmp	r3, #0
 8009930:	bfbb      	ittet	lt
 8009932:	425b      	neglt	r3, r3
 8009934:	f042 0202 	orrlt.w	r2, r2, #2
 8009938:	9307      	strge	r3, [sp, #28]
 800993a:	9307      	strlt	r3, [sp, #28]
 800993c:	bfb8      	it	lt
 800993e:	9204      	strlt	r2, [sp, #16]
 8009940:	7823      	ldrb	r3, [r4, #0]
 8009942:	2b2e      	cmp	r3, #46	@ 0x2e
 8009944:	d10a      	bne.n	800995c <_svfiprintf_r+0x130>
 8009946:	7863      	ldrb	r3, [r4, #1]
 8009948:	2b2a      	cmp	r3, #42	@ 0x2a
 800994a:	d132      	bne.n	80099b2 <_svfiprintf_r+0x186>
 800994c:	9b03      	ldr	r3, [sp, #12]
 800994e:	1d1a      	adds	r2, r3, #4
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	9203      	str	r2, [sp, #12]
 8009954:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009958:	3402      	adds	r4, #2
 800995a:	9305      	str	r3, [sp, #20]
 800995c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009a20 <_svfiprintf_r+0x1f4>
 8009960:	7821      	ldrb	r1, [r4, #0]
 8009962:	2203      	movs	r2, #3
 8009964:	4650      	mov	r0, sl
 8009966:	f7f6 fc3b 	bl	80001e0 <memchr>
 800996a:	b138      	cbz	r0, 800997c <_svfiprintf_r+0x150>
 800996c:	9b04      	ldr	r3, [sp, #16]
 800996e:	eba0 000a 	sub.w	r0, r0, sl
 8009972:	2240      	movs	r2, #64	@ 0x40
 8009974:	4082      	lsls	r2, r0
 8009976:	4313      	orrs	r3, r2
 8009978:	3401      	adds	r4, #1
 800997a:	9304      	str	r3, [sp, #16]
 800997c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009980:	4824      	ldr	r0, [pc, #144]	@ (8009a14 <_svfiprintf_r+0x1e8>)
 8009982:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009986:	2206      	movs	r2, #6
 8009988:	f7f6 fc2a 	bl	80001e0 <memchr>
 800998c:	2800      	cmp	r0, #0
 800998e:	d036      	beq.n	80099fe <_svfiprintf_r+0x1d2>
 8009990:	4b21      	ldr	r3, [pc, #132]	@ (8009a18 <_svfiprintf_r+0x1ec>)
 8009992:	bb1b      	cbnz	r3, 80099dc <_svfiprintf_r+0x1b0>
 8009994:	9b03      	ldr	r3, [sp, #12]
 8009996:	3307      	adds	r3, #7
 8009998:	f023 0307 	bic.w	r3, r3, #7
 800999c:	3308      	adds	r3, #8
 800999e:	9303      	str	r3, [sp, #12]
 80099a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099a2:	4433      	add	r3, r6
 80099a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80099a6:	e76a      	b.n	800987e <_svfiprintf_r+0x52>
 80099a8:	fb0c 3202 	mla	r2, ip, r2, r3
 80099ac:	460c      	mov	r4, r1
 80099ae:	2001      	movs	r0, #1
 80099b0:	e7a8      	b.n	8009904 <_svfiprintf_r+0xd8>
 80099b2:	2300      	movs	r3, #0
 80099b4:	3401      	adds	r4, #1
 80099b6:	9305      	str	r3, [sp, #20]
 80099b8:	4619      	mov	r1, r3
 80099ba:	f04f 0c0a 	mov.w	ip, #10
 80099be:	4620      	mov	r0, r4
 80099c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099c4:	3a30      	subs	r2, #48	@ 0x30
 80099c6:	2a09      	cmp	r2, #9
 80099c8:	d903      	bls.n	80099d2 <_svfiprintf_r+0x1a6>
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d0c6      	beq.n	800995c <_svfiprintf_r+0x130>
 80099ce:	9105      	str	r1, [sp, #20]
 80099d0:	e7c4      	b.n	800995c <_svfiprintf_r+0x130>
 80099d2:	fb0c 2101 	mla	r1, ip, r1, r2
 80099d6:	4604      	mov	r4, r0
 80099d8:	2301      	movs	r3, #1
 80099da:	e7f0      	b.n	80099be <_svfiprintf_r+0x192>
 80099dc:	ab03      	add	r3, sp, #12
 80099de:	9300      	str	r3, [sp, #0]
 80099e0:	462a      	mov	r2, r5
 80099e2:	4b0e      	ldr	r3, [pc, #56]	@ (8009a1c <_svfiprintf_r+0x1f0>)
 80099e4:	a904      	add	r1, sp, #16
 80099e6:	4638      	mov	r0, r7
 80099e8:	f7fd fe98 	bl	800771c <_printf_float>
 80099ec:	1c42      	adds	r2, r0, #1
 80099ee:	4606      	mov	r6, r0
 80099f0:	d1d6      	bne.n	80099a0 <_svfiprintf_r+0x174>
 80099f2:	89ab      	ldrh	r3, [r5, #12]
 80099f4:	065b      	lsls	r3, r3, #25
 80099f6:	f53f af2d 	bmi.w	8009854 <_svfiprintf_r+0x28>
 80099fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80099fc:	e72c      	b.n	8009858 <_svfiprintf_r+0x2c>
 80099fe:	ab03      	add	r3, sp, #12
 8009a00:	9300      	str	r3, [sp, #0]
 8009a02:	462a      	mov	r2, r5
 8009a04:	4b05      	ldr	r3, [pc, #20]	@ (8009a1c <_svfiprintf_r+0x1f0>)
 8009a06:	a904      	add	r1, sp, #16
 8009a08:	4638      	mov	r0, r7
 8009a0a:	f7fe f91f 	bl	8007c4c <_printf_i>
 8009a0e:	e7ed      	b.n	80099ec <_svfiprintf_r+0x1c0>
 8009a10:	0800ad58 	.word	0x0800ad58
 8009a14:	0800ad62 	.word	0x0800ad62
 8009a18:	0800771d 	.word	0x0800771d
 8009a1c:	08009775 	.word	0x08009775
 8009a20:	0800ad5e 	.word	0x0800ad5e

08009a24 <__sflush_r>:
 8009a24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a2c:	0716      	lsls	r6, r2, #28
 8009a2e:	4605      	mov	r5, r0
 8009a30:	460c      	mov	r4, r1
 8009a32:	d454      	bmi.n	8009ade <__sflush_r+0xba>
 8009a34:	684b      	ldr	r3, [r1, #4]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	dc02      	bgt.n	8009a40 <__sflush_r+0x1c>
 8009a3a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	dd48      	ble.n	8009ad2 <__sflush_r+0xae>
 8009a40:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a42:	2e00      	cmp	r6, #0
 8009a44:	d045      	beq.n	8009ad2 <__sflush_r+0xae>
 8009a46:	2300      	movs	r3, #0
 8009a48:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009a4c:	682f      	ldr	r7, [r5, #0]
 8009a4e:	6a21      	ldr	r1, [r4, #32]
 8009a50:	602b      	str	r3, [r5, #0]
 8009a52:	d030      	beq.n	8009ab6 <__sflush_r+0x92>
 8009a54:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009a56:	89a3      	ldrh	r3, [r4, #12]
 8009a58:	0759      	lsls	r1, r3, #29
 8009a5a:	d505      	bpl.n	8009a68 <__sflush_r+0x44>
 8009a5c:	6863      	ldr	r3, [r4, #4]
 8009a5e:	1ad2      	subs	r2, r2, r3
 8009a60:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009a62:	b10b      	cbz	r3, 8009a68 <__sflush_r+0x44>
 8009a64:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009a66:	1ad2      	subs	r2, r2, r3
 8009a68:	2300      	movs	r3, #0
 8009a6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a6c:	6a21      	ldr	r1, [r4, #32]
 8009a6e:	4628      	mov	r0, r5
 8009a70:	47b0      	blx	r6
 8009a72:	1c43      	adds	r3, r0, #1
 8009a74:	89a3      	ldrh	r3, [r4, #12]
 8009a76:	d106      	bne.n	8009a86 <__sflush_r+0x62>
 8009a78:	6829      	ldr	r1, [r5, #0]
 8009a7a:	291d      	cmp	r1, #29
 8009a7c:	d82b      	bhi.n	8009ad6 <__sflush_r+0xb2>
 8009a7e:	4a2a      	ldr	r2, [pc, #168]	@ (8009b28 <__sflush_r+0x104>)
 8009a80:	410a      	asrs	r2, r1
 8009a82:	07d6      	lsls	r6, r2, #31
 8009a84:	d427      	bmi.n	8009ad6 <__sflush_r+0xb2>
 8009a86:	2200      	movs	r2, #0
 8009a88:	6062      	str	r2, [r4, #4]
 8009a8a:	04d9      	lsls	r1, r3, #19
 8009a8c:	6922      	ldr	r2, [r4, #16]
 8009a8e:	6022      	str	r2, [r4, #0]
 8009a90:	d504      	bpl.n	8009a9c <__sflush_r+0x78>
 8009a92:	1c42      	adds	r2, r0, #1
 8009a94:	d101      	bne.n	8009a9a <__sflush_r+0x76>
 8009a96:	682b      	ldr	r3, [r5, #0]
 8009a98:	b903      	cbnz	r3, 8009a9c <__sflush_r+0x78>
 8009a9a:	6560      	str	r0, [r4, #84]	@ 0x54
 8009a9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a9e:	602f      	str	r7, [r5, #0]
 8009aa0:	b1b9      	cbz	r1, 8009ad2 <__sflush_r+0xae>
 8009aa2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009aa6:	4299      	cmp	r1, r3
 8009aa8:	d002      	beq.n	8009ab0 <__sflush_r+0x8c>
 8009aaa:	4628      	mov	r0, r5
 8009aac:	f7ff f9e0 	bl	8008e70 <_free_r>
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ab4:	e00d      	b.n	8009ad2 <__sflush_r+0xae>
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	4628      	mov	r0, r5
 8009aba:	47b0      	blx	r6
 8009abc:	4602      	mov	r2, r0
 8009abe:	1c50      	adds	r0, r2, #1
 8009ac0:	d1c9      	bne.n	8009a56 <__sflush_r+0x32>
 8009ac2:	682b      	ldr	r3, [r5, #0]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d0c6      	beq.n	8009a56 <__sflush_r+0x32>
 8009ac8:	2b1d      	cmp	r3, #29
 8009aca:	d001      	beq.n	8009ad0 <__sflush_r+0xac>
 8009acc:	2b16      	cmp	r3, #22
 8009ace:	d11e      	bne.n	8009b0e <__sflush_r+0xea>
 8009ad0:	602f      	str	r7, [r5, #0]
 8009ad2:	2000      	movs	r0, #0
 8009ad4:	e022      	b.n	8009b1c <__sflush_r+0xf8>
 8009ad6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ada:	b21b      	sxth	r3, r3
 8009adc:	e01b      	b.n	8009b16 <__sflush_r+0xf2>
 8009ade:	690f      	ldr	r7, [r1, #16]
 8009ae0:	2f00      	cmp	r7, #0
 8009ae2:	d0f6      	beq.n	8009ad2 <__sflush_r+0xae>
 8009ae4:	0793      	lsls	r3, r2, #30
 8009ae6:	680e      	ldr	r6, [r1, #0]
 8009ae8:	bf08      	it	eq
 8009aea:	694b      	ldreq	r3, [r1, #20]
 8009aec:	600f      	str	r7, [r1, #0]
 8009aee:	bf18      	it	ne
 8009af0:	2300      	movne	r3, #0
 8009af2:	eba6 0807 	sub.w	r8, r6, r7
 8009af6:	608b      	str	r3, [r1, #8]
 8009af8:	f1b8 0f00 	cmp.w	r8, #0
 8009afc:	dde9      	ble.n	8009ad2 <__sflush_r+0xae>
 8009afe:	6a21      	ldr	r1, [r4, #32]
 8009b00:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009b02:	4643      	mov	r3, r8
 8009b04:	463a      	mov	r2, r7
 8009b06:	4628      	mov	r0, r5
 8009b08:	47b0      	blx	r6
 8009b0a:	2800      	cmp	r0, #0
 8009b0c:	dc08      	bgt.n	8009b20 <__sflush_r+0xfc>
 8009b0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b16:	81a3      	strh	r3, [r4, #12]
 8009b18:	f04f 30ff 	mov.w	r0, #4294967295
 8009b1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b20:	4407      	add	r7, r0
 8009b22:	eba8 0800 	sub.w	r8, r8, r0
 8009b26:	e7e7      	b.n	8009af8 <__sflush_r+0xd4>
 8009b28:	dfbffffe 	.word	0xdfbffffe

08009b2c <_fflush_r>:
 8009b2c:	b538      	push	{r3, r4, r5, lr}
 8009b2e:	690b      	ldr	r3, [r1, #16]
 8009b30:	4605      	mov	r5, r0
 8009b32:	460c      	mov	r4, r1
 8009b34:	b913      	cbnz	r3, 8009b3c <_fflush_r+0x10>
 8009b36:	2500      	movs	r5, #0
 8009b38:	4628      	mov	r0, r5
 8009b3a:	bd38      	pop	{r3, r4, r5, pc}
 8009b3c:	b118      	cbz	r0, 8009b46 <_fflush_r+0x1a>
 8009b3e:	6a03      	ldr	r3, [r0, #32]
 8009b40:	b90b      	cbnz	r3, 8009b46 <_fflush_r+0x1a>
 8009b42:	f7fe fa2f 	bl	8007fa4 <__sinit>
 8009b46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d0f3      	beq.n	8009b36 <_fflush_r+0xa>
 8009b4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009b50:	07d0      	lsls	r0, r2, #31
 8009b52:	d404      	bmi.n	8009b5e <_fflush_r+0x32>
 8009b54:	0599      	lsls	r1, r3, #22
 8009b56:	d402      	bmi.n	8009b5e <_fflush_r+0x32>
 8009b58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b5a:	f7fe fb3a 	bl	80081d2 <__retarget_lock_acquire_recursive>
 8009b5e:	4628      	mov	r0, r5
 8009b60:	4621      	mov	r1, r4
 8009b62:	f7ff ff5f 	bl	8009a24 <__sflush_r>
 8009b66:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009b68:	07da      	lsls	r2, r3, #31
 8009b6a:	4605      	mov	r5, r0
 8009b6c:	d4e4      	bmi.n	8009b38 <_fflush_r+0xc>
 8009b6e:	89a3      	ldrh	r3, [r4, #12]
 8009b70:	059b      	lsls	r3, r3, #22
 8009b72:	d4e1      	bmi.n	8009b38 <_fflush_r+0xc>
 8009b74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b76:	f7fe fb2d 	bl	80081d4 <__retarget_lock_release_recursive>
 8009b7a:	e7dd      	b.n	8009b38 <_fflush_r+0xc>

08009b7c <memmove>:
 8009b7c:	4288      	cmp	r0, r1
 8009b7e:	b510      	push	{r4, lr}
 8009b80:	eb01 0402 	add.w	r4, r1, r2
 8009b84:	d902      	bls.n	8009b8c <memmove+0x10>
 8009b86:	4284      	cmp	r4, r0
 8009b88:	4623      	mov	r3, r4
 8009b8a:	d807      	bhi.n	8009b9c <memmove+0x20>
 8009b8c:	1e43      	subs	r3, r0, #1
 8009b8e:	42a1      	cmp	r1, r4
 8009b90:	d008      	beq.n	8009ba4 <memmove+0x28>
 8009b92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b9a:	e7f8      	b.n	8009b8e <memmove+0x12>
 8009b9c:	4402      	add	r2, r0
 8009b9e:	4601      	mov	r1, r0
 8009ba0:	428a      	cmp	r2, r1
 8009ba2:	d100      	bne.n	8009ba6 <memmove+0x2a>
 8009ba4:	bd10      	pop	{r4, pc}
 8009ba6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009baa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009bae:	e7f7      	b.n	8009ba0 <memmove+0x24>

08009bb0 <_sbrk_r>:
 8009bb0:	b538      	push	{r3, r4, r5, lr}
 8009bb2:	4d06      	ldr	r5, [pc, #24]	@ (8009bcc <_sbrk_r+0x1c>)
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	4604      	mov	r4, r0
 8009bb8:	4608      	mov	r0, r1
 8009bba:	602b      	str	r3, [r5, #0]
 8009bbc:	f7f8 ffee 	bl	8002b9c <_sbrk>
 8009bc0:	1c43      	adds	r3, r0, #1
 8009bc2:	d102      	bne.n	8009bca <_sbrk_r+0x1a>
 8009bc4:	682b      	ldr	r3, [r5, #0]
 8009bc6:	b103      	cbz	r3, 8009bca <_sbrk_r+0x1a>
 8009bc8:	6023      	str	r3, [r4, #0]
 8009bca:	bd38      	pop	{r3, r4, r5, pc}
 8009bcc:	200006ec 	.word	0x200006ec

08009bd0 <memcpy>:
 8009bd0:	440a      	add	r2, r1
 8009bd2:	4291      	cmp	r1, r2
 8009bd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009bd8:	d100      	bne.n	8009bdc <memcpy+0xc>
 8009bda:	4770      	bx	lr
 8009bdc:	b510      	push	{r4, lr}
 8009bde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009be2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009be6:	4291      	cmp	r1, r2
 8009be8:	d1f9      	bne.n	8009bde <memcpy+0xe>
 8009bea:	bd10      	pop	{r4, pc}

08009bec <__assert_func>:
 8009bec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009bee:	4614      	mov	r4, r2
 8009bf0:	461a      	mov	r2, r3
 8009bf2:	4b09      	ldr	r3, [pc, #36]	@ (8009c18 <__assert_func+0x2c>)
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4605      	mov	r5, r0
 8009bf8:	68d8      	ldr	r0, [r3, #12]
 8009bfa:	b954      	cbnz	r4, 8009c12 <__assert_func+0x26>
 8009bfc:	4b07      	ldr	r3, [pc, #28]	@ (8009c1c <__assert_func+0x30>)
 8009bfe:	461c      	mov	r4, r3
 8009c00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009c04:	9100      	str	r1, [sp, #0]
 8009c06:	462b      	mov	r3, r5
 8009c08:	4905      	ldr	r1, [pc, #20]	@ (8009c20 <__assert_func+0x34>)
 8009c0a:	f000 f86f 	bl	8009cec <fiprintf>
 8009c0e:	f000 f87f 	bl	8009d10 <abort>
 8009c12:	4b04      	ldr	r3, [pc, #16]	@ (8009c24 <__assert_func+0x38>)
 8009c14:	e7f4      	b.n	8009c00 <__assert_func+0x14>
 8009c16:	bf00      	nop
 8009c18:	2000001c 	.word	0x2000001c
 8009c1c:	0800adae 	.word	0x0800adae
 8009c20:	0800ad80 	.word	0x0800ad80
 8009c24:	0800ad73 	.word	0x0800ad73

08009c28 <_calloc_r>:
 8009c28:	b570      	push	{r4, r5, r6, lr}
 8009c2a:	fba1 5402 	umull	r5, r4, r1, r2
 8009c2e:	b93c      	cbnz	r4, 8009c40 <_calloc_r+0x18>
 8009c30:	4629      	mov	r1, r5
 8009c32:	f7ff f991 	bl	8008f58 <_malloc_r>
 8009c36:	4606      	mov	r6, r0
 8009c38:	b928      	cbnz	r0, 8009c46 <_calloc_r+0x1e>
 8009c3a:	2600      	movs	r6, #0
 8009c3c:	4630      	mov	r0, r6
 8009c3e:	bd70      	pop	{r4, r5, r6, pc}
 8009c40:	220c      	movs	r2, #12
 8009c42:	6002      	str	r2, [r0, #0]
 8009c44:	e7f9      	b.n	8009c3a <_calloc_r+0x12>
 8009c46:	462a      	mov	r2, r5
 8009c48:	4621      	mov	r1, r4
 8009c4a:	f7fe fa44 	bl	80080d6 <memset>
 8009c4e:	e7f5      	b.n	8009c3c <_calloc_r+0x14>

08009c50 <__ascii_mbtowc>:
 8009c50:	b082      	sub	sp, #8
 8009c52:	b901      	cbnz	r1, 8009c56 <__ascii_mbtowc+0x6>
 8009c54:	a901      	add	r1, sp, #4
 8009c56:	b142      	cbz	r2, 8009c6a <__ascii_mbtowc+0x1a>
 8009c58:	b14b      	cbz	r3, 8009c6e <__ascii_mbtowc+0x1e>
 8009c5a:	7813      	ldrb	r3, [r2, #0]
 8009c5c:	600b      	str	r3, [r1, #0]
 8009c5e:	7812      	ldrb	r2, [r2, #0]
 8009c60:	1e10      	subs	r0, r2, #0
 8009c62:	bf18      	it	ne
 8009c64:	2001      	movne	r0, #1
 8009c66:	b002      	add	sp, #8
 8009c68:	4770      	bx	lr
 8009c6a:	4610      	mov	r0, r2
 8009c6c:	e7fb      	b.n	8009c66 <__ascii_mbtowc+0x16>
 8009c6e:	f06f 0001 	mvn.w	r0, #1
 8009c72:	e7f8      	b.n	8009c66 <__ascii_mbtowc+0x16>

08009c74 <_realloc_r>:
 8009c74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c78:	4680      	mov	r8, r0
 8009c7a:	4615      	mov	r5, r2
 8009c7c:	460c      	mov	r4, r1
 8009c7e:	b921      	cbnz	r1, 8009c8a <_realloc_r+0x16>
 8009c80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c84:	4611      	mov	r1, r2
 8009c86:	f7ff b967 	b.w	8008f58 <_malloc_r>
 8009c8a:	b92a      	cbnz	r2, 8009c98 <_realloc_r+0x24>
 8009c8c:	f7ff f8f0 	bl	8008e70 <_free_r>
 8009c90:	2400      	movs	r4, #0
 8009c92:	4620      	mov	r0, r4
 8009c94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c98:	f000 f841 	bl	8009d1e <_malloc_usable_size_r>
 8009c9c:	4285      	cmp	r5, r0
 8009c9e:	4606      	mov	r6, r0
 8009ca0:	d802      	bhi.n	8009ca8 <_realloc_r+0x34>
 8009ca2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009ca6:	d8f4      	bhi.n	8009c92 <_realloc_r+0x1e>
 8009ca8:	4629      	mov	r1, r5
 8009caa:	4640      	mov	r0, r8
 8009cac:	f7ff f954 	bl	8008f58 <_malloc_r>
 8009cb0:	4607      	mov	r7, r0
 8009cb2:	2800      	cmp	r0, #0
 8009cb4:	d0ec      	beq.n	8009c90 <_realloc_r+0x1c>
 8009cb6:	42b5      	cmp	r5, r6
 8009cb8:	462a      	mov	r2, r5
 8009cba:	4621      	mov	r1, r4
 8009cbc:	bf28      	it	cs
 8009cbe:	4632      	movcs	r2, r6
 8009cc0:	f7ff ff86 	bl	8009bd0 <memcpy>
 8009cc4:	4621      	mov	r1, r4
 8009cc6:	4640      	mov	r0, r8
 8009cc8:	f7ff f8d2 	bl	8008e70 <_free_r>
 8009ccc:	463c      	mov	r4, r7
 8009cce:	e7e0      	b.n	8009c92 <_realloc_r+0x1e>

08009cd0 <__ascii_wctomb>:
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	4608      	mov	r0, r1
 8009cd4:	b141      	cbz	r1, 8009ce8 <__ascii_wctomb+0x18>
 8009cd6:	2aff      	cmp	r2, #255	@ 0xff
 8009cd8:	d904      	bls.n	8009ce4 <__ascii_wctomb+0x14>
 8009cda:	228a      	movs	r2, #138	@ 0x8a
 8009cdc:	601a      	str	r2, [r3, #0]
 8009cde:	f04f 30ff 	mov.w	r0, #4294967295
 8009ce2:	4770      	bx	lr
 8009ce4:	700a      	strb	r2, [r1, #0]
 8009ce6:	2001      	movs	r0, #1
 8009ce8:	4770      	bx	lr
	...

08009cec <fiprintf>:
 8009cec:	b40e      	push	{r1, r2, r3}
 8009cee:	b503      	push	{r0, r1, lr}
 8009cf0:	4601      	mov	r1, r0
 8009cf2:	ab03      	add	r3, sp, #12
 8009cf4:	4805      	ldr	r0, [pc, #20]	@ (8009d0c <fiprintf+0x20>)
 8009cf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cfa:	6800      	ldr	r0, [r0, #0]
 8009cfc:	9301      	str	r3, [sp, #4]
 8009cfe:	f000 f83f 	bl	8009d80 <_vfiprintf_r>
 8009d02:	b002      	add	sp, #8
 8009d04:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d08:	b003      	add	sp, #12
 8009d0a:	4770      	bx	lr
 8009d0c:	2000001c 	.word	0x2000001c

08009d10 <abort>:
 8009d10:	b508      	push	{r3, lr}
 8009d12:	2006      	movs	r0, #6
 8009d14:	f000 fa08 	bl	800a128 <raise>
 8009d18:	2001      	movs	r0, #1
 8009d1a:	f7f8 fec7 	bl	8002aac <_exit>

08009d1e <_malloc_usable_size_r>:
 8009d1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d22:	1f18      	subs	r0, r3, #4
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	bfbc      	itt	lt
 8009d28:	580b      	ldrlt	r3, [r1, r0]
 8009d2a:	18c0      	addlt	r0, r0, r3
 8009d2c:	4770      	bx	lr

08009d2e <__sfputc_r>:
 8009d2e:	6893      	ldr	r3, [r2, #8]
 8009d30:	3b01      	subs	r3, #1
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	b410      	push	{r4}
 8009d36:	6093      	str	r3, [r2, #8]
 8009d38:	da08      	bge.n	8009d4c <__sfputc_r+0x1e>
 8009d3a:	6994      	ldr	r4, [r2, #24]
 8009d3c:	42a3      	cmp	r3, r4
 8009d3e:	db01      	blt.n	8009d44 <__sfputc_r+0x16>
 8009d40:	290a      	cmp	r1, #10
 8009d42:	d103      	bne.n	8009d4c <__sfputc_r+0x1e>
 8009d44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d48:	f000 b932 	b.w	8009fb0 <__swbuf_r>
 8009d4c:	6813      	ldr	r3, [r2, #0]
 8009d4e:	1c58      	adds	r0, r3, #1
 8009d50:	6010      	str	r0, [r2, #0]
 8009d52:	7019      	strb	r1, [r3, #0]
 8009d54:	4608      	mov	r0, r1
 8009d56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d5a:	4770      	bx	lr

08009d5c <__sfputs_r>:
 8009d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d5e:	4606      	mov	r6, r0
 8009d60:	460f      	mov	r7, r1
 8009d62:	4614      	mov	r4, r2
 8009d64:	18d5      	adds	r5, r2, r3
 8009d66:	42ac      	cmp	r4, r5
 8009d68:	d101      	bne.n	8009d6e <__sfputs_r+0x12>
 8009d6a:	2000      	movs	r0, #0
 8009d6c:	e007      	b.n	8009d7e <__sfputs_r+0x22>
 8009d6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d72:	463a      	mov	r2, r7
 8009d74:	4630      	mov	r0, r6
 8009d76:	f7ff ffda 	bl	8009d2e <__sfputc_r>
 8009d7a:	1c43      	adds	r3, r0, #1
 8009d7c:	d1f3      	bne.n	8009d66 <__sfputs_r+0xa>
 8009d7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009d80 <_vfiprintf_r>:
 8009d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d84:	460d      	mov	r5, r1
 8009d86:	b09d      	sub	sp, #116	@ 0x74
 8009d88:	4614      	mov	r4, r2
 8009d8a:	4698      	mov	r8, r3
 8009d8c:	4606      	mov	r6, r0
 8009d8e:	b118      	cbz	r0, 8009d98 <_vfiprintf_r+0x18>
 8009d90:	6a03      	ldr	r3, [r0, #32]
 8009d92:	b90b      	cbnz	r3, 8009d98 <_vfiprintf_r+0x18>
 8009d94:	f7fe f906 	bl	8007fa4 <__sinit>
 8009d98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d9a:	07d9      	lsls	r1, r3, #31
 8009d9c:	d405      	bmi.n	8009daa <_vfiprintf_r+0x2a>
 8009d9e:	89ab      	ldrh	r3, [r5, #12]
 8009da0:	059a      	lsls	r2, r3, #22
 8009da2:	d402      	bmi.n	8009daa <_vfiprintf_r+0x2a>
 8009da4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009da6:	f7fe fa14 	bl	80081d2 <__retarget_lock_acquire_recursive>
 8009daa:	89ab      	ldrh	r3, [r5, #12]
 8009dac:	071b      	lsls	r3, r3, #28
 8009dae:	d501      	bpl.n	8009db4 <_vfiprintf_r+0x34>
 8009db0:	692b      	ldr	r3, [r5, #16]
 8009db2:	b99b      	cbnz	r3, 8009ddc <_vfiprintf_r+0x5c>
 8009db4:	4629      	mov	r1, r5
 8009db6:	4630      	mov	r0, r6
 8009db8:	f000 f938 	bl	800a02c <__swsetup_r>
 8009dbc:	b170      	cbz	r0, 8009ddc <_vfiprintf_r+0x5c>
 8009dbe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009dc0:	07dc      	lsls	r4, r3, #31
 8009dc2:	d504      	bpl.n	8009dce <_vfiprintf_r+0x4e>
 8009dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8009dc8:	b01d      	add	sp, #116	@ 0x74
 8009dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dce:	89ab      	ldrh	r3, [r5, #12]
 8009dd0:	0598      	lsls	r0, r3, #22
 8009dd2:	d4f7      	bmi.n	8009dc4 <_vfiprintf_r+0x44>
 8009dd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009dd6:	f7fe f9fd 	bl	80081d4 <__retarget_lock_release_recursive>
 8009dda:	e7f3      	b.n	8009dc4 <_vfiprintf_r+0x44>
 8009ddc:	2300      	movs	r3, #0
 8009dde:	9309      	str	r3, [sp, #36]	@ 0x24
 8009de0:	2320      	movs	r3, #32
 8009de2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009de6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009dea:	2330      	movs	r3, #48	@ 0x30
 8009dec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009f9c <_vfiprintf_r+0x21c>
 8009df0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009df4:	f04f 0901 	mov.w	r9, #1
 8009df8:	4623      	mov	r3, r4
 8009dfa:	469a      	mov	sl, r3
 8009dfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e00:	b10a      	cbz	r2, 8009e06 <_vfiprintf_r+0x86>
 8009e02:	2a25      	cmp	r2, #37	@ 0x25
 8009e04:	d1f9      	bne.n	8009dfa <_vfiprintf_r+0x7a>
 8009e06:	ebba 0b04 	subs.w	fp, sl, r4
 8009e0a:	d00b      	beq.n	8009e24 <_vfiprintf_r+0xa4>
 8009e0c:	465b      	mov	r3, fp
 8009e0e:	4622      	mov	r2, r4
 8009e10:	4629      	mov	r1, r5
 8009e12:	4630      	mov	r0, r6
 8009e14:	f7ff ffa2 	bl	8009d5c <__sfputs_r>
 8009e18:	3001      	adds	r0, #1
 8009e1a:	f000 80a7 	beq.w	8009f6c <_vfiprintf_r+0x1ec>
 8009e1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e20:	445a      	add	r2, fp
 8009e22:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e24:	f89a 3000 	ldrb.w	r3, [sl]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	f000 809f 	beq.w	8009f6c <_vfiprintf_r+0x1ec>
 8009e2e:	2300      	movs	r3, #0
 8009e30:	f04f 32ff 	mov.w	r2, #4294967295
 8009e34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e38:	f10a 0a01 	add.w	sl, sl, #1
 8009e3c:	9304      	str	r3, [sp, #16]
 8009e3e:	9307      	str	r3, [sp, #28]
 8009e40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009e44:	931a      	str	r3, [sp, #104]	@ 0x68
 8009e46:	4654      	mov	r4, sl
 8009e48:	2205      	movs	r2, #5
 8009e4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e4e:	4853      	ldr	r0, [pc, #332]	@ (8009f9c <_vfiprintf_r+0x21c>)
 8009e50:	f7f6 f9c6 	bl	80001e0 <memchr>
 8009e54:	9a04      	ldr	r2, [sp, #16]
 8009e56:	b9d8      	cbnz	r0, 8009e90 <_vfiprintf_r+0x110>
 8009e58:	06d1      	lsls	r1, r2, #27
 8009e5a:	bf44      	itt	mi
 8009e5c:	2320      	movmi	r3, #32
 8009e5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e62:	0713      	lsls	r3, r2, #28
 8009e64:	bf44      	itt	mi
 8009e66:	232b      	movmi	r3, #43	@ 0x2b
 8009e68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e6c:	f89a 3000 	ldrb.w	r3, [sl]
 8009e70:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e72:	d015      	beq.n	8009ea0 <_vfiprintf_r+0x120>
 8009e74:	9a07      	ldr	r2, [sp, #28]
 8009e76:	4654      	mov	r4, sl
 8009e78:	2000      	movs	r0, #0
 8009e7a:	f04f 0c0a 	mov.w	ip, #10
 8009e7e:	4621      	mov	r1, r4
 8009e80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e84:	3b30      	subs	r3, #48	@ 0x30
 8009e86:	2b09      	cmp	r3, #9
 8009e88:	d94b      	bls.n	8009f22 <_vfiprintf_r+0x1a2>
 8009e8a:	b1b0      	cbz	r0, 8009eba <_vfiprintf_r+0x13a>
 8009e8c:	9207      	str	r2, [sp, #28]
 8009e8e:	e014      	b.n	8009eba <_vfiprintf_r+0x13a>
 8009e90:	eba0 0308 	sub.w	r3, r0, r8
 8009e94:	fa09 f303 	lsl.w	r3, r9, r3
 8009e98:	4313      	orrs	r3, r2
 8009e9a:	9304      	str	r3, [sp, #16]
 8009e9c:	46a2      	mov	sl, r4
 8009e9e:	e7d2      	b.n	8009e46 <_vfiprintf_r+0xc6>
 8009ea0:	9b03      	ldr	r3, [sp, #12]
 8009ea2:	1d19      	adds	r1, r3, #4
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	9103      	str	r1, [sp, #12]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	bfbb      	ittet	lt
 8009eac:	425b      	neglt	r3, r3
 8009eae:	f042 0202 	orrlt.w	r2, r2, #2
 8009eb2:	9307      	strge	r3, [sp, #28]
 8009eb4:	9307      	strlt	r3, [sp, #28]
 8009eb6:	bfb8      	it	lt
 8009eb8:	9204      	strlt	r2, [sp, #16]
 8009eba:	7823      	ldrb	r3, [r4, #0]
 8009ebc:	2b2e      	cmp	r3, #46	@ 0x2e
 8009ebe:	d10a      	bne.n	8009ed6 <_vfiprintf_r+0x156>
 8009ec0:	7863      	ldrb	r3, [r4, #1]
 8009ec2:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ec4:	d132      	bne.n	8009f2c <_vfiprintf_r+0x1ac>
 8009ec6:	9b03      	ldr	r3, [sp, #12]
 8009ec8:	1d1a      	adds	r2, r3, #4
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	9203      	str	r2, [sp, #12]
 8009ece:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009ed2:	3402      	adds	r4, #2
 8009ed4:	9305      	str	r3, [sp, #20]
 8009ed6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009fac <_vfiprintf_r+0x22c>
 8009eda:	7821      	ldrb	r1, [r4, #0]
 8009edc:	2203      	movs	r2, #3
 8009ede:	4650      	mov	r0, sl
 8009ee0:	f7f6 f97e 	bl	80001e0 <memchr>
 8009ee4:	b138      	cbz	r0, 8009ef6 <_vfiprintf_r+0x176>
 8009ee6:	9b04      	ldr	r3, [sp, #16]
 8009ee8:	eba0 000a 	sub.w	r0, r0, sl
 8009eec:	2240      	movs	r2, #64	@ 0x40
 8009eee:	4082      	lsls	r2, r0
 8009ef0:	4313      	orrs	r3, r2
 8009ef2:	3401      	adds	r4, #1
 8009ef4:	9304      	str	r3, [sp, #16]
 8009ef6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009efa:	4829      	ldr	r0, [pc, #164]	@ (8009fa0 <_vfiprintf_r+0x220>)
 8009efc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f00:	2206      	movs	r2, #6
 8009f02:	f7f6 f96d 	bl	80001e0 <memchr>
 8009f06:	2800      	cmp	r0, #0
 8009f08:	d03f      	beq.n	8009f8a <_vfiprintf_r+0x20a>
 8009f0a:	4b26      	ldr	r3, [pc, #152]	@ (8009fa4 <_vfiprintf_r+0x224>)
 8009f0c:	bb1b      	cbnz	r3, 8009f56 <_vfiprintf_r+0x1d6>
 8009f0e:	9b03      	ldr	r3, [sp, #12]
 8009f10:	3307      	adds	r3, #7
 8009f12:	f023 0307 	bic.w	r3, r3, #7
 8009f16:	3308      	adds	r3, #8
 8009f18:	9303      	str	r3, [sp, #12]
 8009f1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f1c:	443b      	add	r3, r7
 8009f1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f20:	e76a      	b.n	8009df8 <_vfiprintf_r+0x78>
 8009f22:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f26:	460c      	mov	r4, r1
 8009f28:	2001      	movs	r0, #1
 8009f2a:	e7a8      	b.n	8009e7e <_vfiprintf_r+0xfe>
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	3401      	adds	r4, #1
 8009f30:	9305      	str	r3, [sp, #20]
 8009f32:	4619      	mov	r1, r3
 8009f34:	f04f 0c0a 	mov.w	ip, #10
 8009f38:	4620      	mov	r0, r4
 8009f3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f3e:	3a30      	subs	r2, #48	@ 0x30
 8009f40:	2a09      	cmp	r2, #9
 8009f42:	d903      	bls.n	8009f4c <_vfiprintf_r+0x1cc>
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d0c6      	beq.n	8009ed6 <_vfiprintf_r+0x156>
 8009f48:	9105      	str	r1, [sp, #20]
 8009f4a:	e7c4      	b.n	8009ed6 <_vfiprintf_r+0x156>
 8009f4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f50:	4604      	mov	r4, r0
 8009f52:	2301      	movs	r3, #1
 8009f54:	e7f0      	b.n	8009f38 <_vfiprintf_r+0x1b8>
 8009f56:	ab03      	add	r3, sp, #12
 8009f58:	9300      	str	r3, [sp, #0]
 8009f5a:	462a      	mov	r2, r5
 8009f5c:	4b12      	ldr	r3, [pc, #72]	@ (8009fa8 <_vfiprintf_r+0x228>)
 8009f5e:	a904      	add	r1, sp, #16
 8009f60:	4630      	mov	r0, r6
 8009f62:	f7fd fbdb 	bl	800771c <_printf_float>
 8009f66:	4607      	mov	r7, r0
 8009f68:	1c78      	adds	r0, r7, #1
 8009f6a:	d1d6      	bne.n	8009f1a <_vfiprintf_r+0x19a>
 8009f6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f6e:	07d9      	lsls	r1, r3, #31
 8009f70:	d405      	bmi.n	8009f7e <_vfiprintf_r+0x1fe>
 8009f72:	89ab      	ldrh	r3, [r5, #12]
 8009f74:	059a      	lsls	r2, r3, #22
 8009f76:	d402      	bmi.n	8009f7e <_vfiprintf_r+0x1fe>
 8009f78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f7a:	f7fe f92b 	bl	80081d4 <__retarget_lock_release_recursive>
 8009f7e:	89ab      	ldrh	r3, [r5, #12]
 8009f80:	065b      	lsls	r3, r3, #25
 8009f82:	f53f af1f 	bmi.w	8009dc4 <_vfiprintf_r+0x44>
 8009f86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f88:	e71e      	b.n	8009dc8 <_vfiprintf_r+0x48>
 8009f8a:	ab03      	add	r3, sp, #12
 8009f8c:	9300      	str	r3, [sp, #0]
 8009f8e:	462a      	mov	r2, r5
 8009f90:	4b05      	ldr	r3, [pc, #20]	@ (8009fa8 <_vfiprintf_r+0x228>)
 8009f92:	a904      	add	r1, sp, #16
 8009f94:	4630      	mov	r0, r6
 8009f96:	f7fd fe59 	bl	8007c4c <_printf_i>
 8009f9a:	e7e4      	b.n	8009f66 <_vfiprintf_r+0x1e6>
 8009f9c:	0800ad58 	.word	0x0800ad58
 8009fa0:	0800ad62 	.word	0x0800ad62
 8009fa4:	0800771d 	.word	0x0800771d
 8009fa8:	08009d5d 	.word	0x08009d5d
 8009fac:	0800ad5e 	.word	0x0800ad5e

08009fb0 <__swbuf_r>:
 8009fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fb2:	460e      	mov	r6, r1
 8009fb4:	4614      	mov	r4, r2
 8009fb6:	4605      	mov	r5, r0
 8009fb8:	b118      	cbz	r0, 8009fc2 <__swbuf_r+0x12>
 8009fba:	6a03      	ldr	r3, [r0, #32]
 8009fbc:	b90b      	cbnz	r3, 8009fc2 <__swbuf_r+0x12>
 8009fbe:	f7fd fff1 	bl	8007fa4 <__sinit>
 8009fc2:	69a3      	ldr	r3, [r4, #24]
 8009fc4:	60a3      	str	r3, [r4, #8]
 8009fc6:	89a3      	ldrh	r3, [r4, #12]
 8009fc8:	071a      	lsls	r2, r3, #28
 8009fca:	d501      	bpl.n	8009fd0 <__swbuf_r+0x20>
 8009fcc:	6923      	ldr	r3, [r4, #16]
 8009fce:	b943      	cbnz	r3, 8009fe2 <__swbuf_r+0x32>
 8009fd0:	4621      	mov	r1, r4
 8009fd2:	4628      	mov	r0, r5
 8009fd4:	f000 f82a 	bl	800a02c <__swsetup_r>
 8009fd8:	b118      	cbz	r0, 8009fe2 <__swbuf_r+0x32>
 8009fda:	f04f 37ff 	mov.w	r7, #4294967295
 8009fde:	4638      	mov	r0, r7
 8009fe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fe2:	6823      	ldr	r3, [r4, #0]
 8009fe4:	6922      	ldr	r2, [r4, #16]
 8009fe6:	1a98      	subs	r0, r3, r2
 8009fe8:	6963      	ldr	r3, [r4, #20]
 8009fea:	b2f6      	uxtb	r6, r6
 8009fec:	4283      	cmp	r3, r0
 8009fee:	4637      	mov	r7, r6
 8009ff0:	dc05      	bgt.n	8009ffe <__swbuf_r+0x4e>
 8009ff2:	4621      	mov	r1, r4
 8009ff4:	4628      	mov	r0, r5
 8009ff6:	f7ff fd99 	bl	8009b2c <_fflush_r>
 8009ffa:	2800      	cmp	r0, #0
 8009ffc:	d1ed      	bne.n	8009fda <__swbuf_r+0x2a>
 8009ffe:	68a3      	ldr	r3, [r4, #8]
 800a000:	3b01      	subs	r3, #1
 800a002:	60a3      	str	r3, [r4, #8]
 800a004:	6823      	ldr	r3, [r4, #0]
 800a006:	1c5a      	adds	r2, r3, #1
 800a008:	6022      	str	r2, [r4, #0]
 800a00a:	701e      	strb	r6, [r3, #0]
 800a00c:	6962      	ldr	r2, [r4, #20]
 800a00e:	1c43      	adds	r3, r0, #1
 800a010:	429a      	cmp	r2, r3
 800a012:	d004      	beq.n	800a01e <__swbuf_r+0x6e>
 800a014:	89a3      	ldrh	r3, [r4, #12]
 800a016:	07db      	lsls	r3, r3, #31
 800a018:	d5e1      	bpl.n	8009fde <__swbuf_r+0x2e>
 800a01a:	2e0a      	cmp	r6, #10
 800a01c:	d1df      	bne.n	8009fde <__swbuf_r+0x2e>
 800a01e:	4621      	mov	r1, r4
 800a020:	4628      	mov	r0, r5
 800a022:	f7ff fd83 	bl	8009b2c <_fflush_r>
 800a026:	2800      	cmp	r0, #0
 800a028:	d0d9      	beq.n	8009fde <__swbuf_r+0x2e>
 800a02a:	e7d6      	b.n	8009fda <__swbuf_r+0x2a>

0800a02c <__swsetup_r>:
 800a02c:	b538      	push	{r3, r4, r5, lr}
 800a02e:	4b29      	ldr	r3, [pc, #164]	@ (800a0d4 <__swsetup_r+0xa8>)
 800a030:	4605      	mov	r5, r0
 800a032:	6818      	ldr	r0, [r3, #0]
 800a034:	460c      	mov	r4, r1
 800a036:	b118      	cbz	r0, 800a040 <__swsetup_r+0x14>
 800a038:	6a03      	ldr	r3, [r0, #32]
 800a03a:	b90b      	cbnz	r3, 800a040 <__swsetup_r+0x14>
 800a03c:	f7fd ffb2 	bl	8007fa4 <__sinit>
 800a040:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a044:	0719      	lsls	r1, r3, #28
 800a046:	d422      	bmi.n	800a08e <__swsetup_r+0x62>
 800a048:	06da      	lsls	r2, r3, #27
 800a04a:	d407      	bmi.n	800a05c <__swsetup_r+0x30>
 800a04c:	2209      	movs	r2, #9
 800a04e:	602a      	str	r2, [r5, #0]
 800a050:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a054:	81a3      	strh	r3, [r4, #12]
 800a056:	f04f 30ff 	mov.w	r0, #4294967295
 800a05a:	e033      	b.n	800a0c4 <__swsetup_r+0x98>
 800a05c:	0758      	lsls	r0, r3, #29
 800a05e:	d512      	bpl.n	800a086 <__swsetup_r+0x5a>
 800a060:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a062:	b141      	cbz	r1, 800a076 <__swsetup_r+0x4a>
 800a064:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a068:	4299      	cmp	r1, r3
 800a06a:	d002      	beq.n	800a072 <__swsetup_r+0x46>
 800a06c:	4628      	mov	r0, r5
 800a06e:	f7fe feff 	bl	8008e70 <_free_r>
 800a072:	2300      	movs	r3, #0
 800a074:	6363      	str	r3, [r4, #52]	@ 0x34
 800a076:	89a3      	ldrh	r3, [r4, #12]
 800a078:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a07c:	81a3      	strh	r3, [r4, #12]
 800a07e:	2300      	movs	r3, #0
 800a080:	6063      	str	r3, [r4, #4]
 800a082:	6923      	ldr	r3, [r4, #16]
 800a084:	6023      	str	r3, [r4, #0]
 800a086:	89a3      	ldrh	r3, [r4, #12]
 800a088:	f043 0308 	orr.w	r3, r3, #8
 800a08c:	81a3      	strh	r3, [r4, #12]
 800a08e:	6923      	ldr	r3, [r4, #16]
 800a090:	b94b      	cbnz	r3, 800a0a6 <__swsetup_r+0x7a>
 800a092:	89a3      	ldrh	r3, [r4, #12]
 800a094:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a098:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a09c:	d003      	beq.n	800a0a6 <__swsetup_r+0x7a>
 800a09e:	4621      	mov	r1, r4
 800a0a0:	4628      	mov	r0, r5
 800a0a2:	f000 f883 	bl	800a1ac <__smakebuf_r>
 800a0a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0aa:	f013 0201 	ands.w	r2, r3, #1
 800a0ae:	d00a      	beq.n	800a0c6 <__swsetup_r+0x9a>
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	60a2      	str	r2, [r4, #8]
 800a0b4:	6962      	ldr	r2, [r4, #20]
 800a0b6:	4252      	negs	r2, r2
 800a0b8:	61a2      	str	r2, [r4, #24]
 800a0ba:	6922      	ldr	r2, [r4, #16]
 800a0bc:	b942      	cbnz	r2, 800a0d0 <__swsetup_r+0xa4>
 800a0be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a0c2:	d1c5      	bne.n	800a050 <__swsetup_r+0x24>
 800a0c4:	bd38      	pop	{r3, r4, r5, pc}
 800a0c6:	0799      	lsls	r1, r3, #30
 800a0c8:	bf58      	it	pl
 800a0ca:	6962      	ldrpl	r2, [r4, #20]
 800a0cc:	60a2      	str	r2, [r4, #8]
 800a0ce:	e7f4      	b.n	800a0ba <__swsetup_r+0x8e>
 800a0d0:	2000      	movs	r0, #0
 800a0d2:	e7f7      	b.n	800a0c4 <__swsetup_r+0x98>
 800a0d4:	2000001c 	.word	0x2000001c

0800a0d8 <_raise_r>:
 800a0d8:	291f      	cmp	r1, #31
 800a0da:	b538      	push	{r3, r4, r5, lr}
 800a0dc:	4605      	mov	r5, r0
 800a0de:	460c      	mov	r4, r1
 800a0e0:	d904      	bls.n	800a0ec <_raise_r+0x14>
 800a0e2:	2316      	movs	r3, #22
 800a0e4:	6003      	str	r3, [r0, #0]
 800a0e6:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ea:	bd38      	pop	{r3, r4, r5, pc}
 800a0ec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a0ee:	b112      	cbz	r2, 800a0f6 <_raise_r+0x1e>
 800a0f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a0f4:	b94b      	cbnz	r3, 800a10a <_raise_r+0x32>
 800a0f6:	4628      	mov	r0, r5
 800a0f8:	f000 f830 	bl	800a15c <_getpid_r>
 800a0fc:	4622      	mov	r2, r4
 800a0fe:	4601      	mov	r1, r0
 800a100:	4628      	mov	r0, r5
 800a102:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a106:	f000 b817 	b.w	800a138 <_kill_r>
 800a10a:	2b01      	cmp	r3, #1
 800a10c:	d00a      	beq.n	800a124 <_raise_r+0x4c>
 800a10e:	1c59      	adds	r1, r3, #1
 800a110:	d103      	bne.n	800a11a <_raise_r+0x42>
 800a112:	2316      	movs	r3, #22
 800a114:	6003      	str	r3, [r0, #0]
 800a116:	2001      	movs	r0, #1
 800a118:	e7e7      	b.n	800a0ea <_raise_r+0x12>
 800a11a:	2100      	movs	r1, #0
 800a11c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a120:	4620      	mov	r0, r4
 800a122:	4798      	blx	r3
 800a124:	2000      	movs	r0, #0
 800a126:	e7e0      	b.n	800a0ea <_raise_r+0x12>

0800a128 <raise>:
 800a128:	4b02      	ldr	r3, [pc, #8]	@ (800a134 <raise+0xc>)
 800a12a:	4601      	mov	r1, r0
 800a12c:	6818      	ldr	r0, [r3, #0]
 800a12e:	f7ff bfd3 	b.w	800a0d8 <_raise_r>
 800a132:	bf00      	nop
 800a134:	2000001c 	.word	0x2000001c

0800a138 <_kill_r>:
 800a138:	b538      	push	{r3, r4, r5, lr}
 800a13a:	4d07      	ldr	r5, [pc, #28]	@ (800a158 <_kill_r+0x20>)
 800a13c:	2300      	movs	r3, #0
 800a13e:	4604      	mov	r4, r0
 800a140:	4608      	mov	r0, r1
 800a142:	4611      	mov	r1, r2
 800a144:	602b      	str	r3, [r5, #0]
 800a146:	f7f8 fca1 	bl	8002a8c <_kill>
 800a14a:	1c43      	adds	r3, r0, #1
 800a14c:	d102      	bne.n	800a154 <_kill_r+0x1c>
 800a14e:	682b      	ldr	r3, [r5, #0]
 800a150:	b103      	cbz	r3, 800a154 <_kill_r+0x1c>
 800a152:	6023      	str	r3, [r4, #0]
 800a154:	bd38      	pop	{r3, r4, r5, pc}
 800a156:	bf00      	nop
 800a158:	200006ec 	.word	0x200006ec

0800a15c <_getpid_r>:
 800a15c:	f7f8 bc8e 	b.w	8002a7c <_getpid>

0800a160 <__swhatbuf_r>:
 800a160:	b570      	push	{r4, r5, r6, lr}
 800a162:	460c      	mov	r4, r1
 800a164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a168:	2900      	cmp	r1, #0
 800a16a:	b096      	sub	sp, #88	@ 0x58
 800a16c:	4615      	mov	r5, r2
 800a16e:	461e      	mov	r6, r3
 800a170:	da0d      	bge.n	800a18e <__swhatbuf_r+0x2e>
 800a172:	89a3      	ldrh	r3, [r4, #12]
 800a174:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a178:	f04f 0100 	mov.w	r1, #0
 800a17c:	bf14      	ite	ne
 800a17e:	2340      	movne	r3, #64	@ 0x40
 800a180:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a184:	2000      	movs	r0, #0
 800a186:	6031      	str	r1, [r6, #0]
 800a188:	602b      	str	r3, [r5, #0]
 800a18a:	b016      	add	sp, #88	@ 0x58
 800a18c:	bd70      	pop	{r4, r5, r6, pc}
 800a18e:	466a      	mov	r2, sp
 800a190:	f000 f848 	bl	800a224 <_fstat_r>
 800a194:	2800      	cmp	r0, #0
 800a196:	dbec      	blt.n	800a172 <__swhatbuf_r+0x12>
 800a198:	9901      	ldr	r1, [sp, #4]
 800a19a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a19e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a1a2:	4259      	negs	r1, r3
 800a1a4:	4159      	adcs	r1, r3
 800a1a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1aa:	e7eb      	b.n	800a184 <__swhatbuf_r+0x24>

0800a1ac <__smakebuf_r>:
 800a1ac:	898b      	ldrh	r3, [r1, #12]
 800a1ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a1b0:	079d      	lsls	r5, r3, #30
 800a1b2:	4606      	mov	r6, r0
 800a1b4:	460c      	mov	r4, r1
 800a1b6:	d507      	bpl.n	800a1c8 <__smakebuf_r+0x1c>
 800a1b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a1bc:	6023      	str	r3, [r4, #0]
 800a1be:	6123      	str	r3, [r4, #16]
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	6163      	str	r3, [r4, #20]
 800a1c4:	b003      	add	sp, #12
 800a1c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1c8:	ab01      	add	r3, sp, #4
 800a1ca:	466a      	mov	r2, sp
 800a1cc:	f7ff ffc8 	bl	800a160 <__swhatbuf_r>
 800a1d0:	9f00      	ldr	r7, [sp, #0]
 800a1d2:	4605      	mov	r5, r0
 800a1d4:	4639      	mov	r1, r7
 800a1d6:	4630      	mov	r0, r6
 800a1d8:	f7fe febe 	bl	8008f58 <_malloc_r>
 800a1dc:	b948      	cbnz	r0, 800a1f2 <__smakebuf_r+0x46>
 800a1de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1e2:	059a      	lsls	r2, r3, #22
 800a1e4:	d4ee      	bmi.n	800a1c4 <__smakebuf_r+0x18>
 800a1e6:	f023 0303 	bic.w	r3, r3, #3
 800a1ea:	f043 0302 	orr.w	r3, r3, #2
 800a1ee:	81a3      	strh	r3, [r4, #12]
 800a1f0:	e7e2      	b.n	800a1b8 <__smakebuf_r+0xc>
 800a1f2:	89a3      	ldrh	r3, [r4, #12]
 800a1f4:	6020      	str	r0, [r4, #0]
 800a1f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1fa:	81a3      	strh	r3, [r4, #12]
 800a1fc:	9b01      	ldr	r3, [sp, #4]
 800a1fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a202:	b15b      	cbz	r3, 800a21c <__smakebuf_r+0x70>
 800a204:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a208:	4630      	mov	r0, r6
 800a20a:	f000 f81d 	bl	800a248 <_isatty_r>
 800a20e:	b128      	cbz	r0, 800a21c <__smakebuf_r+0x70>
 800a210:	89a3      	ldrh	r3, [r4, #12]
 800a212:	f023 0303 	bic.w	r3, r3, #3
 800a216:	f043 0301 	orr.w	r3, r3, #1
 800a21a:	81a3      	strh	r3, [r4, #12]
 800a21c:	89a3      	ldrh	r3, [r4, #12]
 800a21e:	431d      	orrs	r5, r3
 800a220:	81a5      	strh	r5, [r4, #12]
 800a222:	e7cf      	b.n	800a1c4 <__smakebuf_r+0x18>

0800a224 <_fstat_r>:
 800a224:	b538      	push	{r3, r4, r5, lr}
 800a226:	4d07      	ldr	r5, [pc, #28]	@ (800a244 <_fstat_r+0x20>)
 800a228:	2300      	movs	r3, #0
 800a22a:	4604      	mov	r4, r0
 800a22c:	4608      	mov	r0, r1
 800a22e:	4611      	mov	r1, r2
 800a230:	602b      	str	r3, [r5, #0]
 800a232:	f7f8 fc8b 	bl	8002b4c <_fstat>
 800a236:	1c43      	adds	r3, r0, #1
 800a238:	d102      	bne.n	800a240 <_fstat_r+0x1c>
 800a23a:	682b      	ldr	r3, [r5, #0]
 800a23c:	b103      	cbz	r3, 800a240 <_fstat_r+0x1c>
 800a23e:	6023      	str	r3, [r4, #0]
 800a240:	bd38      	pop	{r3, r4, r5, pc}
 800a242:	bf00      	nop
 800a244:	200006ec 	.word	0x200006ec

0800a248 <_isatty_r>:
 800a248:	b538      	push	{r3, r4, r5, lr}
 800a24a:	4d06      	ldr	r5, [pc, #24]	@ (800a264 <_isatty_r+0x1c>)
 800a24c:	2300      	movs	r3, #0
 800a24e:	4604      	mov	r4, r0
 800a250:	4608      	mov	r0, r1
 800a252:	602b      	str	r3, [r5, #0]
 800a254:	f7f8 fc8a 	bl	8002b6c <_isatty>
 800a258:	1c43      	adds	r3, r0, #1
 800a25a:	d102      	bne.n	800a262 <_isatty_r+0x1a>
 800a25c:	682b      	ldr	r3, [r5, #0]
 800a25e:	b103      	cbz	r3, 800a262 <_isatty_r+0x1a>
 800a260:	6023      	str	r3, [r4, #0]
 800a262:	bd38      	pop	{r3, r4, r5, pc}
 800a264:	200006ec 	.word	0x200006ec

0800a268 <trunc>:
 800a268:	e92d 48d8 	stmdb	sp!, {r3, r4, r6, r7, fp, lr}
 800a26c:	ec5c bb10 	vmov	fp, ip, d0
 800a270:	f3cc 500a 	ubfx	r0, ip, #20, #11
 800a274:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 800a278:	2913      	cmp	r1, #19
 800a27a:	4664      	mov	r4, ip
 800a27c:	dc14      	bgt.n	800a2a8 <trunc+0x40>
 800a27e:	2900      	cmp	r1, #0
 800a280:	bfa4      	itt	ge
 800a282:	4b15      	ldrge	r3, [pc, #84]	@ (800a2d8 <trunc+0x70>)
 800a284:	fa43 f101 	asrge.w	r1, r3, r1
 800a288:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800a28c:	bfad      	iteet	ge
 800a28e:	4021      	andge	r1, r4
 800a290:	2200      	movlt	r2, #0
 800a292:	4603      	movlt	r3, r0
 800a294:	2200      	movge	r2, #0
 800a296:	bfa8      	it	ge
 800a298:	ea41 0300 	orrge.w	r3, r1, r0
 800a29c:	4693      	mov	fp, r2
 800a29e:	469c      	mov	ip, r3
 800a2a0:	ec4c bb10 	vmov	d0, fp, ip
 800a2a4:	e8bd 88d8 	ldmia.w	sp!, {r3, r4, r6, r7, fp, pc}
 800a2a8:	2933      	cmp	r1, #51	@ 0x33
 800a2aa:	dd0b      	ble.n	800a2c4 <trunc+0x5c>
 800a2ac:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a2b0:	d1f6      	bne.n	800a2a0 <trunc+0x38>
 800a2b2:	465a      	mov	r2, fp
 800a2b4:	4663      	mov	r3, ip
 800a2b6:	4658      	mov	r0, fp
 800a2b8:	4621      	mov	r1, r4
 800a2ba:	f7f5 ffef 	bl	800029c <__adddf3>
 800a2be:	4683      	mov	fp, r0
 800a2c0:	468c      	mov	ip, r1
 800a2c2:	e7ed      	b.n	800a2a0 <trunc+0x38>
 800a2c4:	f2a0 4013 	subw	r0, r0, #1043	@ 0x413
 800a2c8:	f04f 33ff 	mov.w	r3, #4294967295
 800a2cc:	40c3      	lsrs	r3, r0
 800a2ce:	ea2b 0603 	bic.w	r6, fp, r3
 800a2d2:	46b3      	mov	fp, r6
 800a2d4:	46a4      	mov	ip, r4
 800a2d6:	e7e3      	b.n	800a2a0 <trunc+0x38>
 800a2d8:	fff00000 	.word	0xfff00000

0800a2dc <_init>:
 800a2dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2de:	bf00      	nop
 800a2e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2e2:	bc08      	pop	{r3}
 800a2e4:	469e      	mov	lr, r3
 800a2e6:	4770      	bx	lr

0800a2e8 <_fini>:
 800a2e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ea:	bf00      	nop
 800a2ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2ee:	bc08      	pop	{r3}
 800a2f0:	469e      	mov	lr, r3
 800a2f2:	4770      	bx	lr
