{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671379066149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671379066157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 18 16:57:46 2022 " "Processing started: Sun Dec 18 16:57:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671379066157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379066157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1SOC_LCDLT24_2fas -c DE1SOC_LCDLT24_2fas " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1SOC_LCDLT24_2fas -c DE1SOC_LCDLT24_2fas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379066157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671379067143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671379067143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-arq_uart " "Found design unit 1: uart-arq_uart" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079087 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_drawing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_drawing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_drawing-arq_lcd_drawing " "Found design unit 1: lcd_drawing-arq_lcd_drawing" {  } { { "lcd_drawing.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/lcd_drawing.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079093 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_drawing " "Found entity 1: lcd_drawing" {  } { { "lcd_drawing.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/lcd_drawing.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_ctrl-arq_lcd_ctrl " "Found design unit 1: lcd_ctrl-arq_lcd_ctrl" {  } { { "lcd_ctrl.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/lcd_ctrl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079100 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_ctrl " "Found entity 1: lcd_ctrl" {  } { { "lcd_ctrl.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/lcd_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_setup/romsinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_setup/romsinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romsinc-a " "Found design unit 1: romsinc-a" {  } { { "LCD_SetUp/romsinc.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/LCD_SetUp/romsinc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079107 ""} { "Info" "ISGN_ENTITY_NAME" "1 romsinc " "Found entity 1: romsinc" {  } { { "LCD_SetUp/romsinc.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/LCD_SetUp/romsinc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_setup/lt24setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_setup/lt24setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24Setup-rtl_0 " "Found design unit 1: LT24Setup-rtl_0" {  } { { "LCD_SetUp/LT24SetUp.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/LCD_SetUp/LT24SetUp.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079113 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24Setup " "Found entity 1: LT24Setup" {  } { { "LCD_SetUp/LT24SetUp.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/LCD_SetUp/LT24SetUp.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_setup/lt24initreset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_setup/lt24initreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24InitReset-a " "Found design unit 1: LT24InitReset-a" {  } { { "LCD_SetUp/LT24InitReset.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/LCD_SetUp/LT24InitReset.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079119 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24InitReset " "Found entity 1: LT24InitReset" {  } { { "LCD_SetUp/LT24InitReset.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/LCD_SetUp/LT24InitReset.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_setup/lt24initlcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_setup/lt24initlcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24InitLCD-a " "Found design unit 1: LT24InitLCD-a" {  } { { "LCD_SetUp/LT24InitLCD.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/LCD_SetUp/LT24InitLCD.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079125 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24InitLCD " "Found entity 1: LT24InitLCD" {  } { { "LCD_SetUp/LT24InitLCD.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/LCD_SetUp/LT24InitLCD.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_setup/init128rom_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file lcd_setup/init128rom_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romData_pkg " "Found design unit 1: romData_pkg" {  } { { "LCD_SetUp/Init128rom_pkg.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/LCD_SetUp/Init128rom_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079132 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 romData_pkg-body " "Found design unit 2: romData_pkg-body" {  } { { "LCD_SetUp/Init128rom_pkg.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/LCD_SetUp/Init128rom_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1soc_lcdlt24_2fas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1soc_lcdlt24_2fas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1SOC_LCDLT24_2fas-str " "Found design unit 1: DE1SOC_LCDLT24_2fas-str" {  } { { "DE1SOC_LCDLT24_2fas.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/DE1SOC_LCDLT24_2fas.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079138 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1SOC_LCDLT24_2fas " "Found entity 1: DE1SOC_LCDLT24_2fas" {  } { { "DE1SOC_LCDLT24_2fas.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/DE1SOC_LCDLT24_2fas.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379079138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1SOC_LCDLT24_2fas " "Elaborating entity \"DE1SOC_LCDLT24_2fas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671379079215 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Rx DE1SOC_LCDLT24_2fas.vhd(160) " "VHDL Signal Declaration warning at DE1SOC_LCDLT24_2fas.vhd(160): used implicit default value for signal \"Rx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1SOC_LCDLT24_2fas.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/DE1SOC_LCDLT24_2fas.vhd" 160 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671379079217 "|DE1SOC_LCDLT24_2fas"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RTS DE1SOC_LCDLT24_2fas.vhd(162) " "VHDL Signal Declaration warning at DE1SOC_LCDLT24_2fas.vhd(162): used implicit default value for signal \"RTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1SOC_LCDLT24_2fas.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/DE1SOC_LCDLT24_2fas.vhd" 162 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671379079217 "|DE1SOC_LCDLT24_2fas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DATARECV DE1SOC_LCDLT24_2fas.vhd(163) " "Verilog HDL or VHDL warning at DE1SOC_LCDLT24_2fas.vhd(163): object \"DATARECV\" assigned a value but never read" {  } { { "DE1SOC_LCDLT24_2fas.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/DE1SOC_LCDLT24_2fas.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671379079218 "|DE1SOC_LCDLT24_2fas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CTS DE1SOC_LCDLT24_2fas.vhd(164) " "Verilog HDL or VHDL warning at DE1SOC_LCDLT24_2fas.vhd(164): object \"CTS\" assigned a value but never read" {  } { { "DE1SOC_LCDLT24_2fas.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/DE1SOC_LCDLT24_2fas.vhd" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671379079218 "|DE1SOC_LCDLT24_2fas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24Setup LT24Setup:O1_SETUP " "Elaborating entity \"LT24Setup\" for hierarchy \"LT24Setup:O1_SETUP\"" {  } { { "DE1SOC_LCDLT24_2fas.vhd" "O1_SETUP" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/DE1SOC_LCDLT24_2fas.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671379079236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitReset LT24Setup:O1_SETUP\|LT24InitReset:DUT_RESET " "Elaborating entity \"LT24InitReset\" for hierarchy \"LT24Setup:O1_SETUP\|LT24InitReset:DUT_RESET\"" {  } { { "LCD_SetUp/LT24SetUp.vhd" "DUT_RESET" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/LCD_SetUp/LT24SetUp.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671379079250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitLCD LT24Setup:O1_SETUP\|LT24InitLCD:DUT_InitLCD " "Elaborating entity \"LT24InitLCD\" for hierarchy \"LT24Setup:O1_SETUP\|LT24InitLCD:DUT_InitLCD\"" {  } { { "LCD_SetUp/LT24SetUp.vhd" "DUT_InitLCD" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/LCD_SetUp/LT24SetUp.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671379079272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romsinc LT24Setup:O1_SETUP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM " "Elaborating entity \"romsinc\" for hierarchy \"LT24Setup:O1_SETUP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM\"" {  } { { "LCD_SetUp/LT24InitLCD.vhd" "DUT_ROM" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/LCD_SetUp/LT24InitLCD.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671379079285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_drawing lcd_drawing:O2_LCDDRAW " "Elaborating entity \"lcd_drawing\" for hierarchy \"lcd_drawing:O2_LCDDRAW\"" {  } { { "DE1SOC_LCDLT24_2fas.vhd" "O2_LCDDRAW" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/DE1SOC_LCDLT24_2fas.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671379079299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_ctrl lcd_ctrl:O3_LCDCONT " "Elaborating entity \"lcd_ctrl\" for hierarchy \"lcd_ctrl:O3_LCDCONT\"" {  } { { "DE1SOC_LCDLT24_2fas.vhd" "O3_LCDCONT" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/DE1SOC_LCDLT24_2fas.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671379079334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:O4_LCDUART " "Elaborating entity \"uart\" for hierarchy \"uart:O4_LCDUART\"" {  } { { "DE1SOC_LCDLT24_2fas.vhd" "O4_LCDUART" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/DE1SOC_LCDLT24_2fas.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671379079358 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ES uart.vhd(44) " "VHDL Process Statement warning at uart.vhd(44): inferring latch(es) for signal or variable \"ES\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671379079359 "|DE1SOC_LCDLT24_2fas|uart:O4_LCDUART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.WAITERR uart.vhd(44) " "Inferred latch for \"ES.WAITERR\" at uart.vhd(44)" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079363 "|DE1SOC_LCDLT24_2fas|uart:O4_LCDUART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.WAITEND2 uart.vhd(44) " "Inferred latch for \"ES.WAITEND2\" at uart.vhd(44)" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079363 "|DE1SOC_LCDLT24_2fas|uart:O4_LCDUART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.WAITEND1 uart.vhd(44) " "Inferred latch for \"ES.WAITEND1\" at uart.vhd(44)" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079363 "|DE1SOC_LCDLT24_2fas|uart:O4_LCDUART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.USEDATA uart.vhd(44) " "Inferred latch for \"ES.USEDATA\" at uart.vhd(44)" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079363 "|DE1SOC_LCDLT24_2fas|uart:O4_LCDUART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.WAITPARITY uart.vhd(44) " "Inferred latch for \"ES.WAITPARITY\" at uart.vhd(44)" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079364 "|DE1SOC_LCDLT24_2fas|uart:O4_LCDUART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.PARITYBIT uart.vhd(44) " "Inferred latch for \"ES.PARITYBIT\" at uart.vhd(44)" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079364 "|DE1SOC_LCDLT24_2fas|uart:O4_LCDUART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.WAITDATA uart.vhd(44) " "Inferred latch for \"ES.WAITDATA\" at uart.vhd(44)" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079364 "|DE1SOC_LCDLT24_2fas|uart:O4_LCDUART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.PREWAIT uart.vhd(44) " "Inferred latch for \"ES.PREWAIT\" at uart.vhd(44)" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079364 "|DE1SOC_LCDLT24_2fas|uart:O4_LCDUART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.ADDLEFT uart.vhd(44) " "Inferred latch for \"ES.ADDLEFT\" at uart.vhd(44)" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079364 "|DE1SOC_LCDLT24_2fas|uart:O4_LCDUART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.LDDATA uart.vhd(44) " "Inferred latch for \"ES.LDDATA\" at uart.vhd(44)" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079364 "|DE1SOC_LCDLT24_2fas|uart:O4_LCDUART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.STARTBIT uart.vhd(44) " "Inferred latch for \"ES.STARTBIT\" at uart.vhd(44)" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079364 "|DE1SOC_LCDLT24_2fas|uart:O4_LCDUART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.WTDATA uart.vhd(44) " "Inferred latch for \"ES.WTDATA\" at uart.vhd(44)" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079364 "|DE1SOC_LCDLT24_2fas|uart:O4_LCDUART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.WTRTS uart.vhd(44) " "Inferred latch for \"ES.WTRTS\" at uart.vhd(44)" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379079364 "|DE1SOC_LCDLT24_2fas|uart:O4_LCDUART"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ug84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ug84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ug84 " "Found entity 1: altsyncram_ug84" {  } { { "db/altsyncram_ug84.tdf" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/altsyncram_ug84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379081467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379081467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/mux_blc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379081808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379081808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379081980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379081980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/cntr_29i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379082222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379082222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379082297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379082297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1j " "Found entity 1: cntr_q1j" {  } { { "db/cntr_q1j.tdf" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/cntr_q1j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379082427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379082427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/cntr_u8i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379082593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379082593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379082666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379082666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379082796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379082796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379082876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379082876 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671379083525 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1671379083683 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.18.16:58:08 Progress: Loading sldaa8a7c86/alt_sld_fab_wrapper_hw.tcl " "2022.12.18.16:58:08 Progress: Loading sldaa8a7c86/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379088694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379092306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379092460 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379096455 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379096573 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379096729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379096874 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379096880 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379096881 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1671379097606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa8a7c86/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaa8a7c86/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldaa8a7c86/alt_sld_fab.v" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/ip/sldaa8a7c86/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379097892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379097892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379098012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379098012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379098026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379098026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379098115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379098115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379098223 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379098223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379098223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/db/ip/sldaa8a7c86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671379098313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379098313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:O4_LCDUART\|ES.PARITYBIT_1151 " "LATCH primitive \"uart:O4_LCDUART\|ES.PARITYBIT_1151\" is permanently enabled" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671379099783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:O4_LCDUART\|ES.WAITEND2_1067 " "LATCH primitive \"uart:O4_LCDUART\|ES.WAITEND2_1067\" is permanently enabled" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671379099783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:O4_LCDUART\|ES.WAITEND1_1088 " "LATCH primitive \"uart:O4_LCDUART\|ES.WAITEND1_1088\" is permanently enabled" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671379099783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:O4_LCDUART\|ES.USEDATA_1109 " "LATCH primitive \"uart:O4_LCDUART\|ES.USEDATA_1109\" is permanently enabled" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671379099783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:O4_LCDUART\|ES.WAITPARITY_1130 " "LATCH primitive \"uart:O4_LCDUART\|ES.WAITPARITY_1130\" is permanently enabled" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671379099783 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:O4_LCDUART\|ES.WAITDATA_1172 " "LATCH primitive \"uart:O4_LCDUART\|ES.WAITDATA_1172\" is permanently enabled" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671379099784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:O4_LCDUART\|ES.PREWAIT_1193 " "LATCH primitive \"uart:O4_LCDUART\|ES.PREWAIT_1193\" is permanently enabled" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671379099784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:O4_LCDUART\|ES.ADDLEFT_1214 " "LATCH primitive \"uart:O4_LCDUART\|ES.ADDLEFT_1214\" is permanently enabled" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671379099784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:O4_LCDUART\|ES.LDDATA_1235 " "LATCH primitive \"uart:O4_LCDUART\|ES.LDDATA_1235\" is permanently enabled" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671379099784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:O4_LCDUART\|ES.STARTBIT_1256 " "LATCH primitive \"uart:O4_LCDUART\|ES.STARTBIT_1256\" is permanently enabled" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671379099784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:O4_LCDUART\|ES.WTRTS_1298 " "LATCH primitive \"uart:O4_LCDUART\|ES.WTRTS_1298\" is permanently enabled" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671379099784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uart:O4_LCDUART\|ES.WAITERR_1046 " "LATCH primitive \"uart:O4_LCDUART\|ES.WAITERR_1046\" is permanently enabled" {  } { { "uart.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/uart.vhd" 44 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671379099784 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LT24Setup:O1_SETUP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM\|rom " "RAM logic \"LT24Setup:O1_SETUP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM\|rom\" is uninferred due to inappropriate RAM size" {  } { { "LCD_SetUp/romsinc.vhd" "rom" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/LCD_SetUp/romsinc.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1671379099963 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1671379099963 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1SOC_LCDLT24_2fas.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/DE1SOC_LCDLT24_2fas.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671379100953 "|DE1SOC_LCDLT24_2fas|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_LCD_ON VCC " "Pin \"LT24_LCD_ON\" is stuck at VCC" {  } { { "DE1SOC_LCDLT24_2fas.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/DE1SOC_LCDLT24_2fas.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671379100953 "|DE1SOC_LCDLT24_2fas|LT24_LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_RD_N VCC " "Pin \"LT24_RD_N\" is stuck at VCC" {  } { { "DE1SOC_LCDLT24_2fas.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/DE1SOC_LCDLT24_2fas.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671379100953 "|DE1SOC_LCDLT24_2fas|LT24_RD_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1671379100953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671379101063 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671379101531 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 82 98 0 0 16 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 82 of its 98 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 16 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1671379103269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671379103301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671379103301 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1SOC_LCDLT24_2fas.vhd" "" { Text "C:/Users/xelab/Documents/Uni/Curso3/Cuatri1/DCSD/Grupo-C4/Grupo-C4/Proyecto/DE1SOC_LCDLT24_2fas/DE1SOC_LCDLT24_2fas.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671379103587 "|DE1SOC_LCDLT24_2fas|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1671379103587 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1786 " "Implemented 1786 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671379103593 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671379103593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1702 " "Implemented 1702 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671379103593 ""} { "Info" "ICUT_CUT_TM_RAMS" "33 " "Implemented 33 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1671379103593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671379103593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671379103621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 18 16:58:23 2022 " "Processing ended: Sun Dec 18 16:58:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671379103621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671379103621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671379103621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671379103621 ""}
