{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458058533291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458058533294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 16:15:33 2016 " "Processing started: Tue Mar 15 16:15:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458058533294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058533294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058533294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1458058533730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synthesis/pll.v" "" { Text "D:/Repositorios/TEI-1516/pll/synthesis/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058542258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058542258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_video_pll_0 " "Found entity 1: pll_video_pll_0" {  } { { "pll/synthesis/submodules/pll_video_pll_0.v" "" { Text "D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058542259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058542259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/Repositorios/TEI-1516/pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058542260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058542260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_video_pll_0_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_video_pll_0_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_video_pll_0_video_pll " "Found entity 1: pll_video_pll_0_video_pll" {  } { { "pll/synthesis/submodules/pll_video_pll_0_video_pll.v" "" { Text "D:/Repositorios/TEI-1516/pll/synthesis/submodules/pll_video_pll_0_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058542261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058542261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGACLK vgaclk vga.v(12) " "Verilog HDL Declaration information at vga.v(12): object \"VGACLK\" differs only in case from object \"vgaclk\" in the same scope" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458058542262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "D:/Repositorios/TEI-1516/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058542262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058542262 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "video.v(54) " "Verilog HDL information at video.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1458058542263 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type video.v(257) " "Verilog HDL Declaration warning at video.v(257): \"type\" is SystemVerilog-2005 keyword" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 257 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1458058542263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video.v 1 1 " "Found 1 design units, including 1 entities, in source file video.v" { { "Info" "ISGN_ENTITY_NAME" "1 video " "Found entity 1: video" {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058542264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058542264 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "dash_flag video.v(67) " "Verilog HDL error at video.v(67): object \"dash_flag\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "video.v" "" { Text "D:/Repositorios/TEI-1516/video.v" 67 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1458058542264 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458058542390 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 15 16:15:42 2016 " "Processing ended: Tue Mar 15 16:15:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458058542390 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458058542390 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458058542390 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058542390 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058543005 ""}
