m255
K3
z0
13
cModel Technology
dC:\altera\13.0sp1
vaddsub
Z0 !s110 1571450489
!i10b 1
!s100 ?^M_UK9>AHW_3hm30D=Im3
IQ0MOLgOLh]N0CHk;=eV_F0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/xande/Documents/GitHub/VerilogProcessor
w1571450373
8C:/Users/xande/Documents/GitHub/VerilogProcessor/addsub.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor/addsub.v
L0 1
Z3 OL;L;10.5;63
r1
!s85 0
31
Z4 !s108 1571450489.000000
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor/addsub.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor/addsub.v|
!i113 0
Z5 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 tCvgOpt 0
vdec3to8
R0
!i10b 1
!s100 IWGo]4Z6cG1^P4D=XZMM?0
IBjaEdFkdba1gz<GW>ZGWR3
R1
R2
Z7 w1571448552
8C:/Users/xande/Documents/GitHub/VerilogProcessor/dec3to8.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor/dec3to8.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor/dec3to8.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor/dec3to8.v|
!i113 0
R5
R6
vhexto7segment
R0
!i10b 1
!s100 DW5a3M0iOD]nU;DRnVNnn0
IL4nRe9XIV[<4GQZ<_VkN<1
R1
R2
R7
8C:/Users/xande/Documents/GitHub/VerilogProcessor/hexto7segment.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor/hexto7segment.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor/hexto7segment.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor/hexto7segment.v|
!i113 0
R5
R6
vIRn
R0
!i10b 1
!s100 mgY2AQHk4aOiM[?EzW4Bl3
I<Hd]1aA;XhQ;^lNR4ooWa1
R1
R2
w1571450479
8C:/Users/xande/Documents/GitHub/VerilogProcessor/IRn.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor/IRn.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor/IRn.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor/IRn.v|
!i113 0
R5
R6
n@i@rn
vmux
R0
!i10b 1
!s100 [aQnJW^MK3lM:EOH=Kc382
IR:IhbE?H0MIE84RbjjXZ83
R1
R2
R7
8C:/Users/xande/Documents/GitHub/VerilogProcessor/mux.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor/mux.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor/mux.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor/mux.v|
!i113 0
R5
R6
vproc
R0
!i10b 1
!s100 9PQ=n[8@6b^kbBQ_S0=De0
I;:?7_>>lT]GnQ4k5^OZQ03
R1
R2
w1571450462
8C:/Users/xande/Documents/GitHub/VerilogProcessor/proc.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor/proc.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor/proc.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor/proc.v|
!i113 0
R5
R6
vprocessor
R0
!i10b 1
!s100 9[GGTS@1UV]z2]4:aMVYf2
IK_YJB6gC=T<9D[og=[0`E1
R1
R2
w1571450214
8C:/Users/xande/Documents/GitHub/VerilogProcessor/processor.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor/processor.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor/processor.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor/processor.v|
!i113 0
R5
R6
vregn
R0
!i10b 1
!s100 _[7ZKR>@KHK`_?E;NBO=;3
ISGoD]JOLGhU>WV4hYRR0L0
R1
R2
Z8 w1571450304
Z9 8C:/Users/xande/Documents/GitHub/VerilogProcessor/regn.v
Z10 FC:/Users/xande/Documents/GitHub/VerilogProcessor/regn.v
L0 1
R3
r1
!s85 0
31
R4
Z11 !s107 C:/Users/xande/Documents/GitHub/VerilogProcessor/regn.v|
Z12 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor/regn.v|
!i113 0
R5
R6
vregn7
R0
!i10b 1
!s100 U]SMUJUde5gNm0;DkV]Nz2
IIZ?`L4dIDDb_CZSHd^i2n2
R1
R2
R8
R9
R10
L0 19
R3
r1
!s85 0
31
R4
R11
R12
!i113 0
R5
R6
vupcount
R0
!i10b 1
!s100 a0YR6giRMC5F<KedFzR9>2
Iaf3FXBTH:UG9lV1UN>8nK1
R1
R2
R7
8C:/Users/xande/Documents/GitHub/VerilogProcessor/upcount.v
FC:/Users/xande/Documents/GitHub/VerilogProcessor/upcount.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/xande/Documents/GitHub/VerilogProcessor/upcount.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/xande/Documents/GitHub/VerilogProcessor/upcount.v|
!i113 0
R5
R6
