[
	{
		"vendor": "Vivado",
		"name": "1xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 231107003,
		"lut": 8418,
		"registers": 11043,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 8418,
				"LUT as Logic": 8418,
				"LUT as Memory": 0,
				"Slice Registers": 11043,
				"Register as Flip Flop": 11043,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"FDCE": 10992,
				"LUT2": 6878,
				"LUT3": 1590,
				"CARRY4": 1024,
				"LUT4": 772,
				"LUT1": 517,
				"DSP48E1": 65,
				"FDRE": 50,
				"LUT6": 18,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "1xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 221092195,
		"lut": 21032,
		"registers": 11703,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 21032,
				"LUT as Logic": 21000,
				"LUT as Memory": 32,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 32,
				"Slice Registers": 11703,
				"Register as Flip Flop": 11703,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"LUT2": 12560,
				"FDCE": 11370,
				"LUT4": 4576,
				"LUT3": 4340,
				"LUT1": 2666,
				"CARRY4": 994,
				"FDRE": 332,
				"DSP48E1": 65,
				"SRL16E": 32,
				"LUT6": 16,
				"IBUF": 2,
				"LUT5": 1,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "1xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 207986689,
		"lut": 33177,
		"registers": 12903,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 33177,
				"LUT as Logic": 33145,
				"LUT as Memory": 32,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 32,
				"Slice Registers": 12903,
				"Register as Flip Flop": 12903,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"LUT2": 18210,
				"FDCE": 12320,
				"LUT4": 8376,
				"LUT3": 7090,
				"LUT1": 4816,
				"CARRY4": 994,
				"FDRE": 582,
				"DSP48E1": 65,
				"SRL16E": 32,
				"LUT6": 16,
				"IBUF": 2,
				"LUT5": 1,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "1xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 205296654,
		"lut": 45029,
		"registers": 14103,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 45029,
				"LUT as Logic": 44997,
				"LUT as Memory": 32,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 32,
				"Slice Registers": 14103,
				"Register as Flip Flop": 14103,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"LUT2": 23860,
				"FDCE": 13270,
				"LUT4": 12176,
				"LUT3": 9840,
				"LUT1": 6966,
				"CARRY4": 994,
				"FDRE": 832,
				"DSP48E1": 65,
				"SRL16E": 32,
				"LUT6": 16,
				"IBUF": 2,
				"LUT5": 1,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "1xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 203790503,
		"lut": 57143,
		"registers": 15303,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 57143,
				"LUT as Logic": 57111,
				"LUT as Memory": 32,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 32,
				"Slice Registers": 15303,
				"Register as Flip Flop": 15303,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"LUT2": 29510,
				"LUT4": 15976,
				"FDCE": 14220,
				"LUT3": 12590,
				"LUT1": 9116,
				"FDRE": 1082,
				"CARRY4": 994,
				"DSP48E1": 65,
				"SRL16E": 32,
				"LUT6": 16,
				"IBUF": 2,
				"LUT5": 1,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "1xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 200924252,
		"lut": 67149,
		"registers": 16503,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 67149,
				"LUT as Logic": 67117,
				"LUT as Memory": 32,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 32,
				"Slice Registers": 16503,
				"Register as Flip Flop": 16503,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"LUT2": 35160,
				"LUT4": 19776,
				"LUT3": 15340,
				"FDCE": 15170,
				"LUT1": 11266,
				"FDRE": 1332,
				"CARRY4": 994,
				"DSP48E1": 65,
				"SRL16E": 32,
				"LUT6": 16,
				"IBUF": 2,
				"LUT5": 1,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "1xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 198846689,
		"lut": 79091,
		"registers": 17764,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 79091,
				"LUT as Logic": 79091,
				"LUT as Memory": 0,
				"Slice Registers": 17764,
				"Register as Flip Flop": 17764,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"LUT2": 40778,
				"LUT4": 23576,
				"LUT3": 18090,
				"FDCE": 16213,
				"LUT1": 13416,
				"FDRE": 1550,
				"CARRY4": 1014,
				"DSP48E1": 65,
				"LUT6": 16,
				"IBUF": 2,
				"LUT5": 1,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "1xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 190294957,
		"lut": 90705,
		"registers": 18964,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 90705,
				"LUT as Logic": 90705,
				"LUT as Memory": 0,
				"Slice Registers": 18964,
				"Register as Flip Flop": 18964,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"LUT2": 46428,
				"LUT4": 27376,
				"LUT3": 20840,
				"FDCE": 17163,
				"LUT1": 15566,
				"FDRE": 1800,
				"CARRY4": 1014,
				"DSP48E1": 65,
				"LUT6": 16,
				"IBUF": 2,
				"LUT5": 1,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "1xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 196927924,
		"lut": 101579,
		"registers": 20164,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 101579,
				"LUT as Logic": 101579,
				"LUT as Memory": 0,
				"Slice Registers": 20164,
				"Register as Flip Flop": 20164,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"LUT2": 52078,
				"LUT4": 31176,
				"LUT3": 23590,
				"FDCE": 18113,
				"LUT1": 17716,
				"FDRE": 2050,
				"CARRY4": 1014,
				"DSP48E1": 65,
				"LUT6": 16,
				"IBUF": 2,
				"LUT5": 1,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "1xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 175746924,
		"lut": 111570,
		"registers": 21364,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 111570,
				"LUT as Logic": 111570,
				"LUT as Memory": 0,
				"Slice Registers": 21364,
				"Register as Flip Flop": 21364,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"LUT2": 57728,
				"LUT4": 34976,
				"LUT3": 26340,
				"LUT1": 19866,
				"FDCE": 19063,
				"FDRE": 2300,
				"CARRY4": 1014,
				"DSP48E1": 65,
				"LUT6": 16,
				"IBUF": 2,
				"LUT5": 1,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "1xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 178284899,
		"lut": 123123,
		"registers": 22564,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 123123,
				"LUT as Logic": 123123,
				"LUT as Memory": 0,
				"Slice Registers": 22564,
				"Register as Flip Flop": 22564,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"LUT2": 63378,
				"LUT4": 38776,
				"LUT3": 29090,
				"LUT1": 22016,
				"FDCE": 20013,
				"FDRE": 2550,
				"CARRY4": 1014,
				"DSP48E1": 65,
				"LUT6": 16,
				"IBUF": 2,
				"LUT5": 1,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "1xFIR_560xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 560
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 199044586,
		"lut": 136817,
		"registers": 23764,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 136817,
				"LUT as Logic": 136817,
				"LUT as Memory": 0,
				"Slice Registers": 23764,
				"Register as Flip Flop": 23764,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"LUT2": 69028,
				"LUT4": 42576,
				"LUT3": 31840,
				"LUT1": 24166,
				"FDCE": 20963,
				"FDRE": 2800,
				"CARRY4": 1014,
				"DSP48E1": 65,
				"LUT6": 16,
				"IBUF": 2,
				"LUT5": 1,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "1xFIR_610xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 610
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 168010753,
		"lut": 144886,
		"registers": 24964,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 144886,
				"LUT as Logic": 144886,
				"LUT as Memory": 0,
				"Slice Registers": 24964,
				"Register as Flip Flop": 24964,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"LUT2": 74678,
				"LUT4": 46376,
				"LUT3": 34590,
				"LUT1": 26316,
				"FDCE": 21913,
				"FDRE": 3050,
				"CARRY4": 1014,
				"DSP48E1": 65,
				"LUT6": 16,
				"IBUF": 2,
				"LUT5": 1,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "1xFIR_660xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 660
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170852554,
		"lut": 156034,
		"registers": 26164,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 156034,
				"LUT as Logic": 156034,
				"LUT as Memory": 0,
				"Slice Registers": 26164,
				"Register as Flip Flop": 26164,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"LUT2": 80328,
				"LUT4": 50176,
				"LUT3": 37340,
				"LUT1": 28466,
				"FDCE": 22863,
				"FDRE": 3300,
				"CARRY4": 1014,
				"DSP48E1": 65,
				"LUT6": 16,
				"IBUF": 2,
				"LUT5": 1,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "1xFIR_710xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 710
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 189789334,
		"lut": 170569,
		"registers": 27364,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 170569,
				"LUT as Logic": 170569,
				"LUT as Memory": 0,
				"Slice Registers": 27364,
				"Register as Flip Flop": 27364,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"LUT2": 85978,
				"LUT4": 53976,
				"LUT3": 40090,
				"LUT1": 30616,
				"FDCE": 23813,
				"FDRE": 3550,
				"CARRY4": 1014,
				"DSP48E1": 65,
				"LUT6": 16,
				"IBUF": 2,
				"LUT5": 1,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "1xFIR_760xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 1,
			"N_B": 760
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 191277735,
		"lut": 182895,
		"registers": 28564,
		"bram": 0,
		"dsp": 65,
		"extra_data": {
			"slices": {
				"Slice LUTs": 182895,
				"LUT as Logic": 182895,
				"LUT as Memory": 0,
				"Slice Registers": 28564,
				"Register as Flip Flop": 28564,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 65,
				"DSP48E1 only": 65
			},
			"primitives": {
				"LUT2": 91628,
				"LUT4": 57776,
				"LUT3": 42840,
				"LUT1": 32766,
				"FDCE": 24763,
				"FDRE": 3800,
				"CARRY4": 1014,
				"DSP48E1": 65,
				"LUT6": 16,
				"IBUF": 2,
				"LUT5": 1,
				"FDPE": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 234356691,
		"lut": 14254,
		"registers": 20750,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 14254,
				"LUT as Logic": 14189,
				"LUT as Memory": 65,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 65,
				"Slice Registers": 20750,
				"Register as Flip Flop": 20750,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"FDCE": 20633,
				"LUT2": 12691,
				"LUT3": 2630,
				"CARRY4": 1988,
				"LUT4": 792,
				"LUT1": 583,
				"DSP48E1": 130,
				"FDRE": 115,
				"SRL16E": 65,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 219106047,
		"lut": 26672,
		"registers": 21950,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 26672,
				"LUT as Logic": 26607,
				"LUT as Memory": 65,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 65,
				"Slice Registers": 21950,
				"Register as Flip Flop": 21950,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"FDCE": 21583,
				"LUT2": 18341,
				"LUT3": 5380,
				"LUT4": 4592,
				"LUT1": 2733,
				"CARRY4": 1988,
				"FDRE": 365,
				"DSP48E1": 130,
				"SRL16E": 65,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 213538330,
		"lut": 38533,
		"registers": 23150,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 38533,
				"LUT as Logic": 38468,
				"LUT as Memory": 65,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 65,
				"Slice Registers": 23150,
				"Register as Flip Flop": 23150,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"LUT2": 23991,
				"FDCE": 22533,
				"LUT4": 8392,
				"LUT3": 8130,
				"LUT1": 4883,
				"CARRY4": 1988,
				"FDRE": 615,
				"DSP48E1": 130,
				"SRL16E": 65,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 196927924,
		"lut": 50170,
		"registers": 24350,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 50170,
				"LUT as Logic": 50105,
				"LUT as Memory": 65,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 65,
				"Slice Registers": 24350,
				"Register as Flip Flop": 24350,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"LUT2": 29641,
				"FDCE": 23483,
				"LUT4": 12192,
				"LUT3": 10880,
				"LUT1": 7033,
				"CARRY4": 1988,
				"FDRE": 865,
				"DSP48E1": 130,
				"SRL16E": 65,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 196270854,
		"lut": 61935,
		"registers": 25550,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 61935,
				"LUT as Logic": 61870,
				"LUT as Memory": 65,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 65,
				"Slice Registers": 25550,
				"Register as Flip Flop": 25550,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"LUT2": 35291,
				"FDCE": 24433,
				"LUT4": 15992,
				"LUT3": 13630,
				"LUT1": 9183,
				"CARRY4": 1988,
				"FDRE": 1115,
				"DSP48E1": 130,
				"SRL16E": 65,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 204582651,
		"lut": 73271,
		"registers": 26750,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 73271,
				"LUT as Logic": 73206,
				"LUT as Memory": 65,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 65,
				"Slice Registers": 26750,
				"Register as Flip Flop": 26750,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"LUT2": 40941,
				"FDCE": 25383,
				"LUT4": 19792,
				"LUT3": 16380,
				"LUT1": 11333,
				"CARRY4": 1988,
				"FDRE": 1365,
				"DSP48E1": 130,
				"SRL16E": 65,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 190150219,
		"lut": 85385,
		"registers": 28088,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 85385,
				"LUT as Logic": 85385,
				"LUT as Memory": 0,
				"Slice Registers": 28088,
				"Register as Flip Flop": 28088,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"LUT2": 46526,
				"FDCE": 26536,
				"LUT4": 23592,
				"LUT3": 19130,
				"LUT1": 13483,
				"CARRY4": 2028,
				"FDRE": 1550,
				"DSP48E1": 130,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 189322226,
		"lut": 96044,
		"registers": 29288,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 96044,
				"LUT as Logic": 96044,
				"LUT as Memory": 0,
				"Slice Registers": 29288,
				"Register as Flip Flop": 29288,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"LUT2": 52176,
				"FDCE": 27486,
				"LUT4": 27392,
				"LUT3": 21880,
				"LUT1": 15633,
				"CARRY4": 2028,
				"FDRE": 1800,
				"DSP48E1": 130,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 195579894,
		"lut": 107646,
		"registers": 30488,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 107646,
				"LUT as Logic": 107646,
				"LUT as Memory": 0,
				"Slice Registers": 30488,
				"Register as Flip Flop": 30488,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"LUT2": 57826,
				"LUT4": 31192,
				"FDCE": 28436,
				"LUT3": 24630,
				"LUT1": 17783,
				"FDRE": 2050,
				"CARRY4": 2028,
				"DSP48E1": 130,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 196850394,
		"lut": 118313,
		"registers": 31688,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 118313,
				"LUT as Logic": 118313,
				"LUT as Memory": 0,
				"Slice Registers": 31688,
				"Register as Flip Flop": 31688,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"LUT2": 63476,
				"LUT4": 34992,
				"FDCE": 29386,
				"LUT3": 27380,
				"LUT1": 19933,
				"FDRE": 2300,
				"CARRY4": 2028,
				"DSP48E1": 130,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 183755972,
		"lut": 128324,
		"registers": 32888,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 128324,
				"LUT as Logic": 128324,
				"LUT as Memory": 0,
				"Slice Registers": 32888,
				"Register as Flip Flop": 32888,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"LUT2": 69126,
				"LUT4": 38792,
				"FDCE": 30336,
				"LUT3": 30130,
				"LUT1": 22083,
				"FDRE": 2550,
				"CARRY4": 2028,
				"DSP48E1": 130,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_560xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 560
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 177147919,
		"lut": 142102,
		"registers": 34088,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 142102,
				"LUT as Logic": 142102,
				"LUT as Memory": 0,
				"Slice Registers": 34088,
				"Register as Flip Flop": 34088,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"LUT2": 74776,
				"LUT4": 42592,
				"LUT3": 32880,
				"FDCE": 31286,
				"LUT1": 24233,
				"FDRE": 2800,
				"CARRY4": 2028,
				"DSP48E1": 130,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_610xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 610
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 175530981,
		"lut": 151390,
		"registers": 35288,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 151390,
				"LUT as Logic": 151390,
				"LUT as Memory": 0,
				"Slice Registers": 35288,
				"Register as Flip Flop": 35288,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"LUT2": 80426,
				"LUT4": 46392,
				"LUT3": 35630,
				"FDCE": 32236,
				"LUT1": 26383,
				"FDRE": 3050,
				"CARRY4": 2028,
				"DSP48E1": 130,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_660xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 660
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 176056338,
		"lut": 162178,
		"registers": 36488,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 162178,
				"LUT as Logic": 162178,
				"LUT as Memory": 0,
				"Slice Registers": 36488,
				"Register as Flip Flop": 36488,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"LUT2": 86076,
				"LUT4": 50192,
				"LUT3": 38380,
				"FDCE": 33186,
				"LUT1": 28533,
				"FDRE": 3300,
				"CARRY4": 2028,
				"DSP48E1": 130,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_710xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 710
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 189897455,
		"lut": 175229,
		"registers": 37688,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 175229,
				"LUT as Logic": 175229,
				"LUT as Memory": 0,
				"Slice Registers": 37688,
				"Register as Flip Flop": 37688,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"LUT2": 91726,
				"LUT4": 53992,
				"LUT3": 41130,
				"FDCE": 34136,
				"LUT1": 30683,
				"FDRE": 3550,
				"CARRY4": 2028,
				"DSP48E1": 130,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "2xFIR_760xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 2,
			"N_B": 760
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 191828122,
		"lut": 188252,
		"registers": 38888,
		"bram": 0,
		"dsp": 130,
		"extra_data": {
			"slices": {
				"Slice LUTs": 188252,
				"LUT as Logic": 188252,
				"LUT as Memory": 0,
				"Slice Registers": 38888,
				"Register as Flip Flop": 38888,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 130,
				"DSP48E1 only": 130
			},
			"primitives": {
				"LUT2": 97376,
				"LUT4": 57792,
				"LUT3": 43880,
				"FDCE": 35086,
				"LUT1": 32833,
				"FDRE": 3800,
				"CARRY4": 2028,
				"DSP48E1": 130,
				"LUT6": 32,
				"LUT5": 2,
				"IBUF": 2,
				"FDPE": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 226705962,
		"lut": 20117,
		"registers": 30997,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 20117,
				"LUT as Logic": 20019,
				"LUT as Memory": 98,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 98,
				"Slice Registers": 30997,
				"Register as Flip Flop": 30997,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"FDCE": 30846,
				"LUT2": 18472,
				"LUT3": 3670,
				"CARRY4": 2982,
				"LUT4": 808,
				"LUT1": 650,
				"DSP48E1": 195,
				"FDRE": 148,
				"SRL16E": 98,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 212811236,
		"lut": 32452,
		"registers": 32197,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 32452,
				"LUT as Logic": 32354,
				"LUT as Memory": 98,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 98,
				"Slice Registers": 32197,
				"Register as Flip Flop": 32197,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"FDCE": 31796,
				"LUT2": 24122,
				"LUT3": 6420,
				"LUT4": 4608,
				"CARRY4": 2982,
				"LUT1": 2800,
				"FDRE": 398,
				"DSP48E1": 195,
				"SRL16E": 98,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 208246564,
		"lut": 44222,
		"registers": 33397,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 44222,
				"LUT as Logic": 44124,
				"LUT as Memory": 98,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 98,
				"Slice Registers": 33397,
				"Register as Flip Flop": 33397,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"FDCE": 32746,
				"LUT2": 29772,
				"LUT3": 9170,
				"LUT4": 8408,
				"LUT1": 4950,
				"CARRY4": 2982,
				"FDRE": 648,
				"DSP48E1": 195,
				"SRL16E": 98,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 212359312,
		"lut": 56584,
		"registers": 34597,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 56584,
				"LUT as Logic": 56486,
				"LUT as Memory": 98,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 98,
				"Slice Registers": 34597,
				"Register as Flip Flop": 34597,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"LUT2": 35422,
				"FDCE": 33696,
				"LUT4": 12208,
				"LUT3": 11920,
				"LUT1": 7100,
				"CARRY4": 2982,
				"FDRE": 898,
				"DSP48E1": 195,
				"SRL16E": 98,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 199680511,
		"lut": 66663,
		"registers": 35797,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 66663,
				"LUT as Logic": 66565,
				"LUT as Memory": 98,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 98,
				"Slice Registers": 35797,
				"Register as Flip Flop": 35797,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"LUT2": 41072,
				"FDCE": 34646,
				"LUT4": 16008,
				"LUT3": 14670,
				"LUT1": 9250,
				"CARRY4": 2982,
				"FDRE": 1148,
				"DSP48E1": 195,
				"SRL16E": 98,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 195963159,
		"lut": 79158,
		"registers": 37212,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 79158,
				"LUT as Logic": 79158,
				"LUT as Memory": 0,
				"Slice Registers": 37212,
				"Register as Flip Flop": 37212,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"LUT2": 46624,
				"FDCE": 35909,
				"LUT4": 19808,
				"LUT3": 17420,
				"LUT1": 11400,
				"CARRY4": 3042,
				"FDRE": 1300,
				"DSP48E1": 195,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 193124759,
		"lut": 90834,
		"registers": 38412,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 90834,
				"LUT as Logic": 90834,
				"LUT as Memory": 0,
				"Slice Registers": 38412,
				"Register as Flip Flop": 38412,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"LUT2": 52274,
				"FDCE": 36859,
				"LUT4": 23608,
				"LUT3": 20170,
				"LUT1": 13550,
				"CARRY4": 3042,
				"FDRE": 1550,
				"DSP48E1": 195,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 189322226,
		"lut": 101701,
		"registers": 39612,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 101701,
				"LUT as Logic": 101701,
				"LUT as Memory": 0,
				"Slice Registers": 39612,
				"Register as Flip Flop": 39612,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"LUT2": 57924,
				"FDCE": 37809,
				"LUT4": 27408,
				"LUT3": 22920,
				"LUT1": 15700,
				"CARRY4": 3042,
				"FDRE": 1800,
				"DSP48E1": 195,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172980453,
		"lut": 111314,
		"registers": 40812,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 111314,
				"LUT as Logic": 111314,
				"LUT as Memory": 0,
				"Slice Registers": 40812,
				"Register as Flip Flop": 40812,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"LUT2": 63574,
				"FDCE": 38759,
				"LUT4": 31208,
				"LUT3": 25670,
				"LUT1": 17850,
				"CARRY4": 3042,
				"FDRE": 2050,
				"DSP48E1": 195,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 178062678,
		"lut": 124127,
		"registers": 42012,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 124127,
				"LUT as Logic": 124127,
				"LUT as Memory": 0,
				"Slice Registers": 42012,
				"Register as Flip Flop": 42012,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"LUT2": 69224,
				"FDCE": 39709,
				"LUT4": 35008,
				"LUT3": 28420,
				"LUT1": 20000,
				"CARRY4": 3042,
				"FDRE": 2300,
				"DSP48E1": 195,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 173943294,
		"lut": 134396,
		"registers": 43212,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 134396,
				"LUT as Logic": 134396,
				"LUT as Memory": 0,
				"Slice Registers": 43212,
				"Register as Flip Flop": 43212,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"LUT2": 74874,
				"FDCE": 40659,
				"LUT4": 38808,
				"LUT3": 31170,
				"LUT1": 22150,
				"CARRY4": 3042,
				"FDRE": 2550,
				"DSP48E1": 195,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_560xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 560
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 174886324,
		"lut": 145584,
		"registers": 44412,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 145584,
				"LUT as Logic": 145584,
				"LUT as Memory": 0,
				"Slice Registers": 44412,
				"Register as Flip Flop": 44412,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"LUT2": 80524,
				"LUT4": 42608,
				"FDCE": 41609,
				"LUT3": 33920,
				"LUT1": 24300,
				"CARRY4": 3042,
				"FDRE": 2800,
				"DSP48E1": 195,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_610xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 610
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 174155347,
		"lut": 156835,
		"registers": 45612,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 156835,
				"LUT as Logic": 156835,
				"LUT as Memory": 0,
				"Slice Registers": 45612,
				"Register as Flip Flop": 45612,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"LUT2": 86174,
				"LUT4": 46408,
				"FDCE": 42559,
				"LUT3": 36670,
				"LUT1": 26450,
				"FDRE": 3050,
				"CARRY4": 3042,
				"DSP48E1": 195,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_660xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 660
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 178412132,
		"lut": 168229,
		"registers": 46812,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 168229,
				"LUT as Logic": 168229,
				"LUT as Memory": 0,
				"Slice Registers": 46812,
				"Register as Flip Flop": 46812,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"LUT2": 91824,
				"LUT4": 50208,
				"FDCE": 43509,
				"LUT3": 39420,
				"LUT1": 28600,
				"FDRE": 3300,
				"CARRY4": 3042,
				"DSP48E1": 195,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_710xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 710
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 174733531,
		"lut": 180104,
		"registers": 48012,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 180104,
				"LUT as Logic": 180104,
				"LUT as Memory": 0,
				"Slice Registers": 48012,
				"Register as Flip Flop": 48012,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"LUT2": 97474,
				"LUT4": 54008,
				"FDCE": 44459,
				"LUT3": 42170,
				"LUT1": 30750,
				"FDRE": 3550,
				"CARRY4": 3042,
				"DSP48E1": 195,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "3xFIR_760xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 3,
			"N_B": 760
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 171408982,
		"lut": 193639,
		"registers": 49212,
		"bram": 0,
		"dsp": 195,
		"extra_data": {
			"slices": {
				"Slice LUTs": 193639,
				"LUT as Logic": 193639,
				"LUT as Memory": 0,
				"Slice Registers": 49212,
				"Register as Flip Flop": 49212,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 195,
				"DSP48E1 only": 195
			},
			"primitives": {
				"LUT2": 103124,
				"LUT4": 57808,
				"FDCE": 45409,
				"LUT3": 44920,
				"LUT1": 32900,
				"FDRE": 3800,
				"CARRY4": 3042,
				"DSP48E1": 195,
				"LUT6": 48,
				"LUT5": 3,
				"FDPE": 3,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 222717149,
		"lut": 25813,
		"registers": 41244,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 25813,
				"LUT as Logic": 25682,
				"LUT as Memory": 131,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 131,
				"Slice Registers": 41244,
				"Register as Flip Flop": 41244,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"FDCE": 41059,
				"LUT2": 24253,
				"LUT3": 4710,
				"CARRY4": 3976,
				"LUT4": 824,
				"LUT1": 717,
				"DSP48E1": 260,
				"FDRE": 181,
				"SRL16E": 131,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 221827862,
		"lut": 38446,
		"registers": 42444,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 38446,
				"LUT as Logic": 38315,
				"LUT as Memory": 131,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 131,
				"Slice Registers": 42444,
				"Register as Flip Flop": 42444,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"FDCE": 42009,
				"LUT2": 29903,
				"LUT3": 7460,
				"LUT4": 4624,
				"CARRY4": 3976,
				"LUT1": 2867,
				"FDRE": 431,
				"DSP48E1": 260,
				"SRL16E": 131,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 200964630,
		"lut": 49461,
		"registers": 43644,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 49461,
				"LUT as Logic": 49330,
				"LUT as Memory": 131,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 131,
				"Slice Registers": 43644,
				"Register as Flip Flop": 43644,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"FDCE": 42959,
				"LUT2": 35553,
				"LUT3": 10210,
				"LUT4": 8424,
				"LUT1": 5017,
				"CARRY4": 3976,
				"FDRE": 681,
				"DSP48E1": 260,
				"SRL16E": 131,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 205634382,
		"lut": 60759,
		"registers": 44844,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 60759,
				"LUT as Logic": 60628,
				"LUT as Memory": 131,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 131,
				"Slice Registers": 44844,
				"Register as Flip Flop": 44844,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"FDCE": 43909,
				"LUT2": 41203,
				"LUT3": 12960,
				"LUT4": 12224,
				"LUT1": 7167,
				"CARRY4": 3976,
				"FDRE": 931,
				"DSP48E1": 260,
				"SRL16E": 131,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 191314329,
		"lut": 72901,
		"registers": 46044,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 72901,
				"LUT as Logic": 72770,
				"LUT as Memory": 131,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 131,
				"Slice Registers": 46044,
				"Register as Flip Flop": 46044,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"LUT2": 46853,
				"FDCE": 44859,
				"LUT4": 16024,
				"LUT3": 15710,
				"LUT1": 9317,
				"CARRY4": 3976,
				"FDRE": 1181,
				"DSP48E1": 260,
				"SRL16E": 131,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 195809673,
		"lut": 84096,
		"registers": 47244,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 84096,
				"LUT as Logic": 83965,
				"LUT as Memory": 131,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 131,
				"Slice Registers": 47244,
				"Register as Flip Flop": 47244,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"LUT2": 52503,
				"FDCE": 45809,
				"LUT4": 19824,
				"LUT3": 18460,
				"LUT1": 11467,
				"CARRY4": 3976,
				"FDRE": 1431,
				"DSP48E1": 260,
				"SRL16E": 131,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 191277735,
		"lut": 96399,
		"registers": 48736,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 96399,
				"LUT as Logic": 96399,
				"LUT as Memory": 0,
				"Slice Registers": 48736,
				"Register as Flip Flop": 48736,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"LUT2": 58022,
				"FDCE": 47182,
				"LUT4": 23624,
				"LUT3": 21210,
				"LUT1": 13617,
				"CARRY4": 4056,
				"FDRE": 1550,
				"DSP48E1": 260,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 187476565,
		"lut": 106423,
		"registers": 49936,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 106423,
				"LUT as Logic": 106423,
				"LUT as Memory": 0,
				"Slice Registers": 49936,
				"Register as Flip Flop": 49936,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"LUT2": 63672,
				"FDCE": 48132,
				"LUT4": 27424,
				"LUT3": 23960,
				"LUT1": 15767,
				"CARRY4": 4056,
				"FDRE": 1800,
				"DSP48E1": 260,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 191681043,
		"lut": 117897,
		"registers": 51136,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 117897,
				"LUT as Logic": 117897,
				"LUT as Memory": 0,
				"Slice Registers": 51136,
				"Register as Flip Flop": 51136,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"LUT2": 69322,
				"FDCE": 49082,
				"LUT4": 31224,
				"LUT3": 26710,
				"LUT1": 17917,
				"CARRY4": 4056,
				"FDRE": 2050,
				"DSP48E1": 260,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 191828122,
		"lut": 130982,
		"registers": 52336,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 130982,
				"LUT as Logic": 130982,
				"LUT as Memory": 0,
				"Slice Registers": 52336,
				"Register as Flip Flop": 52336,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"LUT2": 74972,
				"FDCE": 50032,
				"LUT4": 35024,
				"LUT3": 29460,
				"LUT1": 20067,
				"CARRY4": 4056,
				"FDRE": 2300,
				"DSP48E1": 260,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 173340267,
		"lut": 139492,
		"registers": 53536,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 139492,
				"LUT as Logic": 139492,
				"LUT as Memory": 0,
				"Slice Registers": 53536,
				"Register as Flip Flop": 53536,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"LUT2": 80622,
				"FDCE": 50982,
				"LUT4": 38824,
				"LUT3": 32210,
				"LUT1": 22217,
				"CARRY4": 4056,
				"FDRE": 2550,
				"DSP48E1": 260,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_560xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 560
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 173943294,
		"lut": 151172,
		"registers": 54736,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 151172,
				"LUT as Logic": 151172,
				"LUT as Memory": 0,
				"Slice Registers": 54736,
				"Register as Flip Flop": 54736,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"LUT2": 86272,
				"FDCE": 51932,
				"LUT4": 42624,
				"LUT3": 34960,
				"LUT1": 24367,
				"CARRY4": 4056,
				"FDRE": 2800,
				"DSP48E1": 260,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_610xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 610
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 177116543,
		"lut": 165280,
		"registers": 55936,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 165280,
				"LUT as Logic": 165280,
				"LUT as Memory": 0,
				"Slice Registers": 55936,
				"Register as Flip Flop": 55936,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"LUT2": 91922,
				"FDCE": 52882,
				"LUT4": 46424,
				"LUT3": 37710,
				"LUT1": 26517,
				"CARRY4": 4056,
				"FDRE": 3050,
				"DSP48E1": 260,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_660xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 660
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 168833361,
		"lut": 174699,
		"registers": 57136,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 174699,
				"LUT as Logic": 174699,
				"LUT as Memory": 0,
				"Slice Registers": 57136,
				"Register as Flip Flop": 57136,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"LUT2": 97572,
				"FDCE": 53832,
				"LUT4": 50224,
				"LUT3": 40460,
				"LUT1": 28667,
				"CARRY4": 4056,
				"FDRE": 3300,
				"DSP48E1": 260,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_710xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 710
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 173852573,
		"lut": 187228,
		"registers": 58336,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 187228,
				"LUT as Logic": 187228,
				"LUT as Memory": 0,
				"Slice Registers": 58336,
				"Register as Flip Flop": 58336,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"LUT2": 103222,
				"FDCE": 54782,
				"LUT4": 54024,
				"LUT3": 43210,
				"LUT1": 30817,
				"CARRY4": 4056,
				"FDRE": 3550,
				"DSP48E1": 260,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "4xFIR_760xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 4,
			"N_B": 760
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 173130194,
		"lut": 195151,
		"registers": 59536,
		"bram": 0,
		"dsp": 260,
		"extra_data": {
			"slices": {
				"Slice LUTs": 195151,
				"LUT as Logic": 195151,
				"LUT as Memory": 0,
				"Slice Registers": 59536,
				"Register as Flip Flop": 59536,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 260,
				"DSP48E1 only": 260
			},
			"primitives": {
				"LUT2": 108872,
				"LUT4": 57824,
				"FDCE": 55732,
				"LUT3": 45960,
				"LUT1": 32967,
				"CARRY4": 4056,
				"FDRE": 3800,
				"DSP48E1": 260,
				"LUT6": 64,
				"LUT5": 4,
				"FDPE": 4,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 220070423,
		"lut": 31664,
		"registers": 51491,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 31664,
				"LUT as Logic": 31500,
				"LUT as Memory": 164,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 164,
				"Slice Registers": 51491,
				"Register as Flip Flop": 51491,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"FDCE": 51272,
				"LUT2": 30034,
				"LUT3": 5750,
				"CARRY4": 4970,
				"LUT4": 840,
				"LUT1": 784,
				"DSP48E1": 325,
				"FDRE": 214,
				"SRL16E": 164,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 220458554,
		"lut": 44068,
		"registers": 52691,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 44068,
				"LUT as Logic": 43904,
				"LUT as Memory": 164,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 164,
				"Slice Registers": 52691,
				"Register as Flip Flop": 52691,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"FDCE": 52222,
				"LUT2": 35684,
				"LUT3": 8500,
				"CARRY4": 4970,
				"LUT4": 4640,
				"LUT1": 2934,
				"FDRE": 464,
				"DSP48E1": 325,
				"SRL16E": 164,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 210039908,
		"lut": 56038,
		"registers": 53891,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 56038,
				"LUT as Logic": 55874,
				"LUT as Memory": 164,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 164,
				"Slice Registers": 53891,
				"Register as Flip Flop": 53891,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"FDCE": 53172,
				"LUT2": 41334,
				"LUT3": 11250,
				"LUT4": 8440,
				"LUT1": 5084,
				"CARRY4": 4970,
				"FDRE": 714,
				"DSP48E1": 325,
				"SRL16E": 164,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 193535901,
		"lut": 66564,
		"registers": 55091,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 66564,
				"LUT as Logic": 66400,
				"LUT as Memory": 164,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 164,
				"Slice Registers": 55091,
				"Register as Flip Flop": 55091,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"FDCE": 54122,
				"LUT2": 46984,
				"LUT3": 14000,
				"LUT4": 12240,
				"LUT1": 7234,
				"CARRY4": 4970,
				"FDRE": 964,
				"DSP48E1": 325,
				"SRL16E": 164,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 174733531,
		"lut": 77626,
		"registers": 56291,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 77626,
				"LUT as Logic": 77462,
				"LUT as Memory": 164,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 164,
				"Slice Registers": 56291,
				"Register as Flip Flop": 56291,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"FDCE": 55072,
				"LUT2": 52634,
				"LUT3": 16750,
				"LUT4": 16040,
				"LUT1": 9384,
				"CARRY4": 4970,
				"FDRE": 1214,
				"DSP48E1": 325,
				"SRL16E": 164,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 201126307,
		"lut": 90126,
		"registers": 57491,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 90126,
				"LUT as Logic": 89962,
				"LUT as Memory": 164,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 164,
				"Slice Registers": 57491,
				"Register as Flip Flop": 57491,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"LUT2": 58284,
				"FDCE": 56022,
				"LUT4": 19840,
				"LUT3": 19500,
				"LUT1": 11534,
				"CARRY4": 4970,
				"FDRE": 1464,
				"DSP48E1": 325,
				"SRL16E": 164,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 198059022,
		"lut": 102625,
		"registers": 59060,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 102625,
				"LUT as Logic": 102625,
				"LUT as Memory": 0,
				"Slice Registers": 59060,
				"Register as Flip Flop": 59060,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"LUT2": 63770,
				"FDCE": 57505,
				"LUT4": 23640,
				"LUT3": 22250,
				"LUT1": 13684,
				"CARRY4": 5070,
				"FDRE": 1550,
				"DSP48E1": 325,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 197823937,
		"lut": 113191,
		"registers": 60260,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 113191,
				"LUT as Logic": 113191,
				"LUT as Memory": 0,
				"Slice Registers": 60260,
				"Register as Flip Flop": 60260,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"LUT2": 69420,
				"FDCE": 58455,
				"LUT4": 27440,
				"LUT3": 25000,
				"LUT1": 15834,
				"CARRY4": 5070,
				"FDRE": 1800,
				"DSP48E1": 325,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 194174757,
		"lut": 123584,
		"registers": 61460,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 123584,
				"LUT as Logic": 123584,
				"LUT as Memory": 0,
				"Slice Registers": 61460,
				"Register as Flip Flop": 61460,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"LUT2": 75070,
				"FDCE": 59405,
				"LUT4": 31240,
				"LUT3": 27750,
				"LUT1": 17984,
				"CARRY4": 5070,
				"FDRE": 2050,
				"DSP48E1": 325,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 194666148,
		"lut": 134646,
		"registers": 62660,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 134646,
				"LUT as Logic": 134646,
				"LUT as Memory": 0,
				"Slice Registers": 62660,
				"Register as Flip Flop": 62660,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"LUT2": 80720,
				"FDCE": 60355,
				"LUT4": 35040,
				"LUT3": 30500,
				"LUT1": 20134,
				"CARRY4": 5070,
				"FDRE": 2300,
				"DSP48E1": 325,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 168208579,
		"lut": 145417,
		"registers": 63860,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 145417,
				"LUT as Logic": 145417,
				"LUT as Memory": 0,
				"Slice Registers": 63860,
				"Register as Flip Flop": 63860,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"LUT2": 86370,
				"FDCE": 61305,
				"LUT4": 38840,
				"LUT3": 33250,
				"LUT1": 22284,
				"CARRY4": 5070,
				"FDRE": 2550,
				"DSP48E1": 325,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_560xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 560
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 177525297,
		"lut": 156387,
		"registers": 65060,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 156387,
				"LUT as Logic": 156387,
				"LUT as Memory": 0,
				"Slice Registers": 65060,
				"Register as Flip Flop": 65060,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"LUT2": 92020,
				"FDCE": 62255,
				"LUT4": 42640,
				"LUT3": 36000,
				"LUT1": 24434,
				"CARRY4": 5070,
				"FDRE": 2800,
				"DSP48E1": 325,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_610xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 610
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170794193,
		"lut": 166145,
		"registers": 66260,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 166145,
				"LUT as Logic": 166145,
				"LUT as Memory": 0,
				"Slice Registers": 66260,
				"Register as Flip Flop": 66260,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"LUT2": 97670,
				"FDCE": 63205,
				"LUT4": 46440,
				"LUT3": 38750,
				"LUT1": 26584,
				"CARRY4": 5070,
				"FDRE": 3050,
				"DSP48E1": 325,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_660xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 660
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 174337517,
		"lut": 178885,
		"registers": 67460,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 178885,
				"LUT as Logic": 178885,
				"LUT as Memory": 0,
				"Slice Registers": 67460,
				"Register as Flip Flop": 67460,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"LUT2": 103320,
				"FDCE": 64155,
				"LUT4": 50240,
				"LUT3": 41500,
				"LUT1": 28734,
				"CARRY4": 5070,
				"FDRE": 3300,
				"DSP48E1": 325,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_710xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 710
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172354361,
		"lut": 190018,
		"registers": 68660,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 190018,
				"LUT as Logic": 190018,
				"LUT as Memory": 0,
				"Slice Registers": 68660,
				"Register as Flip Flop": 68660,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"LUT2": 108970,
				"FDCE": 65105,
				"LUT4": 54040,
				"LUT3": 44250,
				"LUT1": 30884,
				"CARRY4": 5070,
				"FDRE": 3550,
				"DSP48E1": 325,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "5xFIR_760xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 5,
			"N_B": 760
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170415815,
		"lut": 197756,
		"registers": 69860,
		"bram": 0,
		"dsp": 325,
		"extra_data": {
			"slices": {
				"Slice LUTs": 197756,
				"LUT as Logic": 197756,
				"LUT as Memory": 0,
				"Slice Registers": 69860,
				"Register as Flip Flop": 69860,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 325,
				"DSP48E1 only": 325
			},
			"primitives": {
				"LUT2": 114620,
				"FDCE": 66055,
				"LUT4": 57840,
				"LUT3": 47000,
				"LUT1": 33034,
				"CARRY4": 5070,
				"FDRE": 3800,
				"DSP48E1": 325,
				"LUT6": 80,
				"LUT5": 5,
				"FDPE": 5,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 226449275,
		"lut": 37513,
		"registers": 61738,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 37513,
				"LUT as Logic": 37316,
				"LUT as Memory": 197,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 197,
				"Slice Registers": 61738,
				"Register as Flip Flop": 61738,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"FDCE": 61485,
				"LUT2": 35815,
				"LUT3": 6790,
				"CARRY4": 5964,
				"LUT4": 856,
				"LUT1": 851,
				"DSP48E1": 390,
				"FDRE": 247,
				"SRL16E": 197,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 218388294,
		"lut": 49439,
		"registers": 62938,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 49439,
				"LUT as Logic": 49242,
				"LUT as Memory": 197,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 197,
				"Slice Registers": 62938,
				"Register as Flip Flop": 62938,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"FDCE": 62435,
				"LUT2": 41465,
				"LUT3": 9540,
				"CARRY4": 5964,
				"LUT4": 4656,
				"LUT1": 3001,
				"FDRE": 497,
				"DSP48E1": 390,
				"SRL16E": 197,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 204708291,
		"lut": 61357,
		"registers": 64138,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 61357,
				"LUT as Logic": 61160,
				"LUT as Memory": 197,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 197,
				"Slice Registers": 64138,
				"Register as Flip Flop": 64138,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"FDCE": 63385,
				"LUT2": 47115,
				"LUT3": 12290,
				"LUT4": 8456,
				"CARRY4": 5964,
				"LUT1": 5151,
				"FDRE": 747,
				"DSP48E1": 390,
				"SRL16E": 197,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 192975685,
		"lut": 72756,
		"registers": 65338,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 72756,
				"LUT as Logic": 72559,
				"LUT as Memory": 197,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 197,
				"Slice Registers": 65338,
				"Register as Flip Flop": 65338,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"FDCE": 64335,
				"LUT2": 52765,
				"LUT3": 15040,
				"LUT4": 12256,
				"LUT1": 7301,
				"CARRY4": 5964,
				"FDRE": 997,
				"DSP48E1": 390,
				"SRL16E": 197,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 189358076,
		"lut": 83707,
		"registers": 66538,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 83707,
				"LUT as Logic": 83510,
				"LUT as Memory": 197,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 197,
				"Slice Registers": 66538,
				"Register as Flip Flop": 66538,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"FDCE": 65285,
				"LUT2": 58415,
				"LUT3": 17790,
				"LUT4": 16056,
				"LUT1": 9451,
				"CARRY4": 5964,
				"FDRE": 1247,
				"DSP48E1": 390,
				"SRL16E": 197,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 194061712,
		"lut": 95369,
		"registers": 67738,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 95369,
				"LUT as Logic": 95172,
				"LUT as Memory": 197,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 197,
				"Slice Registers": 67738,
				"Register as Flip Flop": 67738,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"FDCE": 66235,
				"LUT2": 64065,
				"LUT3": 20540,
				"LUT4": 19856,
				"LUT1": 11601,
				"CARRY4": 5964,
				"FDRE": 1497,
				"DSP48E1": 390,
				"SRL16E": 197,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 183621006,
		"lut": 106812,
		"registers": 69384,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 106812,
				"LUT as Logic": 106812,
				"LUT as Memory": 0,
				"Slice Registers": 69384,
				"Register as Flip Flop": 69384,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"LUT2": 69518,
				"FDCE": 67828,
				"LUT4": 23656,
				"LUT3": 23290,
				"LUT1": 13751,
				"CARRY4": 6084,
				"FDRE": 1550,
				"DSP48E1": 390,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 177210704,
		"lut": 118128,
		"registers": 70584,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 118128,
				"LUT as Logic": 118128,
				"LUT as Memory": 0,
				"Slice Registers": 70584,
				"Register as Flip Flop": 70584,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"LUT2": 75168,
				"FDCE": 68778,
				"LUT4": 27456,
				"LUT3": 26040,
				"LUT1": 15901,
				"CARRY4": 6084,
				"FDRE": 1800,
				"DSP48E1": 390,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 176304654,
		"lut": 128590,
		"registers": 71784,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 128590,
				"LUT as Logic": 128590,
				"LUT as Memory": 0,
				"Slice Registers": 71784,
				"Register as Flip Flop": 71784,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"LUT2": 80818,
				"FDCE": 69728,
				"LUT4": 31256,
				"LUT3": 28790,
				"LUT1": 18051,
				"CARRY4": 6084,
				"FDRE": 2050,
				"DSP48E1": 390,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 177841010,
		"lut": 138887,
		"registers": 72984,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 138887,
				"LUT as Logic": 138887,
				"LUT as Memory": 0,
				"Slice Registers": 72984,
				"Register as Flip Flop": 72984,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"LUT2": 86468,
				"FDCE": 70678,
				"LUT4": 35056,
				"LUT3": 31540,
				"LUT1": 20201,
				"CARRY4": 6084,
				"FDRE": 2300,
				"DSP48E1": 390,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 169147497,
		"lut": 151477,
		"registers": 74184,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 151477,
				"LUT as Logic": 151477,
				"LUT as Memory": 0,
				"Slice Registers": 74184,
				"Register as Flip Flop": 74184,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"LUT2": 92118,
				"FDCE": 71628,
				"LUT4": 38856,
				"LUT3": 34290,
				"LUT1": 22351,
				"CARRY4": 6084,
				"FDRE": 2550,
				"DSP48E1": 390,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_560xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 560
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172860847,
		"lut": 161477,
		"registers": 75384,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 161477,
				"LUT as Logic": 161477,
				"LUT as Memory": 0,
				"Slice Registers": 75384,
				"Register as Flip Flop": 75384,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"LUT2": 97768,
				"FDCE": 72578,
				"LUT4": 42656,
				"LUT3": 37040,
				"LUT1": 24501,
				"CARRY4": 6084,
				"FDRE": 2800,
				"DSP48E1": 390,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_610xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 610
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170096955,
		"lut": 173248,
		"registers": 76584,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 173248,
				"LUT as Logic": 173248,
				"LUT as Memory": 0,
				"Slice Registers": 76584,
				"Register as Flip Flop": 76584,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"LUT2": 103418,
				"FDCE": 73528,
				"LUT4": 46456,
				"LUT3": 39790,
				"LUT1": 26651,
				"CARRY4": 6084,
				"FDRE": 3050,
				"DSP48E1": 390,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_660xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 660
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170940171,
		"lut": 184854,
		"registers": 77784,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 184854,
				"LUT as Logic": 184854,
				"LUT as Memory": 0,
				"Slice Registers": 77784,
				"Register as Flip Flop": 77784,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"LUT2": 109068,
				"FDCE": 74478,
				"LUT4": 50256,
				"LUT3": 42540,
				"LUT1": 28801,
				"CARRY4": 6084,
				"FDRE": 3300,
				"DSP48E1": 390,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_710xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 710
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 175592625,
		"lut": 195936,
		"registers": 78984,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 195936,
				"LUT as Logic": 195936,
				"LUT as Memory": 0,
				"Slice Registers": 78984,
				"Register as Flip Flop": 78984,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"LUT2": 114718,
				"FDCE": 75428,
				"LUT4": 54056,
				"LUT3": 45290,
				"LUT1": 30951,
				"CARRY4": 6084,
				"FDRE": 3550,
				"DSP48E1": 390,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "6xFIR_760xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 6,
			"N_B": 760
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 168605631,
		"lut": 200089,
		"registers": 80184,
		"bram": 0,
		"dsp": 390,
		"extra_data": {
			"slices": {
				"Slice LUTs": 200089,
				"LUT as Logic": 200089,
				"LUT as Memory": 0,
				"Slice Registers": 80184,
				"Register as Flip Flop": 80184,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 390,
				"DSP48E1 only": 390
			},
			"primitives": {
				"LUT2": 120368,
				"FDCE": 76378,
				"LUT4": 57856,
				"LUT3": 48040,
				"LUT1": 33101,
				"CARRY4": 6084,
				"FDRE": 3800,
				"DSP48E1": 390,
				"LUT6": 96,
				"LUT5": 6,
				"FDPE": 6,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "7xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 7,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 222123501,
		"lut": 43345,
		"registers": 71985,
		"bram": 0,
		"dsp": 455,
		"extra_data": {
			"slices": {
				"Slice LUTs": 43345,
				"LUT as Logic": 43115,
				"LUT as Memory": 230,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 230,
				"Slice Registers": 71985,
				"Register as Flip Flop": 71985,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 455,
				"DSP48E1 only": 455
			},
			"primitives": {
				"FDCE": 71698,
				"LUT2": 41596,
				"LUT3": 7830,
				"CARRY4": 6958,
				"LUT1": 918,
				"LUT4": 872,
				"DSP48E1": 455,
				"FDRE": 280,
				"SRL16E": 230,
				"LUT6": 112,
				"LUT5": 7,
				"FDPE": 7,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "7xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 7,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 218722660,
		"lut": 55544,
		"registers": 73185,
		"bram": 0,
		"dsp": 455,
		"extra_data": {
			"slices": {
				"Slice LUTs": 55544,
				"LUT as Logic": 55314,
				"LUT as Memory": 230,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 230,
				"Slice Registers": 73185,
				"Register as Flip Flop": 73185,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 455,
				"DSP48E1 only": 455
			},
			"primitives": {
				"FDCE": 72648,
				"LUT2": 47246,
				"LUT3": 10580,
				"CARRY4": 6958,
				"LUT4": 4672,
				"LUT1": 3068,
				"FDRE": 530,
				"DSP48E1": 455,
				"SRL16E": 230,
				"LUT6": 112,
				"LUT5": 7,
				"FDPE": 7,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "7xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 7,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 200762899,
		"lut": 66611,
		"registers": 74385,
		"bram": 0,
		"dsp": 455,
		"extra_data": {
			"slices": {
				"Slice LUTs": 66611,
				"LUT as Logic": 66381,
				"LUT as Memory": 230,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 230,
				"Slice Registers": 74385,
				"Register as Flip Flop": 74385,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 455,
				"DSP48E1 only": 455
			},
			"primitives": {
				"FDCE": 73598,
				"LUT2": 52896,
				"LUT3": 13330,
				"LUT4": 8472,
				"CARRY4": 6958,
				"LUT1": 5218,
				"FDRE": 780,
				"DSP48E1": 455,
				"SRL16E": 230,
				"LUT6": 112,
				"LUT5": 7,
				"FDPE": 7,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "7xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 7,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 179115171,
		"lut": 77351,
		"registers": 75585,
		"bram": 0,
		"dsp": 455,
		"extra_data": {
			"slices": {
				"Slice LUTs": 77351,
				"LUT as Logic": 77121,
				"LUT as Memory": 230,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 230,
				"Slice Registers": 75585,
				"Register as Flip Flop": 75585,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 455,
				"DSP48E1 only": 455
			},
			"primitives": {
				"FDCE": 74548,
				"LUT2": 58546,
				"LUT3": 16080,
				"LUT4": 12272,
				"LUT1": 7368,
				"CARRY4": 6958,
				"FDRE": 1030,
				"DSP48E1": 455,
				"SRL16E": 230,
				"LUT6": 112,
				"LUT5": 7,
				"FDPE": 7,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "7xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 7,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 192233756,
		"lut": 89130,
		"registers": 76785,
		"bram": 0,
		"dsp": 455,
		"extra_data": {
			"slices": {
				"Slice LUTs": 89130,
				"LUT as Logic": 88900,
				"LUT as Memory": 230,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 230,
				"Slice Registers": 76785,
				"Register as Flip Flop": 76785,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 455,
				"DSP48E1 only": 455
			},
			"primitives": {
				"FDCE": 75498,
				"LUT2": 64196,
				"LUT3": 18830,
				"LUT4": 16072,
				"LUT1": 9518,
				"CARRY4": 6958,
				"FDRE": 1280,
				"DSP48E1": 455,
				"SRL16E": 230,
				"LUT6": 112,
				"LUT5": 7,
				"FDPE": 7,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "7xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 7,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 181159420,
		"lut": 100660,
		"registers": 77985,
		"bram": 0,
		"dsp": 455,
		"extra_data": {
			"slices": {
				"Slice LUTs": 100660,
				"LUT as Logic": 100430,
				"LUT as Memory": 230,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 230,
				"Slice Registers": 77985,
				"Register as Flip Flop": 77985,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 455,
				"DSP48E1 only": 455
			},
			"primitives": {
				"FDCE": 76448,
				"LUT2": 69846,
				"LUT3": 21580,
				"LUT4": 19872,
				"LUT1": 11668,
				"CARRY4": 6958,
				"FDRE": 1530,
				"DSP48E1": 455,
				"SRL16E": 230,
				"LUT6": 112,
				"LUT5": 7,
				"FDPE": 7,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "7xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 7,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 196889151,
		"lut": 111379,
		"registers": 79708,
		"bram": 0,
		"dsp": 455,
		"extra_data": {
			"slices": {
				"Slice LUTs": 111379,
				"LUT as Logic": 111379,
				"LUT as Memory": 0,
				"Slice Registers": 79708,
				"Register as Flip Flop": 79708,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 455,
				"DSP48E1 only": 455
			},
			"primitives": {
				"FDCE": 78151,
				"LUT2": 75266,
				"LUT3": 24330,
				"LUT4": 23672,
				"LUT1": 13818,
				"CARRY4": 7098,
				"FDRE": 1550,
				"DSP48E1": 455,
				"LUT6": 112,
				"LUT5": 7,
				"FDPE": 7,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "7xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 7,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170910955,
		"lut": 122782,
		"registers": 80908,
		"bram": 0,
		"dsp": 455,
		"extra_data": {
			"slices": {
				"Slice LUTs": 122782,
				"LUT as Logic": 122782,
				"LUT as Memory": 0,
				"Slice Registers": 80908,
				"Register as Flip Flop": 80908,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 455,
				"DSP48E1 only": 455
			},
			"primitives": {
				"LUT2": 80916,
				"FDCE": 79101,
				"LUT4": 27472,
				"LUT3": 27080,
				"LUT1": 15968,
				"CARRY4": 7098,
				"FDRE": 1800,
				"DSP48E1": 455,
				"LUT6": 112,
				"LUT5": 7,
				"FDPE": 7,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "7xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 7,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 171791788,
		"lut": 134443,
		"registers": 82108,
		"bram": 0,
		"dsp": 455,
		"extra_data": {
			"slices": {
				"Slice LUTs": 134443,
				"LUT as Logic": 134443,
				"LUT as Memory": 0,
				"Slice Registers": 82108,
				"Register as Flip Flop": 82108,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 455,
				"DSP48E1 only": 455
			},
			"primitives": {
				"LUT2": 86566,
				"FDCE": 80051,
				"LUT4": 31272,
				"LUT3": 29830,
				"LUT1": 18118,
				"CARRY4": 7098,
				"FDRE": 2050,
				"DSP48E1": 455,
				"LUT6": 112,
				"LUT5": 7,
				"FDPE": 7,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "7xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 7,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 178316690,
		"lut": 145266,
		"registers": 83308,
		"bram": 0,
		"dsp": 455,
		"extra_data": {
			"slices": {
				"Slice LUTs": 145266,
				"LUT as Logic": 145266,
				"LUT as Memory": 0,
				"Slice Registers": 83308,
				"Register as Flip Flop": 83308,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 455,
				"DSP48E1 only": 455
			},
			"primitives": {
				"LUT2": 92216,
				"FDCE": 81001,
				"LUT4": 35072,
				"LUT3": 32580,
				"LUT1": 20268,
				"CARRY4": 7098,
				"FDRE": 2300,
				"DSP48E1": 455,
				"LUT6": 112,
				"LUT5": 7,
				"FDPE": 7,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "7xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 7,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 167757088,
		"lut": 155394,
		"registers": 84508,
		"bram": 0,
		"dsp": 455,
		"extra_data": {
			"slices": {
				"Slice LUTs": 155394,
				"LUT as Logic": 155394,
				"LUT as Memory": 0,
				"Slice Registers": 84508,
				"Register as Flip Flop": 84508,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 455,
				"DSP48E1 only": 455
			},
			"primitives": {
				"LUT2": 97866,
				"FDCE": 81951,
				"LUT4": 38872,
				"LUT3": 35330,
				"LUT1": 22418,
				"CARRY4": 7098,
				"FDRE": 2550,
				"DSP48E1": 455,
				"LUT6": 112,
				"LUT5": 7,
				"FDPE": 7,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "7xFIR_560xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 7,
			"N_B": 560
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 168378515,
		"lut": 167203,
		"registers": 85708,
		"bram": 0,
		"dsp": 455,
		"extra_data": {
			"slices": {
				"Slice LUTs": 167203,
				"LUT as Logic": 167203,
				"LUT as Memory": 0,
				"Slice Registers": 85708,
				"Register as Flip Flop": 85708,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 455,
				"DSP48E1 only": 455
			},
			"primitives": {
				"LUT2": 103516,
				"FDCE": 82901,
				"LUT4": 42672,
				"LUT3": 38080,
				"LUT1": 24568,
				"CARRY4": 7098,
				"FDRE": 2800,
				"DSP48E1": 455,
				"LUT6": 112,
				"LUT5": 7,
				"FDPE": 7,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "7xFIR_610xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 7,
			"N_B": 610
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 169606513,
		"lut": 179139,
		"registers": 86908,
		"bram": 0,
		"dsp": 455,
		"extra_data": {
			"slices": {
				"Slice LUTs": 179139,
				"LUT as Logic": 179139,
				"LUT as Memory": 0,
				"Slice Registers": 86908,
				"Register as Flip Flop": 86908,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 455,
				"DSP48E1 only": 455
			},
			"primitives": {
				"LUT2": 109166,
				"FDCE": 83851,
				"LUT4": 46472,
				"LUT3": 40830,
				"LUT1": 26718,
				"CARRY4": 7098,
				"FDRE": 3050,
				"DSP48E1": 455,
				"LUT6": 112,
				"LUT5": 7,
				"FDPE": 7,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "7xFIR_660xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 7,
			"N_B": 660
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 173731758,
		"lut": 189655,
		"registers": 88108,
		"bram": 0,
		"dsp": 455,
		"extra_data": {
			"slices": {
				"Slice LUTs": 189655,
				"LUT as Logic": 189655,
				"LUT as Memory": 0,
				"Slice Registers": 88108,
				"Register as Flip Flop": 88108,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 455,
				"DSP48E1 only": 455
			},
			"primitives": {
				"LUT2": 114816,
				"FDCE": 84801,
				"LUT4": 50272,
				"LUT3": 43580,
				"LUT1": 28868,
				"CARRY4": 7098,
				"FDRE": 3300,
				"DSP48E1": 455,
				"LUT6": 112,
				"LUT5": 7,
				"FDPE": 7,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "7xFIR_710xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 7,
			"N_B": 710
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 171497170,
		"lut": 198778,
		"registers": 89308,
		"bram": 0,
		"dsp": 455,
		"extra_data": {
			"slices": {
				"Slice LUTs": 198778,
				"LUT as Logic": 198778,
				"LUT as Memory": 0,
				"Slice Registers": 89308,
				"Register as Flip Flop": 89308,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 455,
				"DSP48E1 only": 455
			},
			"primitives": {
				"LUT2": 120466,
				"FDCE": 85751,
				"LUT4": 54072,
				"LUT3": 46330,
				"LUT1": 31018,
				"CARRY4": 7098,
				"FDRE": 3550,
				"DSP48E1": 455,
				"LUT6": 112,
				"LUT5": 7,
				"FDPE": 7,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "8xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 8,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 224014337,
		"lut": 49160,
		"registers": 82232,
		"bram": 0,
		"dsp": 520,
		"extra_data": {
			"slices": {
				"Slice LUTs": 49160,
				"LUT as Logic": 48897,
				"LUT as Memory": 263,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 263,
				"Slice Registers": 82232,
				"Register as Flip Flop": 82232,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 520,
				"DSP48E1 only": 520
			},
			"primitives": {
				"FDCE": 81911,
				"LUT2": 47377,
				"LUT3": 8870,
				"CARRY4": 7952,
				"LUT1": 985,
				"LUT4": 888,
				"DSP48E1": 520,
				"FDRE": 313,
				"SRL16E": 263,
				"LUT6": 128,
				"LUT5": 8,
				"FDPE": 8,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "8xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 8,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 222172850,
		"lut": 61106,
		"registers": 83432,
		"bram": 0,
		"dsp": 520,
		"extra_data": {
			"slices": {
				"Slice LUTs": 61106,
				"LUT as Logic": 60843,
				"LUT as Memory": 263,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 263,
				"Slice Registers": 83432,
				"Register as Flip Flop": 83432,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 520,
				"DSP48E1 only": 520
			},
			"primitives": {
				"FDCE": 82861,
				"LUT2": 53027,
				"LUT3": 11620,
				"CARRY4": 7952,
				"LUT4": 4688,
				"LUT1": 3135,
				"FDRE": 563,
				"DSP48E1": 520,
				"SRL16E": 263,
				"LUT6": 128,
				"LUT5": 8,
				"FDPE": 8,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "8xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 8,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 209030100,
		"lut": 73073,
		"registers": 84632,
		"bram": 0,
		"dsp": 520,
		"extra_data": {
			"slices": {
				"Slice LUTs": 73073,
				"LUT as Logic": 72810,
				"LUT as Memory": 263,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 263,
				"Slice Registers": 84632,
				"Register as Flip Flop": 84632,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 520,
				"DSP48E1 only": 520
			},
			"primitives": {
				"FDCE": 83811,
				"LUT2": 58677,
				"LUT3": 14370,
				"LUT4": 8488,
				"CARRY4": 7952,
				"LUT1": 5285,
				"FDRE": 813,
				"DSP48E1": 520,
				"SRL16E": 263,
				"LUT6": 128,
				"LUT5": 8,
				"FDPE": 8,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "8xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 8,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 202593193,
		"lut": 84036,
		"registers": 85832,
		"bram": 0,
		"dsp": 520,
		"extra_data": {
			"slices": {
				"Slice LUTs": 84036,
				"LUT as Logic": 83773,
				"LUT as Memory": 263,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 263,
				"Slice Registers": 85832,
				"Register as Flip Flop": 85832,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 520,
				"DSP48E1 only": 520
			},
			"primitives": {
				"FDCE": 84761,
				"LUT2": 64327,
				"LUT3": 17120,
				"LUT4": 12288,
				"CARRY4": 7952,
				"LUT1": 7435,
				"FDRE": 1063,
				"DSP48E1": 520,
				"SRL16E": 263,
				"LUT6": 128,
				"LUT5": 8,
				"FDPE": 8,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "8xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 8,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 176366843,
		"lut": 95351,
		"registers": 87032,
		"bram": 0,
		"dsp": 520,
		"extra_data": {
			"slices": {
				"Slice LUTs": 95351,
				"LUT as Logic": 95088,
				"LUT as Memory": 263,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 263,
				"Slice Registers": 87032,
				"Register as Flip Flop": 87032,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 520,
				"DSP48E1 only": 520
			},
			"primitives": {
				"FDCE": 85711,
				"LUT2": 69977,
				"LUT3": 19870,
				"LUT4": 16088,
				"LUT1": 9585,
				"CARRY4": 7952,
				"FDRE": 1313,
				"DSP48E1": 520,
				"SRL16E": 263,
				"LUT6": 128,
				"LUT5": 8,
				"FDPE": 8,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "8xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 8,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 174550532,
		"lut": 105619,
		"registers": 88232,
		"bram": 0,
		"dsp": 520,
		"extra_data": {
			"slices": {
				"Slice LUTs": 105619,
				"LUT as Logic": 105356,
				"LUT as Memory": 263,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 263,
				"Slice Registers": 88232,
				"Register as Flip Flop": 88232,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 520,
				"DSP48E1 only": 520
			},
			"primitives": {
				"FDCE": 86661,
				"LUT2": 75627,
				"LUT3": 22620,
				"LUT4": 19888,
				"LUT1": 11735,
				"CARRY4": 7952,
				"FDRE": 1563,
				"DSP48E1": 520,
				"SRL16E": 263,
				"LUT6": 128,
				"LUT5": 8,
				"FDPE": 8,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "8xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 8,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 177116543,
		"lut": 116412,
		"registers": 90032,
		"bram": 0,
		"dsp": 520,
		"extra_data": {
			"slices": {
				"Slice LUTs": 116412,
				"LUT as Logic": 116412,
				"LUT as Memory": 0,
				"Slice Registers": 90032,
				"Register as Flip Flop": 90032,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 520,
				"DSP48E1 only": 520
			},
			"primitives": {
				"FDCE": 88474,
				"LUT2": 81014,
				"LUT3": 25370,
				"LUT4": 23688,
				"LUT1": 13885,
				"CARRY4": 8112,
				"FDRE": 1550,
				"DSP48E1": 520,
				"LUT6": 128,
				"LUT5": 8,
				"FDPE": 8,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "8xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 8,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 174428746,
		"lut": 127439,
		"registers": 91232,
		"bram": 0,
		"dsp": 520,
		"extra_data": {
			"slices": {
				"Slice LUTs": 127439,
				"LUT as Logic": 127439,
				"LUT as Memory": 0,
				"Slice Registers": 91232,
				"Register as Flip Flop": 91232,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 520,
				"DSP48E1 only": 520
			},
			"primitives": {
				"FDCE": 89424,
				"LUT2": 86664,
				"LUT3": 28120,
				"LUT4": 27488,
				"LUT1": 16035,
				"CARRY4": 8112,
				"FDRE": 1800,
				"DSP48E1": 520,
				"LUT6": 128,
				"LUT5": 8,
				"FDPE": 8,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "8xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 8,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 174246384,
		"lut": 139182,
		"registers": 92432,
		"bram": 0,
		"dsp": 520,
		"extra_data": {
			"slices": {
				"Slice LUTs": 139182,
				"LUT as Logic": 139182,
				"LUT as Memory": 0,
				"Slice Registers": 92432,
				"Register as Flip Flop": 92432,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 520,
				"DSP48E1 only": 520
			},
			"primitives": {
				"LUT2": 92314,
				"FDCE": 90374,
				"LUT4": 31288,
				"LUT3": 30870,
				"LUT1": 18185,
				"CARRY4": 8112,
				"FDRE": 2050,
				"DSP48E1": 520,
				"LUT6": 128,
				"LUT5": 8,
				"FDPE": 8,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "8xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 8,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 163078930,
		"lut": 150292,
		"registers": 93632,
		"bram": 0,
		"dsp": 520,
		"extra_data": {
			"slices": {
				"Slice LUTs": 150292,
				"LUT as Logic": 150292,
				"LUT as Memory": 0,
				"Slice Registers": 93632,
				"Register as Flip Flop": 93632,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 520,
				"DSP48E1 only": 520
			},
			"primitives": {
				"LUT2": 97964,
				"FDCE": 91324,
				"LUT4": 35088,
				"LUT3": 33620,
				"LUT1": 20335,
				"CARRY4": 8112,
				"FDRE": 2300,
				"DSP48E1": 520,
				"LUT6": 128,
				"LUT5": 8,
				"FDPE": 8,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "8xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 8,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172592337,
		"lut": 161442,
		"registers": 94832,
		"bram": 0,
		"dsp": 520,
		"extra_data": {
			"slices": {
				"Slice LUTs": 161442,
				"LUT as Logic": 161442,
				"LUT as Memory": 0,
				"Slice Registers": 94832,
				"Register as Flip Flop": 94832,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 520,
				"DSP48E1 only": 520
			},
			"primitives": {
				"LUT2": 103614,
				"FDCE": 92274,
				"LUT4": 38888,
				"LUT3": 36370,
				"LUT1": 22485,
				"CARRY4": 8112,
				"FDRE": 2550,
				"DSP48E1": 520,
				"LUT6": 128,
				"LUT5": 8,
				"FDPE": 8,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "8xFIR_560xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 8,
			"N_B": 560
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 165125495,
		"lut": 173879,
		"registers": 96032,
		"bram": 0,
		"dsp": 520,
		"extra_data": {
			"slices": {
				"Slice LUTs": 173879,
				"LUT as Logic": 173879,
				"LUT as Memory": 0,
				"Slice Registers": 96032,
				"Register as Flip Flop": 96032,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 520,
				"DSP48E1 only": 520
			},
			"primitives": {
				"LUT2": 109264,
				"FDCE": 93224,
				"LUT4": 42688,
				"LUT3": 39120,
				"LUT1": 24635,
				"CARRY4": 8112,
				"FDRE": 2800,
				"DSP48E1": 520,
				"LUT6": 128,
				"LUT5": 8,
				"FDPE": 8,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "8xFIR_610xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 8,
			"N_B": 610
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 168010753,
		"lut": 183667,
		"registers": 97232,
		"bram": 0,
		"dsp": 520,
		"extra_data": {
			"slices": {
				"Slice LUTs": 183667,
				"LUT as Logic": 183667,
				"LUT as Memory": 0,
				"Slice Registers": 97232,
				"Register as Flip Flop": 97232,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 520,
				"DSP48E1 only": 520
			},
			"primitives": {
				"LUT2": 114914,
				"FDCE": 94174,
				"LUT4": 46488,
				"LUT3": 41870,
				"LUT1": 26785,
				"CARRY4": 8112,
				"FDRE": 3050,
				"DSP48E1": 520,
				"LUT6": 128,
				"LUT5": 8,
				"FDPE": 8,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "8xFIR_660xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 8,
			"N_B": 660
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 168491997,
		"lut": 194936,
		"registers": 98432,
		"bram": 0,
		"dsp": 520,
		"extra_data": {
			"slices": {
				"Slice LUTs": 194936,
				"LUT as Logic": 194936,
				"LUT as Memory": 0,
				"Slice Registers": 98432,
				"Register as Flip Flop": 98432,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 520,
				"DSP48E1 only": 520
			},
			"primitives": {
				"LUT2": 120564,
				"FDCE": 95124,
				"LUT4": 50288,
				"LUT3": 44620,
				"LUT1": 28935,
				"CARRY4": 8112,
				"FDRE": 3300,
				"DSP48E1": 520,
				"LUT6": 128,
				"LUT5": 8,
				"FDPE": 8,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "8xFIR_710xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 8,
			"N_B": 710
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172235618,
		"lut": 201381,
		"registers": 99632,
		"bram": 0,
		"dsp": 520,
		"extra_data": {
			"slices": {
				"Slice LUTs": 201381,
				"LUT as Logic": 201381,
				"LUT as Memory": 0,
				"Slice Registers": 99632,
				"Register as Flip Flop": 99632,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 520,
				"DSP48E1 only": 520
			},
			"primitives": {
				"LUT2": 126214,
				"FDCE": 96074,
				"LUT4": 54088,
				"LUT3": 47370,
				"LUT1": 31085,
				"CARRY4": 8112,
				"FDRE": 3550,
				"DSP48E1": 520,
				"LUT6": 128,
				"LUT5": 8,
				"FDPE": 8,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "9xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 9,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 226500566,
		"lut": 54970,
		"registers": 92479,
		"bram": 0,
		"dsp": 585,
		"extra_data": {
			"slices": {
				"Slice LUTs": 54970,
				"LUT as Logic": 54674,
				"LUT as Memory": 296,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 296,
				"Slice Registers": 92479,
				"Register as Flip Flop": 92479,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 585,
				"DSP48E1 only": 585
			},
			"primitives": {
				"FDCE": 92124,
				"LUT2": 53158,
				"LUT3": 9910,
				"CARRY4": 8946,
				"LUT1": 1052,
				"LUT4": 904,
				"DSP48E1": 585,
				"FDRE": 346,
				"SRL16E": 296,
				"LUT6": 144,
				"LUT5": 9,
				"FDPE": 9,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "9xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 9,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 206398349,
		"lut": 66864,
		"registers": 93679,
		"bram": 0,
		"dsp": 585,
		"extra_data": {
			"slices": {
				"Slice LUTs": 66864,
				"LUT as Logic": 66568,
				"LUT as Memory": 296,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 296,
				"Slice Registers": 93679,
				"Register as Flip Flop": 93679,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 585,
				"DSP48E1 only": 585
			},
			"primitives": {
				"FDCE": 93074,
				"LUT2": 58808,
				"LUT3": 12660,
				"CARRY4": 8946,
				"LUT4": 4704,
				"LUT1": 3202,
				"FDRE": 596,
				"DSP48E1": 585,
				"SRL16E": 296,
				"LUT6": 144,
				"LUT5": 9,
				"FDPE": 9,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "9xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 9,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 193498452,
		"lut": 77752,
		"registers": 94879,
		"bram": 0,
		"dsp": 585,
		"extra_data": {
			"slices": {
				"Slice LUTs": 77752,
				"LUT as Logic": 77456,
				"LUT as Memory": 296,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 296,
				"Slice Registers": 94879,
				"Register as Flip Flop": 94879,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 585,
				"DSP48E1 only": 585
			},
			"primitives": {
				"FDCE": 94024,
				"LUT2": 64458,
				"LUT3": 15410,
				"CARRY4": 8946,
				"LUT4": 8504,
				"LUT1": 5352,
				"FDRE": 846,
				"DSP48E1": 585,
				"SRL16E": 296,
				"LUT6": 144,
				"LUT5": 9,
				"FDPE": 9,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "9xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 9,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 193610842,
		"lut": 89492,
		"registers": 96079,
		"bram": 0,
		"dsp": 585,
		"extra_data": {
			"slices": {
				"Slice LUTs": 89492,
				"LUT as Logic": 89196,
				"LUT as Memory": 296,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 296,
				"Slice Registers": 96079,
				"Register as Flip Flop": 96079,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 585,
				"DSP48E1 only": 585
			},
			"primitives": {
				"FDCE": 94974,
				"LUT2": 70108,
				"LUT3": 18160,
				"LUT4": 12304,
				"CARRY4": 8946,
				"LUT1": 7502,
				"FDRE": 1096,
				"DSP48E1": 585,
				"SRL16E": 296,
				"LUT6": 144,
				"LUT5": 9,
				"FDPE": 9,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "9xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 9,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 174855744,
		"lut": 99761,
		"registers": 97956,
		"bram": 0,
		"dsp": 585,
		"extra_data": {
			"slices": {
				"Slice LUTs": 99761,
				"LUT as Logic": 99761,
				"LUT as Memory": 0,
				"Slice Registers": 97956,
				"Register as Flip Flop": 97956,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 585,
				"DSP48E1 only": 585
			},
			"primitives": {
				"FDCE": 96897,
				"LUT2": 75462,
				"LUT3": 20910,
				"LUT4": 16104,
				"LUT1": 9652,
				"CARRY4": 9126,
				"FDRE": 1050,
				"DSP48E1": 585,
				"LUT6": 144,
				"LUT5": 9,
				"FDPE": 9,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "9xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 9,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 180018002,
		"lut": 111432,
		"registers": 98479,
		"bram": 0,
		"dsp": 585,
		"extra_data": {
			"slices": {
				"Slice LUTs": 111432,
				"LUT as Logic": 111136,
				"LUT as Memory": 296,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 296,
				"Slice Registers": 98479,
				"Register as Flip Flop": 98479,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 585,
				"DSP48E1 only": 585
			},
			"primitives": {
				"FDCE": 96874,
				"LUT2": 81408,
				"LUT3": 23660,
				"LUT4": 19904,
				"LUT1": 11802,
				"CARRY4": 8946,
				"FDRE": 1596,
				"DSP48E1": 585,
				"SRL16E": 296,
				"LUT6": 144,
				"LUT5": 9,
				"FDPE": 9,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "9xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 9,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 175469381,
		"lut": 123034,
		"registers": 100356,
		"bram": 0,
		"dsp": 585,
		"extra_data": {
			"slices": {
				"Slice LUTs": 123034,
				"LUT as Logic": 123034,
				"LUT as Memory": 0,
				"Slice Registers": 100356,
				"Register as Flip Flop": 100356,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 585,
				"DSP48E1 only": 585
			},
			"primitives": {
				"FDCE": 98797,
				"LUT2": 86762,
				"LUT3": 26410,
				"LUT4": 23704,
				"LUT1": 13952,
				"CARRY4": 9126,
				"FDRE": 1550,
				"DSP48E1": 585,
				"LUT6": 144,
				"LUT5": 9,
				"FDPE": 9,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "9xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 9,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 166444740,
		"lut": 133116,
		"registers": 101556,
		"bram": 0,
		"dsp": 585,
		"extra_data": {
			"slices": {
				"Slice LUTs": 133116,
				"LUT as Logic": 133116,
				"LUT as Memory": 0,
				"Slice Registers": 101556,
				"Register as Flip Flop": 101556,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 585,
				"DSP48E1 only": 585
			},
			"primitives": {
				"FDCE": 99747,
				"LUT2": 92412,
				"LUT3": 29160,
				"LUT4": 27504,
				"LUT1": 16102,
				"CARRY4": 9126,
				"FDRE": 1800,
				"DSP48E1": 585,
				"LUT6": 144,
				"LUT5": 9,
				"FDPE": 9,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "9xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 9,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 171291538,
		"lut": 144092,
		"registers": 102756,
		"bram": 0,
		"dsp": 585,
		"extra_data": {
			"slices": {
				"Slice LUTs": 144092,
				"LUT as Logic": 144092,
				"LUT as Memory": 0,
				"Slice Registers": 102756,
				"Register as Flip Flop": 102756,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 585,
				"DSP48E1 only": 585
			},
			"primitives": {
				"FDCE": 100697,
				"LUT2": 98062,
				"LUT3": 31910,
				"LUT4": 31304,
				"LUT1": 18252,
				"CARRY4": 9126,
				"FDRE": 2050,
				"DSP48E1": 585,
				"LUT6": 144,
				"LUT5": 9,
				"FDPE": 9,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "9xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 9,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 179147259,
		"lut": 155594,
		"registers": 103956,
		"bram": 0,
		"dsp": 585,
		"extra_data": {
			"slices": {
				"Slice LUTs": 155594,
				"LUT as Logic": 155594,
				"LUT as Memory": 0,
				"Slice Registers": 103956,
				"Register as Flip Flop": 103956,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 585,
				"DSP48E1 only": 585
			},
			"primitives": {
				"LUT2": 103712,
				"FDCE": 101647,
				"LUT4": 35104,
				"LUT3": 34660,
				"LUT1": 20402,
				"CARRY4": 9126,
				"FDRE": 2300,
				"DSP48E1": 585,
				"LUT6": 144,
				"LUT5": 9,
				"FDPE": 9,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "9xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 9,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172622130,
		"lut": 167345,
		"registers": 105156,
		"bram": 0,
		"dsp": 585,
		"extra_data": {
			"slices": {
				"Slice LUTs": 167345,
				"LUT as Logic": 167345,
				"LUT as Memory": 0,
				"Slice Registers": 105156,
				"Register as Flip Flop": 105156,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 585,
				"DSP48E1 only": 585
			},
			"primitives": {
				"LUT2": 109362,
				"FDCE": 102597,
				"LUT4": 38904,
				"LUT3": 37410,
				"LUT1": 22552,
				"CARRY4": 9126,
				"FDRE": 2550,
				"DSP48E1": 585,
				"LUT6": 144,
				"LUT5": 9,
				"FDPE": 9,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "9xFIR_560xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 9,
			"N_B": 560
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170735872,
		"lut": 178351,
		"registers": 106356,
		"bram": 0,
		"dsp": 585,
		"extra_data": {
			"slices": {
				"Slice LUTs": 178351,
				"LUT as Logic": 178351,
				"LUT as Memory": 0,
				"Slice Registers": 106356,
				"Register as Flip Flop": 106356,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 585,
				"DSP48E1 only": 585
			},
			"primitives": {
				"LUT2": 115012,
				"FDCE": 103547,
				"LUT4": 42704,
				"LUT3": 40160,
				"LUT1": 24702,
				"CARRY4": 9126,
				"FDRE": 2800,
				"DSP48E1": 585,
				"LUT6": 144,
				"LUT5": 9,
				"FDPE": 9,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "9xFIR_610xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 9,
			"N_B": 610
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 169176112,
		"lut": 189584,
		"registers": 107556,
		"bram": 0,
		"dsp": 585,
		"extra_data": {
			"slices": {
				"Slice LUTs": 189584,
				"LUT as Logic": 189584,
				"LUT as Memory": 0,
				"Slice Registers": 107556,
				"Register as Flip Flop": 107556,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 585,
				"DSP48E1 only": 585
			},
			"primitives": {
				"LUT2": 120662,
				"FDCE": 104497,
				"LUT4": 46504,
				"LUT3": 42910,
				"LUT1": 26852,
				"CARRY4": 9126,
				"FDRE": 3050,
				"DSP48E1": 585,
				"LUT6": 144,
				"LUT5": 9,
				"FDPE": 9,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "9xFIR_660xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 9,
			"N_B": 660
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 171673820,
		"lut": 198963,
		"registers": 108756,
		"bram": 0,
		"dsp": 585,
		"extra_data": {
			"slices": {
				"Slice LUTs": 198963,
				"LUT as Logic": 198963,
				"LUT as Memory": 0,
				"Slice Registers": 108756,
				"Register as Flip Flop": 108756,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 585,
				"DSP48E1 only": 585
			},
			"primitives": {
				"LUT2": 126312,
				"FDCE": 105447,
				"LUT4": 50304,
				"LUT3": 45660,
				"LUT1": 29002,
				"CARRY4": 9126,
				"FDRE": 3300,
				"DSP48E1": 585,
				"LUT6": 144,
				"LUT5": 9,
				"FDPE": 9,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "10xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 10,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 219490781,
		"lut": 60769,
		"registers": 102726,
		"bram": 0,
		"dsp": 650,
		"extra_data": {
			"slices": {
				"Slice LUTs": 60769,
				"LUT as Logic": 60440,
				"LUT as Memory": 329,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 329,
				"Slice Registers": 102726,
				"Register as Flip Flop": 102726,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 650,
				"DSP48E1 only": 650
			},
			"primitives": {
				"FDCE": 102337,
				"LUT2": 58939,
				"LUT3": 10950,
				"CARRY4": 9940,
				"LUT1": 1119,
				"LUT4": 920,
				"DSP48E1": 650,
				"FDRE": 379,
				"SRL16E": 329,
				"LUT6": 160,
				"LUT5": 10,
				"FDPE": 10,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "10xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 10,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 213812273,
		"lut": 72706,
		"registers": 103926,
		"bram": 0,
		"dsp": 650,
		"extra_data": {
			"slices": {
				"Slice LUTs": 72706,
				"LUT as Logic": 72377,
				"LUT as Memory": 329,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 329,
				"Slice Registers": 103926,
				"Register as Flip Flop": 103926,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 650,
				"DSP48E1 only": 650
			},
			"primitives": {
				"FDCE": 103287,
				"LUT2": 64589,
				"LUT3": 13700,
				"CARRY4": 9940,
				"LUT4": 4720,
				"LUT1": 3269,
				"DSP48E1": 650,
				"FDRE": 629,
				"SRL16E": 329,
				"LUT6": 160,
				"LUT5": 10,
				"FDPE": 10,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "10xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 10,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 191460846,
		"lut": 84010,
		"registers": 105126,
		"bram": 0,
		"dsp": 650,
		"extra_data": {
			"slices": {
				"Slice LUTs": 84010,
				"LUT as Logic": 83681,
				"LUT as Memory": 329,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 329,
				"Slice Registers": 105126,
				"Register as Flip Flop": 105126,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 650,
				"DSP48E1 only": 650
			},
			"primitives": {
				"FDCE": 104237,
				"LUT2": 70239,
				"LUT3": 16450,
				"CARRY4": 9940,
				"LUT4": 8520,
				"LUT1": 5419,
				"FDRE": 879,
				"DSP48E1": 650,
				"SRL16E": 329,
				"LUT6": 160,
				"LUT5": 10,
				"FDPE": 10,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "10xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 10,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 179307872,
		"lut": 95336,
		"registers": 106326,
		"bram": 0,
		"dsp": 650,
		"extra_data": {
			"slices": {
				"Slice LUTs": 95336,
				"LUT as Logic": 95007,
				"LUT as Memory": 329,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 329,
				"Slice Registers": 106326,
				"Register as Flip Flop": 106326,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 650,
				"DSP48E1 only": 650
			},
			"primitives": {
				"FDCE": 105187,
				"LUT2": 75889,
				"LUT3": 19200,
				"LUT4": 12320,
				"CARRY4": 9940,
				"LUT1": 7569,
				"FDRE": 1129,
				"DSP48E1": 650,
				"SRL16E": 329,
				"LUT6": 160,
				"LUT5": 10,
				"FDPE": 10,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "10xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 10,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 177904287,
		"lut": 105982,
		"registers": 107526,
		"bram": 0,
		"dsp": 650,
		"extra_data": {
			"slices": {
				"Slice LUTs": 105982,
				"LUT as Logic": 105653,
				"LUT as Memory": 329,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 329,
				"Slice Registers": 107526,
				"Register as Flip Flop": 107526,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 650,
				"DSP48E1 only": 650
			},
			"primitives": {
				"FDCE": 106137,
				"LUT2": 81539,
				"LUT3": 21950,
				"LUT4": 16120,
				"CARRY4": 9940,
				"LUT1": 9719,
				"FDRE": 1379,
				"DSP48E1": 650,
				"SRL16E": 329,
				"LUT6": 160,
				"LUT5": 10,
				"FDPE": 10,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "10xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 10,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 174764069,
		"lut": 117267,
		"registers": 108726,
		"bram": 0,
		"dsp": 650,
		"extra_data": {
			"slices": {
				"Slice LUTs": 117267,
				"LUT as Logic": 116938,
				"LUT as Memory": 329,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 329,
				"Slice Registers": 108726,
				"Register as Flip Flop": 108726,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 650,
				"DSP48E1 only": 650
			},
			"primitives": {
				"FDCE": 107087,
				"LUT2": 87189,
				"LUT3": 24700,
				"LUT4": 19920,
				"LUT1": 11869,
				"CARRY4": 9940,
				"FDRE": 1629,
				"DSP48E1": 650,
				"SRL16E": 329,
				"LUT6": 160,
				"LUT5": 10,
				"FDPE": 10,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "10xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 10,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 175438596,
		"lut": 127737,
		"registers": 110680,
		"bram": 0,
		"dsp": 650,
		"extra_data": {
			"slices": {
				"Slice LUTs": 127737,
				"LUT as Logic": 127737,
				"LUT as Memory": 0,
				"Slice Registers": 110680,
				"Register as Flip Flop": 110680,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 650,
				"DSP48E1 only": 650
			},
			"primitives": {
				"FDCE": 109120,
				"LUT2": 92510,
				"LUT3": 27450,
				"LUT4": 23720,
				"LUT1": 14019,
				"CARRY4": 10140,
				"FDRE": 1550,
				"DSP48E1": 650,
				"LUT6": 160,
				"LUT5": 10,
				"FDPE": 10,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "10xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 10,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170706726,
		"lut": 138804,
		"registers": 111880,
		"bram": 0,
		"dsp": 650,
		"extra_data": {
			"slices": {
				"Slice LUTs": 138804,
				"LUT as Logic": 138804,
				"LUT as Memory": 0,
				"Slice Registers": 111880,
				"Register as Flip Flop": 111880,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 650,
				"DSP48E1 only": 650
			},
			"primitives": {
				"FDCE": 110070,
				"LUT2": 98160,
				"LUT3": 30200,
				"LUT4": 27520,
				"LUT1": 16169,
				"CARRY4": 10140,
				"FDRE": 1800,
				"DSP48E1": 650,
				"LUT6": 160,
				"LUT5": 10,
				"FDPE": 10,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "10xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 10,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 176740898,
		"lut": 150113,
		"registers": 113080,
		"bram": 0,
		"dsp": 650,
		"extra_data": {
			"slices": {
				"Slice LUTs": 150113,
				"LUT as Logic": 150113,
				"LUT as Memory": 0,
				"Slice Registers": 113080,
				"Register as Flip Flop": 113080,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 650,
				"DSP48E1 only": 650
			},
			"primitives": {
				"FDCE": 111020,
				"LUT2": 103810,
				"LUT3": 32950,
				"LUT4": 31320,
				"LUT1": 18319,
				"CARRY4": 10140,
				"FDRE": 2050,
				"DSP48E1": 650,
				"LUT6": 160,
				"LUT5": 10,
				"FDPE": 10,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "10xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 10,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 174155347,
		"lut": 161164,
		"registers": 114280,
		"bram": 0,
		"dsp": 650,
		"extra_data": {
			"slices": {
				"Slice LUTs": 161164,
				"LUT as Logic": 161164,
				"LUT as Memory": 0,
				"Slice Registers": 114280,
				"Register as Flip Flop": 114280,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 650,
				"DSP48E1 only": 650
			},
			"primitives": {
				"FDCE": 111970,
				"LUT2": 109460,
				"LUT3": 35700,
				"LUT4": 35120,
				"LUT1": 20469,
				"CARRY4": 10140,
				"FDRE": 2300,
				"DSP48E1": 650,
				"LUT6": 160,
				"LUT5": 10,
				"FDPE": 10,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "10xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 10,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172057811,
		"lut": 172747,
		"registers": 115480,
		"bram": 0,
		"dsp": 650,
		"extra_data": {
			"slices": {
				"Slice LUTs": 172747,
				"LUT as Logic": 172747,
				"LUT as Memory": 0,
				"Slice Registers": 115480,
				"Register as Flip Flop": 115480,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 650,
				"DSP48E1 only": 650
			},
			"primitives": {
				"LUT2": 115110,
				"FDCE": 112920,
				"LUT4": 38920,
				"LUT3": 38450,
				"LUT1": 22619,
				"CARRY4": 10140,
				"FDRE": 2550,
				"DSP48E1": 650,
				"LUT6": 160,
				"LUT5": 10,
				"FDPE": 10,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "10xFIR_560xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 10,
			"N_B": 560
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 165645188,
		"lut": 184311,
		"registers": 116680,
		"bram": 0,
		"dsp": 650,
		"extra_data": {
			"slices": {
				"Slice LUTs": 184311,
				"LUT as Logic": 184311,
				"LUT as Memory": 0,
				"Slice Registers": 116680,
				"Register as Flip Flop": 116680,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 650,
				"DSP48E1 only": 650
			},
			"primitives": {
				"LUT2": 120760,
				"FDCE": 113870,
				"LUT4": 42720,
				"LUT3": 41200,
				"LUT1": 24769,
				"CARRY4": 10140,
				"FDRE": 2800,
				"DSP48E1": 650,
				"LUT6": 160,
				"LUT5": 10,
				"FDPE": 10,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "10xFIR_610xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 10,
			"N_B": 610
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 173370319,
		"lut": 195023,
		"registers": 117880,
		"bram": 0,
		"dsp": 650,
		"extra_data": {
			"slices": {
				"Slice LUTs": 195023,
				"LUT as Logic": 195023,
				"LUT as Memory": 0,
				"Slice Registers": 117880,
				"Register as Flip Flop": 117880,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 650,
				"DSP48E1 only": 650
			},
			"primitives": {
				"LUT2": 126410,
				"FDCE": 114820,
				"LUT4": 46520,
				"LUT3": 43950,
				"LUT1": 26919,
				"CARRY4": 10140,
				"FDRE": 3050,
				"DSP48E1": 650,
				"LUT6": 160,
				"LUT5": 10,
				"FDPE": 10,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "10xFIR_660xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 10,
			"N_B": 660
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 171762281,
		"lut": 202939,
		"registers": 119080,
		"bram": 0,
		"dsp": 650,
		"extra_data": {
			"slices": {
				"Slice LUTs": 202939,
				"LUT as Logic": 202939,
				"LUT as Memory": 0,
				"Slice Registers": 119080,
				"Register as Flip Flop": 119080,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 650,
				"DSP48E1 only": 650
			},
			"primitives": {
				"LUT2": 132060,
				"FDCE": 115770,
				"LUT4": 50320,
				"LUT3": 46700,
				"LUT1": 29069,
				"CARRY4": 10140,
				"FDRE": 3300,
				"DSP48E1": 650,
				"LUT6": 160,
				"LUT5": 10,
				"FDPE": 10,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "11xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 11,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 226295542,
		"lut": 66668,
		"registers": 112973,
		"bram": 0,
		"dsp": 715,
		"extra_data": {
			"slices": {
				"Slice LUTs": 66668,
				"LUT as Logic": 66306,
				"LUT as Memory": 362,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 362,
				"Slice Registers": 112973,
				"Register as Flip Flop": 112973,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 715,
				"DSP48E1 only": 715
			},
			"primitives": {
				"FDCE": 112550,
				"LUT2": 64720,
				"LUT3": 11990,
				"CARRY4": 10934,
				"LUT1": 1186,
				"LUT4": 936,
				"DSP48E1": 715,
				"FDRE": 412,
				"SRL16E": 362,
				"LUT6": 176,
				"LUT5": 11,
				"FDPE": 11,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "11xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 11,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 217770035,
		"lut": 78817,
		"registers": 114173,
		"bram": 0,
		"dsp": 715,
		"extra_data": {
			"slices": {
				"Slice LUTs": 78817,
				"LUT as Logic": 78455,
				"LUT as Memory": 362,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 362,
				"Slice Registers": 114173,
				"Register as Flip Flop": 114173,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 715,
				"DSP48E1 only": 715
			},
			"primitives": {
				"FDCE": 113500,
				"LUT2": 70370,
				"LUT3": 14740,
				"CARRY4": 10934,
				"LUT4": 4736,
				"LUT1": 3336,
				"DSP48E1": 715,
				"FDRE": 662,
				"SRL16E": 362,
				"LUT6": 176,
				"LUT5": 11,
				"FDPE": 11,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "11xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 11,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 204582651,
		"lut": 90208,
		"registers": 115373,
		"bram": 0,
		"dsp": 715,
		"extra_data": {
			"slices": {
				"Slice LUTs": 90208,
				"LUT as Logic": 89846,
				"LUT as Memory": 362,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 362,
				"Slice Registers": 115373,
				"Register as Flip Flop": 115373,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 715,
				"DSP48E1 only": 715
			},
			"primitives": {
				"FDCE": 114450,
				"LUT2": 76020,
				"LUT3": 17490,
				"CARRY4": 10934,
				"LUT4": 8536,
				"LUT1": 5486,
				"FDRE": 912,
				"DSP48E1": 715,
				"SRL16E": 362,
				"LUT6": 176,
				"LUT5": 11,
				"FDPE": 11,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "11xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 11,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 182748538,
		"lut": 101133,
		"registers": 116573,
		"bram": 0,
		"dsp": 715,
		"extra_data": {
			"slices": {
				"Slice LUTs": 101133,
				"LUT as Logic": 100771,
				"LUT as Memory": 362,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 362,
				"Slice Registers": 116573,
				"Register as Flip Flop": 116573,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 715,
				"DSP48E1 only": 715
			},
			"primitives": {
				"FDCE": 115400,
				"LUT2": 81670,
				"LUT3": 20240,
				"LUT4": 12336,
				"CARRY4": 10934,
				"LUT1": 7636,
				"FDRE": 1162,
				"DSP48E1": 715,
				"SRL16E": 362,
				"LUT6": 176,
				"LUT5": 11,
				"FDPE": 11,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "11xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 11,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 179694519,
		"lut": 111811,
		"registers": 117773,
		"bram": 0,
		"dsp": 715,
		"extra_data": {
			"slices": {
				"Slice LUTs": 111811,
				"LUT as Logic": 111449,
				"LUT as Memory": 362,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 362,
				"Slice Registers": 117773,
				"Register as Flip Flop": 117773,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 715,
				"DSP48E1 only": 715
			},
			"primitives": {
				"FDCE": 116350,
				"LUT2": 87320,
				"LUT3": 22990,
				"LUT4": 16136,
				"CARRY4": 10934,
				"LUT1": 9786,
				"FDRE": 1412,
				"DSP48E1": 715,
				"SRL16E": 362,
				"LUT6": 176,
				"LUT5": 11,
				"FDPE": 11,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "11xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 11,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170881750,
		"lut": 123306,
		"registers": 118973,
		"bram": 0,
		"dsp": 715,
		"extra_data": {
			"slices": {
				"Slice LUTs": 123306,
				"LUT as Logic": 122944,
				"LUT as Memory": 362,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 362,
				"Slice Registers": 118973,
				"Register as Flip Flop": 118973,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 715,
				"DSP48E1 only": 715
			},
			"primitives": {
				"FDCE": 117300,
				"LUT2": 92970,
				"LUT3": 25740,
				"LUT4": 19936,
				"LUT1": 11936,
				"CARRY4": 10934,
				"FDRE": 1662,
				"DSP48E1": 715,
				"SRL16E": 362,
				"LUT6": 176,
				"LUT5": 11,
				"FDPE": 11,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "11xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 11,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 168321831,
		"lut": 133599,
		"registers": 121004,
		"bram": 0,
		"dsp": 715,
		"extra_data": {
			"slices": {
				"Slice LUTs": 133599,
				"LUT as Logic": 133599,
				"LUT as Memory": 0,
				"Slice Registers": 121004,
				"Register as Flip Flop": 121004,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 715,
				"DSP48E1 only": 715
			},
			"primitives": {
				"FDCE": 119443,
				"LUT2": 98258,
				"LUT3": 28490,
				"LUT4": 23736,
				"LUT1": 14086,
				"CARRY4": 11154,
				"FDRE": 1550,
				"DSP48E1": 715,
				"LUT6": 176,
				"LUT5": 11,
				"FDPE": 11,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "11xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 11,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 176647235,
		"lut": 144725,
		"registers": 122204,
		"bram": 0,
		"dsp": 715,
		"extra_data": {
			"slices": {
				"Slice LUTs": 144725,
				"LUT as Logic": 144725,
				"LUT as Memory": 0,
				"Slice Registers": 122204,
				"Register as Flip Flop": 122204,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 715,
				"DSP48E1 only": 715
			},
			"primitives": {
				"FDCE": 120393,
				"LUT2": 103908,
				"LUT3": 31240,
				"LUT4": 27536,
				"LUT1": 16236,
				"CARRY4": 11154,
				"FDRE": 1800,
				"DSP48E1": 715,
				"LUT6": 176,
				"LUT5": 11,
				"FDPE": 11,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "11xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 11,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170735872,
		"lut": 155713,
		"registers": 123404,
		"bram": 0,
		"dsp": 715,
		"extra_data": {
			"slices": {
				"Slice LUTs": 155713,
				"LUT as Logic": 155713,
				"LUT as Memory": 0,
				"Slice Registers": 123404,
				"Register as Flip Flop": 123404,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 715,
				"DSP48E1 only": 715
			},
			"primitives": {
				"FDCE": 121343,
				"LUT2": 109558,
				"LUT3": 33990,
				"LUT4": 31336,
				"LUT1": 18386,
				"CARRY4": 11154,
				"FDRE": 2050,
				"DSP48E1": 715,
				"LUT6": 176,
				"LUT5": 11,
				"FDPE": 11,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "11xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 11,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 176304654,
		"lut": 167218,
		"registers": 124604,
		"bram": 0,
		"dsp": 715,
		"extra_data": {
			"slices": {
				"Slice LUTs": 167218,
				"LUT as Logic": 167218,
				"LUT as Memory": 0,
				"Slice Registers": 124604,
				"Register as Flip Flop": 124604,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 715,
				"DSP48E1 only": 715
			},
			"primitives": {
				"FDCE": 122293,
				"LUT2": 115208,
				"LUT3": 36740,
				"LUT4": 35136,
				"LUT1": 20536,
				"CARRY4": 11154,
				"FDRE": 2300,
				"DSP48E1": 715,
				"LUT6": 176,
				"LUT5": 11,
				"FDPE": 11,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "11xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 11,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172176309,
		"lut": 178116,
		"registers": 125804,
		"bram": 0,
		"dsp": 715,
		"extra_data": {
			"slices": {
				"Slice LUTs": 178116,
				"LUT as Logic": 178116,
				"LUT as Memory": 0,
				"Slice Registers": 125804,
				"Register as Flip Flop": 125804,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 715,
				"DSP48E1 only": 715
			},
			"primitives": {
				"FDCE": 123243,
				"LUT2": 120858,
				"LUT3": 39490,
				"LUT4": 38936,
				"LUT1": 22686,
				"CARRY4": 11154,
				"FDRE": 2550,
				"DSP48E1": 715,
				"LUT6": 176,
				"LUT5": 11,
				"FDPE": 11,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "11xFIR_560xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 11,
			"N_B": 560
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 169952413,
		"lut": 189995,
		"registers": 127004,
		"bram": 0,
		"dsp": 715,
		"extra_data": {
			"slices": {
				"Slice LUTs": 189995,
				"LUT as Logic": 189995,
				"LUT as Memory": 0,
				"Slice Registers": 127004,
				"Register as Flip Flop": 127004,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 715,
				"DSP48E1 only": 715
			},
			"primitives": {
				"LUT2": 126508,
				"FDCE": 124193,
				"LUT4": 42736,
				"LUT3": 42240,
				"LUT1": 24836,
				"CARRY4": 11154,
				"FDRE": 2800,
				"DSP48E1": 715,
				"LUT6": 176,
				"LUT5": 11,
				"FDPE": 11,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "11xFIR_610xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 11,
			"N_B": 610
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170648464,
		"lut": 200514,
		"registers": 128204,
		"bram": 0,
		"dsp": 715,
		"extra_data": {
			"slices": {
				"Slice LUTs": 200514,
				"LUT as Logic": 200514,
				"LUT as Memory": 0,
				"Slice Registers": 128204,
				"Register as Flip Flop": 128204,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 715,
				"DSP48E1 only": 715
			},
			"primitives": {
				"LUT2": 132158,
				"FDCE": 125143,
				"LUT4": 46536,
				"LUT3": 44990,
				"LUT1": 26986,
				"CARRY4": 11154,
				"FDRE": 3050,
				"DSP48E1": 715,
				"LUT6": 176,
				"LUT5": 11,
				"FDPE": 11,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "12xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 12,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 223563604,
		"lut": 72538,
		"registers": 123220,
		"bram": 0,
		"dsp": 780,
		"extra_data": {
			"slices": {
				"Slice LUTs": 72538,
				"LUT as Logic": 72143,
				"LUT as Memory": 395,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 395,
				"Slice Registers": 123220,
				"Register as Flip Flop": 123220,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 780,
				"DSP48E1 only": 780
			},
			"primitives": {
				"FDCE": 122763,
				"LUT2": 70501,
				"LUT3": 13030,
				"CARRY4": 11928,
				"LUT1": 1253,
				"LUT4": 952,
				"DSP48E1": 780,
				"FDRE": 445,
				"SRL16E": 395,
				"LUT6": 192,
				"LUT5": 12,
				"FDPE": 12,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "12xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 12,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 218150087,
		"lut": 84710,
		"registers": 124420,
		"bram": 0,
		"dsp": 780,
		"extra_data": {
			"slices": {
				"Slice LUTs": 84710,
				"LUT as Logic": 84315,
				"LUT as Memory": 395,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 395,
				"Slice Registers": 124420,
				"Register as Flip Flop": 124420,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 780,
				"DSP48E1 only": 780
			},
			"primitives": {
				"FDCE": 123713,
				"LUT2": 76151,
				"LUT3": 15780,
				"CARRY4": 11928,
				"LUT4": 4752,
				"LUT1": 3403,
				"DSP48E1": 780,
				"FDRE": 695,
				"SRL16E": 395,
				"LUT6": 192,
				"LUT5": 12,
				"FDPE": 12,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "12xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 12,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 199880072,
		"lut": 95195,
		"registers": 125620,
		"bram": 0,
		"dsp": 780,
		"extra_data": {
			"slices": {
				"Slice LUTs": 95195,
				"LUT as Logic": 94800,
				"LUT as Memory": 395,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 395,
				"Slice Registers": 125620,
				"Register as Flip Flop": 125620,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 780,
				"DSP48E1 only": 780
			},
			"primitives": {
				"FDCE": 124663,
				"LUT2": 81801,
				"LUT3": 18530,
				"CARRY4": 11928,
				"LUT4": 8552,
				"LUT1": 5553,
				"FDRE": 945,
				"DSP48E1": 780,
				"SRL16E": 395,
				"LUT6": 192,
				"LUT5": 12,
				"FDPE": 12,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "12xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 12,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 176273577,
		"lut": 106814,
		"registers": 126820,
		"bram": 0,
		"dsp": 780,
		"extra_data": {
			"slices": {
				"Slice LUTs": 106814,
				"LUT as Logic": 106419,
				"LUT as Memory": 395,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 395,
				"Slice Registers": 126820,
				"Register as Flip Flop": 126820,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 780,
				"DSP48E1 only": 780
			},
			"primitives": {
				"FDCE": 125613,
				"LUT2": 87451,
				"LUT3": 21280,
				"LUT4": 12352,
				"CARRY4": 11928,
				"LUT1": 7703,
				"FDRE": 1195,
				"DSP48E1": 780,
				"SRL16E": 395,
				"LUT6": 192,
				"LUT5": 12,
				"FDPE": 12,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "12xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 12,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 176366843,
		"lut": 117263,
		"registers": 128020,
		"bram": 0,
		"dsp": 780,
		"extra_data": {
			"slices": {
				"Slice LUTs": 117263,
				"LUT as Logic": 116868,
				"LUT as Memory": 395,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 395,
				"Slice Registers": 128020,
				"Register as Flip Flop": 128020,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 780,
				"DSP48E1 only": 780
			},
			"primitives": {
				"FDCE": 126563,
				"LUT2": 93101,
				"LUT3": 24030,
				"LUT4": 16152,
				"CARRY4": 11928,
				"LUT1": 9853,
				"FDRE": 1445,
				"DSP48E1": 780,
				"SRL16E": 395,
				"LUT6": 192,
				"LUT5": 12,
				"FDPE": 12,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "12xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 12,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 176180409,
		"lut": 128962,
		"registers": 129220,
		"bram": 0,
		"dsp": 780,
		"extra_data": {
			"slices": {
				"Slice LUTs": 128962,
				"LUT as Logic": 128567,
				"LUT as Memory": 395,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 395,
				"Slice Registers": 129220,
				"Register as Flip Flop": 129220,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 780,
				"DSP48E1 only": 780
			},
			"primitives": {
				"FDCE": 127513,
				"LUT2": 98751,
				"LUT3": 26780,
				"LUT4": 19952,
				"LUT1": 12003,
				"CARRY4": 11928,
				"FDRE": 1695,
				"DSP48E1": 780,
				"SRL16E": 395,
				"LUT6": 192,
				"LUT5": 12,
				"FDPE": 12,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "12xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 12,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 175654312,
		"lut": 139002,
		"registers": 131328,
		"bram": 0,
		"dsp": 780,
		"extra_data": {
			"slices": {
				"Slice LUTs": 139002,
				"LUT as Logic": 139002,
				"LUT as Memory": 0,
				"Slice Registers": 131328,
				"Register as Flip Flop": 131328,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 780,
				"DSP48E1 only": 780
			},
			"primitives": {
				"FDCE": 129766,
				"LUT2": 104006,
				"LUT3": 29530,
				"LUT4": 23752,
				"LUT1": 14153,
				"CARRY4": 12168,
				"FDRE": 1550,
				"DSP48E1": 780,
				"LUT6": 192,
				"LUT5": 12,
				"FDPE": 12,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "12xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 12,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172950536,
		"lut": 150377,
		"registers": 132528,
		"bram": 0,
		"dsp": 780,
		"extra_data": {
			"slices": {
				"Slice LUTs": 150377,
				"LUT as Logic": 150377,
				"LUT as Memory": 0,
				"Slice Registers": 132528,
				"Register as Flip Flop": 132528,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 780,
				"DSP48E1 only": 780
			},
			"primitives": {
				"FDCE": 130716,
				"LUT2": 109656,
				"LUT3": 32280,
				"LUT4": 27552,
				"LUT1": 16303,
				"CARRY4": 12168,
				"FDRE": 1800,
				"DSP48E1": 780,
				"LUT6": 192,
				"LUT5": 12,
				"FDPE": 12,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "12xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 12,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 168406871,
		"lut": 161634,
		"registers": 133728,
		"bram": 0,
		"dsp": 780,
		"extra_data": {
			"slices": {
				"Slice LUTs": 161634,
				"LUT as Logic": 161634,
				"LUT as Memory": 0,
				"Slice Registers": 133728,
				"Register as Flip Flop": 133728,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 780,
				"DSP48E1 only": 780
			},
			"primitives": {
				"FDCE": 131666,
				"LUT2": 115306,
				"LUT3": 35030,
				"LUT4": 31352,
				"LUT1": 18453,
				"CARRY4": 12168,
				"FDRE": 2050,
				"DSP48E1": 780,
				"LUT6": 192,
				"LUT5": 12,
				"FDPE": 12,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "12xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 12,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170794193,
		"lut": 172610,
		"registers": 134928,
		"bram": 0,
		"dsp": 780,
		"extra_data": {
			"slices": {
				"Slice LUTs": 172610,
				"LUT as Logic": 172610,
				"LUT as Memory": 0,
				"Slice Registers": 134928,
				"Register as Flip Flop": 134928,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 780,
				"DSP48E1 only": 780
			},
			"primitives": {
				"FDCE": 132616,
				"LUT2": 120956,
				"LUT3": 37780,
				"LUT4": 35152,
				"LUT1": 20603,
				"CARRY4": 12168,
				"FDRE": 2300,
				"DSP48E1": 780,
				"LUT6": 192,
				"LUT5": 12,
				"FDPE": 12,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "12xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 12,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 163746520,
		"lut": 183914,
		"registers": 136128,
		"bram": 0,
		"dsp": 780,
		"extra_data": {
			"slices": {
				"Slice LUTs": 183914,
				"LUT as Logic": 183914,
				"LUT as Memory": 0,
				"Slice Registers": 136128,
				"Register as Flip Flop": 136128,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 780,
				"DSP48E1 only": 780
			},
			"primitives": {
				"FDCE": 133566,
				"LUT2": 126606,
				"LUT3": 40530,
				"LUT4": 38952,
				"LUT1": 22753,
				"CARRY4": 12168,
				"FDRE": 2550,
				"DSP48E1": 780,
				"LUT6": 192,
				"LUT5": 12,
				"FDPE": 12,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "12xFIR_560xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 12,
			"N_B": 560
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 174947516,
		"lut": 195357,
		"registers": 137328,
		"bram": 0,
		"dsp": 780,
		"extra_data": {
			"slices": {
				"Slice LUTs": 195357,
				"LUT as Logic": 195357,
				"LUT as Memory": 0,
				"Slice Registers": 137328,
				"Register as Flip Flop": 137328,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 780,
				"DSP48E1 only": 780
			},
			"primitives": {
				"FDCE": 134516,
				"LUT2": 132256,
				"LUT3": 43280,
				"LUT4": 42752,
				"LUT1": 24903,
				"CARRY4": 12168,
				"FDRE": 2800,
				"DSP48E1": 780,
				"LUT6": 192,
				"LUT5": 12,
				"FDPE": 12,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "12xFIR_610xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 12,
			"N_B": 610
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172354361,
		"lut": 204213,
		"registers": 138528,
		"bram": 0,
		"dsp": 780,
		"extra_data": {
			"slices": {
				"Slice LUTs": 204213,
				"LUT as Logic": 204213,
				"LUT as Memory": 0,
				"Slice Registers": 138528,
				"Register as Flip Flop": 138528,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 780,
				"DSP48E1 only": 780
			},
			"primitives": {
				"LUT2": 137906,
				"FDCE": 135466,
				"LUT4": 46552,
				"LUT3": 46030,
				"LUT1": 27053,
				"CARRY4": 12168,
				"FDRE": 3050,
				"DSP48E1": 780,
				"LUT6": 192,
				"LUT5": 12,
				"FDPE": 12,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "13xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 13,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 225225225,
		"lut": 78402,
		"registers": 133467,
		"bram": 0,
		"dsp": 845,
		"extra_data": {
			"slices": {
				"Slice LUTs": 78402,
				"LUT as Logic": 77974,
				"LUT as Memory": 428,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 428,
				"Slice Registers": 133467,
				"Register as Flip Flop": 133467,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 845,
				"DSP48E1 only": 845
			},
			"primitives": {
				"FDCE": 132976,
				"LUT2": 76282,
				"LUT3": 14070,
				"CARRY4": 12922,
				"LUT1": 1320,
				"LUT4": 968,
				"DSP48E1": 845,
				"FDRE": 478,
				"SRL16E": 428,
				"LUT6": 208,
				"LUT5": 13,
				"FDPE": 13,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "13xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 13,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 216450216,
		"lut": 90407,
		"registers": 134667,
		"bram": 0,
		"dsp": 845,
		"extra_data": {
			"slices": {
				"Slice LUTs": 90407,
				"LUT as Logic": 89979,
				"LUT as Memory": 428,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 428,
				"Slice Registers": 134667,
				"Register as Flip Flop": 134667,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 845,
				"DSP48E1 only": 845
			},
			"primitives": {
				"FDCE": 133926,
				"LUT2": 81932,
				"LUT3": 16820,
				"CARRY4": 12922,
				"LUT4": 4768,
				"LUT1": 3470,
				"DSP48E1": 845,
				"FDRE": 728,
				"SRL16E": 428,
				"LUT6": 208,
				"LUT5": 13,
				"FDPE": 13,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "13xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 13,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 197433366,
		"lut": 101581,
		"registers": 135867,
		"bram": 0,
		"dsp": 845,
		"extra_data": {
			"slices": {
				"Slice LUTs": 101581,
				"LUT as Logic": 101153,
				"LUT as Memory": 428,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 428,
				"Slice Registers": 135867,
				"Register as Flip Flop": 135867,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 845,
				"DSP48E1 only": 845
			},
			"primitives": {
				"FDCE": 134876,
				"LUT2": 87582,
				"LUT3": 19570,
				"CARRY4": 12922,
				"LUT4": 8568,
				"LUT1": 5620,
				"FDRE": 978,
				"DSP48E1": 845,
				"SRL16E": 428,
				"LUT6": 208,
				"LUT5": 13,
				"FDPE": 13,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "13xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 13,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 181686047,
		"lut": 112701,
		"registers": 137067,
		"bram": 0,
		"dsp": 845,
		"extra_data": {
			"slices": {
				"Slice LUTs": 112701,
				"LUT as Logic": 112273,
				"LUT as Memory": 428,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 428,
				"Slice Registers": 137067,
				"Register as Flip Flop": 137067,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 845,
				"DSP48E1 only": 845
			},
			"primitives": {
				"FDCE": 135826,
				"LUT2": 93232,
				"LUT3": 22320,
				"CARRY4": 12922,
				"LUT4": 12368,
				"LUT1": 7770,
				"FDRE": 1228,
				"DSP48E1": 845,
				"SRL16E": 428,
				"LUT6": 208,
				"LUT5": 13,
				"FDPE": 13,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "13xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 13,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 177683014,
		"lut": 123592,
		"registers": 138267,
		"bram": 0,
		"dsp": 845,
		"extra_data": {
			"slices": {
				"Slice LUTs": 123592,
				"LUT as Logic": 123164,
				"LUT as Memory": 428,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 428,
				"Slice Registers": 138267,
				"Register as Flip Flop": 138267,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 845,
				"DSP48E1 only": 845
			},
			"primitives": {
				"FDCE": 136776,
				"LUT2": 98882,
				"LUT3": 25070,
				"LUT4": 16168,
				"CARRY4": 12922,
				"LUT1": 9920,
				"FDRE": 1478,
				"DSP48E1": 845,
				"SRL16E": 428,
				"LUT6": 208,
				"LUT5": 13,
				"FDPE": 13,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "13xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 13,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 169491525,
		"lut": 134527,
		"registers": 139467,
		"bram": 0,
		"dsp": 845,
		"extra_data": {
			"slices": {
				"Slice LUTs": 134527,
				"LUT as Logic": 134099,
				"LUT as Memory": 428,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 428,
				"Slice Registers": 139467,
				"Register as Flip Flop": 139467,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 845,
				"DSP48E1 only": 845
			},
			"primitives": {
				"FDCE": 137726,
				"LUT2": 104532,
				"LUT3": 27820,
				"LUT4": 19968,
				"CARRY4": 12922,
				"LUT1": 12070,
				"FDRE": 1728,
				"DSP48E1": 845,
				"SRL16E": 428,
				"LUT6": 208,
				"LUT5": 13,
				"FDPE": 13,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "13xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 13,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 174489618,
		"lut": 145185,
		"registers": 141652,
		"bram": 0,
		"dsp": 845,
		"extra_data": {
			"slices": {
				"Slice LUTs": 145185,
				"LUT as Logic": 145185,
				"LUT as Memory": 0,
				"Slice Registers": 141652,
				"Register as Flip Flop": 141652,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 845,
				"DSP48E1 only": 845
			},
			"primitives": {
				"FDCE": 140089,
				"LUT2": 109754,
				"LUT3": 30570,
				"LUT4": 23768,
				"LUT1": 14220,
				"CARRY4": 13182,
				"FDRE": 1550,
				"DSP48E1": 845,
				"LUT6": 208,
				"LUT5": 13,
				"FDPE": 13,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "13xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 13,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 174155347,
		"lut": 156137,
		"registers": 142852,
		"bram": 0,
		"dsp": 845,
		"extra_data": {
			"slices": {
				"Slice LUTs": 156137,
				"LUT as Logic": 156137,
				"LUT as Memory": 0,
				"Slice Registers": 142852,
				"Register as Flip Flop": 142852,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 845,
				"DSP48E1 only": 845
			},
			"primitives": {
				"FDCE": 141039,
				"LUT2": 115404,
				"LUT3": 33320,
				"LUT4": 27568,
				"LUT1": 16370,
				"CARRY4": 13182,
				"FDRE": 1800,
				"DSP48E1": 845,
				"LUT6": 208,
				"LUT5": 13,
				"FDPE": 13,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "13xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 13,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 169434090,
		"lut": 167368,
		"registers": 144052,
		"bram": 0,
		"dsp": 845,
		"extra_data": {
			"slices": {
				"Slice LUTs": 167368,
				"LUT as Logic": 167368,
				"LUT as Memory": 0,
				"Slice Registers": 144052,
				"Register as Flip Flop": 144052,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 845,
				"DSP48E1 only": 845
			},
			"primitives": {
				"FDCE": 141989,
				"LUT2": 121054,
				"LUT3": 36070,
				"LUT4": 31368,
				"LUT1": 18520,
				"CARRY4": 13182,
				"FDRE": 2050,
				"DSP48E1": 845,
				"LUT6": 208,
				"LUT5": 13,
				"FDPE": 13,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "13xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 13,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172830971,
		"lut": 178415,
		"registers": 145252,
		"bram": 0,
		"dsp": 845,
		"extra_data": {
			"slices": {
				"Slice LUTs": 178415,
				"LUT as Logic": 178415,
				"LUT as Memory": 0,
				"Slice Registers": 145252,
				"Register as Flip Flop": 145252,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 845,
				"DSP48E1 only": 845
			},
			"primitives": {
				"FDCE": 142939,
				"LUT2": 126704,
				"LUT3": 38820,
				"LUT4": 35168,
				"LUT1": 20670,
				"CARRY4": 13182,
				"FDRE": 2300,
				"DSP48E1": 845,
				"LUT6": 208,
				"LUT5": 13,
				"FDPE": 13,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "13xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 13,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172651934,
		"lut": 189777,
		"registers": 146452,
		"bram": 0,
		"dsp": 845,
		"extra_data": {
			"slices": {
				"Slice LUTs": 189777,
				"LUT as Logic": 189777,
				"LUT as Memory": 0,
				"Slice Registers": 146452,
				"Register as Flip Flop": 146452,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 845,
				"DSP48E1 only": 845
			},
			"primitives": {
				"FDCE": 143889,
				"LUT2": 132354,
				"LUT3": 41570,
				"LUT4": 38968,
				"LUT1": 22820,
				"CARRY4": 13182,
				"FDRE": 2550,
				"DSP48E1": 845,
				"LUT6": 208,
				"LUT5": 13,
				"FDPE": 13,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "13xFIR_560xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 13,
			"N_B": 560
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 169348010,
		"lut": 200863,
		"registers": 147652,
		"bram": 0,
		"dsp": 845,
		"extra_data": {
			"slices": {
				"Slice LUTs": 200863,
				"LUT as Logic": 200863,
				"LUT as Memory": 0,
				"Slice Registers": 147652,
				"Register as Flip Flop": 147652,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 845,
				"DSP48E1 only": 845
			},
			"primitives": {
				"FDCE": 144839,
				"LUT2": 138004,
				"LUT3": 44320,
				"LUT4": 42768,
				"LUT1": 24970,
				"CARRY4": 13182,
				"FDRE": 2800,
				"DSP48E1": 845,
				"LUT6": 208,
				"LUT5": 13,
				"FDPE": 13,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "14xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 14,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 223413762,
		"lut": 84166,
		"registers": 143714,
		"bram": 0,
		"dsp": 910,
		"extra_data": {
			"slices": {
				"Slice LUTs": 84166,
				"LUT as Logic": 83705,
				"LUT as Memory": 461,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 461,
				"Slice Registers": 143714,
				"Register as Flip Flop": 143714,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 910,
				"DSP48E1 only": 910
			},
			"primitives": {
				"FDCE": 143189,
				"LUT2": 82063,
				"LUT3": 15110,
				"CARRY4": 13916,
				"LUT1": 1387,
				"LUT4": 984,
				"DSP48E1": 910,
				"FDRE": 511,
				"SRL16E": 461,
				"LUT6": 224,
				"LUT5": 14,
				"FDPE": 14,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "14xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 14,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 216169477,
		"lut": 96127,
		"registers": 144914,
		"bram": 0,
		"dsp": 910,
		"extra_data": {
			"slices": {
				"Slice LUTs": 96127,
				"LUT as Logic": 95666,
				"LUT as Memory": 461,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 461,
				"Slice Registers": 144914,
				"Register as Flip Flop": 144914,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 910,
				"DSP48E1 only": 910
			},
			"primitives": {
				"FDCE": 144139,
				"LUT2": 87713,
				"LUT3": 17860,
				"CARRY4": 13916,
				"LUT4": 4784,
				"LUT1": 3537,
				"DSP48E1": 910,
				"FDRE": 761,
				"SRL16E": 461,
				"LUT6": 224,
				"LUT5": 14,
				"FDPE": 14,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "14xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 14,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 183183733,
		"lut": 107024,
		"registers": 146114,
		"bram": 0,
		"dsp": 910,
		"extra_data": {
			"slices": {
				"Slice LUTs": 107024,
				"LUT as Logic": 106563,
				"LUT as Memory": 461,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 461,
				"Slice Registers": 146114,
				"Register as Flip Flop": 146114,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 910,
				"DSP48E1 only": 910
			},
			"primitives": {
				"FDCE": 145089,
				"LUT2": 93363,
				"LUT3": 20610,
				"CARRY4": 13916,
				"LUT4": 8584,
				"LUT1": 5687,
				"FDRE": 1011,
				"DSP48E1": 910,
				"SRL16E": 461,
				"LUT6": 224,
				"LUT5": 14,
				"FDPE": 14,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "14xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 14,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 185356812,
		"lut": 118542,
		"registers": 147314,
		"bram": 0,
		"dsp": 910,
		"extra_data": {
			"slices": {
				"Slice LUTs": 118542,
				"LUT as Logic": 118081,
				"LUT as Memory": 461,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 461,
				"Slice Registers": 147314,
				"Register as Flip Flop": 147314,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 910,
				"DSP48E1 only": 910
			},
			"primitives": {
				"FDCE": 146039,
				"LUT2": 99013,
				"LUT3": 23360,
				"CARRY4": 13916,
				"LUT4": 12384,
				"LUT1": 7837,
				"FDRE": 1261,
				"DSP48E1": 910,
				"SRL16E": 461,
				"LUT6": 224,
				"LUT5": 14,
				"FDPE": 14,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "14xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 14,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 177242113,
		"lut": 129722,
		"registers": 148514,
		"bram": 0,
		"dsp": 910,
		"extra_data": {
			"slices": {
				"Slice LUTs": 129722,
				"LUT as Logic": 129261,
				"LUT as Memory": 461,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 461,
				"Slice Registers": 148514,
				"Register as Flip Flop": 148514,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 910,
				"DSP48E1 only": 910
			},
			"primitives": {
				"FDCE": 146989,
				"LUT2": 104663,
				"LUT3": 26110,
				"LUT4": 16184,
				"CARRY4": 13916,
				"LUT1": 9987,
				"FDRE": 1511,
				"DSP48E1": 910,
				"SRL16E": 461,
				"LUT6": 224,
				"LUT5": 14,
				"FDPE": 14,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "14xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 14,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 173310225,
		"lut": 140248,
		"registers": 149714,
		"bram": 0,
		"dsp": 910,
		"extra_data": {
			"slices": {
				"Slice LUTs": 140248,
				"LUT as Logic": 139787,
				"LUT as Memory": 461,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 461,
				"Slice Registers": 149714,
				"Register as Flip Flop": 149714,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 910,
				"DSP48E1 only": 910
			},
			"primitives": {
				"FDCE": 147939,
				"LUT2": 110313,
				"LUT3": 28860,
				"LUT4": 19984,
				"CARRY4": 13916,
				"LUT1": 12137,
				"FDRE": 1761,
				"DSP48E1": 910,
				"SRL16E": 461,
				"LUT6": 224,
				"LUT5": 14,
				"FDPE": 14,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "14xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 14,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172651934,
		"lut": 150866,
		"registers": 151976,
		"bram": 0,
		"dsp": 910,
		"extra_data": {
			"slices": {
				"Slice LUTs": 150866,
				"LUT as Logic": 150866,
				"LUT as Memory": 0,
				"Slice Registers": 151976,
				"Register as Flip Flop": 151976,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 910,
				"DSP48E1 only": 910
			},
			"primitives": {
				"FDCE": 150412,
				"LUT2": 115502,
				"LUT3": 31610,
				"LUT4": 23784,
				"LUT1": 14287,
				"CARRY4": 14196,
				"FDRE": 1550,
				"DSP48E1": 910,
				"LUT6": 224,
				"LUT5": 14,
				"FDPE": 14,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "14xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 14,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170969396,
		"lut": 163326,
		"registers": 153176,
		"bram": 0,
		"dsp": 910,
		"extra_data": {
			"slices": {
				"Slice LUTs": 163326,
				"LUT as Logic": 163326,
				"LUT as Memory": 0,
				"Slice Registers": 153176,
				"Register as Flip Flop": 153176,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 910,
				"DSP48E1 only": 910
			},
			"primitives": {
				"FDCE": 151362,
				"LUT2": 121152,
				"LUT3": 34360,
				"LUT4": 27584,
				"LUT1": 16437,
				"CARRY4": 14196,
				"FDRE": 1800,
				"DSP48E1": 910,
				"LUT6": 224,
				"LUT5": 14,
				"FDPE": 14,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "14xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 14,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 164636154,
		"lut": 172994,
		"registers": 154376,
		"bram": 0,
		"dsp": 910,
		"extra_data": {
			"slices": {
				"Slice LUTs": 172994,
				"LUT as Logic": 172994,
				"LUT as Memory": 0,
				"Slice Registers": 154376,
				"Register as Flip Flop": 154376,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 910,
				"DSP48E1 only": 910
			},
			"primitives": {
				"FDCE": 152312,
				"LUT2": 126802,
				"LUT3": 37110,
				"LUT4": 31384,
				"LUT1": 18587,
				"CARRY4": 14196,
				"FDRE": 2050,
				"DSP48E1": 910,
				"LUT6": 224,
				"LUT5": 14,
				"FDPE": 14,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "14xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 14,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 175561798,
		"lut": 184425,
		"registers": 155576,
		"bram": 0,
		"dsp": 910,
		"extra_data": {
			"slices": {
				"Slice LUTs": 184425,
				"LUT as Logic": 184425,
				"LUT as Memory": 0,
				"Slice Registers": 155576,
				"Register as Flip Flop": 155576,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 910,
				"DSP48E1 only": 910
			},
			"primitives": {
				"FDCE": 153262,
				"LUT2": 132452,
				"LUT3": 39860,
				"LUT4": 35184,
				"LUT1": 20737,
				"CARRY4": 14196,
				"FDRE": 2300,
				"DSP48E1": 910,
				"LUT6": 224,
				"LUT5": 14,
				"FDPE": 14,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "14xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 14,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 166417041,
		"lut": 195482,
		"registers": 156776,
		"bram": 0,
		"dsp": 910,
		"extra_data": {
			"slices": {
				"Slice LUTs": 195482,
				"LUT as Logic": 195482,
				"LUT as Memory": 0,
				"Slice Registers": 156776,
				"Register as Flip Flop": 156776,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 910,
				"DSP48E1 only": 910
			},
			"primitives": {
				"FDCE": 154212,
				"LUT2": 138102,
				"LUT3": 42610,
				"LUT4": 38984,
				"LUT1": 22887,
				"CARRY4": 14196,
				"FDRE": 2550,
				"DSP48E1": 910,
				"LUT6": 224,
				"LUT5": 14,
				"FDPE": 14,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "14xFIR_560xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 14,
			"N_B": 560
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 178030977,
		"lut": 207277,
		"registers": 157976,
		"bram": 0,
		"dsp": 910,
		"extra_data": {
			"slices": {
				"Slice LUTs": 207277,
				"LUT as Logic": 207277,
				"LUT as Memory": 0,
				"Slice Registers": 157976,
				"Register as Flip Flop": 157976,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 910,
				"DSP48E1 only": 910
			},
			"primitives": {
				"FDCE": 155162,
				"LUT2": 143752,
				"LUT3": 45360,
				"LUT4": 42784,
				"LUT1": 25037,
				"CARRY4": 14196,
				"FDRE": 2800,
				"DSP48E1": 910,
				"LUT6": 224,
				"LUT5": 14,
				"FDPE": 14,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "15xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 15,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 223463687,
		"lut": 90042,
		"registers": 153961,
		"bram": 0,
		"dsp": 975,
		"extra_data": {
			"slices": {
				"Slice LUTs": 90042,
				"LUT as Logic": 89548,
				"LUT as Memory": 494,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 494,
				"Slice Registers": 153961,
				"Register as Flip Flop": 153961,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 975,
				"DSP48E1 only": 975
			},
			"primitives": {
				"FDCE": 153402,
				"LUT2": 87844,
				"LUT3": 16150,
				"CARRY4": 14910,
				"LUT1": 1454,
				"LUT4": 1000,
				"DSP48E1": 975,
				"FDRE": 544,
				"SRL16E": 494,
				"LUT6": 240,
				"LUT5": 15,
				"FDPE": 15,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "15xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 15,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 219346348,
		"lut": 102120,
		"registers": 155161,
		"bram": 0,
		"dsp": 975,
		"extra_data": {
			"slices": {
				"Slice LUTs": 102120,
				"LUT as Logic": 101626,
				"LUT as Memory": 494,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 494,
				"Slice Registers": 155161,
				"Register as Flip Flop": 155161,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 975,
				"DSP48E1 only": 975
			},
			"primitives": {
				"FDCE": 154352,
				"LUT2": 93494,
				"LUT3": 18900,
				"CARRY4": 14910,
				"LUT4": 4800,
				"LUT1": 3604,
				"DSP48E1": 975,
				"FDRE": 794,
				"SRL16E": 494,
				"LUT6": 240,
				"LUT5": 15,
				"FDPE": 15,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "15xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 15,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 190258752,
		"lut": 112756,
		"registers": 156361,
		"bram": 0,
		"dsp": 975,
		"extra_data": {
			"slices": {
				"Slice LUTs": 112756,
				"LUT as Logic": 112262,
				"LUT as Memory": 494,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 494,
				"Slice Registers": 156361,
				"Register as Flip Flop": 156361,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 975,
				"DSP48E1 only": 975
			},
			"primitives": {
				"FDCE": 155302,
				"LUT2": 99144,
				"LUT3": 21650,
				"CARRY4": 14910,
				"LUT4": 8600,
				"LUT1": 5754,
				"FDRE": 1044,
				"DSP48E1": 975,
				"SRL16E": 494,
				"LUT6": 240,
				"LUT5": 15,
				"FDPE": 15,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "15xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 15,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 175623463,
		"lut": 124209,
		"registers": 157561,
		"bram": 0,
		"dsp": 975,
		"extra_data": {
			"slices": {
				"Slice LUTs": 124209,
				"LUT as Logic": 123715,
				"LUT as Memory": 494,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 494,
				"Slice Registers": 157561,
				"Register as Flip Flop": 157561,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 975,
				"DSP48E1 only": 975
			},
			"primitives": {
				"FDCE": 156252,
				"LUT2": 104794,
				"LUT3": 24400,
				"CARRY4": 14910,
				"LUT4": 12400,
				"LUT1": 7904,
				"FDRE": 1294,
				"DSP48E1": 975,
				"SRL16E": 494,
				"LUT6": 240,
				"LUT5": 15,
				"FDPE": 15,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "15xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 15,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 176740898,
		"lut": 134139,
		"registers": 159900,
		"bram": 0,
		"dsp": 975,
		"extra_data": {
			"slices": {
				"Slice LUTs": 134139,
				"LUT as Logic": 134139,
				"LUT as Memory": 0,
				"Slice Registers": 159900,
				"Register as Flip Flop": 159900,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 975,
				"DSP48E1 only": 975
			},
			"primitives": {
				"FDCE": 158835,
				"LUT2": 109950,
				"LUT3": 27150,
				"LUT4": 16200,
				"CARRY4": 15210,
				"LUT1": 10054,
				"FDRE": 1050,
				"DSP48E1": 975,
				"LUT6": 240,
				"LUT5": 15,
				"FDPE": 15,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "15xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 15,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 176772141,
		"lut": 146192,
		"registers": 159961,
		"bram": 0,
		"dsp": 975,
		"extra_data": {
			"slices": {
				"Slice LUTs": 146192,
				"LUT as Logic": 145698,
				"LUT as Memory": 494,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 494,
				"Slice Registers": 159961,
				"Register as Flip Flop": 159961,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 975,
				"DSP48E1 only": 975
			},
			"primitives": {
				"FDCE": 158152,
				"LUT2": 116094,
				"LUT3": 29900,
				"LUT4": 20000,
				"CARRY4": 14910,
				"LUT1": 12204,
				"FDRE": 1794,
				"DSP48E1": 975,
				"SRL16E": 494,
				"LUT6": 240,
				"LUT5": 15,
				"FDPE": 15,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "15xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 15,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 179533214,
		"lut": 156890,
		"registers": 162300,
		"bram": 0,
		"dsp": 975,
		"extra_data": {
			"slices": {
				"Slice LUTs": 156890,
				"LUT as Logic": 156890,
				"LUT as Memory": 0,
				"Slice Registers": 162300,
				"Register as Flip Flop": 162300,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 975,
				"DSP48E1 only": 975
			},
			"primitives": {
				"FDCE": 160735,
				"LUT2": 121250,
				"LUT3": 32650,
				"LUT4": 23800,
				"CARRY4": 15210,
				"LUT1": 14354,
				"FDRE": 1550,
				"DSP48E1": 975,
				"LUT6": 240,
				"LUT5": 15,
				"FDPE": 15,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "15xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 15,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 173611111,
		"lut": 167981,
		"registers": 163500,
		"bram": 0,
		"dsp": 975,
		"extra_data": {
			"slices": {
				"Slice LUTs": 167981,
				"LUT as Logic": 167981,
				"LUT as Memory": 0,
				"Slice Registers": 163500,
				"Register as Flip Flop": 163500,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 975,
				"DSP48E1 only": 975
			},
			"primitives": {
				"FDCE": 161685,
				"LUT2": 126900,
				"LUT3": 35400,
				"LUT4": 27600,
				"LUT1": 16504,
				"CARRY4": 15210,
				"FDRE": 1800,
				"DSP48E1": 975,
				"LUT6": 240,
				"LUT5": 15,
				"FDPE": 15,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "15xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 15,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 178253119,
		"lut": 179245,
		"registers": 164700,
		"bram": 0,
		"dsp": 975,
		"extra_data": {
			"slices": {
				"Slice LUTs": 179245,
				"LUT as Logic": 179245,
				"LUT as Memory": 0,
				"Slice Registers": 164700,
				"Register as Flip Flop": 164700,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 975,
				"DSP48E1 only": 975
			},
			"primitives": {
				"FDCE": 162635,
				"LUT2": 132550,
				"LUT3": 38150,
				"LUT4": 31400,
				"LUT1": 18654,
				"CARRY4": 15210,
				"FDRE": 2050,
				"DSP48E1": 975,
				"LUT6": 240,
				"LUT5": 15,
				"FDPE": 15,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "15xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 15,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 175284838,
		"lut": 190173,
		"registers": 165900,
		"bram": 0,
		"dsp": 975,
		"extra_data": {
			"slices": {
				"Slice LUTs": 190173,
				"LUT as Logic": 190173,
				"LUT as Memory": 0,
				"Slice Registers": 165900,
				"Register as Flip Flop": 165900,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 975,
				"DSP48E1 only": 975
			},
			"primitives": {
				"FDCE": 163585,
				"LUT2": 138200,
				"LUT3": 40900,
				"LUT4": 35200,
				"LUT1": 20804,
				"CARRY4": 15210,
				"FDRE": 2300,
				"DSP48E1": 975,
				"LUT6": 240,
				"LUT5": 15,
				"FDPE": 15,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "15xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 15,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 175654312,
		"lut": 203837,
		"registers": 167100,
		"bram": 0,
		"dsp": 975,
		"extra_data": {
			"slices": {
				"Slice LUTs": 203837,
				"LUT as Logic": 203837,
				"LUT as Memory": 0,
				"Slice Registers": 167100,
				"Register as Flip Flop": 167100,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 975,
				"DSP48E1 only": 975
			},
			"primitives": {
				"FDCE": 164535,
				"LUT2": 143850,
				"LUT3": 43650,
				"LUT4": 39000,
				"LUT1": 22954,
				"CARRY4": 15210,
				"FDRE": 2550,
				"DSP48E1": 975,
				"LUT6": 240,
				"LUT5": 15,
				"FDPE": 15,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "16xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 16,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 218770510,
		"lut": 95868,
		"registers": 164208,
		"bram": 0,
		"dsp": 1040,
		"extra_data": {
			"slices": {
				"Slice LUTs": 95868,
				"LUT as Logic": 95341,
				"LUT as Memory": 527,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 527,
				"Slice Registers": 164208,
				"Register as Flip Flop": 164208,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1040,
				"DSP48E1 only": 1040
			},
			"primitives": {
				"FDCE": 163615,
				"LUT2": 93625,
				"LUT3": 17190,
				"CARRY4": 15904,
				"LUT1": 1521,
				"DSP48E1": 1040,
				"LUT4": 1016,
				"FDRE": 577,
				"SRL16E": 527,
				"LUT6": 256,
				"LUT5": 16,
				"FDPE": 16,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "16xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 16,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 220458554,
		"lut": 107860,
		"registers": 165408,
		"bram": 0,
		"dsp": 1040,
		"extra_data": {
			"slices": {
				"Slice LUTs": 107860,
				"LUT as Logic": 107333,
				"LUT as Memory": 527,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 527,
				"Slice Registers": 165408,
				"Register as Flip Flop": 165408,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1040,
				"DSP48E1 only": 1040
			},
			"primitives": {
				"FDCE": 164565,
				"LUT2": 99275,
				"LUT3": 19940,
				"CARRY4": 15904,
				"LUT4": 4816,
				"LUT1": 3671,
				"DSP48E1": 1040,
				"FDRE": 827,
				"SRL16E": 527,
				"LUT6": 256,
				"LUT5": 16,
				"FDPE": 16,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "16xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 16,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 200280393,
		"lut": 119084,
		"registers": 166608,
		"bram": 0,
		"dsp": 1040,
		"extra_data": {
			"slices": {
				"Slice LUTs": 119084,
				"LUT as Logic": 118557,
				"LUT as Memory": 527,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 527,
				"Slice Registers": 166608,
				"Register as Flip Flop": 166608,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1040,
				"DSP48E1 only": 1040
			},
			"primitives": {
				"FDCE": 165515,
				"LUT2": 104925,
				"LUT3": 22690,
				"CARRY4": 15904,
				"LUT4": 8616,
				"LUT1": 5821,
				"FDRE": 1077,
				"DSP48E1": 1040,
				"SRL16E": 527,
				"LUT6": 256,
				"LUT5": 16,
				"FDPE": 16,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "16xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 16,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 179500987,
		"lut": 129641,
		"registers": 167808,
		"bram": 0,
		"dsp": 1040,
		"extra_data": {
			"slices": {
				"Slice LUTs": 129641,
				"LUT as Logic": 129114,
				"LUT as Memory": 527,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 527,
				"Slice Registers": 167808,
				"Register as Flip Flop": 167808,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1040,
				"DSP48E1 only": 1040
			},
			"primitives": {
				"FDCE": 166465,
				"LUT2": 110575,
				"LUT3": 25440,
				"CARRY4": 15904,
				"LUT4": 12416,
				"LUT1": 7971,
				"FDRE": 1327,
				"DSP48E1": 1040,
				"SRL16E": 527,
				"LUT6": 256,
				"LUT5": 16,
				"FDPE": 16,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "16xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 16,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 181752090,
		"lut": 141372,
		"registers": 169008,
		"bram": 0,
		"dsp": 1040,
		"extra_data": {
			"slices": {
				"Slice LUTs": 141372,
				"LUT as Logic": 140845,
				"LUT as Memory": 527,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 527,
				"Slice Registers": 169008,
				"Register as Flip Flop": 169008,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1040,
				"DSP48E1 only": 1040
			},
			"primitives": {
				"FDCE": 167415,
				"LUT2": 116225,
				"LUT3": 28190,
				"LUT4": 16216,
				"CARRY4": 15904,
				"LUT1": 10121,
				"FDRE": 1577,
				"DSP48E1": 1040,
				"SRL16E": 527,
				"LUT6": 256,
				"LUT5": 16,
				"FDPE": 16,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "16xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 16,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 169952413,
		"lut": 151611,
		"registers": 170208,
		"bram": 0,
		"dsp": 1040,
		"extra_data": {
			"slices": {
				"Slice LUTs": 151611,
				"LUT as Logic": 151084,
				"LUT as Memory": 527,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 527,
				"Slice Registers": 170208,
				"Register as Flip Flop": 170208,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1040,
				"DSP48E1 only": 1040
			},
			"primitives": {
				"FDCE": 168365,
				"LUT2": 121875,
				"LUT3": 30940,
				"LUT4": 20016,
				"CARRY4": 15904,
				"LUT1": 12271,
				"FDRE": 1827,
				"DSP48E1": 1040,
				"SRL16E": 527,
				"LUT6": 256,
				"LUT5": 16,
				"FDPE": 16,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "16xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 16,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 168350168,
		"lut": 162881,
		"registers": 172624,
		"bram": 0,
		"dsp": 1040,
		"extra_data": {
			"slices": {
				"Slice LUTs": 162881,
				"LUT as Logic": 162881,
				"LUT as Memory": 0,
				"Slice Registers": 172624,
				"Register as Flip Flop": 172624,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1040,
				"DSP48E1 only": 1040
			},
			"primitives": {
				"FDCE": 171058,
				"LUT2": 126998,
				"LUT3": 33690,
				"LUT4": 23816,
				"CARRY4": 16224,
				"LUT1": 14421,
				"FDRE": 1550,
				"DSP48E1": 1040,
				"LUT6": 256,
				"LUT5": 16,
				"FDPE": 16,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "16xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 16,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172920629,
		"lut": 173457,
		"registers": 173824,
		"bram": 0,
		"dsp": 1040,
		"extra_data": {
			"slices": {
				"Slice LUTs": 173457,
				"LUT as Logic": 173457,
				"LUT as Memory": 0,
				"Slice Registers": 173824,
				"Register as Flip Flop": 173824,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1040,
				"DSP48E1 only": 1040
			},
			"primitives": {
				"FDCE": 172008,
				"LUT2": 132648,
				"LUT3": 36440,
				"LUT4": 27616,
				"LUT1": 16571,
				"CARRY4": 16224,
				"FDRE": 1800,
				"DSP48E1": 1040,
				"LUT6": 256,
				"LUT5": 16,
				"FDPE": 16,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "16xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 16,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 173250173,
		"lut": 186081,
		"registers": 175024,
		"bram": 0,
		"dsp": 1040,
		"extra_data": {
			"slices": {
				"Slice LUTs": 186081,
				"LUT as Logic": 186081,
				"LUT as Memory": 0,
				"Slice Registers": 175024,
				"Register as Flip Flop": 175024,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1040,
				"DSP48E1 only": 1040
			},
			"primitives": {
				"FDCE": 172958,
				"LUT2": 138298,
				"LUT3": 39190,
				"LUT4": 31416,
				"LUT1": 18721,
				"CARRY4": 16224,
				"FDRE": 2050,
				"DSP48E1": 1040,
				"LUT6": 256,
				"LUT5": 16,
				"FDPE": 16,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "16xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 16,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 167926113,
		"lut": 197103,
		"registers": 176224,
		"bram": 0,
		"dsp": 1040,
		"extra_data": {
			"slices": {
				"Slice LUTs": 197103,
				"LUT as Logic": 197103,
				"LUT as Memory": 0,
				"Slice Registers": 176224,
				"Register as Flip Flop": 176224,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1040,
				"DSP48E1 only": 1040
			},
			"primitives": {
				"FDCE": 173908,
				"LUT2": 143948,
				"LUT3": 41940,
				"LUT4": 35216,
				"LUT1": 20871,
				"CARRY4": 16224,
				"FDRE": 2300,
				"DSP48E1": 1040,
				"LUT6": 256,
				"LUT5": 16,
				"FDPE": 16,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "16xFIR_510xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 16,
			"N_B": 510
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170852554,
		"lut": 208085,
		"registers": 177424,
		"bram": 0,
		"dsp": 1040,
		"extra_data": {
			"slices": {
				"Slice LUTs": 208085,
				"LUT as Logic": 208085,
				"LUT as Memory": 0,
				"Slice Registers": 177424,
				"Register as Flip Flop": 177424,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1040,
				"DSP48E1 only": 1040
			},
			"primitives": {
				"FDCE": 174858,
				"LUT2": 149598,
				"LUT3": 44690,
				"LUT4": 39016,
				"LUT1": 23021,
				"CARRY4": 16224,
				"FDRE": 2550,
				"DSP48E1": 1040,
				"LUT6": 256,
				"LUT5": 16,
				"FDPE": 16,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "17xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 17,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 221043324,
		"lut": 101798,
		"registers": 174455,
		"bram": 0,
		"dsp": 1105,
		"extra_data": {
			"slices": {
				"Slice LUTs": 101798,
				"LUT as Logic": 101238,
				"LUT as Memory": 560,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 560,
				"Slice Registers": 174455,
				"Register as Flip Flop": 174455,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1105,
				"DSP48E1 only": 1105
			},
			"primitives": {
				"FDCE": 173828,
				"LUT2": 99406,
				"LUT3": 18230,
				"CARRY4": 16898,
				"LUT1": 1588,
				"DSP48E1": 1105,
				"LUT4": 1032,
				"FDRE": 610,
				"SRL16E": 560,
				"LUT6": 272,
				"LUT5": 17,
				"FDPE": 17,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "17xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 17,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 213174163,
		"lut": 113782,
		"registers": 175655,
		"bram": 0,
		"dsp": 1105,
		"extra_data": {
			"slices": {
				"Slice LUTs": 113782,
				"LUT as Logic": 113222,
				"LUT as Memory": 560,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 560,
				"Slice Registers": 175655,
				"Register as Flip Flop": 175655,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1105,
				"DSP48E1 only": 1105
			},
			"primitives": {
				"FDCE": 174778,
				"LUT2": 105056,
				"LUT3": 20980,
				"CARRY4": 16898,
				"LUT4": 4832,
				"LUT1": 3738,
				"DSP48E1": 1105,
				"FDRE": 860,
				"SRL16E": 560,
				"LUT6": 272,
				"LUT5": 17,
				"FDPE": 17,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "17xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 17,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 206782465,
		"lut": 124882,
		"registers": 176855,
		"bram": 0,
		"dsp": 1105,
		"extra_data": {
			"slices": {
				"Slice LUTs": 124882,
				"LUT as Logic": 124322,
				"LUT as Memory": 560,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 560,
				"Slice Registers": 176855,
				"Register as Flip Flop": 176855,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1105,
				"DSP48E1 only": 1105
			},
			"primitives": {
				"FDCE": 175728,
				"LUT2": 110706,
				"LUT3": 23730,
				"CARRY4": 16898,
				"LUT4": 8632,
				"LUT1": 5888,
				"FDRE": 1110,
				"DSP48E1": 1105,
				"SRL16E": 560,
				"LUT6": 272,
				"LUT5": 17,
				"FDPE": 17,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "17xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 17,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 173460538,
		"lut": 135474,
		"registers": 178055,
		"bram": 0,
		"dsp": 1105,
		"extra_data": {
			"slices": {
				"Slice LUTs": 135474,
				"LUT as Logic": 134914,
				"LUT as Memory": 560,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 560,
				"Slice Registers": 178055,
				"Register as Flip Flop": 178055,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1105,
				"DSP48E1 only": 1105
			},
			"primitives": {
				"FDCE": 176678,
				"LUT2": 116356,
				"LUT3": 26480,
				"CARRY4": 16898,
				"LUT4": 12432,
				"LUT1": 8038,
				"FDRE": 1360,
				"DSP48E1": 1105,
				"SRL16E": 560,
				"LUT6": 272,
				"LUT5": 17,
				"FDPE": 17,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "17xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 17,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 177619893,
		"lut": 146764,
		"registers": 179255,
		"bram": 0,
		"dsp": 1105,
		"extra_data": {
			"slices": {
				"Slice LUTs": 146764,
				"LUT as Logic": 146204,
				"LUT as Memory": 560,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 560,
				"Slice Registers": 179255,
				"Register as Flip Flop": 179255,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1105,
				"DSP48E1 only": 1105
			},
			"primitives": {
				"FDCE": 177628,
				"LUT2": 122006,
				"LUT3": 29230,
				"CARRY4": 16898,
				"LUT4": 16232,
				"LUT1": 10188,
				"FDRE": 1610,
				"DSP48E1": 1105,
				"SRL16E": 560,
				"LUT6": 272,
				"LUT5": 17,
				"FDPE": 17,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "17xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 17,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 175100683,
		"lut": 157416,
		"registers": 180455,
		"bram": 0,
		"dsp": 1105,
		"extra_data": {
			"slices": {
				"Slice LUTs": 157416,
				"LUT as Logic": 156856,
				"LUT as Memory": 560,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 560,
				"Slice Registers": 180455,
				"Register as Flip Flop": 180455,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1105,
				"DSP48E1 only": 1105
			},
			"primitives": {
				"FDCE": 178578,
				"LUT2": 127656,
				"LUT3": 31980,
				"LUT4": 20032,
				"CARRY4": 16898,
				"LUT1": 12338,
				"FDRE": 1860,
				"DSP48E1": 1105,
				"SRL16E": 560,
				"LUT6": 272,
				"LUT5": 17,
				"FDPE": 17,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "17xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 17,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172324660,
		"lut": 166991,
		"registers": 182948,
		"bram": 0,
		"dsp": 1105,
		"extra_data": {
			"slices": {
				"Slice LUTs": 166991,
				"LUT as Logic": 166991,
				"LUT as Memory": 0,
				"Slice Registers": 182948,
				"Register as Flip Flop": 182948,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1105,
				"DSP48E1 only": 1105
			},
			"primitives": {
				"FDCE": 181381,
				"LUT2": 132746,
				"LUT3": 34730,
				"LUT4": 23832,
				"CARRY4": 17238,
				"LUT1": 14488,
				"FDRE": 1550,
				"DSP48E1": 1105,
				"LUT6": 272,
				"LUT5": 17,
				"FDPE": 17,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "17xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 17,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 169290672,
		"lut": 180823,
		"registers": 184148,
		"bram": 0,
		"dsp": 1105,
		"extra_data": {
			"slices": {
				"Slice LUTs": 180823,
				"LUT as Logic": 180823,
				"LUT as Memory": 0,
				"Slice Registers": 184148,
				"Register as Flip Flop": 184148,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1105,
				"DSP48E1 only": 1105
			},
			"primitives": {
				"FDCE": 182331,
				"LUT2": 138396,
				"LUT3": 37480,
				"LUT4": 27632,
				"CARRY4": 17238,
				"LUT1": 16638,
				"FDRE": 1800,
				"DSP48E1": 1105,
				"LUT6": 272,
				"LUT5": 17,
				"FDPE": 17,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "17xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 17,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 176366843,
		"lut": 191913,
		"registers": 185348,
		"bram": 0,
		"dsp": 1105,
		"extra_data": {
			"slices": {
				"Slice LUTs": 191913,
				"LUT as Logic": 191913,
				"LUT as Memory": 0,
				"Slice Registers": 185348,
				"Register as Flip Flop": 185348,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1105,
				"DSP48E1 only": 1105
			},
			"primitives": {
				"FDCE": 183281,
				"LUT2": 144046,
				"LUT3": 40230,
				"LUT4": 31432,
				"LUT1": 18788,
				"CARRY4": 17238,
				"FDRE": 2050,
				"DSP48E1": 1105,
				"LUT6": 272,
				"LUT5": 17,
				"FDPE": 17,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "17xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 17,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 175070028,
		"lut": 203180,
		"registers": 186548,
		"bram": 0,
		"dsp": 1105,
		"extra_data": {
			"slices": {
				"Slice LUTs": 203180,
				"LUT as Logic": 203180,
				"LUT as Memory": 0,
				"Slice Registers": 186548,
				"Register as Flip Flop": 186548,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1105,
				"DSP48E1 only": 1105
			},
			"primitives": {
				"FDCE": 184231,
				"LUT2": 149696,
				"LUT3": 42980,
				"LUT4": 35232,
				"LUT1": 20938,
				"CARRY4": 17238,
				"FDRE": 2300,
				"DSP48E1": 1105,
				"LUT6": 272,
				"LUT5": 17,
				"FDPE": 17,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "18xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 18,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 219780220,
		"lut": 107610,
		"registers": 184702,
		"bram": 0,
		"dsp": 1170,
		"extra_data": {
			"slices": {
				"Slice LUTs": 107610,
				"LUT as Logic": 107017,
				"LUT as Memory": 593,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 593,
				"Slice Registers": 184702,
				"Register as Flip Flop": 184702,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1170,
				"DSP48E1 only": 1170
			},
			"primitives": {
				"FDCE": 184041,
				"LUT2": 105187,
				"LUT3": 19270,
				"CARRY4": 17892,
				"LUT1": 1655,
				"DSP48E1": 1170,
				"LUT4": 1048,
				"FDRE": 643,
				"SRL16E": 593,
				"LUT6": 288,
				"LUT5": 18,
				"FDPE": 18,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "18xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 18,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 220507166,
		"lut": 119718,
		"registers": 185902,
		"bram": 0,
		"dsp": 1170,
		"extra_data": {
			"slices": {
				"Slice LUTs": 119718,
				"LUT as Logic": 119125,
				"LUT as Memory": 593,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 593,
				"Slice Registers": 185902,
				"Register as Flip Flop": 185902,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1170,
				"DSP48E1 only": 1170
			},
			"primitives": {
				"FDCE": 184991,
				"LUT2": 110837,
				"LUT3": 22020,
				"CARRY4": 17892,
				"LUT4": 4848,
				"LUT1": 3805,
				"DSP48E1": 1170,
				"FDRE": 893,
				"SRL16E": 593,
				"LUT6": 288,
				"LUT5": 18,
				"FDPE": 18,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "18xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 18,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 195465207,
		"lut": 130897,
		"registers": 187102,
		"bram": 0,
		"dsp": 1170,
		"extra_data": {
			"slices": {
				"Slice LUTs": 130897,
				"LUT as Logic": 130304,
				"LUT as Memory": 593,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 593,
				"Slice Registers": 187102,
				"Register as Flip Flop": 187102,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1170,
				"DSP48E1 only": 1170
			},
			"primitives": {
				"FDCE": 185941,
				"LUT2": 116487,
				"LUT3": 24770,
				"CARRY4": 17892,
				"LUT4": 8648,
				"LUT1": 5955,
				"DSP48E1": 1170,
				"FDRE": 1143,
				"SRL16E": 593,
				"LUT6": 288,
				"LUT5": 18,
				"FDPE": 18,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "18xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 18,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 177053824,
		"lut": 141204,
		"registers": 188302,
		"bram": 0,
		"dsp": 1170,
		"extra_data": {
			"slices": {
				"Slice LUTs": 141204,
				"LUT as Logic": 140611,
				"LUT as Memory": 593,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 593,
				"Slice Registers": 188302,
				"Register as Flip Flop": 188302,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1170,
				"DSP48E1 only": 1170
			},
			"primitives": {
				"FDCE": 186891,
				"LUT2": 122137,
				"LUT3": 27520,
				"CARRY4": 17892,
				"LUT4": 12448,
				"LUT1": 8105,
				"FDRE": 1393,
				"DSP48E1": 1170,
				"SRL16E": 593,
				"LUT6": 288,
				"LUT5": 18,
				"FDPE": 18,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "18xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 18,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170794193,
		"lut": 152089,
		"registers": 189502,
		"bram": 0,
		"dsp": 1170,
		"extra_data": {
			"slices": {
				"Slice LUTs": 152089,
				"LUT as Logic": 151496,
				"LUT as Memory": 593,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 593,
				"Slice Registers": 189502,
				"Register as Flip Flop": 189502,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1170,
				"DSP48E1 only": 1170
			},
			"primitives": {
				"FDCE": 187841,
				"LUT2": 127787,
				"LUT3": 30270,
				"CARRY4": 17892,
				"LUT4": 16248,
				"LUT1": 10255,
				"FDRE": 1643,
				"DSP48E1": 1170,
				"SRL16E": 593,
				"LUT6": 288,
				"LUT5": 18,
				"FDPE": 18,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "18xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 18,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 175131349,
		"lut": 164119,
		"registers": 190702,
		"bram": 0,
		"dsp": 1170,
		"extra_data": {
			"slices": {
				"Slice LUTs": 164119,
				"LUT as Logic": 163526,
				"LUT as Memory": 593,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 593,
				"Slice Registers": 190702,
				"Register as Flip Flop": 190702,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1170,
				"DSP48E1 only": 1170
			},
			"primitives": {
				"FDCE": 188791,
				"LUT2": 133437,
				"LUT3": 33020,
				"LUT4": 20048,
				"CARRY4": 17892,
				"LUT1": 12405,
				"FDRE": 1893,
				"DSP48E1": 1170,
				"SRL16E": 593,
				"LUT6": 288,
				"LUT5": 18,
				"FDPE": 18,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "18xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 18,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 182515057,
		"lut": 175560,
		"registers": 193272,
		"bram": 0,
		"dsp": 1170,
		"extra_data": {
			"slices": {
				"Slice LUTs": 175560,
				"LUT as Logic": 175560,
				"LUT as Memory": 0,
				"Slice Registers": 193272,
				"Register as Flip Flop": 193272,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1170,
				"DSP48E1 only": 1170
			},
			"primitives": {
				"FDCE": 191704,
				"LUT2": 138494,
				"LUT3": 35770,
				"LUT4": 23848,
				"CARRY4": 18252,
				"LUT1": 14555,
				"FDRE": 1550,
				"DSP48E1": 1170,
				"LUT6": 288,
				"LUT5": 18,
				"FDPE": 18,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "18xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 18,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 176180409,
		"lut": 186772,
		"registers": 194472,
		"bram": 0,
		"dsp": 1170,
		"extra_data": {
			"slices": {
				"Slice LUTs": 186772,
				"LUT as Logic": 186772,
				"LUT as Memory": 0,
				"Slice Registers": 194472,
				"Register as Flip Flop": 194472,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1170,
				"DSP48E1 only": 1170
			},
			"primitives": {
				"FDCE": 192654,
				"LUT2": 144144,
				"LUT3": 38520,
				"LUT4": 27648,
				"CARRY4": 18252,
				"LUT1": 16705,
				"FDRE": 1800,
				"DSP48E1": 1170,
				"LUT6": 288,
				"LUT5": 18,
				"FDPE": 18,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "18xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 18,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 166972783,
		"lut": 197840,
		"registers": 195672,
		"bram": 0,
		"dsp": 1170,
		"extra_data": {
			"slices": {
				"Slice LUTs": 197840,
				"LUT as Logic": 197840,
				"LUT as Memory": 0,
				"Slice Registers": 195672,
				"Register as Flip Flop": 195672,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1170,
				"DSP48E1 only": 1170
			},
			"primitives": {
				"FDCE": 193604,
				"LUT2": 149794,
				"LUT3": 41270,
				"LUT4": 31448,
				"LUT1": 18855,
				"CARRY4": 18252,
				"FDRE": 2050,
				"DSP48E1": 1170,
				"LUT6": 288,
				"LUT5": 18,
				"FDPE": 18,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "18xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 18,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172294969,
		"lut": 208465,
		"registers": 196872,
		"bram": 0,
		"dsp": 1170,
		"extra_data": {
			"slices": {
				"Slice LUTs": 208465,
				"LUT as Logic": 208465,
				"LUT as Memory": 0,
				"Slice Registers": 196872,
				"Register as Flip Flop": 196872,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1170,
				"DSP48E1 only": 1170
			},
			"primitives": {
				"FDCE": 194554,
				"LUT2": 155444,
				"LUT3": 44020,
				"LUT4": 35248,
				"LUT1": 21005,
				"CARRY4": 18252,
				"FDRE": 2300,
				"DSP48E1": 1170,
				"LUT6": 288,
				"LUT5": 18,
				"FDPE": 18,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "19xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 19,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 223214286,
		"lut": 113315,
		"registers": 194949,
		"bram": 0,
		"dsp": 1235,
		"extra_data": {
			"slices": {
				"Slice LUTs": 113315,
				"LUT as Logic": 112689,
				"LUT as Memory": 626,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 626,
				"Slice Registers": 194949,
				"Register as Flip Flop": 194949,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1235,
				"DSP48E1 only": 1235
			},
			"primitives": {
				"FDCE": 194254,
				"LUT2": 110968,
				"LUT3": 20310,
				"CARRY4": 18886,
				"LUT1": 1722,
				"DSP48E1": 1235,
				"LUT4": 1064,
				"FDRE": 676,
				"SRL16E": 626,
				"LUT6": 304,
				"LUT5": 19,
				"FDPE": 19,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "19xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 19,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 220507166,
		"lut": 125268,
		"registers": 196149,
		"bram": 0,
		"dsp": 1235,
		"extra_data": {
			"slices": {
				"Slice LUTs": 125268,
				"LUT as Logic": 124642,
				"LUT as Memory": 626,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 626,
				"Slice Registers": 196149,
				"Register as Flip Flop": 196149,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1235,
				"DSP48E1 only": 1235
			},
			"primitives": {
				"FDCE": 195204,
				"LUT2": 116618,
				"LUT3": 23060,
				"CARRY4": 18886,
				"LUT4": 4864,
				"LUT1": 3872,
				"DSP48E1": 1235,
				"FDRE": 926,
				"SRL16E": 626,
				"LUT6": 304,
				"LUT5": 19,
				"FDPE": 19,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "19xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 19,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 195656427,
		"lut": 136622,
		"registers": 197349,
		"bram": 0,
		"dsp": 1235,
		"extra_data": {
			"slices": {
				"Slice LUTs": 136622,
				"LUT as Logic": 135996,
				"LUT as Memory": 626,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 626,
				"Slice Registers": 197349,
				"Register as Flip Flop": 197349,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1235,
				"DSP48E1 only": 1235
			},
			"primitives": {
				"FDCE": 196154,
				"LUT2": 122268,
				"LUT3": 25810,
				"CARRY4": 18886,
				"LUT4": 8664,
				"LUT1": 6022,
				"DSP48E1": 1235,
				"FDRE": 1176,
				"SRL16E": 626,
				"LUT6": 304,
				"LUT5": 19,
				"FDPE": 19,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "19xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 19,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 180310133,
		"lut": 147929,
		"registers": 198549,
		"bram": 0,
		"dsp": 1235,
		"extra_data": {
			"slices": {
				"Slice LUTs": 147929,
				"LUT as Logic": 147303,
				"LUT as Memory": 626,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 626,
				"Slice Registers": 198549,
				"Register as Flip Flop": 198549,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1235,
				"DSP48E1 only": 1235
			},
			"primitives": {
				"FDCE": 197104,
				"LUT2": 127918,
				"LUT3": 28560,
				"CARRY4": 18886,
				"LUT4": 12464,
				"LUT1": 8172,
				"FDRE": 1426,
				"DSP48E1": 1235,
				"SRL16E": 626,
				"LUT6": 304,
				"LUT5": 19,
				"FDPE": 19,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "19xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 19,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 174794616,
		"lut": 158921,
		"registers": 199749,
		"bram": 0,
		"dsp": 1235,
		"extra_data": {
			"slices": {
				"Slice LUTs": 158921,
				"LUT as Logic": 158295,
				"LUT as Memory": 626,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 626,
				"Slice Registers": 199749,
				"Register as Flip Flop": 199749,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1235,
				"DSP48E1 only": 1235
			},
			"primitives": {
				"FDCE": 198054,
				"LUT2": 133568,
				"LUT3": 31310,
				"CARRY4": 18886,
				"LUT4": 16264,
				"LUT1": 10322,
				"FDRE": 1676,
				"DSP48E1": 1235,
				"SRL16E": 626,
				"LUT6": 304,
				"LUT5": 19,
				"FDPE": 19,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "19xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 19,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 180050414,
		"lut": 170372,
		"registers": 200949,
		"bram": 0,
		"dsp": 1235,
		"extra_data": {
			"slices": {
				"Slice LUTs": 170372,
				"LUT as Logic": 169746,
				"LUT as Memory": 626,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 626,
				"Slice Registers": 200949,
				"Register as Flip Flop": 200949,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1235,
				"DSP48E1 only": 1235
			},
			"primitives": {
				"FDCE": 199004,
				"LUT2": 139218,
				"LUT3": 34060,
				"LUT4": 20064,
				"CARRY4": 18886,
				"LUT1": 12472,
				"FDRE": 1926,
				"DSP48E1": 1235,
				"SRL16E": 626,
				"LUT6": 304,
				"LUT5": 19,
				"FDPE": 19,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "19xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 19,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 169865806,
		"lut": 181133,
		"registers": 203596,
		"bram": 0,
		"dsp": 1235,
		"extra_data": {
			"slices": {
				"Slice LUTs": 181133,
				"LUT as Logic": 181133,
				"LUT as Memory": 0,
				"Slice Registers": 203596,
				"Register as Flip Flop": 203596,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1235,
				"DSP48E1 only": 1235
			},
			"primitives": {
				"FDCE": 202027,
				"LUT2": 144242,
				"LUT3": 36810,
				"LUT4": 23864,
				"CARRY4": 19266,
				"LUT1": 14622,
				"FDRE": 1550,
				"DSP48E1": 1235,
				"LUT6": 304,
				"LUT5": 19,
				"FDPE": 19,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "19xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 19,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 167644593,
		"lut": 190943,
		"registers": 204796,
		"bram": 0,
		"dsp": 1235,
		"extra_data": {
			"slices": {
				"Slice LUTs": 190943,
				"LUT as Logic": 190943,
				"LUT as Memory": 0,
				"Slice Registers": 204796,
				"Register as Flip Flop": 204796,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1235,
				"DSP48E1 only": 1235
			},
			"primitives": {
				"FDCE": 202977,
				"LUT2": 149892,
				"LUT3": 39560,
				"LUT4": 27664,
				"CARRY4": 19266,
				"LUT1": 16772,
				"FDRE": 1800,
				"DSP48E1": 1235,
				"LUT6": 304,
				"LUT5": 19,
				"FDPE": 19,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "19xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 19,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170010201,
		"lut": 203314,
		"registers": 205996,
		"bram": 0,
		"dsp": 1235,
		"extra_data": {
			"slices": {
				"Slice LUTs": 203314,
				"LUT as Logic": 203314,
				"LUT as Memory": 0,
				"Slice Registers": 205996,
				"Register as Flip Flop": 205996,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1235,
				"DSP48E1 only": 1235
			},
			"primitives": {
				"FDCE": 203927,
				"LUT2": 155542,
				"LUT3": 42310,
				"LUT4": 31464,
				"CARRY4": 19266,
				"LUT1": 18922,
				"FDRE": 2050,
				"DSP48E1": 1235,
				"LUT6": 304,
				"LUT5": 19,
				"FDPE": 19,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "19xFIR_460xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 19,
			"N_B": 460
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 165617754,
		"lut": 213916,
		"registers": 207196,
		"bram": 0,
		"dsp": 1235,
		"extra_data": {
			"slices": {
				"Slice LUTs": 213916,
				"LUT as Logic": 213916,
				"LUT as Memory": 0,
				"Slice Registers": 207196,
				"Register as Flip Flop": 207196,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1235,
				"DSP48E1 only": 1235
			},
			"primitives": {
				"FDCE": 204877,
				"LUT2": 161192,
				"LUT3": 45060,
				"LUT4": 35264,
				"LUT1": 21072,
				"CARRY4": 19266,
				"FDRE": 2300,
				"DSP48E1": 1235,
				"LUT6": 304,
				"LUT5": 19,
				"FDPE": 19,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "20xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 20,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 221190002,
		"lut": 119205,
		"registers": 205196,
		"bram": 0,
		"dsp": 1300,
		"extra_data": {
			"slices": {
				"Slice LUTs": 119205,
				"LUT as Logic": 118547,
				"LUT as Memory": 658,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 658,
				"Slice Registers": 205196,
				"Register as Flip Flop": 205196,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1300,
				"DSP48E1 only": 1300
			},
			"primitives": {
				"FDCE": 204467,
				"LUT2": 116749,
				"LUT3": 21350,
				"CARRY4": 19880,
				"LUT1": 1789,
				"DSP48E1": 1300,
				"LUT4": 1080,
				"FDRE": 709,
				"SRL16E": 659,
				"LUT6": 320,
				"LUT5": 20,
				"FDPE": 20,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "20xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 20,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 223313979,
		"lut": 131285,
		"registers": 206396,
		"bram": 0,
		"dsp": 1300,
		"extra_data": {
			"slices": {
				"Slice LUTs": 131285,
				"LUT as Logic": 130626,
				"LUT as Memory": 659,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 659,
				"Slice Registers": 206396,
				"Register as Flip Flop": 206396,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1300,
				"DSP48E1 only": 1300
			},
			"primitives": {
				"FDCE": 205417,
				"LUT2": 122399,
				"LUT3": 24100,
				"CARRY4": 19880,
				"LUT4": 4880,
				"LUT1": 3939,
				"DSP48E1": 1300,
				"FDRE": 959,
				"SRL16E": 659,
				"LUT6": 320,
				"LUT5": 20,
				"FDPE": 20,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "20xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 20,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 201897840,
		"lut": 142522,
		"registers": 207596,
		"bram": 0,
		"dsp": 1300,
		"extra_data": {
			"slices": {
				"Slice LUTs": 142522,
				"LUT as Logic": 141863,
				"LUT as Memory": 659,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 659,
				"Slice Registers": 207596,
				"Register as Flip Flop": 207596,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1300,
				"DSP48E1 only": 1300
			},
			"primitives": {
				"FDCE": 206367,
				"LUT2": 128049,
				"LUT3": 26850,
				"CARRY4": 19880,
				"LUT4": 8680,
				"LUT1": 6089,
				"DSP48E1": 1300,
				"FDRE": 1209,
				"SRL16E": 659,
				"LUT6": 320,
				"LUT5": 20,
				"FDPE": 20,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "20xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 20,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 177777778,
		"lut": 153162,
		"registers": 208796,
		"bram": 0,
		"dsp": 1300,
		"extra_data": {
			"slices": {
				"Slice LUTs": 153162,
				"LUT as Logic": 152503,
				"LUT as Memory": 659,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 659,
				"Slice Registers": 208796,
				"Register as Flip Flop": 208796,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1300,
				"DSP48E1 only": 1300
			},
			"primitives": {
				"FDCE": 207317,
				"LUT2": 133699,
				"LUT3": 29600,
				"CARRY4": 19880,
				"LUT4": 12480,
				"LUT1": 8239,
				"FDRE": 1459,
				"DSP48E1": 1300,
				"SRL16E": 659,
				"LUT6": 320,
				"LUT5": 20,
				"FDPE": 20,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "20xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 20,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 201207243,
		"lut": 165787,
		"registers": 209996,
		"bram": 0,
		"dsp": 1300,
		"extra_data": {
			"slices": {
				"Slice LUTs": 165787,
				"LUT as Logic": 165128,
				"LUT as Memory": 659,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 659,
				"Slice Registers": 209996,
				"Register as Flip Flop": 209996,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1300,
				"DSP48E1 only": 1300
			},
			"primitives": {
				"FDCE": 208267,
				"LUT2": 139349,
				"LUT3": 32350,
				"CARRY4": 19880,
				"LUT4": 16280,
				"LUT1": 10389,
				"FDRE": 1709,
				"DSP48E1": 1300,
				"SRL16E": 659,
				"LUT6": 320,
				"LUT5": 20,
				"FDPE": 20,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "20xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 20,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 168293504,
		"lut": 176354,
		"registers": 211196,
		"bram": 0,
		"dsp": 1300,
		"extra_data": {
			"slices": {
				"Slice LUTs": 176354,
				"LUT as Logic": 175695,
				"LUT as Memory": 659,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 659,
				"Slice Registers": 211196,
				"Register as Flip Flop": 211196,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1300,
				"DSP48E1 only": 1300
			},
			"primitives": {
				"FDCE": 209217,
				"LUT2": 144999,
				"LUT3": 35100,
				"LUT4": 20080,
				"CARRY4": 19880,
				"LUT1": 12539,
				"FDRE": 1959,
				"DSP48E1": 1300,
				"SRL16E": 659,
				"LUT6": 320,
				"LUT5": 20,
				"FDPE": 20,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "20xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 20,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170532060,
		"lut": 186695,
		"registers": 213920,
		"bram": 0,
		"dsp": 1300,
		"extra_data": {
			"slices": {
				"Slice LUTs": 186695,
				"LUT as Logic": 186695,
				"LUT as Memory": 0,
				"Slice Registers": 213920,
				"Register as Flip Flop": 213920,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1300,
				"DSP48E1 only": 1300
			},
			"primitives": {
				"FDCE": 212350,
				"LUT2": 149990,
				"LUT3": 37850,
				"LUT4": 23880,
				"CARRY4": 20280,
				"LUT1": 14689,
				"FDRE": 1550,
				"DSP48E1": 1300,
				"LUT6": 320,
				"LUT5": 20,
				"FDPE": 20,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "20xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 20,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 171408982,
		"lut": 197115,
		"registers": 215120,
		"bram": 0,
		"dsp": 1300,
		"extra_data": {
			"slices": {
				"Slice LUTs": 197115,
				"LUT as Logic": 197115,
				"LUT as Memory": 0,
				"Slice Registers": 215120,
				"Register as Flip Flop": 215120,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1300,
				"DSP48E1 only": 1300
			},
			"primitives": {
				"FDCE": 213300,
				"LUT2": 155640,
				"LUT3": 40600,
				"LUT4": 27680,
				"CARRY4": 20280,
				"LUT1": 16839,
				"FDRE": 1800,
				"DSP48E1": 1300,
				"LUT6": 320,
				"LUT5": 20,
				"FDPE": 20,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "20xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 20,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 167028562,
		"lut": 208525,
		"registers": 216320,
		"bram": 0,
		"dsp": 1300,
		"extra_data": {
			"slices": {
				"Slice LUTs": 208525,
				"LUT as Logic": 208525,
				"LUT as Memory": 0,
				"Slice Registers": 216320,
				"Register as Flip Flop": 216320,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1300,
				"DSP48E1 only": 1300
			},
			"primitives": {
				"FDCE": 214250,
				"LUT2": 161290,
				"LUT3": 43350,
				"LUT4": 31480,
				"CARRY4": 20280,
				"LUT1": 18989,
				"FDRE": 2050,
				"DSP48E1": 1300,
				"LUT6": 320,
				"LUT5": 20,
				"FDPE": 20,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "21xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 21,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 225682690,
		"lut": 125050,
		"registers": 215443,
		"bram": 0,
		"dsp": 1365,
		"extra_data": {
			"slices": {
				"Slice LUTs": 125050,
				"LUT as Logic": 124358,
				"LUT as Memory": 692,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 692,
				"Slice Registers": 215443,
				"Register as Flip Flop": 215443,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1365,
				"DSP48E1 only": 1365
			},
			"primitives": {
				"FDCE": 214680,
				"LUT2": 122530,
				"LUT3": 22390,
				"CARRY4": 20874,
				"LUT1": 1856,
				"DSP48E1": 1365,
				"LUT4": 1096,
				"FDRE": 742,
				"SRL16E": 692,
				"LUT6": 336,
				"LUT5": 21,
				"FDPE": 21,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "21xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 21,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 204666394,
		"lut": 136903,
		"registers": 216643,
		"bram": 0,
		"dsp": 1365,
		"extra_data": {
			"slices": {
				"Slice LUTs": 136903,
				"LUT as Logic": 136211,
				"LUT as Memory": 692,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 692,
				"Slice Registers": 216643,
				"Register as Flip Flop": 216643,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1365,
				"DSP48E1 only": 1365
			},
			"primitives": {
				"FDCE": 215630,
				"LUT2": 128180,
				"LUT3": 25140,
				"CARRY4": 20874,
				"LUT4": 4896,
				"LUT1": 4006,
				"DSP48E1": 1365,
				"FDRE": 992,
				"SRL16E": 692,
				"LUT6": 336,
				"LUT5": 21,
				"FDPE": 21,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "21xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 21,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 203004466,
		"lut": 148002,
		"registers": 217843,
		"bram": 0,
		"dsp": 1365,
		"extra_data": {
			"slices": {
				"Slice LUTs": 148002,
				"LUT as Logic": 147310,
				"LUT as Memory": 692,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 692,
				"Slice Registers": 217843,
				"Register as Flip Flop": 217843,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1365,
				"DSP48E1 only": 1365
			},
			"primitives": {
				"FDCE": 216580,
				"LUT2": 133830,
				"LUT3": 27890,
				"CARRY4": 20874,
				"LUT4": 8696,
				"LUT1": 6156,
				"DSP48E1": 1365,
				"FDRE": 1242,
				"SRL16E": 692,
				"LUT6": 336,
				"LUT5": 21,
				"FDPE": 21,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "21xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 21,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 184297825,
		"lut": 159568,
		"registers": 219043,
		"bram": 0,
		"dsp": 1365,
		"extra_data": {
			"slices": {
				"Slice LUTs": 159568,
				"LUT as Logic": 158876,
				"LUT as Memory": 692,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 692,
				"Slice Registers": 219043,
				"Register as Flip Flop": 219043,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1365,
				"DSP48E1 only": 1365
			},
			"primitives": {
				"FDCE": 217530,
				"LUT2": 139480,
				"LUT3": 30640,
				"CARRY4": 20874,
				"LUT4": 12496,
				"LUT1": 8306,
				"FDRE": 1492,
				"DSP48E1": 1365,
				"SRL16E": 692,
				"LUT6": 336,
				"LUT5": 21,
				"FDPE": 21,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "21xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 21,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 188964475,
		"lut": 171487,
		"registers": 220243,
		"bram": 0,
		"dsp": 1365,
		"extra_data": {
			"slices": {
				"Slice LUTs": 171487,
				"LUT as Logic": 170795,
				"LUT as Memory": 692,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 692,
				"Slice Registers": 220243,
				"Register as Flip Flop": 220243,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1365,
				"DSP48E1 only": 1365
			},
			"primitives": {
				"FDCE": 218480,
				"LUT2": 145130,
				"LUT3": 33390,
				"CARRY4": 20874,
				"LUT4": 16296,
				"LUT1": 10456,
				"FDRE": 1742,
				"DSP48E1": 1365,
				"SRL16E": 692,
				"LUT6": 336,
				"LUT5": 21,
				"FDPE": 21,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "21xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 21,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170823369,
		"lut": 182451,
		"registers": 221443,
		"bram": 0,
		"dsp": 1365,
		"extra_data": {
			"slices": {
				"Slice LUTs": 182451,
				"LUT as Logic": 181759,
				"LUT as Memory": 692,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 692,
				"Slice Registers": 221443,
				"Register as Flip Flop": 221443,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1365,
				"DSP48E1 only": 1365
			},
			"primitives": {
				"FDCE": 219430,
				"LUT2": 150780,
				"LUT3": 36140,
				"CARRY4": 20874,
				"LUT4": 20096,
				"LUT1": 12606,
				"FDRE": 1992,
				"DSP48E1": 1365,
				"SRL16E": 692,
				"LUT6": 336,
				"LUT5": 21,
				"FDPE": 21,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "21xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 21,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 163880695,
		"lut": 191185,
		"registers": 224244,
		"bram": 0,
		"dsp": 1365,
		"extra_data": {
			"slices": {
				"Slice LUTs": 191185,
				"LUT as Logic": 191185,
				"LUT as Memory": 0,
				"Slice Registers": 224244,
				"Register as Flip Flop": 224244,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1365,
				"DSP48E1 only": 1365
			},
			"primitives": {
				"FDCE": 222673,
				"LUT2": 155738,
				"LUT3": 38890,
				"LUT4": 23896,
				"CARRY4": 21294,
				"LUT1": 14756,
				"FDRE": 1550,
				"DSP48E1": 1365,
				"LUT6": 336,
				"LUT5": 21,
				"FDPE": 21,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "21xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 21,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 171703297,
		"lut": 203424,
		"registers": 225444,
		"bram": 0,
		"dsp": 1365,
		"extra_data": {
			"slices": {
				"Slice LUTs": 203424,
				"LUT as Logic": 203424,
				"LUT as Memory": 0,
				"Slice Registers": 225444,
				"Register as Flip Flop": 225444,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1365,
				"DSP48E1 only": 1365
			},
			"primitives": {
				"FDCE": 223623,
				"LUT2": 161388,
				"LUT3": 41640,
				"LUT4": 27696,
				"CARRY4": 21294,
				"LUT1": 16906,
				"FDRE": 1800,
				"DSP48E1": 1365,
				"LUT6": 336,
				"LUT5": 21,
				"FDPE": 21,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "21xFIR_410xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 21,
			"N_B": 410
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 168095478,
		"lut": 212797,
		"registers": 226644,
		"bram": 0,
		"dsp": 1365,
		"extra_data": {
			"slices": {
				"Slice LUTs": 212797,
				"LUT as Logic": 212797,
				"LUT as Memory": 0,
				"Slice Registers": 226644,
				"Register as Flip Flop": 226644,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1365,
				"DSP48E1 only": 1365
			},
			"primitives": {
				"FDCE": 224573,
				"LUT2": 167038,
				"LUT3": 44390,
				"LUT4": 31496,
				"CARRY4": 21294,
				"LUT1": 19056,
				"FDRE": 2050,
				"DSP48E1": 1365,
				"LUT6": 336,
				"LUT5": 21,
				"FDPE": 21,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "22xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 22,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 216122758,
		"lut": 130909,
		"registers": 225690,
		"bram": 0,
		"dsp": 1430,
		"extra_data": {
			"slices": {
				"Slice LUTs": 130909,
				"LUT as Logic": 130184,
				"LUT as Memory": 725,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 725,
				"Slice Registers": 225690,
				"Register as Flip Flop": 225690,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1430,
				"DSP48E1 only": 1430
			},
			"primitives": {
				"FDCE": 224893,
				"LUT2": 128311,
				"LUT3": 23430,
				"CARRY4": 21868,
				"LUT1": 1923,
				"DSP48E1": 1430,
				"LUT4": 1112,
				"FDRE": 775,
				"SRL16E": 725,
				"LUT6": 352,
				"LUT5": 22,
				"FDPE": 22,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "22xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 22,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 212765957,
		"lut": 142757,
		"registers": 226890,
		"bram": 0,
		"dsp": 1430,
		"extra_data": {
			"slices": {
				"Slice LUTs": 142757,
				"LUT as Logic": 142032,
				"LUT as Memory": 725,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 725,
				"Slice Registers": 226890,
				"Register as Flip Flop": 226890,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1430,
				"DSP48E1 only": 1430
			},
			"primitives": {
				"FDCE": 225843,
				"LUT2": 133961,
				"LUT3": 26180,
				"CARRY4": 21868,
				"LUT4": 4912,
				"LUT1": 4073,
				"DSP48E1": 1430,
				"FDRE": 1025,
				"SRL16E": 725,
				"LUT6": 352,
				"LUT5": 22,
				"FDPE": 22,
				"IBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "22xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 22,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 210393436,
		"lut": 154520,
		"registers": 228090,
		"bram": 0,
		"dsp": 1430,
		"extra_data": {
			"slices": {
				"Slice LUTs": 154520,
				"LUT as Logic": 153795,
				"LUT as Memory": 725,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 725,
				"Slice Registers": 228090,
				"Register as Flip Flop": 228090,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1430,
				"DSP48E1 only": 1430
			},
			"primitives": {
				"FDCE": 226793,
				"LUT2": 139611,
				"LUT3": 28930,
				"CARRY4": 21868,
				"LUT4": 8712,
				"LUT1": 6223,
				"DSP48E1": 1430,
				"FDRE": 1275,
				"SRL16E": 725,
				"LUT6": 352,
				"LUT5": 22,
				"FDPE": 22,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "22xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 22,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 199481348,
		"lut": 166142,
		"registers": 229290,
		"bram": 0,
		"dsp": 1430,
		"extra_data": {
			"slices": {
				"Slice LUTs": 166142,
				"LUT as Logic": 165417,
				"LUT as Memory": 725,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 725,
				"Slice Registers": 229290,
				"Register as Flip Flop": 229290,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1430,
				"DSP48E1 only": 1430
			},
			"primitives": {
				"FDCE": 227743,
				"LUT2": 145261,
				"LUT3": 31680,
				"CARRY4": 21868,
				"LUT4": 12512,
				"LUT1": 8373,
				"FDRE": 1525,
				"DSP48E1": 1430,
				"SRL16E": 725,
				"LUT6": 352,
				"LUT5": 22,
				"FDPE": 22,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "22xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 22,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 177746178,
		"lut": 177038,
		"registers": 230490,
		"bram": 0,
		"dsp": 1430,
		"extra_data": {
			"slices": {
				"Slice LUTs": 177038,
				"LUT as Logic": 176313,
				"LUT as Memory": 725,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 725,
				"Slice Registers": 230490,
				"Register as Flip Flop": 230490,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1430,
				"DSP48E1 only": 1430
			},
			"primitives": {
				"FDCE": 228693,
				"LUT2": 150911,
				"LUT3": 34430,
				"CARRY4": 21868,
				"LUT4": 16312,
				"LUT1": 10523,
				"FDRE": 1775,
				"DSP48E1": 1430,
				"SRL16E": 725,
				"LUT6": 352,
				"LUT5": 22,
				"FDPE": 22,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "22xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 22,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170270730,
		"lut": 186300,
		"registers": 231690,
		"bram": 0,
		"dsp": 1430,
		"extra_data": {
			"slices": {
				"Slice LUTs": 186300,
				"LUT as Logic": 185575,
				"LUT as Memory": 725,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 725,
				"Slice Registers": 231690,
				"Register as Flip Flop": 231690,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1430,
				"DSP48E1 only": 1430
			},
			"primitives": {
				"FDCE": 229643,
				"LUT2": 156561,
				"LUT3": 37180,
				"CARRY4": 21868,
				"LUT4": 20112,
				"LUT1": 12673,
				"FDRE": 2025,
				"DSP48E1": 1430,
				"SRL16E": 725,
				"LUT6": 352,
				"LUT5": 22,
				"FDPE": 22,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "22xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 22,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 170794193,
		"lut": 198983,
		"registers": 234568,
		"bram": 0,
		"dsp": 1430,
		"extra_data": {
			"slices": {
				"Slice LUTs": 198983,
				"LUT as Logic": 198983,
				"LUT as Memory": 0,
				"Slice Registers": 234568,
				"Register as Flip Flop": 234568,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1430,
				"DSP48E1 only": 1430
			},
			"primitives": {
				"FDCE": 232996,
				"LUT2": 161486,
				"LUT3": 39930,
				"LUT4": 23912,
				"CARRY4": 22308,
				"LUT1": 14823,
				"FDRE": 1550,
				"DSP48E1": 1430,
				"LUT6": 352,
				"LUT5": 22,
				"FDPE": 22,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "22xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 22,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172146669,
		"lut": 210178,
		"registers": 235768,
		"bram": 0,
		"dsp": 1430,
		"extra_data": {
			"slices": {
				"Slice LUTs": 210178,
				"LUT as Logic": 210178,
				"LUT as Memory": 0,
				"Slice Registers": 235768,
				"Register as Flip Flop": 235768,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1430,
				"DSP48E1 only": 1430
			},
			"primitives": {
				"FDCE": 233946,
				"LUT2": 167136,
				"LUT3": 42680,
				"LUT4": 27712,
				"CARRY4": 22308,
				"LUT1": 16973,
				"FDRE": 1800,
				"DSP48E1": 1430,
				"LUT6": 352,
				"LUT5": 22,
				"FDPE": 22,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "23xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 23,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 214546235,
		"lut": 136665,
		"registers": 235937,
		"bram": 0,
		"dsp": 1495,
		"extra_data": {
			"slices": {
				"Slice LUTs": 136665,
				"LUT as Logic": 135907,
				"LUT as Memory": 758,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 758,
				"Slice Registers": 235937,
				"Register as Flip Flop": 235937,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1495,
				"DSP48E1 only": 1495
			},
			"primitives": {
				"FDCE": 235106,
				"LUT2": 134092,
				"LUT3": 24470,
				"CARRY4": 22862,
				"LUT1": 1990,
				"DSP48E1": 1495,
				"LUT4": 1128,
				"FDRE": 808,
				"SRL16E": 758,
				"LUT6": 368,
				"LUT5": 23,
				"FDPE": 23,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "23xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 23,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 215749730,
		"lut": 148801,
		"registers": 237137,
		"bram": 0,
		"dsp": 1495,
		"extra_data": {
			"slices": {
				"Slice LUTs": 148801,
				"LUT as Logic": 148043,
				"LUT as Memory": 758,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 758,
				"Slice Registers": 237137,
				"Register as Flip Flop": 237137,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1495,
				"DSP48E1 only": 1495
			},
			"primitives": {
				"FDCE": 236056,
				"LUT2": 139742,
				"LUT3": 27220,
				"CARRY4": 22862,
				"LUT4": 4928,
				"LUT1": 4140,
				"DSP48E1": 1495,
				"FDRE": 1058,
				"SRL16E": 758,
				"LUT6": 368,
				"LUT5": 23,
				"FDPE": 23,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "23xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 23,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 200722601,
		"lut": 160492,
		"registers": 238337,
		"bram": 0,
		"dsp": 1495,
		"extra_data": {
			"slices": {
				"Slice LUTs": 160492,
				"LUT as Logic": 159734,
				"LUT as Memory": 758,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 758,
				"Slice Registers": 238337,
				"Register as Flip Flop": 238337,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1495,
				"DSP48E1 only": 1495
			},
			"primitives": {
				"FDCE": 237006,
				"LUT2": 145392,
				"LUT3": 29970,
				"CARRY4": 22862,
				"LUT4": 8728,
				"LUT1": 6290,
				"DSP48E1": 1495,
				"FDRE": 1308,
				"SRL16E": 758,
				"LUT6": 368,
				"LUT5": 23,
				"FDPE": 23,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "23xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 23,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 192049165,
		"lut": 171781,
		"registers": 239537,
		"bram": 0,
		"dsp": 1495,
		"extra_data": {
			"slices": {
				"Slice LUTs": 171781,
				"LUT as Logic": 171023,
				"LUT as Memory": 758,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 758,
				"Slice Registers": 239537,
				"Register as Flip Flop": 239537,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1495,
				"DSP48E1 only": 1495
			},
			"primitives": {
				"FDCE": 237956,
				"LUT2": 151042,
				"LUT3": 32720,
				"CARRY4": 22862,
				"LUT4": 12528,
				"LUT1": 8440,
				"FDRE": 1558,
				"DSP48E1": 1495,
				"SRL16E": 758,
				"LUT6": 368,
				"LUT5": 23,
				"FDPE": 23,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "23xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 23,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 173190163,
		"lut": 182303,
		"registers": 240737,
		"bram": 0,
		"dsp": 1495,
		"extra_data": {
			"slices": {
				"Slice LUTs": 182303,
				"LUT as Logic": 181545,
				"LUT as Memory": 758,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 758,
				"Slice Registers": 240737,
				"Register as Flip Flop": 240737,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1495,
				"DSP48E1 only": 1495
			},
			"primitives": {
				"FDCE": 238906,
				"LUT2": 156692,
				"LUT3": 35470,
				"CARRY4": 22862,
				"LUT4": 16328,
				"LUT1": 10590,
				"FDRE": 1808,
				"DSP48E1": 1495,
				"SRL16E": 758,
				"LUT6": 368,
				"LUT5": 23,
				"FDPE": 23,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "23xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 23,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 172087420,
		"lut": 191851,
		"registers": 241937,
		"bram": 0,
		"dsp": 1495,
		"extra_data": {
			"slices": {
				"Slice LUTs": 191851,
				"LUT as Logic": 191093,
				"LUT as Memory": 758,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 758,
				"Slice Registers": 241937,
				"Register as Flip Flop": 241937,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1495,
				"DSP48E1 only": 1495
			},
			"primitives": {
				"FDCE": 239856,
				"LUT2": 162342,
				"LUT3": 38220,
				"CARRY4": 22862,
				"LUT4": 20128,
				"LUT1": 12740,
				"FDRE": 2058,
				"DSP48E1": 1495,
				"SRL16E": 758,
				"LUT6": 368,
				"LUT5": 23,
				"FDPE": 23,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "23xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 23,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 160694199,
		"lut": 203730,
		"registers": 244892,
		"bram": 0,
		"dsp": 1495,
		"extra_data": {
			"slices": {
				"Slice LUTs": 203730,
				"LUT as Logic": 203730,
				"LUT as Memory": 0,
				"Slice Registers": 244892,
				"Register as Flip Flop": 244892,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1495,
				"DSP48E1 only": 1495
			},
			"primitives": {
				"FDCE": 243319,
				"LUT2": 167234,
				"LUT3": 40970,
				"LUT4": 23928,
				"CARRY4": 23322,
				"LUT1": 14890,
				"FDRE": 1550,
				"DSP48E1": 1495,
				"LUT6": 368,
				"LUT5": 23,
				"FDPE": 23,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "23xFIR_360xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 23,
			"N_B": 360
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 160720026,
		"lut": 212813,
		"registers": 246092,
		"bram": 0,
		"dsp": 1495,
		"extra_data": {
			"slices": {
				"Slice LUTs": 212813,
				"LUT as Logic": 212813,
				"LUT as Memory": 0,
				"Slice Registers": 246092,
				"Register as Flip Flop": 246092,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1495,
				"DSP48E1 only": 1495
			},
			"primitives": {
				"FDCE": 244269,
				"LUT2": 172884,
				"LUT3": 43720,
				"LUT4": 27728,
				"CARRY4": 23322,
				"LUT1": 17040,
				"FDRE": 1800,
				"DSP48E1": 1495,
				"LUT6": 368,
				"LUT5": 23,
				"FDPE": 23,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "24xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 24,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 163853842,
		"lut": 149293,
		"registers": 246953,
		"bram": 0,
		"dsp": 1536,
		"extra_data": {
			"slices": {
				"Slice LUTs": 149293,
				"LUT as Logic": 148502,
				"LUT as Memory": 791,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 791,
				"Slice Registers": 246953,
				"Register as Flip Flop": 246953,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1536,
				"DSP48E1 only": 1536
			},
			"primitives": {
				"FDCE": 246088,
				"LUT2": 140929,
				"LUT3": 26806,
				"CARRY4": 25128,
				"LUT6": 4104,
				"LUT4": 2416,
				"LUT1": 2057,
				"DSP48E1": 1536,
				"FDRE": 841,
				"SRL16E": 791,
				"LUT5": 120,
				"FDPE": 24,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "24xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 24,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 167785235,
		"lut": 160917,
		"registers": 248153,
		"bram": 0,
		"dsp": 1536,
		"extra_data": {
			"slices": {
				"Slice LUTs": 160917,
				"LUT as Logic": 160126,
				"LUT as Memory": 791,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 791,
				"Slice Registers": 248153,
				"Register as Flip Flop": 248153,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1536,
				"DSP48E1 only": 1536
			},
			"primitives": {
				"FDCE": 247038,
				"LUT2": 146579,
				"LUT3": 29556,
				"CARRY4": 25128,
				"LUT4": 6216,
				"LUT1": 4207,
				"LUT6": 4104,
				"DSP48E1": 1536,
				"FDRE": 1091,
				"SRL16E": 791,
				"LUT5": 120,
				"FDPE": 24,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "24xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 24,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 168010753,
		"lut": 172412,
		"registers": 249353,
		"bram": 0,
		"dsp": 1536,
		"extra_data": {
			"slices": {
				"Slice LUTs": 172412,
				"LUT as Logic": 171621,
				"LUT as Memory": 791,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 791,
				"Slice Registers": 249353,
				"Register as Flip Flop": 249353,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1536,
				"DSP48E1 only": 1536
			},
			"primitives": {
				"FDCE": 247988,
				"LUT2": 152229,
				"LUT3": 32306,
				"CARRY4": 25128,
				"LUT4": 10016,
				"LUT1": 6357,
				"LUT6": 4104,
				"DSP48E1": 1536,
				"FDRE": 1341,
				"SRL16E": 791,
				"LUT5": 120,
				"FDPE": 24,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "24xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 24,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 168520391,
		"lut": 183565,
		"registers": 250553,
		"bram": 0,
		"dsp": 1536,
		"extra_data": {
			"slices": {
				"Slice LUTs": 183565,
				"LUT as Logic": 182774,
				"LUT as Memory": 791,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 791,
				"Slice Registers": 250553,
				"Register as Flip Flop": 250553,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1536,
				"DSP48E1 only": 1536
			},
			"primitives": {
				"FDCE": 248938,
				"LUT2": 157879,
				"LUT3": 35056,
				"CARRY4": 25128,
				"LUT4": 13816,
				"LUT1": 8507,
				"LUT6": 4104,
				"FDRE": 1591,
				"DSP48E1": 1536,
				"SRL16E": 791,
				"LUT5": 120,
				"FDPE": 24,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "24xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 24,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 161655351,
		"lut": 193706,
		"registers": 251768,
		"bram": 0,
		"dsp": 1536,
		"extra_data": {
			"slices": {
				"Slice LUTs": 193706,
				"LUT as Logic": 192915,
				"LUT as Memory": 791,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 791,
				"Slice Registers": 251768,
				"Register as Flip Flop": 251768,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1536,
				"DSP48E1 only": 1536
			},
			"primitives": {
				"FDCE": 249903,
				"LUT2": 163529,
				"LUT3": 37806,
				"CARRY4": 25128,
				"LUT4": 17616,
				"LUT1": 10657,
				"LUT6": 4104,
				"FDRE": 1841,
				"DSP48E1": 1536,
				"SRL16E": 791,
				"LUT5": 120,
				"FDPE": 24,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "24xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 24,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 161733786,
		"lut": 204135,
		"registers": 252953,
		"bram": 0,
		"dsp": 1536,
		"extra_data": {
			"slices": {
				"Slice LUTs": 204135,
				"LUT as Logic": 203344,
				"LUT as Memory": 791,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 791,
				"Slice Registers": 252953,
				"Register as Flip Flop": 252953,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1536,
				"DSP48E1 only": 1536
			},
			"primitives": {
				"FDCE": 250838,
				"LUT2": 169179,
				"LUT3": 40556,
				"CARRY4": 25128,
				"LUT4": 21416,
				"LUT1": 12807,
				"LUT6": 4104,
				"FDRE": 2091,
				"DSP48E1": 1536,
				"SRL16E": 791,
				"LUT5": 120,
				"FDPE": 24,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "24xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 24,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 159821000,
		"lut": 213405,
		"registers": 256800,
		"bram": 0,
		"dsp": 1536,
		"extra_data": {
			"slices": {
				"Slice LUTs": 213405,
				"LUT as Logic": 213405,
				"LUT as Memory": 0,
				"Slice Registers": 256800,
				"Register as Flip Flop": 256800,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1536,
				"DSP48E1 only": 1536
			},
			"primitives": {
				"FDCE": 255226,
				"LUT2": 174038,
				"LUT3": 43306,
				"CARRY4": 25608,
				"LUT4": 25216,
				"LUT1": 14957,
				"LUT6": 4104,
				"FDRE": 1550,
				"DSP48E1": 1536,
				"LUT5": 120,
				"FDPE": 24,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "25xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 25,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 159058374,
		"lut": 173116,
		"registers": 259312,
		"bram": 0,
		"dsp": 1535,
		"extra_data": {
			"slices": {
				"Slice LUTs": 173116,
				"LUT as Logic": 172292,
				"LUT as Memory": 824,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 824,
				"Slice Registers": 259312,
				"Register as Flip Flop": 259312,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1535,
				"DSP48E1 only": 1535
			},
			"primitives": {
				"FDCE": 258413,
				"LUT2": 151759,
				"LUT3": 31410,
				"CARRY4": 29620,
				"LUT6": 14350,
				"LUT4": 5930,
				"LUT1": 2124,
				"DSP48E1": 1535,
				"FDRE": 874,
				"SRL16E": 824,
				"LUT5": 385,
				"FDPE": 25,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "25xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 25,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 159769931,
		"lut": 184550,
		"registers": 260605,
		"bram": 0,
		"dsp": 1535,
		"extra_data": {
			"slices": {
				"Slice LUTs": 184550,
				"LUT as Logic": 183726,
				"LUT as Memory": 824,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 824,
				"Slice Registers": 260605,
				"Register as Flip Flop": 260605,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1535,
				"DSP48E1 only": 1535
			},
			"primitives": {
				"FDCE": 259456,
				"LUT2": 157409,
				"LUT3": 34160,
				"CARRY4": 29620,
				"LUT6": 14350,
				"LUT4": 9730,
				"LUT1": 4274,
				"DSP48E1": 1535,
				"FDRE": 1124,
				"SRL16E": 824,
				"LUT5": 385,
				"FDPE": 25,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "25xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 25,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 160720026,
		"lut": 195818,
		"registers": 261813,
		"bram": 0,
		"dsp": 1535,
		"extra_data": {
			"slices": {
				"Slice LUTs": 195818,
				"LUT as Logic": 194994,
				"LUT as Memory": 824,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 824,
				"Slice Registers": 261813,
				"Register as Flip Flop": 261813,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1535,
				"DSP48E1 only": 1535
			},
			"primitives": {
				"FDCE": 260414,
				"LUT2": 163059,
				"LUT3": 36910,
				"CARRY4": 29620,
				"LUT6": 14350,
				"LUT4": 13530,
				"LUT1": 6424,
				"DSP48E1": 1535,
				"FDRE": 1374,
				"SRL16E": 824,
				"LUT5": 385,
				"FDPE": 25,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "25xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 25,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 157903048,
		"lut": 206603,
		"registers": 262912,
		"bram": 0,
		"dsp": 1535,
		"extra_data": {
			"slices": {
				"Slice LUTs": 206603,
				"LUT as Logic": 205779,
				"LUT as Memory": 824,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 824,
				"Slice Registers": 262912,
				"Register as Flip Flop": 262912,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1535,
				"DSP48E1 only": 1535
			},
			"primitives": {
				"FDCE": 261263,
				"LUT2": 168709,
				"LUT3": 39660,
				"CARRY4": 29620,
				"LUT4": 17330,
				"LUT6": 14350,
				"LUT1": 8574,
				"FDRE": 1624,
				"DSP48E1": 1535,
				"SRL16E": 824,
				"LUT5": 385,
				"FDPE": 25,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "25xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 25,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 160205062,
		"lut": 217097,
		"registers": 264197,
		"bram": 0,
		"dsp": 1535,
		"extra_data": {
			"slices": {
				"Slice LUTs": 217097,
				"LUT as Logic": 216273,
				"LUT as Memory": 824,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 824,
				"Slice Registers": 264197,
				"Register as Flip Flop": 264197,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1535,
				"DSP48E1 only": 1535
			},
			"primitives": {
				"FDCE": 262298,
				"LUT2": 174359,
				"LUT3": 42405,
				"CARRY4": 29620,
				"LUT4": 21135,
				"LUT6": 14350,
				"LUT1": 10728,
				"FDRE": 1874,
				"DSP48E1": 1535,
				"SRL16E": 824,
				"LUT5": 385,
				"FDPE": 25,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "25xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 25,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 144300144,
		"lut": 227428,
		"registers": 265312,
		"bram": 0,
		"dsp": 1535,
		"extra_data": {
			"slices": {
				"Slice LUTs": 227428,
				"LUT as Logic": 226604,
				"LUT as Memory": 824,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 824,
				"Slice Registers": 265312,
				"Register as Flip Flop": 265312,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1535,
				"DSP48E1 only": 1535
			},
			"primitives": {
				"FDCE": 263163,
				"LUT2": 180009,
				"LUT3": 45160,
				"CARRY4": 29620,
				"LUT4": 24930,
				"LUT6": 14350,
				"LUT1": 12874,
				"FDRE": 2124,
				"DSP48E1": 1535,
				"SRL16E": 824,
				"LUT5": 385,
				"FDPE": 25,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "25xFIR_310xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 25,
			"N_B": 310
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "26xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 26,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 151285930,
		"lut": 196604,
		"registers": 270916,
		"bram": 0,
		"dsp": 1534,
		"extra_data": {
			"slices": {
				"Slice LUTs": 196604,
				"LUT as Logic": 195747,
				"LUT as Memory": 857,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 857,
				"Slice Registers": 270916,
				"Register as Flip Flop": 270916,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1534,
				"DSP48E1 only": 1534
			},
			"primitives": {
				"FDCE": 269983,
				"LUT2": 163317,
				"LUT3": 35910,
				"CARRY4": 34034,
				"LUT6": 24336,
				"LUT4": 9418,
				"LUT1": 2217,
				"DSP48E1": 1534,
				"FDRE": 907,
				"SRL16E": 857,
				"LUT5": 572,
				"FDPE": 26,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "26xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 26,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 140508641,
		"lut": 207639,
		"registers": 272039,
		"bram": 0,
		"dsp": 1534,
		"extra_data": {
			"slices": {
				"Slice LUTs": 207639,
				"LUT as Logic": 206790,
				"LUT as Memory": 849,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 849,
				"Slice Registers": 272039,
				"Register as Flip Flop": 272039,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1534,
				"DSP48E1 only": 1534
			},
			"primitives": {
				"FDCE": 270856,
				"LUT2": 168967,
				"LUT3": 38660,
				"CARRY4": 34034,
				"LUT6": 24336,
				"LUT4": 13218,
				"LUT1": 4367,
				"DSP48E1": 1534,
				"FDRE": 1157,
				"SRL16E": 857,
				"LUT5": 572,
				"FDPE": 26,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "26xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 26,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 146305779,
		"lut": 218508,
		"registers": 273310,
		"bram": 0,
		"dsp": 1534,
		"extra_data": {
			"slices": {
				"Slice LUTs": 218508,
				"LUT as Logic": 217654,
				"LUT as Memory": 854,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 854,
				"Slice Registers": 273310,
				"Register as Flip Flop": 273310,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1534,
				"DSP48E1 only": 1534
			},
			"primitives": {
				"FDCE": 271873,
				"LUT2": 174617,
				"LUT3": 41410,
				"CARRY4": 34034,
				"LUT6": 24336,
				"LUT4": 17018,
				"LUT1": 6517,
				"DSP48E1": 1534,
				"FDRE": 1411,
				"SRL16E": 857,
				"LUT5": 572,
				"FDPE": 26,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "26xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 26,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 127437237,
		"lut": 228915,
		"registers": 274439,
		"bram": 0,
		"dsp": 1534,
		"extra_data": {
			"slices": {
				"Slice LUTs": 228915,
				"LUT as Logic": 228059,
				"LUT as Memory": 856,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 856,
				"Slice Registers": 274439,
				"Register as Flip Flop": 274439,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1534,
				"DSP48E1 only": 1534
			},
			"primitives": {
				"FDCE": 272756,
				"LUT2": 180267,
				"LUT3": 44160,
				"CARRY4": 34034,
				"LUT6": 24336,
				"LUT4": 20818,
				"LUT1": 8667,
				"FDRE": 1657,
				"DSP48E1": 1534,
				"SRL16E": 857,
				"LUT5": 572,
				"FDPE": 26,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "26xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 26,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "26xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 26,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "27xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 27,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 131337011,
		"lut": 216377,
		"registers": 282974,
		"bram": 0,
		"dsp": 1539,
		"extra_data": {
			"slices": {
				"Slice LUTs": 216377,
				"LUT as Logic": 215491,
				"LUT as Memory": 886,
				"LUT as Distributed RAM": 0,
				"LUT as Shift Register": 886,
				"Slice Registers": 282974,
				"Register as Flip Flop": 282974,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 1539,
				"DSP48E1 only": 1539
			},
			"primitives": {
				"FDCE": 282007,
				"LUT2": 173713,
				"LUT3": 40186,
				"CARRY4": 38205,
				"LUT6": 33642,
				"LUT4": 12613,
				"LUT1": 2285,
				"DSP48E1": 1539,
				"FDRE": 940,
				"SRL16E": 890,
				"LUT5": 810,
				"FDPE": 27,
				"IBUF": 2,
				"BUFG": 2
			},
			"clock_primitives": {
				"BUFGCTRL": 2,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "27xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 27,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Design is not routable."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "27xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 27,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "27xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 27,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "27xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 27,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "27xFIR_260xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 27,
			"N_B": 260
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "28xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 28,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "28xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 28,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "28xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 28,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "28xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 28,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "28xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 28,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "29xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 29,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "29xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 29,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "29xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 29,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "29xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 29,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "29xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 29,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "30xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 30,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "30xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 30,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "30xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 30,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "30xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 30,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "30xFIR_210xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 30,
			"N_B": 210
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "31xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 31,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "31xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 31,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "31xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 31,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "31xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 31,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "32xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 32,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "32xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 32,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "32xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 32,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "32xFIR_160xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 32,
			"N_B": 160
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "33xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 33,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "33xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 33,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "33xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 33,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "34xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 34,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "34xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 34,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "34xFIR_110xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 34,
			"N_B": 110
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "35xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 35,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "35xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 35,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "36xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 36,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "36xFIR_60xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 36,
			"N_B": 60
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "37xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 37,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "38xFIR_10xS832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd",
			"../vhdl/fir.vhd",
			"../vhdl/top.vhd"
		],
		"libraries": {
			"pkg_ddc": [
				"../vhdl/symmFIR/Syn/packages/pkg_ddc.vhd"
			],
			"mod_symmFIR": []
		},
		"generics": {
			"TAPS": 129,
			"COEF_BW": 16,
			"DATA_BW": 16,
			"N_A": 38,
			"N_B": 10
		},
		"extra_args": {
			"exe": null
		},
		"fmax": -1,
		"lut": -1,
		"registers": -1,
		"bram": -1,
		"dsp": -1,
		"extra_data": {
			"error": "Out of resources."
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "add8",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../vhdl/add.vhd"
		],
		"libraries": {},
		"generics": {
			"N": 8
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 737463127,
		"lut": 8,
		"registers": 24,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 8,
				"LUT as Logic": 8,
				"LUT as Memory": 0,
				"Slice Registers": 24,
				"Register as Flip Flop": 24,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"FDRE": 24,
				"LUT2": 8,
				"CARRY4": 2,
				"IBUF": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": 0.0022315169999274076
	},
	{
		"vendor": "NanoXplore",
		"name": "add8",
		"part": "NG-MEDIUM",
		"files": [
			"../vhdl/add_nx.vhd"
		],
		"libraries": {},
		"generics": {
			"N": 8
		},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 590667000,
		"lut": 0,
		"registers": 24,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 0,
				"DFF": 24,
				"XLUT": 0,
				"Carry": 8,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 24,
				"Used by 4-LUT": 0,
				"Used by DFF Buffer": 16,
				"Used by CY": 8,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 24,
				"Used by FE": 16,
				"Used by Carry": 8,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0009661440008130739
	},
	{
		"vendor": "Vivado",
		"name": "add16",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../vhdl/add.vhd"
		],
		"libraries": {},
		"generics": {
			"N": 16
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 738007380,
		"lut": 16,
		"registers": 48,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 16,
				"LUT as Logic": 16,
				"LUT as Memory": 0,
				"Slice Registers": 48,
				"Register as Flip Flop": 48,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"FDRE": 48,
				"LUT2": 16,
				"CARRY4": 4,
				"IBUF": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": 0.0021983779997754027
	},
	{
		"vendor": "NanoXplore",
		"name": "add16",
		"part": "NG-MEDIUM",
		"files": [
			"../vhdl/add_nx.vhd"
		],
		"libraries": {},
		"generics": {
			"N": 16
		},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 585480000,
		"lut": 0,
		"registers": 48,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 0,
				"DFF": 48,
				"XLUT": 0,
				"Carry": 16,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 48,
				"Used by 4-LUT": 0,
				"Used by DFF Buffer": 32,
				"Used by CY": 16,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 48,
				"Used by FE": 32,
				"Used by Carry": 16,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.000534750999577227
	},
	{
		"vendor": "NanoXplore",
		"name": "add32",
		"part": "NG-MEDIUM",
		"files": [
			"../vhdl/add_nx.vhd"
		],
		"libraries": {},
		"generics": {
			"N": 32
		},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 554631000,
		"lut": 0,
		"registers": 96,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 0,
				"DFF": 96,
				"XLUT": 0,
				"Carry": 32,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 96,
				"Used by 4-LUT": 0,
				"Used by DFF Buffer": 64,
				"Used by CY": 32,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 96,
				"Used by FE": 64,
				"Used by Carry": 32,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0004940859998896485
	},
	{
		"vendor": "Vivado",
		"name": "add32",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../vhdl/add.vhd"
		],
		"libraries": {},
		"generics": {
			"N": 32
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 626959248,
		"lut": 32,
		"registers": 96,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 32,
				"LUT as Logic": 32,
				"LUT as Memory": 0,
				"Slice Registers": 96,
				"Register as Flip Flop": 96,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"FDRE": 96,
				"LUT2": 32,
				"CARRY4": 8,
				"IBUF": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": 0.0063641739998274716
	},
	{
		"vendor": "NanoXplore",
		"name": "add64",
		"part": "NG-MEDIUM",
		"files": [
			"../vhdl/add_nx.vhd"
		],
		"libraries": {},
		"generics": {
			"N": 64
		},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 542888000,
		"lut": 0,
		"registers": 192,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 0,
				"DFF": 192,
				"XLUT": 0,
				"Carry": 66,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 194,
				"Used by 4-LUT": 0,
				"Used by DFF Buffer": 128,
				"Used by CY": 66,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 192,
				"Used by FE": 128,
				"Used by Carry": 64,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0005070379993412644
	},
	{
		"vendor": "Vivado",
		"name": "add64",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../vhdl/add.vhd"
		],
		"libraries": {},
		"generics": {
			"N": 64
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 480769231,
		"lut": 64,
		"registers": 192,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 64,
				"LUT as Logic": 64,
				"LUT as Memory": 0,
				"Slice Registers": 192,
				"Register as Flip Flop": 192,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"FDRE": 192,
				"LUT2": 64,
				"CARRY4": 16,
				"IBUF": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": 0.00433099299971218
	},
	{
		"vendor": "NanoXplore",
		"name": "add128",
		"part": "NG-MEDIUM",
		"files": [
			"../vhdl/add_nx.vhd"
		],
		"libraries": {},
		"generics": {
			"N": 128
		},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 304785000,
		"lut": 0,
		"registers": 384,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 0,
				"DFF": 384,
				"XLUT": 0,
				"Carry": 132,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 388,
				"Used by 4-LUT": 0,
				"Used by DFF Buffer": 256,
				"Used by CY": 132,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 384,
				"Used by FE": 256,
				"Used by Carry": 128,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.000611220999417128
	},
	{
		"vendor": "Vivado",
		"name": "add128",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../vhdl/add.vhd"
		],
		"libraries": {},
		"generics": {
			"N": 128
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 326051516,
		"lut": 128,
		"registers": 384,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 128,
				"LUT as Logic": 128,
				"LUT as Memory": 0,
				"Slice Registers": 384,
				"Register as Flip Flop": 384,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"FDRE": 384,
				"LUT2": 128,
				"CARRY4": 32,
				"IBUF": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": 0.00542200000018056
	},
	{
		"vendor": "Vivado",
		"name": "add256",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../vhdl/add.vhd"
		],
		"libraries": {},
		"generics": {
			"N": 256
		},
		"extra_args": {
			"exe": null
		},
		"fmax": 194931774,
		"lut": 256,
		"registers": 768,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 256,
				"LUT as Logic": 256,
				"LUT as Memory": 0,
				"Slice Registers": 768,
				"Register as Flip Flop": 768,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"FDRE": 768,
				"LUT2": 256,
				"CARRY4": 64,
				"IBUF": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": 0.0019173150003553019
	},
	{
		"vendor": "NanoXplore",
		"name": "add256",
		"part": "NG-MEDIUM",
		"files": [
			"../vhdl/add_nx.vhd"
		],
		"libraries": {},
		"generics": {
			"N": 256
		},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 313283000,
		"lut": 0,
		"registers": 768,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 0,
				"DFF": 768,
				"XLUT": 0,
				"Carry": 266,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 778,
				"Used by 4-LUT": 0,
				"Used by DFF Buffer": 512,
				"Used by CY": 266,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 768,
				"Used by FE": 512,
				"Used by Carry": 256,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0004973140003130538
	},
	{
		"vendor": "Vivado",
		"name": "s27",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s27.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 564652739,
		"lut": 9,
		"registers": 3,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 9,
				"LUT as Logic": 9,
				"LUT as Memory": 0,
				"Slice Registers": 3,
				"Register as Flip Flop": 3,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 8,
				"IBUF": 5,
				"FDRE": 3,
				"LUT1": 2,
				"OBUF": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s27",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s27.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 362845000,
		"lut": 5,
		"registers": 3,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 5,
				"DFF": 3,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 5,
				"Used by 4-LUT": 5,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 3,
				"Used by FE": 3,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0008593319998908555
	},
	{
		"vendor": "Vivado",
		"name": "s27a",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s27a.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 564652739,
		"lut": 9,
		"registers": 3,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 9,
				"LUT as Logic": 9,
				"LUT as Memory": 0,
				"Slice Registers": 3,
				"Register as Flip Flop": 3,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 8,
				"IBUF": 5,
				"FDRE": 3,
				"LUT1": 2,
				"OBUF": 1,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s27a",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s27a.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 362845000,
		"lut": 5,
		"registers": 3,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 5,
				"DFF": 3,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 5,
				"Used by 4-LUT": 5,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 3,
				"Used by FE": 3,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0006463190002250485
	},
	{
		"vendor": "Vivado",
		"name": "s208",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s208.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 320512821,
		"lut": 81,
		"registers": 8,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 81,
				"LUT as Logic": 81,
				"LUT as Memory": 0,
				"Slice Registers": 8,
				"Register as Flip Flop": 8,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 52,
				"LUT1": 35,
				"IBUF": 12,
				"LUT3": 9,
				"FDRE": 8,
				"OBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s208",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s208.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 255428000,
		"lut": 23,
		"registers": 8,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 23,
				"DFF": 8,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 23,
				"Used by 4-LUT": 23,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 8,
				"Used by FE": 8,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0006253139999898849
	},
	{
		"vendor": "Vivado",
		"name": "s298",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s298.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 325626832,
		"lut": 109,
		"registers": 14,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 109,
				"LUT as Logic": 109,
				"LUT as Memory": 0,
				"Slice Registers": 14,
				"Register as Flip Flop": 14,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT1": 48,
				"LUT2": 39,
				"LUT3": 18,
				"LUT4": 14,
				"FDRE": 14,
				"OBUF": 6,
				"IBUF": 4,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s298",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s298.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 254712000,
		"lut": 28,
		"registers": 14,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 28,
				"DFF": 14,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 28,
				"Used by 4-LUT": 28,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 14,
				"Used by FE": 14,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0006389649997800007
	},
	{
		"vendor": "Vivado",
		"name": "s344",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s344.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 193348801,
		"lut": 146,
		"registers": 15,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 146,
				"LUT as Logic": 146,
				"LUT as Memory": 0,
				"Slice Registers": 15,
				"Register as Flip Flop": 15,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 93,
				"LUT1": 58,
				"FDRE": 15,
				"OBUF": 11,
				"IBUF": 10,
				"LUT3": 8,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s344",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s344.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 197511000,
		"lut": 43,
		"registers": 15,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 43,
				"DFF": 15,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 43,
				"Used by 4-LUT": 43,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 15,
				"Used by FE": 15,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0007649680001122761
	},
	{
		"vendor": "NanoXplore",
		"name": "s349",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s349.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 197511000,
		"lut": 43,
		"registers": 15,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 43,
				"DFF": 15,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 43,
				"Used by 4-LUT": 43,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 15,
				"Used by FE": 15,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0007671860003028996
	},
	{
		"vendor": "Vivado",
		"name": "s349",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s349.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 196734212,
		"lut": 144,
		"registers": 15,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 144,
				"LUT as Logic": 144,
				"LUT as Memory": 0,
				"Slice Registers": 15,
				"Register as Flip Flop": 15,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 96,
				"LUT1": 56,
				"FDRE": 15,
				"OBUF": 11,
				"IBUF": 10,
				"LUT3": 8,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "s382",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s382.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 314663310,
		"lut": 146,
		"registers": 21,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 146,
				"LUT as Logic": 146,
				"LUT as Memory": 0,
				"Slice Registers": 21,
				"Register as Flip Flop": 21,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 61,
				"LUT1": 59,
				"LUT3": 27,
				"FDRE": 21,
				"LUT4": 11,
				"OBUF": 6,
				"IBUF": 4,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s382",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s382.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 194818000,
		"lut": 45,
		"registers": 21,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 45,
				"DFF": 21,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 46,
				"Used by 4-LUT": 45,
				"Used by DFF Buffer": 1,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 21,
				"Used by FE": 21,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0007107559995347401
	},
	{
		"vendor": "Vivado",
		"name": "s386",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s386.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 281928390,
		"lut": 152,
		"registers": 6,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 152,
				"LUT as Logic": 152,
				"LUT as Memory": 0,
				"Slice Registers": 6,
				"Register as Flip Flop": 6,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 60,
				"LUT1": 46,
				"LUT3": 39,
				"LUT4": 14,
				"IBUF": 8,
				"OBUF": 7,
				"FDRE": 6,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s386",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s386.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 254194000,
		"lut": 39,
		"registers": 6,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 39,
				"DFF": 6,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 39,
				"Used by 4-LUT": 39,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 6,
				"Used by FE": 6,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0006042009999873699
	},
	{
		"vendor": "Vivado",
		"name": "s386a",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s386a.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 281928390,
		"lut": 152,
		"registers": 6,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 152,
				"LUT as Logic": 152,
				"LUT as Memory": 0,
				"Slice Registers": 6,
				"Register as Flip Flop": 6,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 60,
				"LUT1": 46,
				"LUT3": 39,
				"LUT4": 14,
				"IBUF": 8,
				"OBUF": 7,
				"FDRE": 6,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s386a",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s386a.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 254194000,
		"lut": 39,
		"registers": 6,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 39,
				"DFF": 6,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 39,
				"Used by 4-LUT": 39,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 6,
				"Used by FE": 6,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.001398479999807023
	},
	{
		"vendor": "Vivado",
		"name": "s400",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s400.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 342114266,
		"lut": 154,
		"registers": 21,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 154,
				"LUT as Logic": 154,
				"LUT as Memory": 0,
				"Slice Registers": 21,
				"Register as Flip Flop": 21,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 65,
				"LUT1": 56,
				"LUT3": 30,
				"FDRE": 21,
				"LUT4": 11,
				"OBUF": 6,
				"IBUF": 4,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s400",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s400.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 204499000,
		"lut": 45,
		"registers": 21,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 45,
				"DFF": 21,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 46,
				"Used by 4-LUT": 45,
				"Used by DFF Buffer": 1,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 21,
				"Used by FE": 21,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0007115940006769961
	},
	{
		"vendor": "Vivado",
		"name": "s420",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s420.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 289184500,
		"lut": 180,
		"registers": 16,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 180,
				"LUT as Logic": 180,
				"LUT as Memory": 0,
				"Slice Registers": 16,
				"Register as Flip Flop": 16,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 106,
				"LUT1": 74,
				"IBUF": 20,
				"FDRE": 16,
				"LUT3": 14,
				"OBUF": 2,
				"LUT4": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s420",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s420.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 248880000,
		"lut": 44,
		"registers": 16,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 44,
				"DFF": 16,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 44,
				"Used by 4-LUT": 44,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 16,
				"Used by FE": 16,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0006771620001018164
	},
	{
		"vendor": "Vivado",
		"name": "s444",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s444.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 289603244,
		"lut": 169,
		"registers": 21,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 169,
				"LUT as Logic": 169,
				"LUT as Memory": 0,
				"Slice Registers": 21,
				"Register as Flip Flop": 21,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 78,
				"LUT1": 62,
				"LUT3": 30,
				"FDRE": 21,
				"LUT4": 11,
				"OBUF": 6,
				"IBUF": 4,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s444",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s444.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 201898000,
		"lut": 46,
		"registers": 21,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 46,
				"DFF": 21,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 47,
				"Used by 4-LUT": 46,
				"Used by DFF Buffer": 1,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 21,
				"Used by FE": 21,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0007641339998372132
	},
	{
		"vendor": "Vivado",
		"name": "s510",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s510.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 279407656,
		"lut": 187,
		"registers": 6,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 187,
				"LUT as Logic": 187,
				"LUT as Memory": 0,
				"Slice Registers": 6,
				"Register as Flip Flop": 6,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 149,
				"LUT1": 32,
				"LUT3": 26,
				"IBUF": 20,
				"OBUF": 7,
				"FDRE": 6,
				"LUT4": 4,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s510",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s510.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 195160000,
		"lut": 81,
		"registers": 6,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 81,
				"DFF": 6,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 81,
				"Used by 4-LUT": 81,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 6,
				"Used by FE": 6,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0005897490000279504
	},
	{
		"vendor": "Vivado",
		"name": "s526",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s526.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 329380764,
		"lut": 178,
		"registers": 21,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 178,
				"LUT as Logic": 178,
				"LUT as Memory": 0,
				"Slice Registers": 21,
				"Register as Flip Flop": 21,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 63,
				"LUT1": 59,
				"LUT4": 36,
				"LUT3": 35,
				"FDRE": 21,
				"OBUF": 6,
				"IBUF": 4,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s526",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s526.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 201167000,
		"lut": 40,
		"registers": 21,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 40,
				"DFF": 21,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 40,
				"Used by 4-LUT": 40,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 21,
				"Used by FE": 21,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0006183519999467535
	},
	{
		"vendor": "Vivado",
		"name": "s526a",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s526a.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 345542502,
		"lut": 178,
		"registers": 21,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 178,
				"LUT as Logic": 178,
				"LUT as Memory": 0,
				"Slice Registers": 21,
				"Register as Flip Flop": 21,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 62,
				"LUT1": 61,
				"LUT4": 36,
				"LUT3": 35,
				"FDRE": 21,
				"OBUF": 6,
				"IBUF": 4,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s526a",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s526a.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 201167000,
		"lut": 40,
		"registers": 21,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 40,
				"DFF": 21,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 40,
				"Used by 4-LUT": 40,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 21,
				"Used by FE": 21,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0005988259999867296
	},
	{
		"vendor": "Vivado",
		"name": "s641",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s641.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 52957687,
		"lut": 334,
		"registers": 19,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 334,
				"LUT as Logic": 334,
				"LUT as Memory": 0,
				"Slice Registers": 19,
				"Register as Flip Flop": 19,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT1": 274,
				"LUT2": 62,
				"IBUF": 36,
				"LUT3": 27,
				"OBUF": 24,
				"FDRE": 19,
				"LUT4": 12,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s641",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s641.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 111025000,
		"lut": 67,
		"registers": 19,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 67,
				"DFF": 19,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 75,
				"Used by 4-LUT": 67,
				"Used by DFF Buffer": 8,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 19,
				"Used by FE": 19,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0007909400001153699
	},
	{
		"vendor": "Vivado",
		"name": "s713",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s713.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 54112554,
		"lut": 355,
		"registers": 19,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 355,
				"LUT as Logic": 355,
				"LUT as Memory": 0,
				"Slice Registers": 19,
				"Register as Flip Flop": 19,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT1": 256,
				"LUT2": 88,
				"IBUF": 36,
				"LUT3": 33,
				"OBUF": 23,
				"FDRE": 19,
				"LUT4": 12,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s713",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s713.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 111719000,
		"lut": 67,
		"registers": 19,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 67,
				"DFF": 19,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 74,
				"Used by 4-LUT": 67,
				"Used by DFF Buffer": 7,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 19,
				"Used by FE": 19,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0006043049997970229
	},
	{
		"vendor": "Vivado",
		"name": "s820",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s820.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 300030003,
		"lut": 272,
		"registers": 5,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 272,
				"LUT as Logic": 272,
				"LUT as Memory": 0,
				"Slice Registers": 5,
				"Register as Flip Flop": 5,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 111,
				"LUT4": 73,
				"LUT3": 54,
				"LUT1": 51,
				"OBUF": 19,
				"IBUF": 19,
				"FDRE": 5,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s820",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s820.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 165673000,
		"lut": 87,
		"registers": 5,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 87,
				"DFF": 5,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 87,
				"Used by 4-LUT": 87,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 5,
				"Used by FE": 5,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0005069439994258573
	},
	{
		"vendor": "Vivado",
		"name": "s832",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s832.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 287521564,
		"lut": 269,
		"registers": 5,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 269,
				"LUT as Logic": 269,
				"LUT as Memory": 0,
				"Slice Registers": 5,
				"Register as Flip Flop": 5,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 113,
				"LUT4": 76,
				"LUT3": 55,
				"LUT1": 43,
				"OBUF": 19,
				"IBUF": 19,
				"FDRE": 5,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s832",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s832.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 163693000,
		"lut": 87,
		"registers": 5,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 87,
				"DFF": 5,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 87,
				"Used by 4-LUT": 87,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 5,
				"Used by FE": 5,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0005063190001237672
	},
	{
		"vendor": "Vivado",
		"name": "s838",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s838.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 282725474,
		"lut": 322,
		"registers": 32,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 322,
				"LUT as Logic": 322,
				"LUT as Memory": 0,
				"Slice Registers": 32,
				"Register as Flip Flop": 32,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 206,
				"LUT1": 149,
				"IBUF": 36,
				"FDRE": 32,
				"LUT3": 31,
				"LUT4": 4,
				"OBUF": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s838",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s838.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 253743000,
		"lut": 86,
		"registers": 32,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 86,
				"DFF": 32,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 86,
				"Used by 4-LUT": 86,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 32,
				"Used by FE": 32,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0006799530001444509
	},
	{
		"vendor": "Vivado",
		"name": "s953",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s953.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 178475817,
		"lut": 298,
		"registers": 29,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 298,
				"LUT as Logic": 298,
				"LUT as Memory": 0,
				"Slice Registers": 29,
				"Register as Flip Flop": 29,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 276,
				"LUT1": 84,
				"LUT3": 33,
				"FDRE": 29,
				"OBUF": 23,
				"IBUF": 17,
				"LUT4": 2,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s953",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s953.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 166611000,
		"lut": 134,
		"registers": 29,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 134,
				"DFF": 29,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 139,
				"Used by 4-LUT": 134,
				"Used by DFF Buffer": 5,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 29,
				"Used by FE": 29,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0006606169999940903
	},
	{
		"vendor": "Vivado",
		"name": "s1196",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s1196.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 236686391,
		"lut": 440,
		"registers": 18,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 440,
				"LUT as Logic": 440,
				"LUT as Memory": 0,
				"Slice Registers": 18,
				"Register as Flip Flop": 18,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 304,
				"LUT1": 141,
				"LUT3": 76,
				"FDRE": 18,
				"IBUF": 15,
				"OBUF": 14,
				"LUT4": 8,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s1196",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s1196.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 126326000,
		"lut": 149,
		"registers": 18,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 149,
				"DFF": 18,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 152,
				"Used by 4-LUT": 149,
				"Used by DFF Buffer": 3,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 18,
				"Used by FE": 18,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0006021780000082799
	},
	{
		"vendor": "Vivado",
		"name": "s1196a",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s1196a.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 236686391,
		"lut": 440,
		"registers": 18,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 440,
				"LUT as Logic": 440,
				"LUT as Memory": 0,
				"Slice Registers": 18,
				"Register as Flip Flop": 18,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 304,
				"LUT1": 141,
				"LUT3": 76,
				"FDRE": 18,
				"IBUF": 15,
				"OBUF": 14,
				"LUT4": 8,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s1196a",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s1196a.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 126326000,
		"lut": 149,
		"registers": 18,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 149,
				"DFF": 18,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 152,
				"Used by 4-LUT": 149,
				"Used by DFF Buffer": 3,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 18,
				"Used by FE": 18,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0006683370002065203
	},
	{
		"vendor": "Vivado",
		"name": "s1196b",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s1196b.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 236686391,
		"lut": 440,
		"registers": 18,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 440,
				"LUT as Logic": 440,
				"LUT as Memory": 0,
				"Slice Registers": 18,
				"Register as Flip Flop": 18,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 304,
				"LUT1": 141,
				"LUT3": 76,
				"FDRE": 18,
				"IBUF": 15,
				"OBUF": 14,
				"LUT4": 8,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s1196b",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s1196b.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 126326000,
		"lut": 149,
		"registers": 18,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 149,
				"DFF": 18,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 152,
				"Used by 4-LUT": 149,
				"Used by DFF Buffer": 3,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 18,
				"Used by FE": 18,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0005963280000287341
	},
	{
		"vendor": "Vivado",
		"name": "s1238",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s1238.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 237304224,
		"lut": 379,
		"registers": 18,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 379,
				"LUT as Logic": 379,
				"LUT as Memory": 0,
				"Slice Registers": 18,
				"Register as Flip Flop": 18,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 332,
				"LUT3": 87,
				"LUT1": 80,
				"FDRE": 18,
				"IBUF": 15,
				"OBUF": 14,
				"LUT4": 9,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s1238",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s1238.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 141403000,
		"lut": 157,
		"registers": 18,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 157,
				"DFF": 18,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 159,
				"Used by 4-LUT": 157,
				"Used by DFF Buffer": 2,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 18,
				"Used by FE": 18,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0006100939999669208
	},
	{
		"vendor": "Vivado",
		"name": "s1238a",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s1238a.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 237304224,
		"lut": 379,
		"registers": 18,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 379,
				"LUT as Logic": 379,
				"LUT as Memory": 0,
				"Slice Registers": 18,
				"Register as Flip Flop": 18,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 332,
				"LUT3": 87,
				"LUT1": 80,
				"FDRE": 18,
				"IBUF": 15,
				"OBUF": 14,
				"LUT4": 9,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s1238a",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s1238a.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 141403000,
		"lut": 157,
		"registers": 18,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 157,
				"DFF": 18,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 159,
				"Used by 4-LUT": 157,
				"Used by DFF Buffer": 2,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 18,
				"Used by FE": 18,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0005884909996893839
	},
	{
		"vendor": "Vivado",
		"name": "s1423",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s1423.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 59520267,
		"lut": 538,
		"registers": 74,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 538,
				"LUT as Logic": 538,
				"LUT as Memory": 0,
				"Slice Registers": 74,
				"Register as Flip Flop": 74,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 447,
				"LUT1": 198,
				"FDRE": 74,
				"IBUF": 18,
				"LUT3": 7,
				"OBUF": 5,
				"LUT4": 5,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s1423",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s1423.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 54057000,
		"lut": 169,
		"registers": 74,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 169,
				"DFF": 74,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 171,
				"Used by 4-LUT": 169,
				"Used by DFF Buffer": 2,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 74,
				"Used by FE": 74,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.000952838999182859
	},
	{
		"vendor": "Vivado",
		"name": "s1488",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s1488.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 178603322,
		"lut": 543,
		"registers": 6,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 543,
				"LUT as Logic": 543,
				"LUT as Memory": 0,
				"Slice Registers": 6,
				"Register as Flip Flop": 6,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 384,
				"LUT1": 127,
				"LUT3": 109,
				"LUT4": 33,
				"OBUF": 19,
				"IBUF": 9,
				"FDRE": 6,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s1488",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s1488.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 162866000,
		"lut": 191,
		"registers": 6,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 191,
				"DFF": 6,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 191,
				"Used by 4-LUT": 191,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 6,
				"Used by FE": 6,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0005190589999983786
	},
	{
		"vendor": "NanoXplore",
		"name": "s1494",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s1494.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 158705000,
		"lut": 194,
		"registers": 6,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 194,
				"DFF": 6,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 194,
				"Used by 4-LUT": 194,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 6,
				"Used by FE": 6,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0005199020006330102
	},
	{
		"vendor": "Vivado",
		"name": "s1494",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s1494.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 184399779,
		"lut": 526,
		"registers": 6,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 526,
				"LUT as Logic": 526,
				"LUT as Memory": 0,
				"Slice Registers": 6,
				"Register as Flip Flop": 6,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 388,
				"LUT1": 114,
				"LUT3": 111,
				"LUT4": 34,
				"OBUF": 19,
				"IBUF": 9,
				"FDRE": 6,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "s5378",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s5378.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 126151129,
		"lut": 2199,
		"registers": 179,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 2199,
				"LUT as Logic": 2199,
				"LUT as Memory": 0,
				"Slice Registers": 179,
				"Register as Flip Flop": 179,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT1": 1780,
				"LUT2": 635,
				"LUT3": 302,
				"FDRE": 179,
				"LUT4": 62,
				"OBUF": 49,
				"IBUF": 36,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s5378",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s5378.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 101010000,
		"lut": 405,
		"registers": 161,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 405,
				"DFF": 161,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 449,
				"Used by 4-LUT": 405,
				"Used by DFF Buffer": 44,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 161,
				"Used by FE": 161,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0015010560000519035
	},
	{
		"vendor": "NanoXplore",
		"name": "s9234",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s9234.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 78481000,
		"lut": 276,
		"registers": 133,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 276,
				"DFF": 133,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 332,
				"Used by 4-LUT": 276,
				"Used by DFF Buffer": 56,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 133,
				"Used by FE": 133,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0013676840007974533
	},
	{
		"vendor": "Vivado",
		"name": "s9234",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s9234.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 50165546,
		"lut": 4256,
		"registers": 211,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 4256,
				"LUT as Logic": 4256,
				"LUT as Memory": 0,
				"Slice Registers": 211,
				"Register as Flip Flop": 211,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT1": 3598,
				"LUT2": 1801,
				"FDRE": 211,
				"LUT4": 107,
				"LUT3": 91,
				"OBUF": 39,
				"IBUF": 37,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s13207",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s13207.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 67038000,
		"lut": 586,
		"registers": 475,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 586,
				"DFF": 475,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 793,
				"Used by 4-LUT": 586,
				"Used by DFF Buffer": 207,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 475,
				"Used by FE": 475,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.003717090999998618
	},
	{
		"vendor": "Vivado",
		"name": "s13207",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s13207.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 50441362,
		"lut": 5807,
		"registers": 638,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 5807,
				"LUT as Logic": 5807,
				"LUT as Memory": 0,
				"Slice Registers": 638,
				"Register as Flip Flop": 638,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT1": 5492,
				"LUT2": 2178,
				"FDRE": 638,
				"OBUF": 152,
				"LUT4": 147,
				"LUT3": 134,
				"IBUF": 63,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s15850",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s15850.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 47587000,
		"lut": 866,
		"registers": 457,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 866,
				"DFF": 457,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 934,
				"Used by 4-LUT": 866,
				"Used by DFF Buffer": 68,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 457,
				"Used by FE": 457,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.0033878779995575314
	},
	{
		"vendor": "Vivado",
		"name": "s15850",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s15850.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 46812096,
		"lut": 6915,
		"registers": 534,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 6915,
				"LUT as Logic": 6915,
				"LUT as Memory": 0,
				"Slice Registers": 534,
				"Register as Flip Flop": 534,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT1": 6365,
				"LUT2": 3142,
				"FDRE": 534,
				"OBUF": 150,
				"LUT4": 137,
				"LUT3": 128,
				"IBUF": 78,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s35932",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s35932.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 141243000,
		"lut": 2626,
		"registers": 1728,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 2626,
				"DFF": 1728,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 2626,
				"Used by 4-LUT": 2626,
				"Used by DFF Buffer": 0,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 1728,
				"Used by FE": 1728,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.011653281000690185
	},
	{
		"vendor": "Vivado",
		"name": "s35932",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s35932.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 70106562,
		"lut": 12265,
		"registers": 1728,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 12265,
				"LUT as Logic": 12265,
				"LUT as Memory": 0,
				"Slice Registers": 1728,
				"Register as Flip Flop": 1728,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 12204,
				"LUT1": 3861,
				"FDRE": 1728,
				"OBUF": 320,
				"IBUF": 36,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "Vivado",
		"name": "s38417",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s38417.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 65664193,
		"lut": 14698,
		"registers": 1636,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 14698,
				"LUT as Logic": 14698,
				"LUT as Memory": 0,
				"Slice Registers": 1636,
				"Register as Flip Flop": 1636,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT1": 13842,
				"LUT2": 7344,
				"FDRE": 1636,
				"LUT3": 850,
				"LUT4": 143,
				"OBUF": 106,
				"IBUF": 29,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s38417",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s38417.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 54520000,
		"lut": 2726,
		"registers": 1538,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 2726,
				"DFF": 1538,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 3110,
				"Used by 4-LUT": 2726,
				"Used by DFF Buffer": 384,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 1538,
				"Used by FE": 1538,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.01049179199981154
	},
	{
		"vendor": "Vivado",
		"name": "s38584",
		"part": "xc7k410tfbg900-1",
		"files": [
			"../iscas89/vhdl/s38584.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null
		},
		"fmax": 55853441,
		"lut": 13086,
		"registers": 1426,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"slices": {
				"Slice LUTs": 13086,
				"LUT as Logic": 13086,
				"LUT as Memory": 0,
				"Slice Registers": 1426,
				"Register as Flip Flop": 1426,
				"Register as Latch": 0,
				"F7 Muxes": 0,
				"F8 Muxes": 0
			},
			"memory": {
				"Block RAM Tile": 0,
				"RAMB36/FIFO*": 0,
				"RAMB18": 0
			},
			"dsp": {
				"DSPs": 0
			},
			"primitives": {
				"LUT2": 10001,
				"LUT1": 7908,
				"FDRE": 1426,
				"LUT4": 673,
				"LUT3": 671,
				"OBUF": 304,
				"IBUF": 39,
				"BUFG": 1
			},
			"clock_primitives": {
				"BUFGCTRL": 1,
				"BUFH": 0,
				"BUFIO": 0,
				"BUFMR": 0,
				"BUFR": 0,
				"MMCM": 0,
				"PLL": 0
			}
		},
		"runtime": null
	},
	{
		"vendor": "NanoXplore",
		"name": "s38584",
		"part": "NG-MEDIUM",
		"files": [
			"../iscas89/vhdl/s38584.vhd"
		],
		"libraries": {},
		"generics": {},
		"extra_args": {
			"exe": null,
			"path": "/opt/NanoXplore/NXmap/2.9.2/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin",
			"license_file": null
		},
		"fmax": 68526000,
		"lut": 3362,
		"registers": 1384,
		"bram": 0,
		"dsp": 0,
		"extra_data": {
			"instances": {
				"4-LUT": 3362,
				"DFF": 1384,
				"XLUT": 0,
				"Carry": 0,
				"Register file block": 0,
				"Clock Buffer": 0,
				"Clock switch": 0,
				"Digital signal processor": 0,
				"Memory block": 0,
				"WFG": 1,
				"PLL": 0
			},
			"functional_elements": {
				"Total FE Count": 3565,
				"Used by 4-LUT": 3362,
				"Used by DFF Buffer": 203,
				"Used by CY": 0,
				"Used by RF": 0,
				"Used by CDC": 0,
				"Used by CKS": 0
			},
			"registers": {
				"Total Register Count": 1384,
				"Used by FE": 1384,
				"Used by Carry": 0,
				"Used by DSP": 0,
				"Used by RAM": 0,
				"Used by Pads": 0
			},
			"memory": {
				"RF": 0,
				"RAM": 0,
				"Total": 0
			}
		},
		"runtime": 0.009464095999646815
	}
]