<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\@Tanuki_Bayashin\FPGA\TB4004\src\accTempRegs.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\alu.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\clkDiv.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\clockReset.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuMicrocycle.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTopWith7seg.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\debounce.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoderWithCc.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\drv7seg.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\io.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\mux7seg.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\pc.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\ram.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\registerFile.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\rom.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\stack.v<br>
F:\@Tanuki_Bayashin\FPGA\TB4004\src\toggle.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV4LQ144C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-4</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Aug 12 07:06:20 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>cpuTopWith7seg</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 386.359MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 386.359MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.359s, Elapsed time = 0h 0m 0.36s, Peak memory usage = 386.359MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 386.359MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.208s, Peak memory usage = 386.359MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 386.359MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.095s, Peak memory usage = 386.359MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 386.359MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.453s, Elapsed time = 0h 0m 0.451s, Peak memory usage = 386.359MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 386.359MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 386.359MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 386.359MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.076s, Peak memory usage = 386.359MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.051s, Peak memory usage = 386.359MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 10s, Elapsed time = 0h 0m 10s, Peak memory usage = 386.359MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>26</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>212</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>128</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>63</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>451</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>60</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>123</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>268</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>3</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>469(454 LUT, 15 ALU) / 4608</td>
<td>11%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>212 / 3756</td>
<td>6%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 3756</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>212 / 3756</td>
<td>6%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 10</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>uDebounce/clkDivInst/clk400Hz</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>uDebounce/clkDivInst/clk400Hz_s8/F </td>
</tr>
<tr>
<td>cpuClk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>cpuClk_s4/F </td>
</tr>
<tr>
<td>uMux/uClkDiv/clk10Khz_5</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>uMux/uClkDiv/clk10Khz_s0/F </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.0(MHz)</td>
<td>109.9(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>uDebounce/clkDivInst/clk400Hz</td>
<td>50.0(MHz)</td>
<td>747.2(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cpuClk</td>
<td>50.0(MHz)</td>
<td>70.5(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>uMux/uClkDiv/clk10Khz_5</td>
<td>50.0(MHz)</td>
<td>342.8(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>uCpu/uRegisters/regs[11]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uCpu/uDecoder/carryFlag_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuClk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuClk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>cpuClk_s4/F</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uCpu/uRegisters/regs[11]_0_s1/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>uCpu/uRegisters/regs[11]_0_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRegisters/pairDout_Z_0_s25/I1</td>
</tr>
<tr>
<td>2.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRegisters/pairDout_Z_0_s25/F</td>
</tr>
<tr>
<td>2.880</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRegisters/pairDout_Z_0_s22/I0</td>
</tr>
<tr>
<td>3.029</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRegisters/pairDout_Z_0_s22/O</td>
</tr>
<tr>
<td>3.509</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRegisters/pairDout_Z_0_s20/I1</td>
</tr>
<tr>
<td>3.672</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>uCpu/uRegisters/pairDout_Z_0_s20/O</td>
</tr>
<tr>
<td>4.152</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRam/n53290_s7948/I2</td>
</tr>
<tr>
<td>4.974</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRam/n53290_s7948/F</td>
</tr>
<tr>
<td>5.454</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRam/n53290_s7945/I1</td>
</tr>
<tr>
<td>5.603</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRam/n53290_s7945/O</td>
</tr>
<tr>
<td>6.083</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRam/n53290_s7944/I0</td>
</tr>
<tr>
<td>6.246</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRam/n53290_s7944/O</td>
</tr>
<tr>
<td>6.726</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uAlu/aluResult_s4/I3</td>
</tr>
<tr>
<td>7.352</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>uCpu/uAlu/aluResult_s4/F</td>
</tr>
<tr>
<td>7.832</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uDecoder/n280_s47/I1</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uDecoder/n280_s47/F</td>
</tr>
<tr>
<td>9.411</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uDecoder/n280_s35/I1</td>
</tr>
<tr>
<td>10.510</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>uCpu/uDecoder/n280_s35/F</td>
</tr>
<tr>
<td>10.990</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uDecoder/n280_s31/I1</td>
</tr>
<tr>
<td>12.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uDecoder/n280_s31/F</td>
</tr>
<tr>
<td>12.569</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uDecoder/n280_s29/I1</td>
</tr>
<tr>
<td>13.668</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uDecoder/n280_s29/F</td>
</tr>
<tr>
<td>14.148</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uDecoder/carryFlag_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuClk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>cpuClk_s4/F</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uCpu/uDecoder/carryFlag_s1/CLK</td>
</tr>
<tr>
<td>19.963</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>uCpu/uDecoder/carryFlag_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.567, 54.891%; route: 5.760, 41.784%; tC2Q: 0.458, 3.325%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>uCpu/uRegisters/regs[11]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uCpu/uAccTemp/accOut_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuClk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuClk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>cpuClk_s4/F</td>
</tr>
<tr>
<td>0.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uCpu/uRegisters/regs[11]_0_s1/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>uCpu/uRegisters/regs[11]_0_s1/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRegisters/pairDout_Z_0_s25/I1</td>
</tr>
<tr>
<td>2.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRegisters/pairDout_Z_0_s25/F</td>
</tr>
<tr>
<td>2.880</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRegisters/pairDout_Z_0_s22/I0</td>
</tr>
<tr>
<td>3.029</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRegisters/pairDout_Z_0_s22/O</td>
</tr>
<tr>
<td>3.509</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRegisters/pairDout_Z_0_s20/I1</td>
</tr>
<tr>
<td>3.672</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>uCpu/uRegisters/pairDout_Z_0_s20/O</td>
</tr>
<tr>
<td>4.152</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRam/n53290_s7948/I2</td>
</tr>
<tr>
<td>4.974</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRam/n53290_s7948/F</td>
</tr>
<tr>
<td>5.454</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRam/n53290_s7945/I1</td>
</tr>
<tr>
<td>5.603</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRam/n53290_s7945/O</td>
</tr>
<tr>
<td>6.083</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRam/n53290_s7944/I0</td>
</tr>
<tr>
<td>6.246</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uRam/n53290_s7944/O</td>
</tr>
<tr>
<td>6.726</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uAlu/aluResult_s4/I3</td>
</tr>
<tr>
<td>7.352</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>uCpu/uAlu/aluResult_s4/F</td>
</tr>
<tr>
<td>7.832</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uAlu/aluResult_s1/I0</td>
</tr>
<tr>
<td>8.864</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>uCpu/uAlu/aluResult_s1/F</td>
</tr>
<tr>
<td>9.344</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uAlu/aluResult_s0/I1</td>
</tr>
<tr>
<td>10.443</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uAlu/aluResult_s0/F</td>
</tr>
<tr>
<td>10.923</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uAlu/aluResult_s/I0</td>
</tr>
<tr>
<td>11.955</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uAlu/aluResult_s/F</td>
</tr>
<tr>
<td>12.435</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uCpu/uAccTemp/accOut_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuClk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>114</td>
<td>cpuClk_s4/F</td>
</tr>
<tr>
<td>20.363</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uCpu/uAccTemp/accOut_0_s0/CLK</td>
</tr>
<tr>
<td>19.963</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>uCpu/uAccTemp/accOut_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.334, 52.467%; route: 5.280, 43.736%; tC2Q: 0.458, 3.797%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>uMux/uClkDiv/n56_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uMux/uClkDiv/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uMux/uClkDiv/clk10Khz_5[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>uMux/uClkDiv/clk10Khz_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>uMux/uClkDiv/clk10Khz_s0/F</td>
</tr>
<tr>
<td>10.480</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uMux/uClkDiv/n56_s4/I0</td>
</tr>
<tr>
<td>11.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uMux/uClkDiv/n56_s4/F</td>
</tr>
<tr>
<td>11.992</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uMux/uClkDiv/count_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uMux/uClkDiv/count_0_s0/CLK</td>
</tr>
<tr>
<td>21.315</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>uMux/uClkDiv/count_0_s0</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>uMux/uClkDiv/count_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.032, 51.808%; route: 0.480, 24.096%; tC2Q: 0.480, 24.096%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>uMux/uClkDiv/n55_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uMux/uClkDiv/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uMux/uClkDiv/clk10Khz_5[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>uMux/uClkDiv/clk10Khz_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>uMux/uClkDiv/clk10Khz_s0/F</td>
</tr>
<tr>
<td>10.480</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uMux/uClkDiv/n55_s4/I0</td>
</tr>
<tr>
<td>11.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uMux/uClkDiv/n55_s4/F</td>
</tr>
<tr>
<td>11.992</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uMux/uClkDiv/count_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uMux/uClkDiv/count_1_s0/CLK</td>
</tr>
<tr>
<td>21.315</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>uMux/uClkDiv/count_1_s0</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>uMux/uClkDiv/count_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.032, 51.808%; route: 0.480, 24.096%; tC2Q: 0.480, 24.096%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>uMux/uClkDiv/n53_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>uMux/uClkDiv/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uMux/uClkDiv/clk10Khz_5[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>uMux/uClkDiv/clk10Khz_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>uMux/uClkDiv/clk10Khz_s0/F</td>
</tr>
<tr>
<td>10.480</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uMux/uClkDiv/n53_s5/I0</td>
</tr>
<tr>
<td>11.512</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>uMux/uClkDiv/n53_s5/F</td>
</tr>
<tr>
<td>11.992</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>uMux/uClkDiv/count_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>uMux/uClkDiv/count_3_s0/CLK</td>
</tr>
<tr>
<td>21.315</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>uMux/uClkDiv/count_3_s0</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>uMux/uClkDiv/count_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.032, 51.808%; route: 0.480, 24.096%; tC2Q: 0.480, 24.096%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
