{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435821512373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435821512378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 15:18:32 2015 " "Processing started: Thu Jul 02 15:18:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435821512378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435821512378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_Nios2 -c CPU_Nios2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Nios2 -c CPU_Nios2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435821512378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1435821513251 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Nios2CPU.qsys " "Elaborating Qsys system entity \"Nios2CPU.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435821529309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:18:57 Progress: Loading output_files/Nios2CPU.qsys " "2015.07.02.15:18:57 Progress: Loading output_files/Nios2CPU.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821537127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:18:57 Progress: Reading input file " "2015.07.02.15:18:57 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821537902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:18:58 Progress: Adding PIO \[altera_avalon_pio 14.1\] " "2015.07.02.15:18:58 Progress: Adding PIO \[altera_avalon_pio 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821538128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:18:58 Progress: Parameterizing module PIO " "2015.07.02.15:18:58 Progress: Parameterizing module PIO" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821538372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:18:58 Progress: Adding RAM \[altera_avalon_onchip_memory2 14.1\] " "2015.07.02.15:18:58 Progress: Adding RAM \[altera_avalon_onchip_memory2 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821538377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:18:58 Progress: Parameterizing module RAM " "2015.07.02.15:18:58 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821538436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:18:58 Progress: Adding clk_0 \[clock_source 14.1\] " "2015.07.02.15:18:58 Progress: Adding clk_0 \[clock_source 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821538452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:19:00 Progress: Parameterizing module clk_0 " "2015.07.02.15:19:00 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821540081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:19:00 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 14.1\] " "2015.07.02.15:19:00 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821540081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:19:00 Progress: Parameterizing module jtag_uart " "2015.07.02.15:19:00 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821540143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:19:00 Progress: Adding nios2 \[altera_nios2_gen2 14.1\] " "2015.07.02.15:19:00 Progress: Adding nios2 \[altera_nios2_gen2 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821540143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:19:00 Progress: Parameterizing module nios2 " "2015.07.02.15:19:00 Progress: Parameterizing module nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821540583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:19:00 Progress: Adding sysid \[altera_avalon_sysid_qsys 14.1\] " "2015.07.02.15:19:00 Progress: Adding sysid \[altera_avalon_sysid_qsys 14.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821540591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:19:01 Progress: Parameterizing module sysid " "2015.07.02.15:19:01 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821541580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:19:01 Progress: Building connections " "2015.07.02.15:19:01 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821541581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:19:01 Progress: Parameterizing connections " "2015.07.02.15:19:01 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821541683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:19:01 Progress: Validating " "2015.07.02.15:19:01 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821541692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.07.02.15:19:02 Progress: Done reading input file " "2015.07.02.15:19:02 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821542824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2CPU.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios2CPU.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821543788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2CPU.sysid: Time stamp will be automatically updated when this component is generated. " "Nios2CPU.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821543792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2CPU: Generating Nios2CPU \"Nios2CPU\" for QUARTUS_SYNTH " "Nios2CPU: Generating Nios2CPU \"Nios2CPU\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821546401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO: Starting RTL generation for module 'Nios2CPU_PIO' " "PIO: Starting RTL generation for module 'Nios2CPU_PIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821552923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl\} --name=Nios2CPU_PIO --dir=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0001_PIO_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0001_PIO_gen//Nios2CPU_PIO_component_configuration.pl  --do_build_sim=0  \] " "PIO:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl\} --name=Nios2CPU_PIO --dir=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0001_PIO_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0001_PIO_gen//Nios2CPU_PIO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821552923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO: Done RTL generation for module 'Nios2CPU_PIO' " "PIO: Done RTL generation for module 'Nios2CPU_PIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821553294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO: \"Nios2CPU\" instantiated altera_avalon_pio \"PIO\" " "PIO: \"Nios2CPU\" instantiated altera_avalon_pio \"PIO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821553310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'Nios2CPU_RAM' " "RAM: Starting RTL generation for module 'Nios2CPU_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821553320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl\} --name=Nios2CPU_RAM --dir=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0002_RAM_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0002_RAM_gen//Nios2CPU_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl\} --name=Nios2CPU_RAM --dir=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0002_RAM_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0002_RAM_gen//Nios2CPU_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821553321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'Nios2CPU_RAM' " "RAM: Done RTL generation for module 'Nios2CPU_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821553632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"Nios2CPU\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"Nios2CPU\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821553638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'Nios2CPU_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'Nios2CPU_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821553649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl\} --name=Nios2CPU_jtag_uart --dir=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0003_jtag_uart_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0003_jtag_uart_gen//Nios2CPU_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl\} --name=Nios2CPU_jtag_uart --dir=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0003_jtag_uart_gen/ \{--quartus_dir=D:/program files/altera/14.1/quartus\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0003_jtag_uart_gen//Nios2CPU_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821553650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'Nios2CPU_jtag_uart' " "Jtag_uart: Done RTL generation for module 'Nios2CPU_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821554112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"Nios2CPU\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"Nios2CPU\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821554122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"Nios2CPU\" instantiated altera_nios2_gen2 \"nios2\" " "Nios2: \"Nios2CPU\" instantiated altera_nios2_gen2 \"nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821554400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"Nios2CPU\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"Nios2CPU\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821554426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Nios2CPU\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Nios2CPU\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821556636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Nios2CPU\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Nios2CPU\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821556673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Nios2CPU\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Nios2CPU\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821556681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Nios2CPU_nios2_cpu' " "Cpu: Starting RTL generation for module 'Nios2CPU_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821556787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl\} --name=Nios2CPU_nios2_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0007_cpu_gen/ \{--quartus_bindir=D:/program files/altera/14.1/quartus/bin64\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0007_cpu_gen//Nios2CPU_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec \{D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe\} -I \{D:/program files/altera/14.1/quartus/bin64/perl/lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/europa\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib\} -I \{D:/program files/altera/14.1/quartus/sopc_builder/bin\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -I \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2\} -- \{D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl\} --name=Nios2CPU_nios2_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0007_cpu_gen/ \{--quartus_bindir=D:/program files/altera/14.1/quartus/bin64\} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6618_8186523848182995555.dir/0007_cpu_gen//Nios2CPU_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821556787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.07.02 15:19:17 (*) Starting Nios II generation " "Cpu: # 2015.07.02 15:19:17 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.07.02 15:19:17 (*)   Checking for plaintext license. " "Cpu: # 2015.07.02 15:19:17 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.07.02 15:19:19 (*)   Plaintext license not found. " "Cpu: # 2015.07.02 15:19:19 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.07.02 15:19:19 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2015.07.02 15:19:19 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.07.02 15:19:19 (*)   Elaborating CPU configuration settings " "Cpu: # 2015.07.02 15:19:19 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.07.02 15:19:19 (*)   Creating all objects for CPU " "Cpu: # 2015.07.02 15:19:19 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.07.02 15:19:21 (*)   Generating RTL from CPU objects " "Cpu: # 2015.07.02 15:19:21 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.07.02 15:19:21 (*)   Creating plain-text RTL " "Cpu: # 2015.07.02 15:19:21 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2015.07.02 15:19:23 (*) Done Nios II generation " "Cpu: # 2015.07.02 15:19:23 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Nios2CPU_nios2_cpu' " "Cpu: Done RTL generation for module 'Nios2CPU_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/MyProject/My_project/Altera/Nios2CPU/db/ip/Nios2CPU/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/MyProject/My_project/Altera/Nios2CPU/db/ip/Nios2CPU/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2CPU: Done \"Nios2CPU\" with 21 modules, 34 files " "Nios2CPU: Done \"Nios2CPU\" with 21 modules, 34 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1435821563957 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Nios2CPU.qsys " "Finished elaborating Qsys system entity \"Nios2CPU.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435821565087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/nios2cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/nios2cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU " "Found entity 1: Nios2CPU" {  } { { "output_files/Nios2CPU/synthesis/Nios2CPU.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/Nios2CPU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "output_files/Nios2CPU/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "output_files/Nios2CPU/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_irq_mapper " "Found entity 1: Nios2CPU_irq_mapper" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_irq_mapper.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_mm_interconnect_0 " "Found entity 1: Nios2CPU_mm_interconnect_0" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file output_files/nios2cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "output_files/Nios2CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565390 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "output_files/Nios2CPU/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_mm_interconnect_0_rsp_mux " "Found entity 1: Nios2CPU_mm_interconnect_0_rsp_mux" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_mm_interconnect_0_rsp_demux " "Found entity 1: Nios2CPU_mm_interconnect_0_rsp_demux" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_mm_interconnect_0_cmd_mux " "Found entity 1: Nios2CPU_mm_interconnect_0_cmd_mux" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_mm_interconnect_0_cmd_demux " "Found entity 1: Nios2CPU_mm_interconnect_0_cmd_demux" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios2CPU_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Nios2CPU_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router_002.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435821565468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios2CPU_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Nios2CPU_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router_002.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435821565468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_mm_interconnect_0_router_002_default_decode " "Found entity 1: Nios2CPU_mm_interconnect_0_router_002_default_decode" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router_002.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565470 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios2CPU_mm_interconnect_0_router_002 " "Found entity 2: Nios2CPU_mm_interconnect_0_router_002" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router_002.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios2CPU_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Nios2CPU_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435821565478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios2CPU_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Nios2CPU_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435821565478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_mm_interconnect_0_router_default_decode " "Found entity 1: Nios2CPU_mm_interconnect_0_router_default_decode" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565479 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios2CPU_mm_interconnect_0_router " "Found entity 2: Nios2CPU_mm_interconnect_0_router" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "output_files/Nios2CPU/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "output_files/Nios2CPU/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "output_files/Nios2CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "output_files/Nios2CPU/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "output_files/Nios2CPU/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "output_files/Nios2CPU/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_sysid " "Found entity 1: Nios2CPU_sysid" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_sysid.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_nios2 " "Found entity 1: Nios2CPU_nios2" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_nios2_cpu_register_bank_a_module " "Found entity 1: Nios2CPU_nios2_cpu_register_bank_a_module" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios2CPU_nios2_cpu_register_bank_b_module " "Found entity 2: Nios2CPU_nios2_cpu_register_bank_b_module" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios2CPU_nios2_cpu_nios2_oci_debug " "Found entity 3: Nios2CPU_nios2_cpu_nios2_oci_debug" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios2CPU_nios2_cpu_nios2_oci_break " "Found entity 4: Nios2CPU_nios2_cpu_nios2_oci_break" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios2CPU_nios2_cpu_nios2_oci_xbrk " "Found entity 5: Nios2CPU_nios2_cpu_nios2_oci_xbrk" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios2CPU_nios2_cpu_nios2_oci_dbrk " "Found entity 6: Nios2CPU_nios2_cpu_nios2_oci_dbrk" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios2CPU_nios2_cpu_nios2_oci_itrace " "Found entity 7: Nios2CPU_nios2_cpu_nios2_oci_itrace" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios2CPU_nios2_cpu_nios2_oci_td_mode " "Found entity 8: Nios2CPU_nios2_cpu_nios2_oci_td_mode" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios2CPU_nios2_cpu_nios2_oci_dtrace " "Found entity 9: Nios2CPU_nios2_cpu_nios2_oci_dtrace" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 1364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios2CPU_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Nios2CPU_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 1445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios2CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Nios2CPU_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios2CPU_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Nios2CPU_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 1558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios2CPU_nios2_cpu_nios2_oci_fifo " "Found entity 13: Nios2CPU_nios2_cpu_nios2_oci_fifo" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 1604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios2CPU_nios2_cpu_nios2_oci_pib " "Found entity 14: Nios2CPU_nios2_cpu_nios2_oci_pib" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 2105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios2CPU_nios2_cpu_nios2_oci_im " "Found entity 15: Nios2CPU_nios2_cpu_nios2_oci_im" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 2127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios2CPU_nios2_cpu_nios2_performance_monitors " "Found entity 16: Nios2CPU_nios2_cpu_nios2_performance_monitors" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 2227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios2CPU_nios2_cpu_nios2_avalon_reg " "Found entity 17: Nios2CPU_nios2_cpu_nios2_avalon_reg" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 2243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios2CPU_nios2_cpu_ociram_sp_ram_module " "Found entity 18: Nios2CPU_nios2_cpu_ociram_sp_ram_module" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 2335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios2CPU_nios2_cpu_nios2_ocimem " "Found entity 19: Nios2CPU_nios2_cpu_nios2_ocimem" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 2398 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios2CPU_nios2_cpu_nios2_oci " "Found entity 20: Nios2CPU_nios2_cpu_nios2_oci" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 2576 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios2CPU_nios2_cpu " "Found entity 21: Nios2CPU_nios2_cpu" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v" 3073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_nios2_cpu_debug_slave_sysclk " "Found entity 1: Nios2CPU_nios2_cpu_debug_slave_sysclk" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_debug_slave_sysclk.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_nios2_cpu_debug_slave_tck " "Found entity 1: Nios2CPU_nios2_cpu_debug_slave_tck" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_debug_slave_tck.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_nios2_cpu_debug_slave_wrapper " "Found entity 1: Nios2CPU_nios2_cpu_debug_slave_wrapper" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_debug_slave_wrapper.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_nios2_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_nios2_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_nios2_cpu_oci_test_bench " "Found entity 1: Nios2CPU_nios2_cpu_oci_test_bench" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_oci_test_bench.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_nios2_cpu_test_bench " "Found entity 1: Nios2CPU_nios2_cpu_test_bench" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_test_bench.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_jtag_uart_sim_scfifo_w " "Found entity 1: Nios2CPU_jtag_uart_sim_scfifo_w" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565663 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios2CPU_jtag_uart_scfifo_w " "Found entity 2: Nios2CPU_jtag_uart_scfifo_w" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565663 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios2CPU_jtag_uart_sim_scfifo_r " "Found entity 3: Nios2CPU_jtag_uart_sim_scfifo_r" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565663 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios2CPU_jtag_uart_scfifo_r " "Found entity 4: Nios2CPU_jtag_uart_scfifo_r" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565663 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios2CPU_jtag_uart " "Found entity 5: Nios2CPU_jtag_uart" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_jtag_uart.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_RAM " "Found entity 1: Nios2CPU_RAM" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_RAM.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/nios2cpu/synthesis/submodules/nios2cpu_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/nios2cpu/synthesis/submodules/nios2cpu_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios2CPU_PIO " "Found entity 1: Nios2CPU_PIO" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_PIO.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_PIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_nios2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_nios2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Nios2 " "Found entity 1: CPU_Nios2" {  } { { "CPU_Nios2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Nios2CPU/CPU_Nios2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435821565710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565710 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "Nios2CPU nios2cpu.v(6) " "Verilog HDL error at nios2cpu.v(6): module \"Nios2CPU\" cannot be declared more than once" {  } { { "db/ip/nios2cpu/nios2cpu.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/db/ip/nios2cpu/nios2cpu.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1435821565713 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Nios2CPU Nios2CPU.v(6) " "HDL info at Nios2CPU.v(6): see declaration for object \"Nios2CPU\"" {  } { { "output_files/Nios2CPU/synthesis/Nios2CPU.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/Nios2CPU.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435821565713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/nios2cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/nios2cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565713 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_pio.v E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_PIO.v " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_pio.v\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_PIO.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565715 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_ram.v E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_RAM.v " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_ram.v\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_RAM.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_ram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565717 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_irq_mapper.sv E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_irq_mapper.sv " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_irq_mapper.sv\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565718 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_jtag_uart.v E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_jtag_uart.v " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_jtag_uart.v\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565720 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "Nios2CPU_mm_interconnect_0 nios2cpu_mm_interconnect_0.v(9) " "Verilog HDL error at nios2cpu_mm_interconnect_0.v(9): module \"Nios2CPU_mm_interconnect_0\" cannot be declared more than once" {  } { { "db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1435821565726 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Nios2CPU_mm_interconnect_0 Nios2CPU_mm_interconnect_0.v(9) " "HDL info at Nios2CPU_mm_interconnect_0.v(9): see declaration for object \"Nios2CPU_mm_interconnect_0\"" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435821565726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565728 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_cmd_demux.sv E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_cmd_demux.sv " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565729 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_cmd_mux.sv E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_cmd_mux.sv " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565730 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_router.sv E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router.sv " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565731 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_router_002.sv E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router_002.sv " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565732 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_rsp_demux.sv E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_rsp_demux.sv " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565733 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_rsp_mux.sv E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_rsp_mux.sv " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565734 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "Nios2CPU_nios2 nios2cpu_nios2.v(9) " "Verilog HDL error at nios2cpu_nios2.v(9): module \"Nios2CPU_nios2\" cannot be declared more than once" {  } { { "db/ip/nios2cpu/submodules/nios2cpu_nios2.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/db/ip/nios2cpu/submodules/nios2cpu_nios2.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1435821565735 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Nios2CPU_nios2 Nios2CPU_nios2.v(9) " "HDL info at Nios2CPU_nios2.v(9): see declaration for object \"Nios2CPU_nios2\"" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435821565735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_nios2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_nios2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565736 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu.v E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu.v\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565738 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_debug_slave_sysclk.v E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_debug_slave_sysclk.v " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565739 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_debug_slave_tck.v E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_debug_slave_tck.v " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565740 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_debug_slave_wrapper.v E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_debug_slave_wrapper.v " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565741 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_oci_test_bench.v E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_oci_test_bench.v " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_oci_test_bench.v\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_oci_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_oci_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565742 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_test_bench.v E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_test_bench.v " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_test_bench.v\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_nios2_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_nios2_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565743 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "Nios2CPU_sysid nios2cpu_sysid.v(21) " "Verilog HDL error at nios2cpu_sysid.v(21): module \"Nios2CPU_sysid\" cannot be declared more than once" {  } { { "db/ip/nios2cpu/submodules/nios2cpu_sysid.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/db/ip/nios2cpu/submodules/nios2cpu_sysid.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1435821565744 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Nios2CPU_sysid Nios2CPU_sysid.v(21) " "HDL info at Nios2CPU_sysid.v(21): see declaration for object \"Nios2CPU_sysid\"" {  } { { "output_files/Nios2CPU/synthesis/submodules/Nios2CPU_sysid.v" "" { Text "E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/Nios2CPU_sysid.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/nios2cpu_sysid.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/nios2cpu_sysid.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_avalon_sc_fifo.v E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_merlin_arbitrator.sv E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_merlin_burst_uncompressor.sv E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_merlin_master_agent.sv E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_master_agent.sv " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_merlin_master_translator.sv E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_master_translator.sv " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_merlin_slave_agent.sv E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_merlin_slave_translator.sv E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_reset_controller.v E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_reset_controller.v " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_reset_synchronizer.v E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_reset_synchronizer.v " "File \"e:/myproject/my_project/altera/nios2cpu/db/ip/nios2cpu/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2cpu/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2cpu/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435821565745 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MyProject/My_project/Altera/Nios2CPU/output_files/CPU_Nios2.map.smsg " "Generated suppressed messages file E:/MyProject/My_project/Altera/Nios2CPU/output_files/CPU_Nios2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1435821565826 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435821565981 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 02 15:19:25 2015 " "Processing ended: Thu Jul 02 15:19:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435821565981 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435821565981 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435821565981 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435821565981 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435821566626 ""}
