

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Jun 14 07:23:21 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_optimized_prj
* Solution:       unroll_4
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.255 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17| 0.170 us | 0.170 us |   17|   17|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- for_loop  |       16|       16|         2|          -|          -|     8|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     849|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      40|      10|    -|
|Multiplexer      |        -|      -|       -|      57|    -|
|Register         |        -|      -|      87|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     127|     916|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |cordic_cordic_phabkb  |        0|  40|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  40|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add_ln17_fu_274_p2          |     +    |      0|  0|  15|           3|           6|
    |add_ln703_10_fu_500_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_11_fu_516_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_1_fu_354_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_2_fu_441_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_3_fu_528_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_4_fu_209_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_5_fu_290_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_6_fu_329_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_7_fu_344_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_8_fu_413_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_9_fu_429_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln703_fu_198_p2         |     +    |      0|  0|  19|          12|          12|
    |sub_ln703_10_fu_494_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_11_fu_522_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_1_fu_338_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_2_fu_423_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_3_fu_510_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_4_fu_284_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_5_fu_215_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_6_fu_324_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_7_fu_349_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_8_fu_407_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_9_fu_435_p2       |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_fu_192_p2         |     -    |      0|  0|  19|          12|          12|
    |ashr_ln1333_1_fu_178_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_2_fu_387_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_3_fu_474_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_4_fu_306_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_5_fu_311_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_6_fu_393_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_7_fu_480_p2     |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_fu_172_p2       |   ashr   |      0|  0|  26|          12|          12|
    |icmp_ln17_fu_166_p2         |   icmp   |      0|  0|  11|           6|           7|
    |or_ln17_1_fu_252_p2         |    or    |      0|  0|   5|           5|           2|
    |or_ln17_2_fu_263_p2         |    or    |      0|  0|   5|           5|           2|
    |or_ln17_fu_241_p2           |    or    |      0|  0|   5|           5|           1|
    |select_ln1496_10_fu_542_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_11_fu_550_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_1_fu_229_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_2_fu_296_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_3_fu_360_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_4_fu_368_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_5_fu_376_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_6_fu_447_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_7_fu_455_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_8_fu_463_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_9_fu_534_p3   |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_fu_221_p3     |  select  |      0|  0|  12|           1|          12|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 849|         420|         546|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |p_Val2_0_reg_139         |   9|          2|   12|         24|
    |p_Val2_2_0_reg_127       |   9|          2|   12|         24|
    |sh_assign_0_reg_151      |   9|          2|    6|         12|
    |theta_V_buf_0_0_reg_117  |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         12|   43|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln17_reg_620         |   6|   0|    6|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |or_ln17_1_reg_600        |   4|   0|    5|          1|
    |or_ln17_2_reg_610        |   3|   0|    5|          2|
    |or_ln17_reg_590          |   4|   0|    5|          1|
    |p_Val2_0_reg_139         |  12|   0|   12|          0|
    |p_Val2_2_0_reg_127       |  12|   0|   12|          0|
    |select_ln1496_1_reg_583  |  12|   0|   12|          0|
    |select_ln1496_reg_576    |  12|   0|   12|          0|
    |sh_assign_0_reg_151      |   6|   0|    6|          0|
    |theta_V_buf_0_0_reg_117  |  12|   0|   12|          0|
    |tmp_reg_566              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  87|   0|   91|          4|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta_V     |  in |   12|   ap_none  |    theta_V   |    scalar    |
|s_V         | out |   12|   ap_vld   |      s_V     |    pointer   |
|s_V_ap_vld  | out |    1|   ap_vld   |      s_V     |    pointer   |
|c_V         | out |   12|   ap_vld   |      c_V     |    pointer   |
|c_V_ap_vld  | out |    1|   ap_vld   |      c_V     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

