vi_didt_wreg	,	F_14
ixCG_VCLK_CNTL	,	V_217
vi_common_hw_init	,	F_63
CG_DCLK_STATUS__DCLK_STATUS_MASK	,	V_213
vi_gpu_soft_reset	,	F_36
smu_load	,	V_267
mmBIOS_SCRATCH_3	,	V_202
AMD_IP_BLOCK_TYPE_SMC	,	V_258
status_reg	,	V_206
mmPCIE_INDEX	,	V_7
GRBM_STATUS__VGT_BUSY_MASK	,	V_117
vi_print_gpu_status_regs	,	F_32
CP_MEC_CNTL__MEC_ME1_HALT_MASK	,	V_196
vi_asic_funcs	,	V_257
dclk	,	V_216
AMDGPU_RESET_MC	,	V_152
QUEUEID	,	V_51
dev	,	V_89
CC_DRM_ID_STRAPS__ATI_REV_ID__SHIFT	,	V_245
"  CP_STALLED_STAT1 = 0x%08x\n"	,	L_12
tonga_allowed_read_registers	,	V_83
"Wait for MC idle timed out !\n"	,	L_29
vi_enable_doorbell_aperture	,	F_56
asic_funcs	,	V_256
state	,	V_53
"  CP_STALLED_STAT2 = 0x%08x\n"	,	L_13
didt_idx_lock	,	V_18
SOFT_RESET_DC	,	V_181
GRBM_STATUS__IA_BUSY_MASK	,	V_122
vi_common_sw_init	,	F_61
"  CP_STALLED_STAT3 = 0x%08x\n"	,	L_14
vi_set_vce_clocks	,	F_51
ARRAY_SIZE	,	F_18
vi_gpu_check_soft_reset	,	F_34
vmid	,	V_45
WREG32_SMC	,	F_27
SRBM_STATUS__GRBM_RQ_PENDING_MASK	,	V_141
asic_type	,	V_22
CG_CLKPIN_CNTL	,	V_40
mmSDMA0_STATUS_REG	,	V_98
srbm_soft_reset	,	V_157
vi_read_register	,	F_31
"  CP_CPC_BUSY_STAT = 0x%08x\n"	,	L_18
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_23
AMD_IS_APU	,	V_35
vi_read_indexed_register	,	F_29
size	,	V_81
mmSDMA0_F32_CNTL	,	V_169
asic_register_entry	,	V_80
adev	,	V_2
VMID	,	V_50
vi_get_xclk	,	F_20
"GPU pci config reset\n"	,	L_28
SRBM_STATUS2__SDMA_BUSY_MASK	,	V_133
SRBM_SOFT_RESET	,	V_176
SRBM_STATUS__VMC_BUSY_MASK	,	V_146
"  GRBM_STATUS_SE2=0x%08X\n"	,	L_5
vi_common_set_clockgating_state	,	F_71
cg_flags	,	V_263
GRBM_STATUS__CP_BUSY_MASK	,	V_125
RREG32	,	F_4
mutex_unlock	,	F_19
SOFT_RESET_SEM	,	V_183
AMDGPU_RESET_VCE	,	V_187
reference_freq	,	V_33
"GPU softreset: 0x%08X\n"	,	L_22
RREG32_SMC	,	F_21
GRBM_STATUS__CB_BUSY_MASK	,	V_119
CP_ME_CNTL__PFP_HALT_MASK	,	V_194
HALT	,	V_171
CC_DRM_ID_STRAPS__ATI_REV_ID_MASK	,	V_244
amd_powergating_state	,	V_270
vi_common_print_status	,	F_69
didt_rreg	,	V_254
CG_DCLK_CNTL__DCLK_DIVIDER_MASK	,	V_211
vi_common_suspend	,	F_65
AMDGPU_RESET_RLC	,	V_129
SDMA0_REGISTER_OFFSET	,	V_99
uint32_t	,	T_2
i	,	V_82
ATOM_S3_ASIC_GUI_ENGINE_HUNG	,	V_203
mmCP_CPF_STATUS	,	V_107
GRBM_STATUS__PA_BUSY_MASK	,	V_112
gmc_v8_0_mc_resume	,	F_41
amdgpu_hard_reset	,	V_204
r	,	V_5
XTALIN_DIVIDE	,	V_41
v	,	V_9
AMDGPU_RESET_GFX	,	V_124
mutex_lock	,	F_16
DRM_PCIE_SPEED_50	,	V_228
ecclk	,	V_222
rev_id	,	V_260
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_24
reference_clock	,	V_31
vi_smc_wreg	,	F_8
mmCP_CPF_BUSY_STAT	,	V_105
bus	,	V_225
cz_ip_blocks	,	V_239
SOFT_RESET_VMC	,	V_185
GRBM_SOFT_RESET	,	V_173
mdelay	,	F_49
mmCP_CPF_STALLED_STAT1	,	V_106
PCIE_EFUSE4__STRAP_BIF_ATI_REV_ID__SHIFT	,	V_242
mmUVD_CTX_DATA	,	V_17
pcie_wreg	,	V_251
reg	,	V_3
smc_rreg	,	V_248
MEID	,	V_49
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_3
mmGRBM_SOFT_RESET	,	V_191
AMDGPU_RESET_IH	,	V_138
"  GRBM_STATUS2=0x%08X\n"	,	L_2
GRBM_STATUS2__CPC_BUSY_MASK	,	V_131
uvd_ctx_rreg	,	V_252
grbm_soft_reset	,	V_156
pci_is_root_bus	,	F_53
CG_CLKPIN_CNTL_2	,	V_37
vi_allowed_read_registers	,	V_88
ret	,	V_224
GRBM_STATUS__TA_BUSY_MASK	,	V_116
num_ip_blocks	,	V_236
CE_HALT	,	V_164
spll	,	V_32
"  SRBM_STATUS=0x%08X\n"	,	L_7
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_4
"  CP_CPF_STATUS = 0x%08x\n"	,	L_17
mmVGA_RENDER_CONTROL	,	V_64
"  CP_CPC_STATUS = 0x%08x\n"	,	L_20
mmCP_CPC_STATUS	,	V_110
mode_info	,	V_60
vi_common_set_powergating_state	,	F_72
spin_unlock_irqrestore	,	F_5
rom_cntl	,	V_58
ETIMEDOUT	,	V_214
vi_srbm_select	,	F_23
vi_uvd_ctx_wreg	,	F_12
D1VGA_CONTROL__D1VGA_MODE_ENABLE_MASK	,	V_67
mmCP_CPC_STALLED_STAT1	,	V_109
vi_set_ip_blocks	,	F_57
SOFT_RESET_SDMA	,	V_178
SOFT_RESET_IH	,	V_184
sh_num	,	V_74
amdgpu_smc_load_fw	,	V_265
WREG32	,	F_3
mmSRBM_GFX_CNTL	,	V_52
SRBM_STATUS__IH_BUSY_MASK	,	V_137
SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK	,	V_149
gfx_v8_0_select_se_sh	,	F_30
"Wait for MC idle timedout !\n"	,	L_25
ME_HALT	,	V_162
mmSMC_IND_DATA_0	,	V_12
smc_idx_lock	,	V_10
GRBM_STATUS__CP_COHERENCY_BUSY_MASK	,	V_126
mmVM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_159
"  CP_CPC_STALLED_STAT1 = 0x%08x\n"	,	L_19
vi_didt_rreg	,	F_13
amdgpu_atombios_get_clock_dividers	,	F_48
vclk	,	V_215
mmSMC_IND_INDEX_0	,	V_11
mask	,	V_223
mmD2VGA_CONTROL	,	V_63
"  CP_CPF_BUSY_STAT = 0x%08x\n"	,	L_15
vi_uvd_ctx_rreg	,	F_11
CHIP_CARRIZO	,	V_29
d2vga_control	,	V_56
GRBM_STATUS__SC_BUSY_MASK	,	V_113
SDMA0_F32_CNTL	,	V_170
pcie_rreg	,	V_250
"  SDMA0_STATUS_REG   = 0x%08X\n"	,	L_9
amdgpu_ip_block_mask	,	V_259
AMDGPU_RESET_DMA	,	V_134
COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK	,	V_209
fiji_mgcg_cgcg_init	,	V_26
GRBM_STATUS__BCI_BUSY_MASK	,	V_114
mmDIDT_IND_DATA	,	V_20
CHIP_TOPAZ	,	V_23
DRM_DEBUG	,	F_35
ip_blocks	,	V_234
uvd_ctx_wreg	,	V_253
fiji_ip_blocks	,	V_237
untouched	,	V_86
SDMA1_REGISTER_OFFSET	,	V_100
SOFT_RESET_MC	,	V_190
vi_program_aspm	,	F_55
mmVM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_158
SRBM_STATUS__UVD_RQ_PENDING_MASK	,	V_143
D2VGA_CONTROL__D2VGA_TIMING_SELECT_MASK	,	V_70
mmMP0PUB_IND_INDEX	,	V_13
dev_info	,	F_33
SRBM_STATUS2__SDMA1_BUSY_MASK	,	V_135
GRBM_STATUS2__CPG_BUSY_MASK	,	V_132
vi_pcie_wreg	,	F_6
mmSRBM_STATUS	,	V_96
atom_clock_dividers	,	V_207
amdgpu_aspm	,	V_230
mmSRBM_STATUS2	,	V_97
SRBM_STATUS__SEM_BUSY_MASK	,	V_139
vi_common_early_init	,	F_59
tmp	,	V_34
enable	,	V_231
SRBM_STATUS__MCC_BUSY_MASK	,	V_150
evclk	,	V_221
AMDGPU_RESET_VMC	,	V_147
CP_ME_CNTL__CE_HALT_MASK	,	V_195
ixCG_VCLK_STATUS	,	V_218
CHIP_TONGA	,	V_27
CP_ME_CNTL	,	V_161
ddev	,	V_227
val	,	V_76
vga_render_control	,	V_57
GRBM_STATUS2__CPF_BUSY_MASK	,	V_130
external_rev_id	,	V_261
mmBIF_DOORBELL_APER_EN	,	V_232
mmCP_CPC_BUSY_STAT	,	V_108
SDMA0_STATUS_REG__IDLE_MASK	,	V_153
handle	,	V_246
ixCG_CLKPIN_CNTL_2	,	V_36
pg_flags	,	V_264
topaz_ip_blocks	,	V_235
SRBM_STATUS__MCB_BUSY_MASK	,	V_148
mmCP_MEC_CNTL	,	V_165
has_uvd	,	V_262
mmGRBM_STATUS_SE2	,	V_94
mmGRBM_STATUS_SE3	,	V_95
mmGRBM_STATUS_SE0	,	V_92
mmGRBM_STATUS_SE1	,	V_93
gmc_v8_0_mc_stop	,	F_37
mmDIDT_IND_INDEX	,	V_19
SRBM_GFX_CNTL	,	V_47
amdgpu_asic_wait_for_mc_idle	,	F_38
vi_get_rev_id	,	F_58
vi_gpu_pci_config_reset	,	F_42
usec_timeout	,	V_199
ixCG_DCLK_CNTL	,	V_219
GRBM_STATUS__GDS_BUSY_MASK	,	V_120
vi_set_bios_scratch_engine_hung	,	F_45
post_divider	,	V_212
flags	,	V_4
"  SRBM_STATUS2=0x%08X\n"	,	L_8
save	,	V_155
MEC_ME1_HALT	,	V_167
GRBM_STATUS2__RLC_BUSY_MASK	,	V_128
mmPCIE_DATA	,	V_8
SOFT_RESET_SDMA1	,	V_179
mmCONFIG_MEMSIZE	,	V_200
vi_common_hw_fini	,	F_64
num_crtc	,	V_61
vi_smc_rreg	,	F_7
amd_clockgating_state	,	V_269
"  CP_CPF_STALLED_STAT1 = 0x%08x\n"	,	L_16
asic_register_table	,	V_79
BIF_DOORBELL_APER_EN	,	V_233
smc_enabled	,	V_247
firmware	,	V_266
REG_GET_FIELD	,	F_22
mmUVD_CTX_INDEX	,	V_16
CP_MEC_CNTL	,	V_166
smc_wreg	,	V_249
SOFT_RESET_RLC	,	V_182
GRBM_STATUS__DB_BUSY_MASK	,	V_118
cz_mgcg_cgcg_init	,	V_30
ixCG_CLKPIN_CNTL	,	V_39
cz_allowed_read_registers	,	V_84
AMDGPU_RESET_SEM	,	V_140
SRBM_STATUS__MCD_BUSY_MASK	,	V_151
reg_offset	,	V_75
cntl_reg	,	V_205
vi_pcie_rreg	,	F_1
mmCP_STAT	,	V_101
SOFT_RESET_VCE1	,	V_189
srbm_gfx_cntl	,	V_46
SOFT_RESET_VCE0	,	V_188
EINVAL	,	V_85
amdgpu_mode_mc_save	,	V_154
PFP_HALT	,	V_163
amdgpu_get_ip_block	,	F_60
SOFT_RESET_GFX	,	V_175
"MC busy: 0x%08X, clearing.\n"	,	L_21
udelay	,	F_40
mmCC_DRM_ID_STRAPS	,	V_243
GRBM_STATUS__IA_BUSY_NO_DMA_MASK	,	V_123
queue	,	V_44
vi_read_disabled_bios	,	F_26
D2VGA_CONTROL__D2VGA_MODE_ENABLE_MASK	,	V_69
vi_common_resume	,	F_66
vi_asic_reset	,	F_46
cz_smc_rreg	,	F_9
amdgpu_pcie_gen2	,	V_226
GRBM_STATUS__SX_BUSY_MASK	,	V_115
grbm_idx_mutex	,	V_21
didt_wreg	,	V_255
vi_common_is_idle	,	F_67
bus_cntl	,	V_54
pdev	,	V_198
vi_pcie_gen3_enable	,	F_52
u32	,	T_1
"  CP_STAT = 0x%08x\n"	,	L_11
CHIP_FIJI	,	V_25
vi_set_uvd_clock	,	F_47
me	,	V_42
pipe	,	V_43
amdgpu_pci_config_reset	,	F_44
mmPCIE_EFUSE4	,	V_240
ixROM_CNTL	,	V_65
REG_SET_FIELD	,	F_24
amdgpu_program_register_sequence	,	F_17
mmBUS_CNTL	,	V_59
ixCG_DCLK_STATUS	,	V_220
ROM_CNTL__SCK_OVERWRITE_MASK	,	V_72
vi_common_wait_for_idle	,	F_68
mmGRBM_STATUS	,	V_90
mmCP_STALLED_STAT1	,	V_102
mmCP_STALLED_STAT2	,	V_103
mmCP_STALLED_STAT3	,	V_104
vi_common_sw_fini	,	F_62
CP_ME_CNTL__ME_HALT_MASK	,	V_193
spin_lock_irqsave	,	F_2
AMDGPU_RESET_DISPLAY	,	V_180
hung	,	V_201
PCIE_EFUSE4__STRAP_BIF_ATI_REV_ID_MASK	,	V_241
D1VGA_CONTROL__D1VGA_TIMING_SELECT_MASK	,	V_68
"GRBM_SOFT_RESET=0x%08X\n"	,	L_26
mmCP_ME_CNTL	,	V_160
iceland_mgcg_cgcg_init	,	V_24
AMDGPU_RESET_DMA1	,	V_136
pci_clear_master	,	F_43
AMDGPU_PG_SUPPORT_VCE	,	V_268
"  SDMA1_STATUS_REG   = 0x%08X\n"	,	L_10
mmMP0PUB_IND_DATA	,	V_14
reset_mask	,	V_111
dividers	,	V_208
amdgpu_read_bios	,	F_28
"SRBM_SOFT_RESET=0x%08X\n"	,	L_27
drm_pcie_get_speed_cap_mask	,	F_54
mmD1VGA_CONTROL	,	V_62
AMDGPU_RESET_COMPUTE	,	V_172
uvd_ctx_idx_lock	,	V_15
mmSRBM_SOFT_RESET	,	V_192
SRBM_STATUS__UVD_BUSY_MASK	,	V_144
GRBM_STATUS__SPI_BUSY_MASK	,	V_121
amdgpu_allowed_register_entry	,	V_78
d1vga_control	,	V_55
DRM_PCIE_SPEED_80	,	V_229
SOFT_RESET_UVD	,	V_186
cz_smc_wreg	,	F_10
value	,	V_77
grbm_indexed	,	V_87
mmGRBM_STATUS2	,	V_91
vi_set_uvd_clocks	,	F_50
se_num	,	V_73
amdgpu_device	,	V_1
AMDGPU_RESET_UVD	,	V_145
AMDGPU_RESET_GRBM	,	V_142
PIPEID	,	V_48
"  GRBM_STATUS_SE3=0x%08X\n"	,	L_6
vi_vga_set_state	,	F_25
CP_MEC_CNTL__MEC_ME2_HALT_MASK	,	V_197
tonga_ip_blocks	,	V_238
vi_init_golden_registers	,	F_15
CG_DCLK_CNTL__DCLK_DIR_CNTL_EN_MASK	,	V_210
dev_warn	,	F_39
AMDGPU_RESET_CP	,	V_127
SOFT_RESET_CP	,	V_174
tonga_mgcg_cgcg_init	,	V_28
MUX_TCLK_TO_XCLK	,	V_38
BUS_CNTL__BIOS_ROM_DIS_MASK	,	V_66
vi_common_soft_reset	,	F_70
pcie_idx_lock	,	V_6
SOFT_RESET_GRBM	,	V_177
"  GRBM_STATUS=0x%08X\n"	,	L_1
MEC_ME2_HALT	,	V_168
VGA_RENDER_CONTROL__VGA_VSTATUS_CNTL_MASK	,	V_71
