Total verification running time: 00:00:56
Result: Proved

[P4 + P4LTL->Boogie]:
P4LTL parsing result: ([]((AP(((meta.accepted == 1) && (standard_metadata.ingress_port == meta.primary))) ==> (X(AP((((standard_metadata.ingress_port == meta.secondary) && ((standard_metadata.ingress_global_timestamp - protect_c_last_primary[0]) <= meta.period)) ==> (meta.accepted == 0))))))))

P4LTL parsing result: ([](AP(((hdr.ethernet.etherType == 56577) && (meta.primary != meta.secondary)))))

//#LTLProperty:
 ([]((AP(((_p4ltl_5 == true) && (_p4ltl_4 == true))) ==> (X(AP((((_p4ltl_3 == true) && (_p4ltl_1 == true)) ==> (_p4ltl_0 == true))))))))
//#LTLFairness:
 ([](AP(((_p4ltl_7 == true) && (_p4ltl_6 == true)))))
backend cpu time 0.00362 s
program cpu time 0.329454 s

[Boogie Line Num]
437 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-01-16 04:15:22,213 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-01-16 04:15:22,214 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-01-16 04:15:22,244 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-01-16 04:15:22,244 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-01-16 04:15:22,245 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-01-16 04:15:22,246 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-01-16 04:15:22,247 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-01-16 04:15:22,248 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-01-16 04:15:22,248 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-01-16 04:15:22,249 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-01-16 04:15:22,250 INFO  L184        SettingsManager]: Büchi Program Product provides no preferences, ignoring...
[2023-01-16 04:15:22,250 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-01-16 04:15:22,250 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-01-16 04:15:22,251 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-01-16 04:15:22,252 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-01-16 04:15:22,253 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-01-16 04:15:22,253 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-01-16 04:15:22,254 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-01-16 04:15:22,255 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-01-16 04:15:22,256 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-01-16 04:15:22,257 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-01-16 04:15:22,258 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-01-16 04:15:22,260 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-01-16 04:15:22,263 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-01-16 04:15:22,263 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-01-16 04:15:22,263 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-01-16 04:15:22,264 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-01-16 04:15:22,265 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-01-16 04:15:22,266 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-01-16 04:15:22,266 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-01-16 04:15:22,266 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-01-16 04:15:22,267 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-01-16 04:15:22,268 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-01-16 04:15:22,269 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-01-16 04:15:22,269 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-01-16 04:15:22,270 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-01-16 04:15:22,270 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-01-16 04:15:22,271 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-01-16 04:15:22,271 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-01-16 04:15:22,272 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-01-16 04:15:22,274 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-01-16 04:15:22,275 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-01-16 04:15:22,275 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-01-16 04:15:22,290 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-01-16 04:15:22,290 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-01-16 04:15:22,291 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-01-16 04:15:22,291 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-01-16 04:15:22,291 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-01-16 04:15:22,291 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-01-16 04:15:22,291 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-01-16 04:15:22,292 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-01-16 04:15:22,292 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-01-16 04:15:22,292 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-01-16 04:15:22,292 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-01-16 04:15:22,292 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-01-16 04:15:22,292 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-01-16 04:15:22,292 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-01-16 04:15:22,292 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-01-16 04:15:22,292 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-01-16 04:15:22,292 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-01-16 04:15:22,293 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-01-16 04:15:22,293 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-01-16 04:15:22,293 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-01-16 04:15:22,293 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-01-16 04:15:22,293 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-01-16 04:15:22,293 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-01-16 04:15:22,293 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-01-16 04:15:22,293 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-01-16 04:15:22,293 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-01-16 04:15:22,293 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-01-16 04:15:22,294 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-01-16 04:15:22,294 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-01-16 04:15:22,526 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-01-16 04:15:22,548 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-01-16 04:15:22,550 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-01-16 04:15:22,551 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-01-16 04:15:22,553 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-01-16 04:15:22,554 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-01-16 04:15:22,555 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-01-16 04:15:22,587 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-01-16 04:15:22,588 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-01-16 04:15:22,589 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-01-16 04:15:22,589 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-01-16 04:15:22,589 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-01-16 04:15:22,606 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:15:22" (1/1) ...
[2023-01-16 04:15:22,608 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:15:22" (1/1) ...
[2023-01-16 04:15:22,616 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:15:22" (1/1) ...
[2023-01-16 04:15:22,617 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:15:22" (1/1) ...
[2023-01-16 04:15:22,624 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:15:22" (1/1) ...
[2023-01-16 04:15:22,629 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:15:22" (1/1) ...
[2023-01-16 04:15:22,632 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:15:22" (1/1) ...
[2023-01-16 04:15:22,633 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-01-16 04:15:22,634 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-01-16 04:15:22,634 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-01-16 04:15:22,642 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-01-16 04:15:22,648 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:15:22" (1/1) ...
[2023-01-16 04:15:22,652 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: ([]((AP(((_p4ltl_5 == true) && (_p4ltl_4 == true))) ==> (X(AP((((_p4ltl_3 == true) && (_p4ltl_1 == true)) ==> (_p4ltl_0 == true))))))))
[2023-01-16 04:15:22,653 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([]((AP(((_p4ltl_5 == true) && (_p4ltl_4 == true))) ==> (X(AP((((_p4ltl_3 == true) && (_p4ltl_1 == true)) ==> (_p4ltl_0 == true))))))))
[2023-01-16 04:15:22,653 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([]((AP(((_p4ltl_5 == true) && (_p4ltl_4 == true))) ==> (X(AP((((_p4ltl_3 == true) && (_p4ltl_1 == true)) ==> (_p4ltl_0 == true))))))))
Token: (
Token: []
Token: (
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_5
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_4
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: ==>
Token: (
Token: X
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: ==>
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 04:15:22,664 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([]((AP(((_p4ltl_5 == true) && (_p4ltl_4 == true))) ==> (X(AP((((_p4ltl_3 == true) && (_p4ltl_1 == true)) ==> (_p4ltl_0 == true))))))))
[2023-01-16 04:15:22,664 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](( AP(( _p4ltl_5==true && _p4ltl_4==true )) ==> ( X(AP(( ( _p4ltl_3==true && _p4ltl_1==true ) ==> _p4ltl_0==true ))) ) )) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 04:15:22,668 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP(((_p4ltl_7 == true) && (_p4ltl_6 == true)))))
[2023-01-16 04:15:22,668 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP(((_p4ltl_7 == true) && (_p4ltl_6 == true)))))
[2023-01-16 04:15:22,669 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP(((_p4ltl_7 == true) && (_p4ltl_6 == true)))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_7
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_6
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 04:15:22,669 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP(((_p4ltl_7 == true) && (_p4ltl_6 == true)))))
[2023-01-16 04:15:22,669 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( _p4ltl_7==true && _p4ltl_6==true ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 04:15:22,671 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 04:15:22,672 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 04:15:22,673 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:15:22 PropertyContainer
[2023-01-16 04:15:22,673 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-01-16 04:15:22,674 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-01-16 04:15:22,674 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-01-16 04:15:22,674 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-01-16 04:15:22,676 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:15:22" (1/2) ...
[2023-01-16 04:15:22,684 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:22,765 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-01-16 04:15:22,765 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-01-16 04:15:22,765 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-01-16 04:15:22,765 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_3 given in one single declaration
[2023-01-16 04:15:22,765 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_3
[2023-01-16 04:15:22,765 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_3
[2023-01-16 04:15:22,766 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-01-16 04:15:22,766 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-01-16 04:15:22,766 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-01-16 04:15:22,766 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_packetParser given in one single declaration
[2023-01-16 04:15:22,766 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_packetParser
[2023-01-16 04:15:22,766 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_packetParser
[2023-01-16 04:15:22,766 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-01-16 04:15:22,767 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-01-16 04:15:22,767 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-01-16 04:15:22,767 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure createChecksum given in one single declaration
[2023-01-16 04:15:22,767 INFO  L130     BoogieDeclarations]: Found specification of procedure createChecksum
[2023-01-16 04:15:22,767 INFO  L138     BoogieDeclarations]: Found implementation of procedure createChecksum
[2023-01-16 04:15:22,767 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-01-16 04:15:22,768 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-01-16 04:15:22,768 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-01-16 04:15:22,768 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-01-16 04:15:22,768 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-01-16 04:15:22,768 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-01-16 04:15:22,768 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-01-16 04:15:22,768 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-01-16 04:15:22,768 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-01-16 04:15:22,768 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_broadcast_0 given in one single declaration
[2023-01-16 04:15:22,769 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_broadcast_0
[2023-01-16 04:15:22,769 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_broadcast_0
[2023-01-16 04:15:22,769 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_forward_0 given in one single declaration
[2023-01-16 04:15:22,769 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_forward_0
[2023-01-16 04:15:22,769 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_forward_0
[2023-01-16 04:15:22,769 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_forwarding.apply given in one single declaration
[2023-01-16 04:15:22,769 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_forwarding.apply
[2023-01-16 04:15:22,769 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_forwarding.apply
[2023-01-16 04:15:22,769 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-01-16 04:15:22,769 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-01-16 04:15:22,769 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-01-16 04:15:22,770 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-01-16 04:15:22,770 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-01-16 04:15:22,770 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-01-16 04:15:22,770 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-01-16 04:15:22,770 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_topology_discover given in one single declaration
[2023-01-16 04:15:22,770 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_topology_discover
[2023-01-16 04:15:22,770 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_topology_discover
[2023-01-16 04:15:22,770 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_last_primary.write given in one single declaration
[2023-01-16 04:15:22,770 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_last_primary.write
[2023-01-16 04:15:22,770 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_last_primary.write
[2023-01-16 04:15:22,770 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_period.apply given in one single declaration
[2023-01-16 04:15:22,770 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_period.apply
[2023-01-16 04:15:22,771 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_period.apply
[2023-01-16 04:15:22,771 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_port_config.apply given in one single declaration
[2023-01-16 04:15:22,771 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_port_config.apply
[2023-01-16 04:15:22,771 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_port_config.apply
[2023-01-16 04:15:22,771 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_set_period_0 given in one single declaration
[2023-01-16 04:15:22,771 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_set_period_0
[2023-01-16 04:15:22,771 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_set_period_0
[2023-01-16 04:15:22,771 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_set_ports_0 given in one single declaration
[2023-01-16 04:15:22,771 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_set_ports_0
[2023-01-16 04:15:22,771 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_set_ports_0
[2023-01-16 04:15:22,771 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-01-16 04:15:22,772 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-01-16 04:15:22,772 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-01-16 04:15:22,772 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-01-16 04:15:22,772 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-01-16 04:15:22,772 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-01-16 04:15:22,772 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-01-16 04:15:22,772 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-01-16 04:15:22,772 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-01-16 04:15:22,817 INFO  L234             CfgBuilder]: Building ICFG
[2023-01-16 04:15:22,819 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-01-16 04:15:23,029 INFO  L275             CfgBuilder]: Performing block encoding
[2023-01-16 04:15:23,039 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-01-16 04:15:23,040 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-01-16 04:15:23,043 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:15:23 BoogieIcfgContainer
[2023-01-16 04:15:23,044 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:15:22" (2/2) ...
[2023-01-16 04:15:23,044 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-01-16 04:15:23,045 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@3ccd0872 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:15:23, skipping insertion in model container
[2023-01-16 04:15:23,045 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-01-16 04:15:23,046 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-01-16 04:15:23,046 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-01-16 04:15:23,046 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-01-16 04:15:23,052 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:15:22" (2/3) ...
[2023-01-16 04:15:23,053 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(( _p4ltl_7==true && _p4ltl_6==true ))) )) || ( ( [](( AP(( _p4ltl_5==true && _p4ltl_4==true )) ==> ( X(AP(( ( _p4ltl_3==true && _p4ltl_1==true ) ==> _p4ltl_0==true ))) ) )) ))
[2023-01-16 04:15:23,070 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-01-16 04:15:23,097 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( X ( c ) ) ) ) ) ) )  (exit command is null, workingDir is null)
[2023-01-16 04:15:23,103 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( X ( c ) ) ) ) ) ) )  (1)] Ended with exit code 0
[2023-01-16 04:15:23,126 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( []((_p4ltl_7 == true && _p4ltl_6 == true)) )) || ( ( [](( (_p4ltl_5 == true && _p4ltl_4 == true) ==> ( X((_p4ltl_3 == true && _p4ltl_1 == true ==> _p4ltl_0 == true)) ) )) ))
[2023-01-16 04:15:23,127 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 04:15:23 NWAContainer
[2023-01-16 04:15:23,127 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-01-16 04:15:23,128 INFO  L113        PluginConnector]: ------------------------Büchi Program Product----------------------------
[2023-01-16 04:15:23,128 INFO  L271        PluginConnector]: Initializing Büchi Program Product...
[2023-01-16 04:15:23,129 INFO  L275        PluginConnector]: Büchi Program Product initialized
[2023-01-16 04:15:23,131 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:15:23" (3/4) ...
[2023-01-16 04:15:23,132 INFO  L205        PluginConnector]: Invalid model from Büchi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@6f0743ea and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:15:23, skipping insertion in model container
[2023-01-16 04:15:23,132 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 04:15:23" (4/4) ...
[2023-01-16 04:15:23,136 INFO  L104   BuchiProductObserver]: Initial property automaton 3 locations, 4 edges
[2023-01-16 04:15:23,139 INFO  L110   BuchiProductObserver]: Initial RCFG 161 locations, 197 edges
[2023-01-16 04:15:23,139 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-01-16 04:15:23,142 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-01-16 04:15:23,142 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_set_period_0
[2023-01-16 04:15:23,142 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_3
[2023-01-16 04:15:23,142 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-01-16 04:15:23,142 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_last_primary.write
[2023-01-16 04:15:23,142 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_set_ports_0
[2023-01-16 04:15:23,143 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-01-16 04:15:23,143 INFO  L189       ProductGenerator]: +++++ Call method name: createChecksum
[2023-01-16 04:15:23,143 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-01-16 04:15:23,143 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L357-1
[2023-01-16 04:15:23,143 INFO  L189       ProductGenerator]: +++++ Call method name: parse_topology_discover
[2023-01-16 04:15:23,143 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-01-16 04:15:23,143 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_broadcast_0
[2023-01-16 04:15:23,143 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_port_config.apply
[2023-01-16 04:15:23,144 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_forwarding.apply
[2023-01-16 04:15:23,144 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-01-16 04:15:23,144 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_forward_0
[2023-01-16 04:15:23,144 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-01-16 04:15:23,144 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-01-16 04:15:23,144 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_period.apply
[2023-01-16 04:15:23,144 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_packetParser
[2023-01-16 04:15:23,144 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-01-16 04:15:23,144 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-01-16 04:15:23,152 INFO  L244       ProductGenerator]: Creating Product States...
[2023-01-16 04:15:23,153 INFO  L277       ProductGenerator]: ==== location: ULTIMATE.startEXIT
[2023-01-16 04:15:23,153 INFO  L277       ProductGenerator]: ==== location: L279-1
[2023-01-16 04:15:23,153 INFO  L277       ProductGenerator]: ==== location: L250
[2023-01-16 04:15:23,153 INFO  L277       ProductGenerator]: ==== location: protect_c_set_period_0ENTRY
[2023-01-16 04:15:23,153 INFO  L277       ProductGenerator]: ==== location: L397
[2023-01-16 04:15:23,153 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0EXIT
[2023-01-16 04:15:23,153 INFO  L277       ProductGenerator]: ==== location: L215
[2023-01-16 04:15:23,153 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-01-16 04:15:23,154 INFO  L277       ProductGenerator]: ==== location: L248
[2023-01-16 04:15:23,154 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0FINAL
[2023-01-16 04:15:23,154 INFO  L277       ProductGenerator]: ==== location: L251
[2023-01-16 04:15:23,154 INFO  L277       ProductGenerator]: ==== location: L429-1
[2023-01-16 04:15:23,154 INFO  L277       ProductGenerator]: ==== location: L234
[2023-01-16 04:15:23,154 INFO  L277       ProductGenerator]: ==== location: L337
[2023-01-16 04:15:23,154 INFO  L277       ProductGenerator]: ==== location: L231
[2023-01-16 04:15:23,154 INFO  L277       ProductGenerator]: ==== location: L257
[2023-01-16 04:15:23,154 INFO  L277       ProductGenerator]: ==== location: L222
[2023-01-16 04:15:23,154 INFO  L277       ProductGenerator]: ==== location: L386
[2023-01-16 04:15:23,155 INFO  L277       ProductGenerator]: ==== location: L233
[2023-01-16 04:15:23,155 INFO  L277       ProductGenerator]: ==== location: L347
[2023-01-16 04:15:23,155 INFO  L277       ProductGenerator]: ==== location: L238
[2023-01-16 04:15:23,155 INFO  L277       ProductGenerator]: ==== location: L212
[2023-01-16 04:15:23,155 INFO  L277       ProductGenerator]: ==== location: L230
[2023-01-16 04:15:23,155 INFO  L277       ProductGenerator]: ==== location: L289-1
[2023-01-16 04:15:23,155 INFO  L277       ProductGenerator]: ==== location: L225
[2023-01-16 04:15:23,155 INFO  L277       ProductGenerator]: ==== location: L266
[2023-01-16 04:15:23,155 INFO  L277       ProductGenerator]: ==== location: L272
[2023-01-16 04:15:23,155 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-01-16 04:15:23,156 INFO  L277       ProductGenerator]: ==== location: L318
[2023-01-16 04:15:23,156 INFO  L277       ProductGenerator]: ==== location: L350
[2023-01-16 04:15:23,156 INFO  L277       ProductGenerator]: ==== location: mainENTRY
[2023-01-16 04:15:23,156 INFO  L277       ProductGenerator]: ==== location: protect_c_port_config.applyEXIT
[2023-01-16 04:15:23,156 INFO  L277       ProductGenerator]: ==== location: L342
[2023-01-16 04:15:23,156 INFO  L277       ProductGenerator]: ==== location: mainProcedureFINAL
[2023-01-16 04:15:23,156 INFO  L277       ProductGenerator]: ==== location: _parser_packetParserEXIT
[2023-01-16 04:15:23,156 INFO  L277       ProductGenerator]: ==== location: verifyChecksumEXIT
[2023-01-16 04:15:23,156 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-01-16 04:15:23,156 INFO  L277       ProductGenerator]: ==== location: L216
[2023-01-16 04:15:23,156 INFO  L277       ProductGenerator]: ==== location: L235
[2023-01-16 04:15:23,156 INFO  L277       ProductGenerator]: ==== location: L414
[2023-01-16 04:15:23,156 INFO  L277       ProductGenerator]: ==== location: L254
[2023-01-16 04:15:23,156 INFO  L277       ProductGenerator]: ==== location: L283
[2023-01-16 04:15:23,156 INFO  L277       ProductGenerator]: ==== location: L278-2
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: L229
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: L228
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: NoAction_3EXIT
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: L221
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: L255
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: L280
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: L340
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_broadcast_0ENTRY
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: L338
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: L218
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: L285-1
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: L239
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: L385-1
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: createChecksumFINAL
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: L397-1
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: L395
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0ENTRY
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: startEXIT
[2023-01-16 04:15:23,157 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_broadcast_0FINAL
[2023-01-16 04:15:23,158 INFO  L277       ProductGenerator]: ==== location: L253
[2023-01-16 04:15:23,158 INFO  L277       ProductGenerator]: ==== location: L317
[2023-01-16 04:15:23,158 INFO  L277       ProductGenerator]: ==== location: verifyChecksumFINAL
[2023-01-16 04:15:23,158 INFO  L277       ProductGenerator]: ==== location: L282
[2023-01-16 04:15:23,158 INFO  L277       ProductGenerator]: ==== location: L348
[2023-01-16 04:15:23,158 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-01-16 04:15:23,158 INFO  L277       ProductGenerator]: ==== location: createChecksumEXIT
[2023-01-16 04:15:23,158 INFO  L277       ProductGenerator]: ==== location: acceptEXIT
[2023-01-16 04:15:23,158 INFO  L277       ProductGenerator]: ==== location: L219
[2023-01-16 04:15:23,158 INFO  L277       ProductGenerator]: ==== location: L245
[2023-01-16 04:15:23,158 INFO  L277       ProductGenerator]: ==== location: L346
[2023-01-16 04:15:23,158 INFO  L277       ProductGenerator]: ==== location: L291
[2023-01-16 04:15:23,158 INFO  L277       ProductGenerator]: ==== location: L357-1
[2023-01-16 04:15:23,158 INFO  L277       ProductGenerator]: ==== location: L285
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: L270
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: L279
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: L236
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: ULTIMATE.startFINAL
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: L289
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: L271
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: L429
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: L240
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: ingressENTRY
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: L430
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: L329
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: parse_topology_discoverENTRY
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: L223
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: NoAction_3FINAL
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0ENTRY
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: L398
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: NoAction_0EXIT
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: L213
[2023-01-16 04:15:23,159 INFO  L277       ProductGenerator]: ==== location: _parser_packetParserFINAL
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: protect_c_set_period_0EXIT
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: L214
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: L232
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: L249
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: L357
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: L252
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: L243
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0FINAL
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0EXIT
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: L328-1
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: L349
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: protect_c_port_config.applyENTRY
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: egressEXIT
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: L258
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: protect_c_period.applyENTRY
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forwarding.applyENTRY
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: L385
[2023-01-16 04:15:23,160 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-01-16 04:15:23,161 INFO  L310       ProductGenerator]: ####final State Node: L357-1
[2023-01-16 04:15:23,161 INFO  L310       ProductGenerator]: ####final State Node: L357
[2023-01-16 04:15:23,162 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L357-1_accept_S3
[2023-01-16 04:15:23,162 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L357-1_accept_S2
[2023-01-16 04:15:23,162 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L357_accept_S3
[2023-01-16 04:15:23,162 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L357_accept_S2
[2023-01-16 04:15:23,163 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-01-16 04:15:23,163 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-01-16 04:15:23,163 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-01-16 04:15:23,163 INFO  L479       ProductGenerator]: L250_accept_S3 --> L250_accept_S3
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: L250_T0_init --> L250_T0_init
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: L250_accept_S2 --> L250_accept_S2
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_accept_S3 --> protect_c_set_period_0ENTRY_accept_S3
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_T0_init --> protect_c_set_period_0ENTRY_T0_init
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_accept_S2 --> protect_c_set_period_0ENTRY_accept_S2
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: L397_accept_S3 --> L397_accept_S3
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: L397_T0_init --> L397_T0_init
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: L397_accept_S2 --> L397_accept_S2
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: L397_accept_S3 --> L397_accept_S3
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: L397_T0_init --> L397_T0_init
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: L397_accept_S2 --> L397_accept_S2
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: L215_accept_S3 --> L215_accept_S3
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: L215_T0_init --> L215_T0_init
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: L215_accept_S2 --> L215_accept_S2
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: L248_accept_S3 --> L248_accept_S3
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: L248_T0_init --> L248_T0_init
[2023-01-16 04:15:23,164 INFO  L479       ProductGenerator]: L248_accept_S2 --> L248_accept_S2
[2023-01-16 04:15:23,165 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_accept_S3 --> protect_c_set_ports_0FINAL_accept_S3
[2023-01-16 04:15:23,165 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_T0_init --> protect_c_set_ports_0FINAL_T0_init
[2023-01-16 04:15:23,165 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_accept_S2 --> protect_c_set_ports_0FINAL_accept_S2
[2023-01-16 04:15:23,165 INFO  L479       ProductGenerator]: L251_accept_S3 --> L251_accept_S3
[2023-01-16 04:15:23,165 INFO  L479       ProductGenerator]: L251_T0_init --> L251_T0_init
[2023-01-16 04:15:23,165 INFO  L479       ProductGenerator]: L251_accept_S2 --> L251_accept_S2
[2023-01-16 04:15:23,165 INFO  L479       ProductGenerator]: L429-1_accept_S3 --> L429-1_accept_S3
[2023-01-16 04:15:23,165 INFO  L479       ProductGenerator]: L429-1_T0_init --> L429-1_T0_init
[2023-01-16 04:15:23,165 INFO  L479       ProductGenerator]: L429-1_accept_S2 --> L429-1_accept_S2
[2023-01-16 04:15:23,165 INFO  L479       ProductGenerator]: L234_accept_S3 --> L234_accept_S3
[2023-01-16 04:15:23,165 INFO  L479       ProductGenerator]: L234_T0_init --> L234_T0_init
[2023-01-16 04:15:23,165 INFO  L479       ProductGenerator]: L234_accept_S2 --> L234_accept_S2
[2023-01-16 04:15:23,165 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 04:15:23,165 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 04:15:23,166 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 04:15:23,166 INFO  L479       ProductGenerator]: L231_accept_S3 --> L231_accept_S3
[2023-01-16 04:15:23,166 INFO  L479       ProductGenerator]: L231_T0_init --> L231_T0_init
[2023-01-16 04:15:23,166 INFO  L479       ProductGenerator]: L231_accept_S2 --> L231_accept_S2
[2023-01-16 04:15:23,166 INFO  L479       ProductGenerator]: L257_accept_S3 --> L257_accept_S3
[2023-01-16 04:15:23,166 INFO  L479       ProductGenerator]: L257_T0_init --> L257_T0_init
[2023-01-16 04:15:23,166 INFO  L479       ProductGenerator]: L257_accept_S2 --> L257_accept_S2
[2023-01-16 04:15:23,166 INFO  L479       ProductGenerator]: L222_accept_S3 --> L222_accept_S3
[2023-01-16 04:15:23,166 INFO  L479       ProductGenerator]: L222_T0_init --> L222_T0_init
[2023-01-16 04:15:23,166 INFO  L479       ProductGenerator]: L222_accept_S2 --> L222_accept_S2
[2023-01-16 04:15:23,166 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 04:15:23,166 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 04:15:23,166 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 04:15:23,166 INFO  L479       ProductGenerator]: L233_accept_S3 --> L233_accept_S3
[2023-01-16 04:15:23,167 INFO  L479       ProductGenerator]: L233_T0_init --> L233_T0_init
[2023-01-16 04:15:23,167 INFO  L479       ProductGenerator]: L233_accept_S2 --> L233_accept_S2
[2023-01-16 04:15:23,167 INFO  L479       ProductGenerator]: L347_accept_S3 --> L347_accept_S3
[2023-01-16 04:15:23,167 INFO  L479       ProductGenerator]: L347_T0_init --> L347_T0_init
[2023-01-16 04:15:23,167 INFO  L479       ProductGenerator]: L347_accept_S2 --> L347_accept_S2
[2023-01-16 04:15:23,167 INFO  L479       ProductGenerator]: L238_accept_S3 --> L238_accept_S3
[2023-01-16 04:15:23,167 INFO  L479       ProductGenerator]: L238_T0_init --> L238_T0_init
[2023-01-16 04:15:23,167 INFO  L479       ProductGenerator]: L238_accept_S2 --> L238_accept_S2
[2023-01-16 04:15:23,167 INFO  L479       ProductGenerator]: L212_accept_S3 --> L212_accept_S3
[2023-01-16 04:15:23,167 INFO  L479       ProductGenerator]: L212_T0_init --> L212_T0_init
[2023-01-16 04:15:23,167 INFO  L479       ProductGenerator]: L212_accept_S2 --> L212_accept_S2
[2023-01-16 04:15:23,167 INFO  L479       ProductGenerator]: L230_accept_S3 --> L230_accept_S3
[2023-01-16 04:15:23,167 INFO  L479       ProductGenerator]: L230_T0_init --> L230_T0_init
[2023-01-16 04:15:23,167 INFO  L479       ProductGenerator]: L230_accept_S2 --> L230_accept_S2
[2023-01-16 04:15:23,168 INFO  L479       ProductGenerator]: L289-1_accept_S3 --> L289-1_accept_S3
[2023-01-16 04:15:23,168 INFO  L479       ProductGenerator]: L289-1_T0_init --> L289-1_T0_init
[2023-01-16 04:15:23,168 INFO  L479       ProductGenerator]: L289-1_accept_S2 --> L289-1_accept_S2
[2023-01-16 04:15:23,168 INFO  L479       ProductGenerator]: L225_accept_S3 --> L225_accept_S3
[2023-01-16 04:15:23,168 INFO  L479       ProductGenerator]: L225_T0_init --> L225_T0_init
[2023-01-16 04:15:23,168 INFO  L479       ProductGenerator]: L225_accept_S2 --> L225_accept_S2
[2023-01-16 04:15:23,168 INFO  L479       ProductGenerator]: L266_accept_S3 --> L266_accept_S3
[2023-01-16 04:15:23,168 INFO  L479       ProductGenerator]: L266_T0_init --> L266_T0_init
[2023-01-16 04:15:23,168 INFO  L479       ProductGenerator]: L266_accept_S2 --> L266_accept_S2
[2023-01-16 04:15:23,168 INFO  L479       ProductGenerator]: L266_accept_S3 --> L266_accept_S3
[2023-01-16 04:15:23,168 INFO  L479       ProductGenerator]: L266_T0_init --> L266_T0_init
[2023-01-16 04:15:23,168 INFO  L479       ProductGenerator]: L266_accept_S2 --> L266_accept_S2
[2023-01-16 04:15:23,169 INFO  L479       ProductGenerator]: L272_accept_S3 --> L272_accept_S3
[2023-01-16 04:15:23,169 INFO  L479       ProductGenerator]: L272_T0_init --> L272_T0_init
[2023-01-16 04:15:23,169 INFO  L479       ProductGenerator]: L272_accept_S2 --> L272_accept_S2
[2023-01-16 04:15:23,169 INFO  L479       ProductGenerator]: egressFINAL_accept_S3 --> egressFINAL_accept_S3
[2023-01-16 04:15:23,169 INFO  L479       ProductGenerator]: egressFINAL_T0_init --> egressFINAL_T0_init
[2023-01-16 04:15:23,169 INFO  L479       ProductGenerator]: egressFINAL_accept_S2 --> egressFINAL_accept_S2
[2023-01-16 04:15:23,169 INFO  L479       ProductGenerator]: L318_accept_S3 --> L318_accept_S3
[2023-01-16 04:15:23,169 INFO  L479       ProductGenerator]: L318_T0_init --> L318_T0_init
[2023-01-16 04:15:23,169 INFO  L479       ProductGenerator]: L318_accept_S2 --> L318_accept_S2
[2023-01-16 04:15:23,169 INFO  L479       ProductGenerator]: L350_accept_S3 --> L350_accept_S3
[2023-01-16 04:15:23,169 INFO  L479       ProductGenerator]: L350_T0_init --> L350_T0_init
[2023-01-16 04:15:23,170 INFO  L479       ProductGenerator]: L350_accept_S2 --> L350_accept_S2
[2023-01-16 04:15:23,170 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 04:15:23,170 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 04:15:23,170 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 04:15:23,170 INFO  L479       ProductGenerator]: L342_accept_S3 --> L342_accept_S3
[2023-01-16 04:15:23,170 INFO  L479       ProductGenerator]: L342_T0_init --> L342_T0_init
[2023-01-16 04:15:23,170 INFO  L479       ProductGenerator]: L342_accept_S2 --> L342_accept_S2
[2023-01-16 04:15:23,171 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S3 --> mainProcedureFINAL_accept_S3
[2023-01-16 04:15:23,171 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_init --> mainProcedureFINAL_T0_init
[2023-01-16 04:15:23,171 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S2 --> mainProcedureFINAL_accept_S2
[2023-01-16 04:15:23,172 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S3 --> mainProcedureEXIT_accept_S3
[2023-01-16 04:15:23,172 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_init --> mainProcedureEXIT_T0_init
[2023-01-16 04:15:23,172 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S2 --> mainProcedureEXIT_accept_S2
[2023-01-16 04:15:23,172 INFO  L479       ProductGenerator]: L216_accept_S3 --> L216_accept_S3
[2023-01-16 04:15:23,173 INFO  L479       ProductGenerator]: L216_T0_init --> L216_T0_init
[2023-01-16 04:15:23,173 INFO  L479       ProductGenerator]: L216_accept_S2 --> L216_accept_S2
[2023-01-16 04:15:23,173 INFO  L479       ProductGenerator]: L235_accept_S3 --> L235_accept_S3
[2023-01-16 04:15:23,173 INFO  L479       ProductGenerator]: L235_T0_init --> L235_T0_init
[2023-01-16 04:15:23,173 INFO  L479       ProductGenerator]: L235_accept_S2 --> L235_accept_S2
[2023-01-16 04:15:23,173 INFO  L479       ProductGenerator]: L414_accept_S3 --> L414_accept_S3
[2023-01-16 04:15:23,174 INFO  L479       ProductGenerator]: L414_T0_init --> L414_T0_init
[2023-01-16 04:15:23,174 INFO  L479       ProductGenerator]: L414_accept_S2 --> L414_accept_S2
[2023-01-16 04:15:23,174 INFO  L479       ProductGenerator]: L254_accept_S3 --> L254_accept_S3
[2023-01-16 04:15:23,174 INFO  L479       ProductGenerator]: L254_T0_init --> L254_T0_init
[2023-01-16 04:15:23,174 INFO  L479       ProductGenerator]: L254_accept_S2 --> L254_accept_S2
[2023-01-16 04:15:23,174 INFO  L479       ProductGenerator]: L283_accept_S3 --> L283_accept_S3
[2023-01-16 04:15:23,174 INFO  L479       ProductGenerator]: L283_T0_init --> L283_T0_init
[2023-01-16 04:15:23,174 INFO  L479       ProductGenerator]: L283_accept_S2 --> L283_accept_S2
[2023-01-16 04:15:23,175 INFO  L479       ProductGenerator]: L283_accept_S3 --> L283_accept_S3
[2023-01-16 04:15:23,175 INFO  L479       ProductGenerator]: L283_T0_init --> L283_T0_init
[2023-01-16 04:15:23,175 INFO  L479       ProductGenerator]: L283_accept_S2 --> L283_accept_S2
[2023-01-16 04:15:23,175 INFO  L479       ProductGenerator]: L278-2_accept_S3 --> L278-2_accept_S3
[2023-01-16 04:15:23,175 INFO  L479       ProductGenerator]: L278-2_T0_init --> L278-2_T0_init
[2023-01-16 04:15:23,176 INFO  L479       ProductGenerator]: L278-2_accept_S2 --> L278-2_accept_S2
[2023-01-16 04:15:23,176 INFO  L479       ProductGenerator]: L278-2_accept_S3 --> L278-2_accept_S3
[2023-01-16 04:15:23,176 INFO  L479       ProductGenerator]: L278-2_T0_init --> L278-2_T0_init
[2023-01-16 04:15:23,176 INFO  L479       ProductGenerator]: L278-2_accept_S2 --> L278-2_accept_S2
[2023-01-16 04:15:23,176 INFO  L479       ProductGenerator]: L229_accept_S3 --> L229_accept_S3
[2023-01-16 04:15:23,176 INFO  L479       ProductGenerator]: L229_T0_init --> L229_T0_init
[2023-01-16 04:15:23,177 INFO  L479       ProductGenerator]: L229_accept_S2 --> L229_accept_S2
[2023-01-16 04:15:23,177 INFO  L479       ProductGenerator]: L228_accept_S3 --> L228_accept_S3
[2023-01-16 04:15:23,177 INFO  L479       ProductGenerator]: L228_T0_init --> L228_T0_init
[2023-01-16 04:15:23,177 INFO  L479       ProductGenerator]: L228_accept_S2 --> L228_accept_S2
[2023-01-16 04:15:23,177 INFO  L479       ProductGenerator]: L221_accept_S3 --> L221_accept_S3
[2023-01-16 04:15:23,177 INFO  L479       ProductGenerator]: L221_T0_init --> L221_T0_init
[2023-01-16 04:15:23,177 INFO  L479       ProductGenerator]: L221_accept_S2 --> L221_accept_S2
[2023-01-16 04:15:23,177 INFO  L479       ProductGenerator]: L255_accept_S3 --> L255_accept_S3
[2023-01-16 04:15:23,177 INFO  L479       ProductGenerator]: L255_T0_init --> L255_T0_init
[2023-01-16 04:15:23,177 INFO  L479       ProductGenerator]: L255_accept_S2 --> L255_accept_S2
[2023-01-16 04:15:23,178 INFO  L479       ProductGenerator]: L280_accept_S3 --> L280_accept_S3
[2023-01-16 04:15:23,178 INFO  L479       ProductGenerator]: L280_T0_init --> L280_T0_init
[2023-01-16 04:15:23,178 INFO  L479       ProductGenerator]: L280_accept_S2 --> L280_accept_S2
[2023-01-16 04:15:23,178 INFO  L479       ProductGenerator]: L340_accept_S3 --> L340_accept_S3
[2023-01-16 04:15:23,178 INFO  L479       ProductGenerator]: L340_T0_init --> L340_T0_init
[2023-01-16 04:15:23,178 INFO  L479       ProductGenerator]: L340_accept_S2 --> L340_accept_S2
[2023-01-16 04:15:23,179 INFO  L479       ProductGenerator]: L340_accept_S3 --> L340_accept_S3
[2023-01-16 04:15:23,179 INFO  L479       ProductGenerator]: L340_T0_init --> L340_T0_init
[2023-01-16 04:15:23,179 INFO  L479       ProductGenerator]: L340_accept_S2 --> L340_accept_S2
[2023-01-16 04:15:23,179 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_accept_S3 --> l2_c_l2_broadcast_0ENTRY_accept_S3
[2023-01-16 04:15:23,180 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_T0_init --> l2_c_l2_broadcast_0ENTRY_T0_init
[2023-01-16 04:15:23,180 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_accept_S2 --> l2_c_l2_broadcast_0ENTRY_accept_S2
[2023-01-16 04:15:23,180 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 04:15:23,180 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 04:15:23,180 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 04:15:23,180 INFO  L479       ProductGenerator]: L218_accept_S3 --> L218_accept_S3
[2023-01-16 04:15:23,181 INFO  L479       ProductGenerator]: L218_T0_init --> L218_T0_init
[2023-01-16 04:15:23,181 INFO  L479       ProductGenerator]: L218_accept_S2 --> L218_accept_S2
[2023-01-16 04:15:23,181 INFO  L479       ProductGenerator]: L285-1_accept_S3 --> L285-1_accept_S3
[2023-01-16 04:15:23,181 INFO  L479       ProductGenerator]: L285-1_T0_init --> L285-1_T0_init
[2023-01-16 04:15:23,181 INFO  L479       ProductGenerator]: L285-1_accept_S2 --> L285-1_accept_S2
[2023-01-16 04:15:23,181 INFO  L479       ProductGenerator]: L239_accept_S3 --> L239_accept_S3
[2023-01-16 04:15:23,181 INFO  L479       ProductGenerator]: L239_T0_init --> L239_T0_init
[2023-01-16 04:15:23,182 INFO  L479       ProductGenerator]: L239_accept_S2 --> L239_accept_S2
[2023-01-16 04:15:23,182 INFO  L479       ProductGenerator]: L385-1_accept_S3 --> L385-1_accept_S3
[2023-01-16 04:15:23,182 INFO  L479       ProductGenerator]: L385-1_T0_init --> L385-1_T0_init
[2023-01-16 04:15:23,182 INFO  L479       ProductGenerator]: L385-1_accept_S2 --> L385-1_accept_S2
[2023-01-16 04:15:23,182 INFO  L479       ProductGenerator]: createChecksumFINAL_accept_S3 --> createChecksumFINAL_accept_S3
[2023-01-16 04:15:23,182 INFO  L479       ProductGenerator]: createChecksumFINAL_T0_init --> createChecksumFINAL_T0_init
[2023-01-16 04:15:23,183 INFO  L479       ProductGenerator]: createChecksumFINAL_accept_S2 --> createChecksumFINAL_accept_S2
[2023-01-16 04:15:23,183 INFO  L479       ProductGenerator]: L397-1_accept_S3 --> L397-1_accept_S3
[2023-01-16 04:15:23,183 INFO  L479       ProductGenerator]: L397-1_T0_init --> L397-1_T0_init
[2023-01-16 04:15:23,183 INFO  L479       ProductGenerator]: L397-1_accept_S2 --> L397-1_accept_S2
[2023-01-16 04:15:23,183 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-01-16 04:15:23,184 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-01-16 04:15:23,184 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-01-16 04:15:23,184 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_accept_S3 --> l2_c_l2_forward_0ENTRY_accept_S3
[2023-01-16 04:15:23,184 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_T0_init --> l2_c_l2_forward_0ENTRY_T0_init
[2023-01-16 04:15:23,184 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_accept_S2 --> l2_c_l2_forward_0ENTRY_accept_S2
[2023-01-16 04:15:23,185 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_accept_S3 --> l2_c_l2_broadcast_0FINAL_accept_S3
[2023-01-16 04:15:23,185 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_T0_init --> l2_c_l2_broadcast_0FINAL_T0_init
[2023-01-16 04:15:23,185 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_accept_S2 --> l2_c_l2_broadcast_0FINAL_accept_S2
[2023-01-16 04:15:23,185 INFO  L479       ProductGenerator]: L253_accept_S3 --> L253_accept_S3
[2023-01-16 04:15:23,185 INFO  L479       ProductGenerator]: L253_T0_init --> L253_T0_init
[2023-01-16 04:15:23,185 INFO  L479       ProductGenerator]: L253_accept_S2 --> L253_accept_S2
[2023-01-16 04:15:23,185 INFO  L479       ProductGenerator]: L317_accept_S3 --> L317_accept_S3
[2023-01-16 04:15:23,186 INFO  L479       ProductGenerator]: L317_T0_init --> L317_T0_init
[2023-01-16 04:15:23,186 INFO  L479       ProductGenerator]: L317_accept_S2 --> L317_accept_S2
[2023-01-16 04:15:23,186 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S3 --> verifyChecksumFINAL_accept_S3
[2023-01-16 04:15:23,186 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_init --> verifyChecksumFINAL_T0_init
[2023-01-16 04:15:23,186 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S2 --> verifyChecksumFINAL_accept_S2
[2023-01-16 04:15:23,186 INFO  L479       ProductGenerator]: L282_accept_S3 --> L282_accept_S3
[2023-01-16 04:15:23,186 INFO  L479       ProductGenerator]: L282_T0_init --> L282_T0_init
[2023-01-16 04:15:23,187 INFO  L479       ProductGenerator]: L282_accept_S2 --> L282_accept_S2
[2023-01-16 04:15:23,187 INFO  L479       ProductGenerator]: L348_accept_S3 --> L348_accept_S3
[2023-01-16 04:15:23,187 INFO  L479       ProductGenerator]: L348_T0_init --> L348_T0_init
[2023-01-16 04:15:23,187 INFO  L479       ProductGenerator]: L348_accept_S2 --> L348_accept_S2
[2023-01-16 04:15:23,187 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S3 --> NoAction_0FINAL_accept_S3
[2023-01-16 04:15:23,187 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_init --> NoAction_0FINAL_T0_init
[2023-01-16 04:15:23,188 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S2 --> NoAction_0FINAL_accept_S2
[2023-01-16 04:15:23,188 INFO  L479       ProductGenerator]: L219_accept_S3 --> L219_accept_S3
[2023-01-16 04:15:23,188 INFO  L479       ProductGenerator]: L219_T0_init --> L219_T0_init
[2023-01-16 04:15:23,188 INFO  L479       ProductGenerator]: L219_accept_S2 --> L219_accept_S2
[2023-01-16 04:15:23,188 INFO  L479       ProductGenerator]: L245_accept_S3 --> L245_accept_S3
[2023-01-16 04:15:23,188 INFO  L479       ProductGenerator]: L245_T0_init --> L245_T0_init
[2023-01-16 04:15:23,189 INFO  L479       ProductGenerator]: L245_accept_S2 --> L245_accept_S2
[2023-01-16 04:15:23,189 INFO  L479       ProductGenerator]: L346_accept_S3 --> L346_accept_S3
[2023-01-16 04:15:23,189 INFO  L479       ProductGenerator]: L346_T0_init --> L346_T0_init
[2023-01-16 04:15:23,189 INFO  L479       ProductGenerator]: L346_accept_S2 --> L346_accept_S2
[2023-01-16 04:15:23,189 INFO  L479       ProductGenerator]: L291_accept_S3 --> L291_accept_S3
[2023-01-16 04:15:23,189 INFO  L479       ProductGenerator]: L291_T0_init --> L291_T0_init
[2023-01-16 04:15:23,190 INFO  L479       ProductGenerator]: L291_accept_S2 --> L291_accept_S2
[2023-01-16 04:15:23,190 INFO  L479       ProductGenerator]: L357-1_accept_S3 --> L357-1_accept_S3
[2023-01-16 04:15:23,190 INFO  L479       ProductGenerator]: L357-1_T0_init --> L357-1_T0_init
[2023-01-16 04:15:23,190 INFO  L479       ProductGenerator]: L357-1_accept_S2 --> L357-1_accept_S2
[2023-01-16 04:15:23,190 INFO  L479       ProductGenerator]: L357-1_accept_S3 --> L357-1_accept_S3
[2023-01-16 04:15:23,190 INFO  L479       ProductGenerator]: L357-1_T0_init --> L357-1_T0_init
[2023-01-16 04:15:23,191 INFO  L479       ProductGenerator]: L357-1_accept_S2 --> L357-1_accept_S2
[2023-01-16 04:15:23,191 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-01-16 04:15:23,191 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-01-16 04:15:23,191 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-01-16 04:15:23,192 INFO  L479       ProductGenerator]: L270_accept_S3 --> L270_accept_S3
[2023-01-16 04:15:23,192 INFO  L479       ProductGenerator]: L270_T0_init --> L270_T0_init
[2023-01-16 04:15:23,192 INFO  L479       ProductGenerator]: L270_accept_S2 --> L270_accept_S2
[2023-01-16 04:15:23,192 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-01-16 04:15:23,192 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-01-16 04:15:23,192 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-01-16 04:15:23,192 INFO  L479       ProductGenerator]: L236_accept_S3 --> L236_accept_S3
[2023-01-16 04:15:23,192 INFO  L479       ProductGenerator]: L236_T0_init --> L236_T0_init
[2023-01-16 04:15:23,192 INFO  L479       ProductGenerator]: L236_accept_S2 --> L236_accept_S2
[2023-01-16 04:15:23,192 INFO  L479       ProductGenerator]: L289_accept_S3 --> L289_accept_S3
[2023-01-16 04:15:23,192 INFO  L479       ProductGenerator]: L289_T0_init --> L289_T0_init
[2023-01-16 04:15:23,192 INFO  L479       ProductGenerator]: L289_accept_S2 --> L289_accept_S2
[2023-01-16 04:15:23,193 INFO  L479       ProductGenerator]: L289_accept_S3 --> L289_accept_S3
[2023-01-16 04:15:23,193 INFO  L479       ProductGenerator]: L289_T0_init --> L289_T0_init
[2023-01-16 04:15:23,193 INFO  L479       ProductGenerator]: L289_accept_S2 --> L289_accept_S2
[2023-01-16 04:15:23,193 INFO  L479       ProductGenerator]: L271_accept_S3 --> L271_accept_S3
[2023-01-16 04:15:23,193 INFO  L479       ProductGenerator]: L271_T0_init --> L271_T0_init
[2023-01-16 04:15:23,193 INFO  L479       ProductGenerator]: L271_accept_S2 --> L271_accept_S2
[2023-01-16 04:15:23,193 INFO  L479       ProductGenerator]: L429_accept_S3 --> L429_accept_S3
[2023-01-16 04:15:23,193 INFO  L479       ProductGenerator]: L429_T0_init --> L429_T0_init
[2023-01-16 04:15:23,193 INFO  L479       ProductGenerator]: L429_accept_S2 --> L429_accept_S2
[2023-01-16 04:15:23,193 INFO  L479       ProductGenerator]: L429_accept_S3 --> L429_accept_S3
[2023-01-16 04:15:23,193 INFO  L479       ProductGenerator]: L429_T0_init --> L429_T0_init
[2023-01-16 04:15:23,193 INFO  L479       ProductGenerator]: L429_accept_S2 --> L429_accept_S2
[2023-01-16 04:15:23,193 INFO  L479       ProductGenerator]: L240_accept_S3 --> L240_accept_S3
[2023-01-16 04:15:23,193 INFO  L479       ProductGenerator]: L240_T0_init --> L240_T0_init
[2023-01-16 04:15:23,194 INFO  L479       ProductGenerator]: L240_accept_S2 --> L240_accept_S2
[2023-01-16 04:15:23,194 INFO  L479       ProductGenerator]: ingressENTRY_accept_S3 --> ingressENTRY_accept_S3
[2023-01-16 04:15:23,194 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-01-16 04:15:23,194 INFO  L479       ProductGenerator]: ingressENTRY_accept_S2 --> ingressENTRY_accept_S2
[2023-01-16 04:15:23,194 INFO  L479       ProductGenerator]: ingressENTRY_accept_S3 --> ingressENTRY_accept_S3
[2023-01-16 04:15:23,194 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-01-16 04:15:23,194 INFO  L479       ProductGenerator]: ingressENTRY_accept_S2 --> ingressENTRY_accept_S2
[2023-01-16 04:15:23,194 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-01-16 04:15:23,194 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-01-16 04:15:23,194 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-01-16 04:15:23,194 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-01-16 04:15:23,194 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-01-16 04:15:23,195 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-01-16 04:15:23,195 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_accept_S3 --> parse_topology_discoverENTRY_accept_S3
[2023-01-16 04:15:23,195 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_T0_init --> parse_topology_discoverENTRY_T0_init
[2023-01-16 04:15:23,195 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_accept_S2 --> parse_topology_discoverENTRY_accept_S2
[2023-01-16 04:15:23,195 INFO  L479       ProductGenerator]: L223_accept_S3 --> L223_accept_S3
[2023-01-16 04:15:23,195 INFO  L479       ProductGenerator]: L223_T0_init --> L223_T0_init
[2023-01-16 04:15:23,195 INFO  L479       ProductGenerator]: L223_accept_S2 --> L223_accept_S2
[2023-01-16 04:15:23,195 INFO  L479       ProductGenerator]: NoAction_3FINAL_accept_S3 --> NoAction_3FINAL_accept_S3
[2023-01-16 04:15:23,195 INFO  L479       ProductGenerator]: NoAction_3FINAL_T0_init --> NoAction_3FINAL_T0_init
[2023-01-16 04:15:23,195 INFO  L479       ProductGenerator]: NoAction_3FINAL_accept_S2 --> NoAction_3FINAL_accept_S2
[2023-01-16 04:15:23,196 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_accept_S3 --> protect_c_set_ports_0ENTRY_accept_S3
[2023-01-16 04:15:23,196 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_T0_init --> protect_c_set_ports_0ENTRY_T0_init
[2023-01-16 04:15:23,196 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_accept_S2 --> protect_c_set_ports_0ENTRY_accept_S2
[2023-01-16 04:15:23,197 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-01-16 04:15:23,197 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-01-16 04:15:23,197 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-01-16 04:15:23,197 INFO  L479       ProductGenerator]: L213_accept_S3 --> L213_accept_S3
[2023-01-16 04:15:23,197 INFO  L479       ProductGenerator]: L213_T0_init --> L213_T0_init
[2023-01-16 04:15:23,197 INFO  L479       ProductGenerator]: L213_accept_S2 --> L213_accept_S2
[2023-01-16 04:15:23,198 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_accept_S3 --> _parser_packetParserFINAL_accept_S3
[2023-01-16 04:15:23,198 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_T0_init --> _parser_packetParserFINAL_T0_init
[2023-01-16 04:15:23,198 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_accept_S2 --> _parser_packetParserFINAL_accept_S2
[2023-01-16 04:15:23,198 INFO  L479       ProductGenerator]: L214_accept_S3 --> L214_accept_S3
[2023-01-16 04:15:23,198 INFO  L479       ProductGenerator]: L214_T0_init --> L214_T0_init
[2023-01-16 04:15:23,198 INFO  L479       ProductGenerator]: L214_accept_S2 --> L214_accept_S2
[2023-01-16 04:15:23,198 INFO  L479       ProductGenerator]: L232_accept_S3 --> L232_accept_S3
[2023-01-16 04:15:23,198 INFO  L479       ProductGenerator]: L232_T0_init --> L232_T0_init
[2023-01-16 04:15:23,199 INFO  L479       ProductGenerator]: L232_accept_S2 --> L232_accept_S2
[2023-01-16 04:15:23,199 INFO  L479       ProductGenerator]: L249_accept_S3 --> L249_accept_S3
[2023-01-16 04:15:23,199 INFO  L479       ProductGenerator]: L249_T0_init --> L249_T0_init
[2023-01-16 04:15:23,199 INFO  L479       ProductGenerator]: L249_accept_S2 --> L249_accept_S2
[2023-01-16 04:15:23,199 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S3 --> havocProcedureFINAL_accept_S3
[2023-01-16 04:15:23,199 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_init --> havocProcedureFINAL_T0_init
[2023-01-16 04:15:23,199 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S2 --> havocProcedureFINAL_accept_S2
[2023-01-16 04:15:23,200 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 04:15:23,200 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 04:15:23,200 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 04:15:23,200 INFO  L479       ProductGenerator]: L252_accept_S3 --> L252_accept_S3
[2023-01-16 04:15:23,200 INFO  L479       ProductGenerator]: L252_T0_init --> L252_T0_init
[2023-01-16 04:15:23,200 INFO  L479       ProductGenerator]: L252_accept_S2 --> L252_accept_S2
[2023-01-16 04:15:23,201 INFO  L479       ProductGenerator]: L243_accept_S3 --> L243_accept_S3
[2023-01-16 04:15:23,201 INFO  L479       ProductGenerator]: L243_T0_init --> L243_T0_init
[2023-01-16 04:15:23,201 INFO  L479       ProductGenerator]: L243_accept_S2 --> L243_accept_S2
[2023-01-16 04:15:23,201 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_accept_S3 --> l2_c_l2_forward_0FINAL_accept_S3
[2023-01-16 04:15:23,201 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_T0_init --> l2_c_l2_forward_0FINAL_T0_init
[2023-01-16 04:15:23,201 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_accept_S2 --> l2_c_l2_forward_0FINAL_accept_S2
[2023-01-16 04:15:23,201 INFO  L479       ProductGenerator]: L328-1_accept_S3 --> L328-1_accept_S3
[2023-01-16 04:15:23,201 INFO  L479       ProductGenerator]: L328-1_T0_init --> L328-1_T0_init
[2023-01-16 04:15:23,201 INFO  L479       ProductGenerator]: L328-1_accept_S2 --> L328-1_accept_S2
[2023-01-16 04:15:23,202 INFO  L479       ProductGenerator]: L349_accept_S3 --> L349_accept_S3
[2023-01-16 04:15:23,202 INFO  L479       ProductGenerator]: L349_T0_init --> L349_T0_init
[2023-01-16 04:15:23,202 INFO  L479       ProductGenerator]: L349_accept_S2 --> L349_accept_S2
[2023-01-16 04:15:23,202 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S3 --> protect_c_port_config.applyENTRY_accept_S3
[2023-01-16 04:15:23,202 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T0_init --> protect_c_port_config.applyENTRY_T0_init
[2023-01-16 04:15:23,202 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S2 --> protect_c_port_config.applyENTRY_accept_S2
[2023-01-16 04:15:23,202 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S3 --> protect_c_port_config.applyENTRY_accept_S3
[2023-01-16 04:15:23,202 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T0_init --> protect_c_port_config.applyENTRY_T0_init
[2023-01-16 04:15:23,202 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S2 --> protect_c_port_config.applyENTRY_accept_S2
[2023-01-16 04:15:23,202 INFO  L479       ProductGenerator]: startENTRY_accept_S3 --> startENTRY_accept_S3
[2023-01-16 04:15:23,203 INFO  L479       ProductGenerator]: startENTRY_T0_init --> startENTRY_T0_init
[2023-01-16 04:15:23,203 INFO  L479       ProductGenerator]: startENTRY_accept_S2 --> startENTRY_accept_S2
[2023-01-16 04:15:23,203 INFO  L479       ProductGenerator]: L258_accept_S3 --> L258_accept_S3
[2023-01-16 04:15:23,203 INFO  L479       ProductGenerator]: L258_T0_init --> L258_T0_init
[2023-01-16 04:15:23,203 INFO  L479       ProductGenerator]: L258_accept_S2 --> L258_accept_S2
[2023-01-16 04:15:23,203 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S3 --> protect_c_period.applyENTRY_accept_S3
[2023-01-16 04:15:23,203 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T0_init --> protect_c_period.applyENTRY_T0_init
[2023-01-16 04:15:23,203 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S2 --> protect_c_period.applyENTRY_accept_S2
[2023-01-16 04:15:23,204 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S3 --> protect_c_period.applyENTRY_accept_S3
[2023-01-16 04:15:23,204 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T0_init --> protect_c_period.applyENTRY_T0_init
[2023-01-16 04:15:23,204 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S2 --> protect_c_period.applyENTRY_accept_S2
[2023-01-16 04:15:23,204 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S3 --> l2_c_l2_forwarding.applyENTRY_accept_S3
[2023-01-16 04:15:23,204 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T0_init --> l2_c_l2_forwarding.applyENTRY_T0_init
[2023-01-16 04:15:23,204 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S2 --> l2_c_l2_forwarding.applyENTRY_accept_S2
[2023-01-16 04:15:23,204 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S3 --> l2_c_l2_forwarding.applyENTRY_accept_S3
[2023-01-16 04:15:23,204 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T0_init --> l2_c_l2_forwarding.applyENTRY_T0_init
[2023-01-16 04:15:23,204 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S2 --> l2_c_l2_forwarding.applyENTRY_accept_S2
[2023-01-16 04:15:23,204 INFO  L479       ProductGenerator]: L385_accept_S3 --> L385_accept_S3
[2023-01-16 04:15:23,204 INFO  L479       ProductGenerator]: L385_T0_init --> L385_T0_init
[2023-01-16 04:15:23,204 INFO  L479       ProductGenerator]: L385_accept_S2 --> L385_accept_S2
[2023-01-16 04:15:23,204 INFO  L479       ProductGenerator]: L385_accept_S3 --> L385_accept_S3
[2023-01-16 04:15:23,204 INFO  L479       ProductGenerator]: L385_T0_init --> L385_T0_init
[2023-01-16 04:15:23,205 INFO  L479       ProductGenerator]: L385_accept_S2 --> L385_accept_S2
[2023-01-16 04:15:23,205 INFO  L479       ProductGenerator]: L278_accept_S3 --> L278_accept_S3
[2023-01-16 04:15:23,205 INFO  L479       ProductGenerator]: L278_T0_init --> L278_T0_init
[2023-01-16 04:15:23,205 INFO  L479       ProductGenerator]: L278_accept_S2 --> L278_accept_S2
[2023-01-16 04:15:23,205 INFO  L479       ProductGenerator]: L278_accept_S3 --> L278_accept_S3
[2023-01-16 04:15:23,205 INFO  L479       ProductGenerator]: L278_T0_init --> L278_T0_init
[2023-01-16 04:15:23,205 INFO  L479       ProductGenerator]: L278_accept_S2 --> L278_accept_S2
[2023-01-16 04:15:23,205 INFO  L479       ProductGenerator]: L273_accept_S3 --> L273_accept_S3
[2023-01-16 04:15:23,205 INFO  L479       ProductGenerator]: L273_T0_init --> L273_T0_init
[2023-01-16 04:15:23,205 INFO  L479       ProductGenerator]: L273_accept_S2 --> L273_accept_S2
[2023-01-16 04:15:23,205 INFO  L479       ProductGenerator]: L227_accept_S3 --> L227_accept_S3
[2023-01-16 04:15:23,205 INFO  L479       ProductGenerator]: L227_T0_init --> L227_T0_init
[2023-01-16 04:15:23,205 INFO  L479       ProductGenerator]: L227_accept_S2 --> L227_accept_S2
[2023-01-16 04:15:23,209 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 04:15:23,209 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 04:15:23,209 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 04:15:23,210 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-01-16 04:15:23,210 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-01-16 04:15:23,210 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-01-16 04:15:23,210 INFO  L479       ProductGenerator]: L267_accept_S3 --> L267_accept_S3
[2023-01-16 04:15:23,210 INFO  L479       ProductGenerator]: L267_T0_init --> L267_T0_init
[2023-01-16 04:15:23,210 INFO  L479       ProductGenerator]: L267_accept_S2 --> L267_accept_S2
[2023-01-16 04:15:23,210 INFO  L479       ProductGenerator]: L247_accept_S3 --> L247_accept_S3
[2023-01-16 04:15:23,210 INFO  L479       ProductGenerator]: L247_T0_init --> L247_T0_init
[2023-01-16 04:15:23,210 INFO  L479       ProductGenerator]: L247_accept_S2 --> L247_accept_S2
[2023-01-16 04:15:23,210 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-01-16 04:15:23,210 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-01-16 04:15:23,210 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-01-16 04:15:23,211 INFO  L479       ProductGenerator]: acceptFINAL_accept_S3 --> acceptFINAL_accept_S3
[2023-01-16 04:15:23,211 INFO  L479       ProductGenerator]: acceptFINAL_T0_init --> acceptFINAL_T0_init
[2023-01-16 04:15:23,211 INFO  L479       ProductGenerator]: acceptFINAL_accept_S2 --> acceptFINAL_accept_S2
[2023-01-16 04:15:23,211 INFO  L479       ProductGenerator]: L242_accept_S3 --> L242_accept_S3
[2023-01-16 04:15:23,211 INFO  L479       ProductGenerator]: L242_T0_init --> L242_T0_init
[2023-01-16 04:15:23,211 INFO  L479       ProductGenerator]: L242_accept_S2 --> L242_accept_S2
[2023-01-16 04:15:23,211 INFO  L479       ProductGenerator]: L224_accept_S3 --> L224_accept_S3
[2023-01-16 04:15:23,211 INFO  L479       ProductGenerator]: L224_T0_init --> L224_T0_init
[2023-01-16 04:15:23,211 INFO  L479       ProductGenerator]: L224_accept_S2 --> L224_accept_S2
[2023-01-16 04:15:23,211 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_accept_S3 --> protect_c_last_primary.writeENTRY_accept_S3
[2023-01-16 04:15:23,211 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_T0_init --> protect_c_last_primary.writeENTRY_T0_init
[2023-01-16 04:15:23,211 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_accept_S2 --> protect_c_last_primary.writeENTRY_accept_S2
[2023-01-16 04:15:23,212 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_accept_S3 --> protect_c_last_primary.writeFINAL_accept_S3
[2023-01-16 04:15:23,212 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_T0_init --> protect_c_last_primary.writeFINAL_T0_init
[2023-01-16 04:15:23,212 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_accept_S2 --> protect_c_last_primary.writeFINAL_accept_S2
[2023-01-16 04:15:23,212 INFO  L479       ProductGenerator]: L246_accept_S3 --> L246_accept_S3
[2023-01-16 04:15:23,212 INFO  L479       ProductGenerator]: L246_T0_init --> L246_T0_init
[2023-01-16 04:15:23,212 INFO  L479       ProductGenerator]: L246_accept_S2 --> L246_accept_S2
[2023-01-16 04:15:23,212 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-01-16 04:15:23,212 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-01-16 04:15:23,212 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-01-16 04:15:23,212 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_accept_S3 --> parse_topology_discoverFINAL_accept_S3
[2023-01-16 04:15:23,213 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_T0_init --> parse_topology_discoverFINAL_T0_init
[2023-01-16 04:15:23,213 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_accept_S2 --> parse_topology_discoverFINAL_accept_S2
[2023-01-16 04:15:23,213 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S3 --> havocProcedureENTRY_accept_S3
[2023-01-16 04:15:23,213 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_init --> havocProcedureENTRY_T0_init
[2023-01-16 04:15:23,213 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S2 --> havocProcedureENTRY_accept_S2
[2023-01-16 04:15:23,213 INFO  L479       ProductGenerator]: L299_accept_S3 --> L299_accept_S3
[2023-01-16 04:15:23,213 INFO  L479       ProductGenerator]: L299_T0_init --> L299_T0_init
[2023-01-16 04:15:23,213 INFO  L479       ProductGenerator]: L299_accept_S2 --> L299_accept_S2
[2023-01-16 04:15:23,213 INFO  L479       ProductGenerator]: L328_accept_S3 --> L328_accept_S3
[2023-01-16 04:15:23,213 INFO  L479       ProductGenerator]: L328_T0_init --> L328_T0_init
[2023-01-16 04:15:23,214 INFO  L479       ProductGenerator]: L328_accept_S2 --> L328_accept_S2
[2023-01-16 04:15:23,214 INFO  L479       ProductGenerator]: L328_accept_S3 --> L328_accept_S3
[2023-01-16 04:15:23,214 INFO  L479       ProductGenerator]: L328_T0_init --> L328_T0_init
[2023-01-16 04:15:23,214 INFO  L479       ProductGenerator]: L328_accept_S2 --> L328_accept_S2
[2023-01-16 04:15:23,214 INFO  L479       ProductGenerator]: L217_accept_S3 --> L217_accept_S3
[2023-01-16 04:15:23,214 INFO  L479       ProductGenerator]: L217_T0_init --> L217_T0_init
[2023-01-16 04:15:23,214 INFO  L479       ProductGenerator]: L217_accept_S2 --> L217_accept_S2
[2023-01-16 04:15:23,214 INFO  L479       ProductGenerator]: L351_accept_S3 --> L351_accept_S3
[2023-01-16 04:15:23,214 INFO  L479       ProductGenerator]: L351_T0_init --> L351_T0_init
[2023-01-16 04:15:23,214 INFO  L479       ProductGenerator]: L351_accept_S2 --> L351_accept_S2
[2023-01-16 04:15:23,214 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-01-16 04:15:23,214 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-01-16 04:15:23,215 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-01-16 04:15:23,215 INFO  L479       ProductGenerator]: L237_accept_S3 --> L237_accept_S3
[2023-01-16 04:15:23,215 INFO  L479       ProductGenerator]: L237_T0_init --> L237_T0_init
[2023-01-16 04:15:23,215 INFO  L479       ProductGenerator]: L237_accept_S2 --> L237_accept_S2
[2023-01-16 04:15:23,215 INFO  L479       ProductGenerator]: L244_accept_S3 --> L244_accept_S3
[2023-01-16 04:15:23,215 INFO  L479       ProductGenerator]: L244_T0_init --> L244_T0_init
[2023-01-16 04:15:23,215 INFO  L479       ProductGenerator]: L244_accept_S2 --> L244_accept_S2
[2023-01-16 04:15:23,215 INFO  L479       ProductGenerator]: L241_accept_S3 --> L241_accept_S3
[2023-01-16 04:15:23,215 INFO  L479       ProductGenerator]: L241_T0_init --> L241_T0_init
[2023-01-16 04:15:23,215 INFO  L479       ProductGenerator]: L241_accept_S2 --> L241_accept_S2
[2023-01-16 04:15:23,215 INFO  L479       ProductGenerator]: L277_accept_S3 --> L277_accept_S3
[2023-01-16 04:15:23,215 INFO  L479       ProductGenerator]: L277_T0_init --> L277_T0_init
[2023-01-16 04:15:23,216 INFO  L479       ProductGenerator]: L277_accept_S2 --> L277_accept_S2
[2023-01-16 04:15:23,216 INFO  L479       ProductGenerator]: L256_accept_S3 --> L256_accept_S3
[2023-01-16 04:15:23,216 INFO  L479       ProductGenerator]: L256_T0_init --> L256_T0_init
[2023-01-16 04:15:23,216 INFO  L479       ProductGenerator]: L256_accept_S2 --> L256_accept_S2
[2023-01-16 04:15:23,216 INFO  L479       ProductGenerator]: L341-1_accept_S3 --> L341-1_accept_S3
[2023-01-16 04:15:23,216 INFO  L479       ProductGenerator]: L341-1_T0_init --> L341-1_T0_init
[2023-01-16 04:15:23,216 INFO  L479       ProductGenerator]: L341-1_accept_S2 --> L341-1_accept_S2
[2023-01-16 04:15:23,216 INFO  L479       ProductGenerator]: L226_accept_S3 --> L226_accept_S3
[2023-01-16 04:15:23,217 INFO  L479       ProductGenerator]: L226_T0_init --> L226_T0_init
[2023-01-16 04:15:23,217 INFO  L479       ProductGenerator]: L226_accept_S2 --> L226_accept_S2
[2023-01-16 04:15:23,217 INFO  L479       ProductGenerator]: L293_accept_S3 --> L293_accept_S3
[2023-01-16 04:15:23,217 INFO  L479       ProductGenerator]: L293_T0_init --> L293_T0_init
[2023-01-16 04:15:23,217 INFO  L479       ProductGenerator]: L293_accept_S2 --> L293_accept_S2
[2023-01-16 04:15:23,217 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-01-16 04:15:23,217 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-01-16 04:15:23,217 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-01-16 04:15:23,217 INFO  L479       ProductGenerator]: L292_accept_S3 --> L292_accept_S3
[2023-01-16 04:15:23,217 INFO  L479       ProductGenerator]: L292_T0_init --> L292_T0_init
[2023-01-16 04:15:23,217 INFO  L479       ProductGenerator]: L292_accept_S2 --> L292_accept_S2
[2023-01-16 04:15:23,217 INFO  L479       ProductGenerator]: L292_accept_S3 --> L292_accept_S3
[2023-01-16 04:15:23,217 INFO  L479       ProductGenerator]: L292_T0_init --> L292_T0_init
[2023-01-16 04:15:23,217 INFO  L479       ProductGenerator]: L292_accept_S2 --> L292_accept_S2
[2023-01-16 04:15:23,217 INFO  L479       ProductGenerator]: mainFINAL_accept_S3 --> mainFINAL_accept_S3
[2023-01-16 04:15:23,218 INFO  L479       ProductGenerator]: mainFINAL_T0_init --> mainFINAL_T0_init
[2023-01-16 04:15:23,218 INFO  L479       ProductGenerator]: mainFINAL_accept_S2 --> mainFINAL_accept_S2
[2023-01-16 04:15:23,218 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:15:23,218 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:15:23,218 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:15:23,218 INFO  L479       ProductGenerator]: L211_accept_S3 --> L211_accept_S3
[2023-01-16 04:15:23,218 INFO  L479       ProductGenerator]: L211_T0_init --> L211_T0_init
[2023-01-16 04:15:23,218 INFO  L479       ProductGenerator]: L211_accept_S2 --> L211_accept_S2
[2023-01-16 04:15:23,218 INFO  L479       ProductGenerator]: L345_accept_S3 --> L345_accept_S3
[2023-01-16 04:15:23,218 INFO  L479       ProductGenerator]: L345_T0_init --> L345_T0_init
[2023-01-16 04:15:23,218 INFO  L479       ProductGenerator]: L345_accept_S2 --> L345_accept_S2
[2023-01-16 04:15:23,218 INFO  L479       ProductGenerator]: L220_accept_S3 --> L220_accept_S3
[2023-01-16 04:15:23,219 INFO  L479       ProductGenerator]: L220_T0_init --> L220_T0_init
[2023-01-16 04:15:23,219 INFO  L479       ProductGenerator]: L220_accept_S2 --> L220_accept_S2
[2023-01-16 04:15:23,219 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 04:15:23,219 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 04:15:23,219 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 04:15:23,219 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_accept_S3 --> protect_c_set_period_0FINAL_accept_S3
[2023-01-16 04:15:23,219 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_T0_init --> protect_c_set_period_0FINAL_T0_init
[2023-01-16 04:15:23,219 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_accept_S2 --> protect_c_set_period_0FINAL_accept_S2
[2023-01-16 04:15:23,219 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_set_ports_0EXIT to L397-1
[2023-01-16 04:15:23,219 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L335
[2023-01-16 04:15:23,220 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_port_config.applyEXIT to L280
[2023-01-16 04:15:23,220 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_packetParserEXIT to L336
[2023-01-16 04:15:23,220 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L337
[2023-01-16 04:15:23,220 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-01-16 04:15:23,220 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_3EXIT to L397-1
[2023-01-16 04:15:23,220 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_packetParserFINAL
[2023-01-16 04:15:23,220 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from createChecksumEXIT to L340
[2023-01-16 04:15:23,220 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_topology_discoverFINAL
[2023-01-16 04:15:23,221 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L385-1
[2023-01-16 04:15:23,221 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_set_period_0EXIT to L385-1
[2023-01-16 04:15:23,221 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_forward_0EXIT to L328-1
[2023-01-16 04:15:23,221 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L339
[2023-01-16 04:15:23,221 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L357-1
[2023-01-16 04:15:23,221 INFO  L749       ProductGenerator]: ==== Handling return program step: #214#return;
[2023-01-16 04:15:23,222 INFO  L749       ProductGenerator]: ==== Handling return program step: #214#return;
[2023-01-16 04:15:23,222 INFO  L749       ProductGenerator]: ==== Handling return program step: #214#return;
[2023-01-16 04:15:23,222 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_last_primary.writeEXIT to L285-1
[2023-01-16 04:15:23,222 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_forwarding.applyEXIT to L299
[2023-01-16 04:15:23,222 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_broadcast_0EXIT to L328-1
[2023-01-16 04:15:23,222 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_period.applyEXIT to L279-1
[2023-01-16 04:15:23,222 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_topology_discoverEXIT to L429-1
[2023-01-16 04:15:23,223 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L338
[2023-01-16 04:15:23,384 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-01-16 04:15:23,384 INFO  L110   BuchiProductObserver]: BuchiProgram size 600 locations, 771 edges
[2023-01-16 04:15:23,385 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:15:23 BoogieIcfgContainer
[2023-01-16 04:15:23,385 INFO  L132        PluginConnector]: ------------------------ END Büchi Program Product----------------------------
[2023-01-16 04:15:23,386 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-01-16 04:15:23,386 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-01-16 04:15:23,388 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-01-16 04:15:23,389 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:15:23" (1/1) ...
[2023-01-16 04:15:23,429 INFO  L313           BlockEncoder]: Initial Icfg 600 locations, 771 edges
[2023-01-16 04:15:23,430 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-01-16 04:15:23,430 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-01-16 04:15:23,431 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-01-16 04:15:23,431 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-01-16 04:15:23,432 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-01-16 04:15:23,437 INFO  L70    emoveInfeasibleEdges]: Removed 6 edges and 3 locations because of local infeasibility
[2023-01-16 04:15:23,467 INFO  L71     MaximizeFinalStates]: 388 new accepting states
[2023-01-16 04:15:23,470 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 04:15:23,473 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-01-16 04:15:23,473 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-01-16 04:15:23,474 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 04:15:23,474 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-01-16 04:15:23,475 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-01-16 04:15:23,475 INFO  L313           BlockEncoder]: Encoded RCFG 589 locations, 755 edges
[2023-01-16 04:15:23,476 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 04:15:23 BasicIcfg
[2023-01-16 04:15:23,476 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-01-16 04:15:23,476 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-01-16 04:15:23,477 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-01-16 04:15:23,479 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-01-16 04:15:23,479 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:15:23,479 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:15:22" (1/6) ...
[2023-01-16 04:15:23,481 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@4ff46b5d and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 04:15:23, skipping insertion in model container
[2023-01-16 04:15:23,481 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:15:23,481 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:15:22" (2/6) ...
[2023-01-16 04:15:23,482 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@4ff46b5d and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 04:15:23, skipping insertion in model container
[2023-01-16 04:15:23,482 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:15:23,482 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:15:23" (3/6) ...
[2023-01-16 04:15:23,482 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@4ff46b5d and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 04:15:23, skipping insertion in model container
[2023-01-16 04:15:23,482 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:15:23,482 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 04:15:23" (4/6) ...
[2023-01-16 04:15:23,483 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@4ff46b5d and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 04:15:23, skipping insertion in model container
[2023-01-16 04:15:23,483 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:15:23,483 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:15:23" (5/6) ...
[2023-01-16 04:15:23,483 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@4ff46b5d and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 16.01 04:15:23, skipping insertion in model container
[2023-01-16 04:15:23,483 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:15:23,483 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 04:15:23" (6/6) ...
[2023-01-16 04:15:23,485 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-01-16 04:15:23,537 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-01-16 04:15:23,537 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-01-16 04:15:23,537 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-01-16 04:15:23,538 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-01-16 04:15:23,538 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-01-16 04:15:23,538 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-01-16 04:15:23,538 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-01-16 04:15:23,538 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-01-16 04:15:23,544 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 589 states, 468 states have (on average 1.0982905982905984) internal successors, (514), 468 states have internal predecessors, (514), 61 states have call successors, (61), 61 states have call predecessors, (61), 60 states have return successors, (180), 60 states have call predecessors, (180), 60 states have call successors, (180)
[2023-01-16 04:15:23,593 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:23,594 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:23,594 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:23,610 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:23,610 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:23,610 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-01-16 04:15:23,611 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 589 states, 468 states have (on average 1.0982905982905984) internal successors, (514), 468 states have internal predecessors, (514), 61 states have call successors, (61), 61 states have call predecessors, (61), 60 states have return successors, (180), 60 states have call predecessors, (180), 60 states have call successors, (180)
[2023-01-16 04:15:23,621 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:23,622 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:23,622 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:23,624 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:23,625 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:23,636 INFO  L752   eck$LassoCheckResult]: Stem: 107#ULTIMATE.startENTRY_NONWAtrue [1134] ULTIMATE.startENTRY_NONWA-->L357-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 161#L357-1_T0_inittrue [1191] L357-1_T0_init-->L357_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 507#L357_T0_inittrue [1530] L357_T0_init-->L357_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 32#L357_T0_init-D35true [1064] L357_T0_init-D35-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 566#mainENTRY_T0_inittrue [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 89#mainENTRY_T0_init-D11true [1116] mainENTRY_T0_init-D11-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 313#havocProcedureENTRY_T0_inittrue [1341] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 179#L211_T0_inittrue [1211] L211_T0_init-->L212_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 263#L212_T0_inittrue [1290] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 442#L213_T0_inittrue [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 243#L214_T0_inittrue [1274] L214_T0_init-->L215_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 499#L215_T0_inittrue [1523] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 137#L216_T0_inittrue [1167] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 443#L217_T0_inittrue [1471] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 264#L218_T0_inittrue [1291] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 277#L219_T0_inittrue [1304] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 583#L220_T0_inittrue [1614] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 288#L221_T0_inittrue [1313] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 34#L222_T0_inittrue [1066] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 22#L223_T0_inittrue [1054] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 458#L224_T0_inittrue [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 73#L225_T0_inittrue [1103] L225_T0_init-->L226_T0_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 21#L226_T0_inittrue [1053] L226_T0_init-->L227_T0_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 356#L227_T0_inittrue [1385] L227_T0_init-->L228_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 151#L228_T0_inittrue [1181] L228_T0_init-->L229_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 412#L229_T0_inittrue [1440] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 18#L230_T0_inittrue [1050] L230_T0_init-->L231_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 47#L231_T0_inittrue [1080] L231_T0_init-->L232_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 110#L232_T0_inittrue [1137] L232_T0_init-->L233_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 539#L233_T0_inittrue [1566] L233_T0_init-->L234_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 74#L234_T0_inittrue [1104] L234_T0_init-->L235_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 61#L235_T0_inittrue [1092] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 516#L236_T0_inittrue [1542] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_9) (<= v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 252#L237_T0_inittrue [1281] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 162#L238_T0_inittrue [1193] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 424#L239_T0_inittrue [1452] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 223#L240_T0_inittrue [1255] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 39#L241_T0_inittrue [1072] L241_T0_init-->L242_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 503#L242_T0_inittrue [1527] L242_T0_init-->L243_T0_init: Formula: (and (<= v_hdr.topology.mac_14 281474976710656) (<= 0 v_hdr.topology.mac_14))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 543#L243_T0_inittrue [1570] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 326#L244_T0_inittrue [1355] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 512#L245_T0_inittrue [1536] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 324#L246_T0_inittrue [1353] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 146#L247_T0_inittrue [1177] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 468#L248_T0_inittrue [1496] L248_T0_init-->L249_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 571#L249_T0_inittrue [1602] L249_T0_init-->L250_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 204#L250_T0_inittrue [1238] L250_T0_init-->L251_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 336#L251_T0_inittrue [1366] L251_T0_init-->L252_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 286#L252_T0_inittrue [1311] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 316#L253_T0_inittrue [1344] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 254#L254_T0_inittrue [1283] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 14#L255_T0_inittrue [1048] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 259#L256_T0_inittrue [1288] L256_T0_init-->L257_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 113#L257_T0_inittrue [1140] L257_T0_init-->L258_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 553#L258_T0_inittrue [1582] L258_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 504#havocProcedureFINAL_T0_inittrue [1528] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 183#havocProcedureEXIT_T0_inittrue >[1757] havocProcedureEXIT_T0_init-->L335-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 453#L335-D65true [1480] L335-D65-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 148#L335_T0_inittrue [1179] L335_T0_init-->L335_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 114#L335_T0_init-D44true [1142] L335_T0_init-D44-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 105#_parser_packetParserENTRY_T0_inittrue [1132] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 488#_parser_packetParserENTRY_T0_init-D59true [1514] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 209#startENTRY_T0_inittrue [1242] startENTRY_T0_init-->L429_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 569#L429_T0_inittrue [1599] L429_T0_init-->L429-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_39 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  AuxVars[]  AssignedVars[] 282#L429-1_T0_inittrue [1309] L429-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 215#startEXIT_T0_inittrue >[1695] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 224#_parser_packetParserFINAL-D83true [1256] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 65#_parser_packetParserFINAL_T0_inittrue [1098] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 284#_parser_packetParserEXIT_T0_inittrue >[1708] _parser_packetParserEXIT_T0_init-->L336-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 334#L336-D71true [1363] L336-D71-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48#L336_T0_inittrue [1082] L336_T0_init-->L336_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 129#L336_T0_init-D38true [1160] L336_T0_init-D38-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 87#verifyChecksumFINAL_T0_inittrue [1114] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 91#verifyChecksumEXIT_T0_inittrue >[1804] verifyChecksumEXIT_T0_init-->L337-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 510#L337-D74true [1533] L337-D74-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 244#L337_T0_inittrue [1275] L337_T0_init-->L337_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 216#L337_T0_init-D5true [1247] L337_T0_init-D5-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 62#ingressENTRY_T0_inittrue [1093] ingressENTRY_T0_init-->L266_T0_init: Formula: (= v_hdr.ethernet.etherType_24 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 227#L266_T0_inittrue [1258] L266_T0_init-->L267_T0_init: Formula: (= 16 v_standard_metadata.ingress_port_33)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[] 423#L267_T0_inittrue [1451] L267_T0_init-->L299_T0_init: Formula: (= v_standard_metadata.mcast_grp_18 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 180#L299_T0_inittrue [1212] L299_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 431#ingressEXIT_T0_inittrue >[1754] ingressEXIT_T0_init-->L338-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 407#L338-D122true [1436] L338-D122-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 108#L338_T0_inittrue [1135] L338_T0_init-->L338_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19#L338_T0_init-D14true [1051] L338_T0_init-D14-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 364#egressFINAL_T0_inittrue [1394] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15#egressEXIT_T0_inittrue >[1744] egressEXIT_T0_init-->L339-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 338#L339-D101true [1367] L339-D101-->L339_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 580#L339_T0_inittrue [1612] L339_T0_init-->L339_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 228#L339_T0_init-D47true [1260] L339_T0_init-D47-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 199#createChecksumFINAL_T0_inittrue [1230] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 81#createChecksumEXIT_T0_inittrue >[1777] createChecksumEXIT_T0_init-->L340-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 293#L340-D86true [1318] L340-D86-->L340_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 192#L340_T0_inittrue [1224] L340_T0_init-->L341-1_T0_init: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 374#L341-1_T0_inittrue [1407] L341-1_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 119#L345_T0_inittrue [1148] L345_T0_init-->L346_T0_init: Formula: (= v__p4ltl_2_9 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_9, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 120#L346_T0_inittrue [1149] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_12 v_meta.period_32))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_12, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_12, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 383#L347_T0_inittrue [1415] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_3] 513#L348_T0_inittrue [1537] L348_T0_init-->L349_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_4_6 .cse0) (and (not .cse0) (not v__p4ltl_4_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 482#L349_T0_inittrue [1507] L349_T0_init-->L350_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 459#L350_T0_inittrue [1486] L350_T0_init-->L351_T0_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_6] 534#L351_T0_inittrue [1561] L351_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_40))) (or (and v__p4ltl_7_6 .cse0) (and (not v__p4ltl_7_6) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[_p4ltl_7] 280#mainFINAL_T0_inittrue [1307] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 308#mainEXIT_T0_inittrue >[1737] mainEXIT_T0_init-->L357-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 168#L357-1-D104true [1201] L357-1-D104-->L357-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 570#L357-1_accept_S2true [1600] L357-1_accept_S2-->L357_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 234#L357_accept_S2true [1266] L357_accept_S2-->L357_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 390#L357_accept_S2-D36true [1422] L357_accept_S2-D36-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 23#mainENTRY_accept_S2true [1055] mainENTRY_accept_S2-->mainENTRY_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4#mainENTRY_accept_S2-D12true [1037] mainENTRY_accept_S2-D12-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 377#havocProcedureENTRY_accept_S2true [1411] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 558#L211_accept_S2true [1587] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 203#L212_accept_S2true [1235] L212_accept_S2-->L213_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 418#L213_accept_S2true [1446] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 147#L214_accept_S2true [1178] L214_accept_S2-->L215_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 526#L215_accept_S2true [1554] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 265#L216_accept_S2true [1292] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 462#L217_accept_S2true [1489] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 367#L218_accept_S2true [1397] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 582#L219_accept_S2true [1613] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 241#L220_accept_S2true [1272] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 186#L221_accept_S2true [1217] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 100#L222_accept_S2true [1126] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 576#L223_accept_S2true [1607] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 198#L224_accept_S2true [1229] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 101#L225_accept_S2true [1127] L225_accept_S2-->L226_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 435#L226_accept_S2true [1462] L226_accept_S2-->L227_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 77#L227_accept_S2true [1107] L227_accept_S2-->L228_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5#L228_accept_S2true [1038] L228_accept_S2-->L229_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ethernet_3 false))  InVars {emit=v_emit_20, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_19, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 27#L229_accept_S2true [1060] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 549#L230_accept_S2true [1577] L230_accept_S2-->L231_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 266#L231_accept_S2true [1293] L231_accept_S2-->L232_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 69#L232_accept_S2true [1101] L232_accept_S2-->L233_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 347#L233_accept_S2true [1378] L233_accept_S2-->L234_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 141#L234_accept_S2true [1170] L234_accept_S2-->L235_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.topology_4 false))  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 122#L235_accept_S2true [1152] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 559#L236_accept_S2true [1588] L236_accept_S2-->L237_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 155#L237_accept_S2true [1186] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 118#L238_accept_S2true [1147] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 319#L239_accept_S2true [1347] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 320#L240_accept_S2true [1348] L240_accept_S2-->L241_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 441#L241_accept_S2true [1469] L241_accept_S2-->L242_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 239#L242_accept_S2true [1271] L242_accept_S2-->L243_accept_S2: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 236#L243_accept_S2true [1268] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 345#L244_accept_S2true [1374] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 384#L245_accept_S2true [1416] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 318#L246_accept_S2true [1346] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 463#L247_accept_S2true [1492] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 248#L248_accept_S2true [1278] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 589#L249_accept_S2true [1621] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 486#L250_accept_S2true [1512] L250_accept_S2-->L251_accept_S2: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 208#L251_accept_S2true [1241] L251_accept_S2-->L252_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 330#L252_accept_S2true [1359] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 389#L253_accept_S2true [1420] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 268#L254_accept_S2true [1296] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 285#L255_accept_S2true [1310] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 485#L256_accept_S2true [1511] L256_accept_S2-->L257_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 452#L257_accept_S2true [1479] L257_accept_S2-->L258_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 362#L258_accept_S2true [1392] L258_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 348#havocProcedureFINAL_accept_S2true [1379] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 289#havocProcedureEXIT_accept_S2true >[1639] havocProcedureEXIT_accept_S2-->L335-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 419#L335-D66true [1447] L335-D66-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10#L335_accept_S2true [1043] L335_accept_S2-->L335_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 514#L335_accept_S2-D45true [1538] L335_accept_S2-D45-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 461#_parser_packetParserENTRY_accept_S2true [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 474#_parser_packetParserENTRY_accept_S2-D60true [1500] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26#startENTRY_accept_S2true [1059] startENTRY_accept_S2-->L429_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 515#L429_accept_S2true [1540] L429_accept_S2-->L429-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_35 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[] 40#L429-1_accept_S2true [1073] L429-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 150#startEXIT_accept_S2true >[1723] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 456#_parser_packetParserFINAL-D84true [1483] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 422#_parser_packetParserFINAL_accept_S2true [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 72#_parser_packetParserEXIT_accept_S2true >[1718] _parser_packetParserEXIT_accept_S2-->L336-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 493#L336-D72true [1520] L336-D72-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 400#L336_accept_S2true [1429] L336_accept_S2-->L336_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 537#L336_accept_S2-D39true [1565] L336_accept_S2-D39-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 111#verifyChecksumFINAL_accept_S2true [1138] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 171#verifyChecksumEXIT_accept_S2true >[1653] verifyChecksumEXIT_accept_S2-->L337-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 573#L337-D75true [1604] L337-D75-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 487#L337_accept_S2true [1513] L337_accept_S2-->L337_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 83#L337_accept_S2-D6true [1111] L337_accept_S2-D6-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 354#ingressENTRY_accept_S2true [1383] ingressENTRY_accept_S2-->L266_accept_S2: Formula: (= v_hdr.ethernet.etherType_18 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 322#L266_accept_S2true [1350] L266_accept_S2-->L267_accept_S2: Formula: (= 16 v_standard_metadata.ingress_port_19)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19}  AuxVars[]  AssignedVars[] 475#L267_accept_S2true [1501] L267_accept_S2-->L299_accept_S2: Formula: (= v_standard_metadata.mcast_grp_16 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_16}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 299#L299_accept_S2true [1327] L299_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 391#ingressEXIT_accept_S2true >[1770] ingressEXIT_accept_S2-->L338-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 530#L338-D123true [1557] L338-D123-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 433#L338_accept_S2true [1461] L338_accept_S2-->L338_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13#L338_accept_S2-D15true [1047] L338_accept_S2-D15-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 175#egressFINAL_accept_S2true [1206] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 16#egressEXIT_accept_S2true >[1729] egressEXIT_accept_S2-->L339-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 304#L339-D102true [1330] L339-D102-->L339_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 380#L339_accept_S2true [1413] L339_accept_S2-->L339_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 290#L339_accept_S2-D48true [1314] L339_accept_S2-D48-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 250#createChecksumFINAL_accept_S2true [1279] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 500#createChecksumEXIT_accept_S2true >[1715] createChecksumEXIT_accept_S2-->L340-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 274#L340-D87true [1301] L340-D87-->L340_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 295#L340_accept_S2true [1322] L340_accept_S2-->L341-1_accept_S2: Formula: v_forward_27  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 115#L341-1_accept_S2true [1143] L341-1_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 312#L345_accept_S2true [1339] L345_accept_S2-->L346_accept_S2: Formula: (= v__p4ltl_2_10 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_10, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 520#L346_accept_S2true [1548] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_7 v_meta.period_30))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_7, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 68#L347_accept_S2true [1100] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_29))) (or (and .cse0 v__p4ltl_3_7) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_29}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_29, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_3] 7#L348_accept_S2true [1041] L348_accept_S2-->L349_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 457#L349_accept_S2true [1484] L349_accept_S2-->L350_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 532#L350_accept_S2true [1559] L350_accept_S2-->L351_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_27))) (or (and (not v__p4ltl_6_8) .cse0) (and v__p4ltl_6_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_27}  OutVars{meta.secondary=v_meta.secondary_27, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 574#L351_accept_S2true [1605] L351_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_42))) (or (and (not v__p4ltl_7_8) (not .cse0)) (and v__p4ltl_7_8 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[_p4ltl_7] 191#mainFINAL_accept_S2true [1221] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 490#mainEXIT_accept_S2true >[1745] mainEXIT_accept_S2-->L357-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 584#L357-1-D105true [1616] L357-1-D105-->L357-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_9 v__p4ltl_3_9 v__p4ltl_7_9 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  AuxVars[]  AssignedVars[] 519#L357-1_accept_S3true 
[2023-01-16 04:15:23,639 INFO  L754   eck$LassoCheckResult]: Loop: 519#L357-1_accept_S3true [1544] L357-1_accept_S3-->L357_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 361#L357_accept_S3true [1391] L357_accept_S3-->L357_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 117#L357_accept_S3-D34true [1144] L357_accept_S3-D34-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 434#mainENTRY_accept_S3true [1460] mainENTRY_accept_S3-->mainENTRY_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 587#mainENTRY_accept_S3-D10true [1617] mainENTRY_accept_S3-D10-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 538#havocProcedureENTRY_accept_S3true [1564] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 588#L211_accept_S3true [1618] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 222#L212_accept_S3true [1252] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 408#L213_accept_S3true [1437] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 428#L214_accept_S3true [1455] L214_accept_S3-->L215_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 136#L215_accept_S3true [1166] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 416#L216_accept_S3true [1445] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 368#L217_accept_S3true [1398] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 560#L218_accept_S3true [1589] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 94#L219_accept_S3true [1119] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 478#L220_accept_S3true [1504] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 365#L221_accept_S3true [1396] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 262#L222_accept_S3true [1289] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 296#L223_accept_S3true [1319] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 375#L224_accept_S3true [1406] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 555#L225_accept_S3true [1584] L225_accept_S3-->L226_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 9#L226_accept_S3true [1042] L226_accept_S3-->L227_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 430#L227_accept_S3true [1457] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 311#L228_accept_S3true [1338] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_2 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 344#L229_accept_S3true [1372] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 426#L230_accept_S3true [1453] L230_accept_S3-->L231_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 230#L231_accept_S3true [1261] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 445#L232_accept_S3true [1472] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_28) (<= v_hdr.ethernet.etherType_28 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[] 78#L233_accept_S3true [1108] L233_accept_S3-->L234_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 358#L234_accept_S3true [1388] L234_accept_S3-->L235_accept_S3: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 378#L235_accept_S3true [1410] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 527#L236_accept_S3true [1553] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 195#L237_accept_S3true [1227] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 17#L238_accept_S3true [1049] L238_accept_S3-->L239_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 448#L239_accept_S3true [1475] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 63#L240_accept_S3true [1095] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 518#L241_accept_S3true [1543] L241_accept_S3-->L242_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 438#L242_accept_S3true [1465] L242_accept_S3-->L243_accept_S3: Formula: (and (<= v_hdr.topology.mac_12 281474976710656) (<= 0 v_hdr.topology.mac_12))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 323#L243_accept_S3true [1352] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 342#L244_accept_S3true [1370] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 562#L245_accept_S3true [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 213#L246_accept_S3true [1246] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 542#L247_accept_S3true [1568] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 154#L248_accept_S3true [1184] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 126#L249_accept_S3true [1155] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 382#L250_accept_S3true [1414] L250_accept_S3-->L251_accept_S3: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 212#L251_accept_S3true [1244] L251_accept_S3-->L252_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 397#L252_accept_S3true [1428] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 130#L253_accept_S3true [1159] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 328#L254_accept_S3true [1358] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 403#L255_accept_S3true [1432] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 405#L256_accept_S3true [1434] L256_accept_S3-->L257_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 44#L257_accept_S3true [1077] L257_accept_S3-->L258_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 102#L258_accept_S3true [1128] L258_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 142#havocProcedureFINAL_accept_S3true [1171] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46#havocProcedureEXIT_accept_S3true >[1799] havocProcedureEXIT_accept_S3-->L335-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 370#L335-D64true [1401] L335-D64-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 112#L335_accept_S3true [1139] L335_accept_S3-->L335_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 160#L335_accept_S3-D43true [1190] L335_accept_S3-D43-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 253#_parser_packetParserENTRY_accept_S3true [1280] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38#_parser_packetParserENTRY_accept_S3-D58true [1070] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 471#startENTRY_accept_S3true [1498] startENTRY_accept_S3-->L429_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 178#L429_accept_S3true [1209] L429_accept_S3-->L429-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_37 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  AuxVars[]  AssignedVars[] 211#L429-1_accept_S3true [1243] L429-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 489#startEXIT_accept_S3true >[1687] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 131#_parser_packetParserFINAL-D82true [1158] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 496#_parser_packetParserFINAL_accept_S3true [1521] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 353#_parser_packetParserEXIT_accept_S3true >[1677] _parser_packetParserEXIT_accept_S3-->L336-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 174#L336-D70true [1205] L336-D70-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 366#L336_accept_S3true [1395] L336_accept_S3-->L336_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 472#L336_accept_S3-D37true [1499] L336_accept_S3-D37-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 484#verifyChecksumFINAL_accept_S3true [1510] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 572#verifyChecksumEXIT_accept_S3true >[1640] verifyChecksumEXIT_accept_S3-->L337-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 106#L337-D73true [1133] L337-D73-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 140#L337_accept_S3true [1169] L337_accept_S3-->L337_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 540#L337_accept_S3-D4true [1567] L337_accept_S3-D4-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 376#ingressENTRY_accept_S3true [1408] ingressENTRY_accept_S3-->L266_accept_S3: Formula: (= v_hdr.ethernet.etherType_16 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 42#L266_accept_S3true [1074] L266_accept_S3-->L267_accept_S3: Formula: (= 16 v_standard_metadata.ingress_port_17)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_17}  AuxVars[]  AssignedVars[] 585#L267_accept_S3true [1615] L267_accept_S3-->L299_accept_S3: Formula: (= v_standard_metadata.mcast_grp_17 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_17}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 53#L299_accept_S3true [1086] L299_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 399#ingressEXIT_accept_S3true >[1769] ingressEXIT_accept_S3-->L338-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 466#L338-D121true [1490] L338-D121-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 303#L338_accept_S3true [1328] L338_accept_S3-->L338_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 67#L338_accept_S3-D13true [1099] L338_accept_S3-D13-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 454#egressFINAL_accept_S3true [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 495#egressEXIT_accept_S3true >[1749] egressEXIT_accept_S3-->L339-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 64#L339-D100true [1096] L339-D100-->L339_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 517#L339_accept_S3true [1541] L339_accept_S3-->L339_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 207#L339_accept_S3-D46true [1240] L339_accept_S3-D46-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31#createChecksumFINAL_accept_S3true [1063] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 240#createChecksumEXIT_accept_S3true >[1651] createChecksumEXIT_accept_S3-->L340-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 550#L340-D85true [1578] L340-D85-->L340_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 372#L340_accept_S3true [1403] L340_accept_S3-->L341-1_accept_S3: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 578#L341-1_accept_S3true [1610] L341-1_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 315#L345_accept_S3true [1343] L345_accept_S3-->L346_accept_S3: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 206#L346_accept_S3true [1239] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 329#L347_accept_S3true [1357] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_28))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 139#L348_accept_S3true [1168] L348_accept_S3-->L349_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 467#L349_accept_S3true [1491] L349_accept_S3-->L350_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 306#L350_accept_S3true [1331] L350_accept_S3-->L351_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_26))) (or (and .cse0 (not v__p4ltl_6_7)) (and v__p4ltl_6_7 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_6] 258#L351_accept_S3true [1286] L351_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_41))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  AuxVars[]  AssignedVars[_p4ltl_7] 135#mainFINAL_accept_S3true [1165] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 556#mainEXIT_accept_S3true >[1803] mainEXIT_accept_S3-->L357-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 321#L357-1-D103true [1349] L357-1-D103-->L357-1_accept_S3: Formula: (and v__p4ltl_7_12 v__p4ltl_6_12)  InVars {_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 519#L357-1_accept_S3true 
[2023-01-16 04:15:23,647 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:23,648 INFO  L85        PathProgramCache]: Analyzing trace with hash 1949433104, now seen corresponding path program 1 times
[2023-01-16 04:15:23,658 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:23,659 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [576379865]
[2023-01-16 04:15:23,659 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:23,660 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:23,734 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,072 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:24,093 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,163 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:24,169 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,205 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:24,209 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,221 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:24,223 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,226 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:24,229 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,246 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:24,251 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,263 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 80
[2023-01-16 04:15:24,266 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,268 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 85
[2023-01-16 04:15:24,270 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,274 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 106
[2023-01-16 04:15:24,290 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,310 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:24,316 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,326 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:24,329 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,332 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:24,334 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,337 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:24,339 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,342 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:24,345 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,348 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 80
[2023-01-16 04:15:24,351 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,352 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 85
[2023-01-16 04:15:24,355 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:24,359 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:24,360 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:24,360 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [576379865]
[2023-01-16 04:15:24,361 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [576379865] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:24,361 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:24,362 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-01-16 04:15:24,364 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1810715270]
[2023-01-16 04:15:24,365 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:24,371 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:24,372 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:24,410 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-01-16 04:15:24,411 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=22, Invalid=50, Unknown=0, NotChecked=0, Total=72
[2023-01-16 04:15:24,415 INFO  L87              Difference]: Start difference. First operand  has 589 states, 468 states have (on average 1.0982905982905984) internal successors, (514), 468 states have internal predecessors, (514), 61 states have call successors, (61), 61 states have call predecessors, (61), 60 states have return successors, (180), 60 states have call predecessors, (180), 60 states have call successors, (180) Second operand  has 9 states, 9 states have (on average 19.555555555555557) internal successors, (176), 4 states have internal predecessors, (176), 3 states have call successors, (17), 6 states have call predecessors, (17), 4 states have return successors, (16), 3 states have call predecessors, (16), 3 states have call successors, (16)
[2023-01-16 04:15:26,867 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:26,868 INFO  L93              Difference]: Finished difference Result 835 states and 894 transitions.
[2023-01-16 04:15:26,870 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 19 states. 
[2023-01-16 04:15:26,877 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 835 states and 894 transitions.
[2023-01-16 04:15:26,886 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 04:15:26,896 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 835 states to 835 states and 894 transitions.
[2023-01-16 04:15:26,897 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 538
[2023-01-16 04:15:26,898 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 538
[2023-01-16 04:15:26,899 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 835 states and 894 transitions.
[2023-01-16 04:15:26,904 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:26,904 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 835 states and 894 transitions.
[2023-01-16 04:15:26,925 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 835 states and 894 transitions.
[2023-01-16 04:15:26,968 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 835 to 637.
[2023-01-16 04:15:26,970 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 637 states, 498 states have (on average 1.0863453815261044) internal successors, (541), 501 states have internal predecessors, (541), 67 states have call successors, (67), 67 states have call predecessors, (67), 72 states have return successors, (72), 69 states have call predecessors, (72), 66 states have call successors, (72)
[2023-01-16 04:15:26,973 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 637 states to 637 states and 680 transitions.
[2023-01-16 04:15:26,975 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 637 states and 680 transitions.
[2023-01-16 04:15:26,976 INFO  L399   stractBuchiCegarLoop]: Abstraction has 637 states and 680 transitions.
[2023-01-16 04:15:26,976 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-01-16 04:15:26,976 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 637 states and 680 transitions.
[2023-01-16 04:15:26,980 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:26,981 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:26,981 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:26,983 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:26,983 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:26,987 INFO  L752   eck$LassoCheckResult]: Stem: 2062#ULTIMATE.startENTRY_NONWA [1134] ULTIMATE.startENTRY_NONWA-->L357-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2063#L357-1_T0_init [1191] L357-1_T0_init-->L357_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1912#L357_T0_init [1530] L357_T0_init-->L357_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1911#L357_T0_init-D35 [1064] L357_T0_init-D35-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1871#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2031#mainENTRY_T0_init-D11 [1116] mainENTRY_T0_init-D11-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2032#havocProcedureENTRY_T0_init [1341] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 2168#L211_T0_init [1211] L211_T0_init-->L212_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 2169#L212_T0_init [1290] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2275#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2252#L214_T0_init [1274] L214_T0_init-->L215_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2253#L215_T0_init [1523] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2111#L216_T0_init [1167] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2112#L217_T0_init [1471] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2276#L218_T0_init [1291] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2277#L219_T0_init [1304] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2292#L220_T0_init [1614] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2302#L221_T0_init [1313] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 1916#L222_T0_init [1066] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 1888#L223_T0_init [1054] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 1889#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2003#L225_T0_init [1103] L225_T0_init-->L226_T0_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 1886#L226_T0_init [1053] L226_T0_init-->L227_T0_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 1887#L227_T0_init [1385] L227_T0_init-->L228_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2128#L228_T0_init [1181] L228_T0_init-->L229_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 2129#L229_T0_init [1440] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 1880#L230_T0_init [1050] L230_T0_init-->L231_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 1881#L231_T0_init [1080] L231_T0_init-->L232_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 1946#L232_T0_init [1137] L232_T0_init-->L233_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 2066#L233_T0_init [1566] L233_T0_init-->L234_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 2004#L234_T0_init [1104] L234_T0_init-->L235_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 1977#L235_T0_init [1092] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 1978#L236_T0_init [1542] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_9) (<= v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 2264#L237_T0_init [1281] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 2142#L238_T0_init [1193] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 2143#L239_T0_init [1452] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 2231#L240_T0_init [1255] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 1928#L241_T0_init [1072] L241_T0_init-->L242_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 1929#L242_T0_init [1527] L242_T0_init-->L243_T0_init: Formula: (and (<= v_hdr.topology.mac_14 281474976710656) (<= 0 v_hdr.topology.mac_14))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 2425#L243_T0_init [1570] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2338#L244_T0_init [1355] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2339#L245_T0_init [1536] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2336#L246_T0_init [1353] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2121#L247_T0_init [1177] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2122#L248_T0_init [1496] L248_T0_init-->L249_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2416#L249_T0_init [1602] L249_T0_init-->L250_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2206#L250_T0_init [1238] L250_T0_init-->L251_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 2207#L251_T0_init [1366] L251_T0_init-->L252_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 2300#L252_T0_init [1311] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2301#L253_T0_init [1344] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2265#L254_T0_init [1283] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 1870#L255_T0_init [1048] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 1872#L256_T0_init [1288] L256_T0_init-->L257_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2072#L257_T0_init [1140] L257_T0_init-->L258_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2073#L258_T0_init [1582] L258_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2426#havocProcedureFINAL_T0_init [1528] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2174#havocProcedureEXIT_T0_init >[1757] havocProcedureEXIT_T0_init-->L335-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2175#L335-D65 [1480] L335-D65-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1987#L335_T0_init [1179] L335_T0_init-->L335_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2074#L335_T0_init-D44 [1142] L335_T0_init-D44-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2059#_parser_packetParserENTRY_T0_init [1132] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2060#_parser_packetParserENTRY_T0_init-D59 [1514] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2213#startENTRY_T0_init [1242] startENTRY_T0_init-->L429_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2214#L429_T0_init [1599] L429_T0_init-->L429-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_39 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  AuxVars[]  AssignedVars[] 2436#L429-1_T0_init [1309] L429-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2460#startEXIT_T0_init >[1695] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2459#_parser_packetParserFINAL-D83 [1256] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2458#_parser_packetParserFINAL_T0_init [1098] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2456#_parser_packetParserEXIT_T0_init >[1708] _parser_packetParserEXIT_T0_init-->L336-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2455#L336-D71 [1363] L336-D71-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2453#L336_T0_init [1082] L336_T0_init-->L336_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2454#L336_T0_init-D38 [1160] L336_T0_init-D38-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2457#verifyChecksumFINAL_T0_init [1114] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2452#verifyChecksumEXIT_T0_init >[1804] verifyChecksumEXIT_T0_init-->L337-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2451#L337-D74 [1533] L337-D74-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1848#L337_T0_init [1275] L337_T0_init-->L337_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2450#L337_T0_init-D5 [1247] L337_T0_init-D5-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2449#ingressENTRY_T0_init [1094] ingressENTRY_T0_init-->L277_T0_init: Formula: (not (= v_hdr.ethernet.etherType_25 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 2125#L277_T0_init [1180] L277_T0_init-->L278_T0_init: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 2126#L278_T0_init [1535] L278_T0_init-->L278-2_T0_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_27))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 1885#L278-2_T0_init [1069] L278-2_T0_init-->L299_T0_init: Formula: (not (= v_meta.accepted_18 1))  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 1924#L299_T0_init [1212] L299_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2170#ingressEXIT_T0_init >[1754] ingressEXIT_T0_init-->L338-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2395#L338-D122 [1436] L338-D122-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1874#L338_T0_init [1135] L338_T0_init-->L338_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1882#L338_T0_init-D14 [1051] L338_T0_init-D14-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1883#egressFINAL_T0_init [1394] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1873#egressEXIT_T0_init >[1744] egressEXIT_T0_init-->L339-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1875#L339-D101 [1367] L339-D101-->L339_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2015#L339_T0_init [1612] L339_T0_init-->L339_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2235#L339_T0_init-D47 [1260] L339_T0_init-D47-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2200#createChecksumFINAL_T0_init [1230] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2014#createChecksumEXIT_T0_init >[1777] createChecksumEXIT_T0_init-->L340-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2016#L340-D86 [1318] L340-D86-->L340_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2189#L340_T0_init [1224] L340_T0_init-->L341-1_T0_init: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 2191#L341-1_T0_init [1407] L341-1_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 2083#L345_T0_init [1148] L345_T0_init-->L346_T0_init: Formula: (= v__p4ltl_2_9 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_9, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 2084#L346_T0_init [1149] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_12 v_meta.period_32))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_12, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_12, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 2085#L347_T0_init [1415] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_3] 2380#L348_T0_init [1537] L348_T0_init-->L349_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_4_6 .cse0) (and (not .cse0) (not v__p4ltl_4_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 2419#L349_T0_init [1507] L349_T0_init-->L350_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 2410#L350_T0_init [1486] L350_T0_init-->L351_T0_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_6] 2411#L351_T0_init [1561] L351_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_40))) (or (and v__p4ltl_7_6 .cse0) (and (not v__p4ltl_7_6) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[_p4ltl_7] 2294#mainFINAL_T0_init [1307] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2295#mainEXIT_T0_init >[1737] mainEXIT_T0_init-->L357-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2154#L357-1-D104 [1201] L357-1-D104-->L357-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 2155#L357-1_accept_S2 [1600] L357-1_accept_S2-->L357_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1851#L357_accept_S2 [1266] L357_accept_S2-->L357_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2242#L357_accept_S2-D36 [1422] L357_accept_S2-D36-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1843#mainENTRY_accept_S2 [1055] mainENTRY_accept_S2-->mainENTRY_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1842#mainENTRY_accept_S2-D12 [1037] mainENTRY_accept_S2-D12-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1844#havocProcedureENTRY_accept_S2 [1411] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 2377#L211_accept_S2 [1587] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 2204#L212_accept_S2 [1235] L212_accept_S2-->L213_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2205#L213_accept_S2 [1446] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2123#L214_accept_S2 [1178] L214_accept_S2-->L215_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2124#L215_accept_S2 [1554] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2278#L216_accept_S2 [1292] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2279#L217_accept_S2 [1489] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2368#L218_accept_S2 [1397] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2369#L219_accept_S2 [1613] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2251#L220_accept_S2 [1272] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2178#L221_accept_S2 [1217] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2050#L222_accept_S2 [1126] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2051#L223_accept_S2 [1607] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2199#L224_accept_S2 [1229] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2052#L225_accept_S2 [1127] L225_accept_S2-->L226_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2053#L226_accept_S2 [1462] L226_accept_S2-->L227_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 2008#L227_accept_S2 [1107] L227_accept_S2-->L228_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1845#L228_accept_S2 [1038] L228_accept_S2-->L229_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ethernet_3 false))  InVars {emit=v_emit_20, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_19, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 1846#L229_accept_S2 [1060] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 1899#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2280#L231_accept_S2 [1293] L231_accept_S2-->L232_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 1995#L232_accept_S2 [1101] L232_accept_S2-->L233_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 1996#L233_accept_S2 [1378] L233_accept_S2-->L234_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 2118#L234_accept_S2 [1170] L234_accept_S2-->L235_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.topology_4 false))  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 2088#L235_accept_S2 [1152] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 2089#L236_accept_S2 [1588] L236_accept_S2-->L237_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 2134#L237_accept_S2 [1186] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 2081#L238_accept_S2 [1147] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 2082#L239_accept_S2 [1347] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 2328#L240_accept_S2 [1348] L240_accept_S2-->L241_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 2329#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 2249#L242_accept_S2 [1271] L242_accept_S2-->L243_accept_S2: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 2245#L243_accept_S2 [1268] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2246#L244_accept_S2 [1374] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2353#L245_accept_S2 [1416] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2326#L246_accept_S2 [1346] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2327#L247_accept_S2 [1492] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2256#L248_accept_S2 [1278] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2257#L249_accept_S2 [1621] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2421#L250_accept_S2 [1512] L250_accept_S2-->L251_accept_S2: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 2211#L251_accept_S2 [1241] L251_accept_S2-->L252_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 2212#L252_accept_S2 [1359] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2341#L253_accept_S2 [1420] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2281#L254_accept_S2 [1296] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2282#L255_accept_S2 [1310] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2299#L256_accept_S2 [1511] L256_accept_S2-->L257_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2407#L257_accept_S2 [1479] L257_accept_S2-->L258_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2365#L258_accept_S2 [1392] L258_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2354#havocProcedureFINAL_accept_S2 [1379] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2303#havocProcedureEXIT_accept_S2 >[1639] havocProcedureEXIT_accept_S2-->L335-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2304#L335-D66 [1447] L335-D66-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1859#L335_accept_S2 [1043] L335_accept_S2-->L335_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1860#L335_accept_S2-D45 [1538] L335_accept_S2-D45-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1897#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2413#_parser_packetParserENTRY_accept_S2-D60 [1500] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1896#startENTRY_accept_S2 [1059] startENTRY_accept_S2-->L429_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 1898#L429_accept_S2 [1540] L429_accept_S2-->L429-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_35 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[] 2431#L429-1_accept_S2 [1073] L429-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2448#startEXIT_accept_S2 >[1723] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2447#_parser_packetParserFINAL-D84 [1483] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2446#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2444#_parser_packetParserEXIT_accept_S2 >[1718] _parser_packetParserEXIT_accept_S2-->L336-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2443#L336-D72 [1520] L336-D72-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2441#L336_accept_S2 [1429] L336_accept_S2-->L336_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2442#L336_accept_S2-D39 [1565] L336_accept_S2-D39-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2445#verifyChecksumFINAL_accept_S2 [1138] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2440#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L337-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2439#L337-D75 [1604] L337-D75-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1838#L337_accept_S2 [1513] L337_accept_S2-->L337_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2438#L337_accept_S2-D6 [1111] L337_accept_S2-D6-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2437#ingressENTRY_accept_S2 [1384] ingressENTRY_accept_S2-->L277_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 2429#L277_accept_S2 [1532] L277_accept_S2-->L278_accept_S2: Formula: (= v_meta.accepted_23 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 2430#L278_accept_S2 [1609] L278_accept_S2-->L278-2_accept_S2: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 1861#L278-2_accept_S2 [1045] L278-2_accept_S2-->L299_accept_S2: Formula: (not (= v_meta.accepted_20 1))  InVars {meta.accepted=v_meta.accepted_20}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[] 1863#L299_accept_S2 [1327] L299_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2384#ingressEXIT_accept_S2 >[1770] ingressEXIT_accept_S2-->L338-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2385#L338-D123 [1557] L338-D123-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1868#L338_accept_S2 [1461] L338_accept_S2-->L338_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1867#L338_accept_S2-D15 [1047] L338_accept_S2-D15-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1869#egressFINAL_accept_S2 [1206] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1876#egressEXIT_accept_S2 >[1729] egressEXIT_accept_S2-->L339-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1877#L339-D102 [1330] L339-D102-->L339_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2261#L339_accept_S2 [1413] L339_accept_S2-->L339_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2305#L339_accept_S2-D48 [1314] L339_accept_S2-D48-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2260#createChecksumFINAL_accept_S2 [1279] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2262#createChecksumEXIT_accept_S2 >[1715] createChecksumEXIT_accept_S2-->L340-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2289#L340-D87 [1301] L340-D87-->L340_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2290#L340_accept_S2 [1322] L340_accept_S2-->L341-1_accept_S2: Formula: v_forward_27  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 2075#L341-1_accept_S2 [1143] L341-1_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 2076#L345_accept_S2 [1339] L345_accept_S2-->L346_accept_S2: Formula: (= v__p4ltl_2_10 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_10, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 2323#L346_accept_S2 [1548] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_7 v_meta.period_30))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_7, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 1994#L347_accept_S2 [1100] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_29))) (or (and .cse0 v__p4ltl_3_7) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_29}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_29, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_3] 1850#L348_accept_S2 [1041] L348_accept_S2-->L349_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 1852#L349_accept_S2 [1484] L349_accept_S2-->L350_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 2409#L350_accept_S2 [1559] L350_accept_S2-->L351_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_27))) (or (and (not v__p4ltl_6_8) .cse0) (and v__p4ltl_6_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_27}  OutVars{meta.secondary=v_meta.secondary_27, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 2433#L351_accept_S2 [1605] L351_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_42))) (or (and (not v__p4ltl_7_8) (not .cse0)) (and v__p4ltl_7_8 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[_p4ltl_7] 2187#mainFINAL_accept_S2 [1221] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2188#mainEXIT_accept_S2 >[1745] mainEXIT_accept_S2-->L357-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2422#L357-1-D105 [1616] L357-1-D105-->L357-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_9 v__p4ltl_3_9 v__p4ltl_7_9 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  AuxVars[]  AssignedVars[] 2331#L357-1_accept_S3 
[2023-01-16 04:15:26,989 INFO  L754   eck$LassoCheckResult]: Loop: 2331#L357-1_accept_S3 [1544] L357-1_accept_S3-->L357_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1985#L357_accept_S3 [1391] L357_accept_S3-->L357_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2080#L357_accept_S3-D34 [1144] L357_accept_S3-D34-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1857#mainENTRY_accept_S3 [1460] mainENTRY_accept_S3-->mainENTRY_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2403#mainENTRY_accept_S3-D10 [1617] mainENTRY_accept_S3-D10-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2434#havocProcedureENTRY_accept_S3 [1564] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 2435#L211_accept_S3 [1618] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 2229#L212_accept_S3 [1252] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2230#L213_accept_S3 [1437] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2396#L214_accept_S3 [1455] L214_accept_S3-->L215_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2109#L215_accept_S3 [1166] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2110#L216_accept_S3 [1445] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2370#L217_accept_S3 [1398] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2371#L218_accept_S3 [1589] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2037#L219_accept_S3 [1119] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2038#L220_accept_S3 [1504] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2366#L221_accept_S3 [1396] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2273#L222_accept_S3 [1289] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2274#L223_accept_S3 [1319] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2311#L224_accept_S3 [1406] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2374#L225_accept_S3 [1584] L225_accept_S3-->L226_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 1856#L226_accept_S3 [1042] L226_accept_S3-->L227_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 1858#L227_accept_S3 [1457] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2321#L228_accept_S3 [1338] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_2 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 2322#L229_accept_S3 [1372] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2352#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2236#L231_accept_S3 [1261] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2237#L232_accept_S3 [1472] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_28) (<= v_hdr.ethernet.etherType_28 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[] 2009#L233_accept_S3 [1108] L233_accept_S3-->L234_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 2010#L234_accept_S3 [1388] L234_accept_S3-->L235_accept_S3: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 2361#L235_accept_S3 [1410] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 2378#L236_accept_S3 [1553] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 2195#L237_accept_S3 [1227] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 1878#L238_accept_S3 [1049] L238_accept_S3-->L239_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 1879#L239_accept_S3 [1475] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 1982#L240_accept_S3 [1095] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 1983#L241_accept_S3 [1543] L241_accept_S3-->L242_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 2404#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (and (<= v_hdr.topology.mac_12 281474976710656) (<= 0 v_hdr.topology.mac_12))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 2334#L243_accept_S3 [1352] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2335#L244_accept_S3 [1370] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2350#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2219#L246_accept_S3 [1246] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2220#L247_accept_S3 [1568] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2133#L248_accept_S3 [1184] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2095#L249_accept_S3 [1155] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2096#L250_accept_S3 [1414] L250_accept_S3-->L251_accept_S3: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 2217#L251_accept_S3 [1244] L251_accept_S3-->L252_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 2218#L252_accept_S3 [1428] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2099#L253_accept_S3 [1159] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2100#L254_accept_S3 [1358] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2340#L255_accept_S3 [1432] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2392#L256_accept_S3 [1434] L256_accept_S3-->L257_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 1940#L257_accept_S3 [1077] L257_accept_S3-->L258_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 1941#L258_accept_S3 [1128] L258_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2054#havocProcedureFINAL_accept_S3 [1171] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1944#havocProcedureEXIT_accept_S3 >[1799] havocProcedureEXIT_accept_S3-->L335-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1945#L335-D64 [1401] L335-D64-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2070#L335_accept_S3 [1139] L335_accept_S3-->L335_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2071#L335_accept_S3-D43 [1190] L335_accept_S3-D43-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1926#_parser_packetParserENTRY_accept_S3 [1280] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1925#_parser_packetParserENTRY_accept_S3-D58 [1070] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1927#startENTRY_accept_S3 [1498] startENTRY_accept_S3-->L429_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2166#L429_accept_S3 [1209] L429_accept_S3-->L429-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_37 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  AuxVars[]  AssignedVars[] 2167#L429-1_accept_S3 [1243] L429-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2216#startEXIT_accept_S3 >[1687] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2101#_parser_packetParserFINAL-D82 [1158] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2102#_parser_packetParserFINAL_accept_S3 [1521] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2358#_parser_packetParserEXIT_accept_S3 >[1677] _parser_packetParserEXIT_accept_S3-->L336-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2161#L336-D70 [1205] L336-D70-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2162#L336_accept_S3 [1395] L336_accept_S3-->L336_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2367#L336_accept_S3-D37 [1499] L336_accept_S3-D37-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2417#verifyChecksumFINAL_accept_S3 [1510] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2420#verifyChecksumEXIT_accept_S3 >[1640] verifyChecksumEXIT_accept_S3-->L337-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2061#L337-D73 [1133] L337-D73-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1962#L337_accept_S3 [1169] L337_accept_S3-->L337_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2117#L337_accept_S3-D4 [1567] L337_accept_S3-D4-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2375#ingressENTRY_accept_S3 [1409] ingressENTRY_accept_S3-->L277_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 2376#L277_accept_S3 [1412] L277_accept_S3-->L278_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 2055#L278_accept_S3 [1130] L278_accept_S3-->L278-2_accept_S3: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 2056#L278-2_accept_S3 [1175] L278-2_accept_S3-->L299_accept_S3: Formula: (not (= v_meta.accepted_22 1))  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 1961#L299_accept_S3 [1086] L299_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1963#ingressEXIT_accept_S3 >[1769] ingressEXIT_accept_S3-->L338-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2389#L338-D121 [1490] L338-D121-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1992#L338_accept_S3 [1328] L338_accept_S3-->L338_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1991#L338_accept_S3-D13 [1099] L338_accept_S3-D13-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1993#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2408#egressEXIT_accept_S3 >[1749] egressEXIT_accept_S3-->L339-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1984#L339-D100 [1096] L339-D100-->L339_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1909#L339_accept_S3 [1541] L339_accept_S3-->L339_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2210#L339_accept_S3-D46 [1240] L339_accept_S3-D46-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1908#createChecksumFINAL_accept_S3 [1063] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1910#createChecksumEXIT_accept_S3 >[1651] createChecksumEXIT_accept_S3-->L340-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2250#L340-D85 [1578] L340-D85-->L340_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2373#L340_accept_S3 [1403] L340_accept_S3-->L341-1_accept_S3: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 2021#L341-1_accept_S3 [1610] L341-1_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 2325#L345_accept_S3 [1343] L345_accept_S3-->L346_accept_S3: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 2208#L346_accept_S3 [1239] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 2209#L347_accept_S3 [1357] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_28))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 2115#L348_accept_S3 [1168] L348_accept_S3-->L349_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 2116#L349_accept_S3 [1491] L349_accept_S3-->L350_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 2317#L350_accept_S3 [1331] L350_accept_S3-->L351_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_26))) (or (and .cse0 (not v__p4ltl_6_7)) (and v__p4ltl_6_7 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_6] 2269#L351_accept_S3 [1286] L351_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_41))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  AuxVars[]  AssignedVars[_p4ltl_7] 2107#mainFINAL_accept_S3 [1165] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2108#mainEXIT_accept_S3 >[1803] mainEXIT_accept_S3-->L357-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2330#L357-1-D103 [1349] L357-1-D103-->L357-1_accept_S3: Formula: (and v__p4ltl_7_12 v__p4ltl_6_12)  InVars {_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 2331#L357-1_accept_S3 
[2023-01-16 04:15:26,991 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:26,992 INFO  L85        PathProgramCache]: Analyzing trace with hash 1442257134, now seen corresponding path program 1 times
[2023-01-16 04:15:26,992 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:26,993 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2089448997]
[2023-01-16 04:15:26,993 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:26,993 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:27,044 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,116 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:27,133 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,176 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:27,185 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,200 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:27,202 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,208 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:27,210 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,211 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:27,213 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,222 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:27,226 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,235 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 81
[2023-01-16 04:15:27,236 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,237 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 86
[2023-01-16 04:15:27,238 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,241 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 107
[2023-01-16 04:15:27,257 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,268 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:27,274 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,281 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:27,283 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,285 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:27,286 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,287 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:27,290 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,292 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:27,296 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,298 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 81
[2023-01-16 04:15:27,300 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,301 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 86
[2023-01-16 04:15:27,302 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:27,304 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:27,305 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:27,305 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [2089448997]
[2023-01-16 04:15:27,305 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [2089448997] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:27,305 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:27,305 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [8] imperfect sequences [] total 8
[2023-01-16 04:15:27,306 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1186957564]
[2023-01-16 04:15:27,306 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:27,307 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:27,308 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:27,308 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 8 interpolants.
[2023-01-16 04:15:27,308 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=20, Invalid=36, Unknown=0, NotChecked=0, Total=56
[2023-01-16 04:15:27,308 INFO  L87              Difference]: Start difference. First operand 637 states and 680 transitions. cyclomatic complexity: 45 Second operand  has 8 states, 8 states have (on average 22.25) internal successors, (178), 3 states have internal predecessors, (178), 2 states have call successors, (17), 6 states have call predecessors, (17), 2 states have return successors, (16), 2 states have call predecessors, (16), 2 states have call successors, (16)
[2023-01-16 04:15:29,225 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:29,225 INFO  L93              Difference]: Finished difference Result 876 states and 934 transitions.
[2023-01-16 04:15:29,225 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. 
[2023-01-16 04:15:29,226 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 876 states and 934 transitions.
[2023-01-16 04:15:29,231 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 04:15:29,236 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 876 states to 876 states and 934 transitions.
[2023-01-16 04:15:29,236 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 582
[2023-01-16 04:15:29,236 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 582
[2023-01-16 04:15:29,237 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 876 states and 934 transitions.
[2023-01-16 04:15:29,238 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:29,238 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 876 states and 934 transitions.
[2023-01-16 04:15:29,239 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 876 states and 934 transitions.
[2023-01-16 04:15:29,254 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 876 to 640.
[2023-01-16 04:15:29,255 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 640 states, 501 states have (on average 1.0858283433133733) internal successors, (544), 504 states have internal predecessors, (544), 67 states have call successors, (67), 67 states have call predecessors, (67), 72 states have return successors, (72), 69 states have call predecessors, (72), 66 states have call successors, (72)
[2023-01-16 04:15:29,256 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 640 states to 640 states and 683 transitions.
[2023-01-16 04:15:29,257 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 640 states and 683 transitions.
[2023-01-16 04:15:29,257 INFO  L399   stractBuchiCegarLoop]: Abstraction has 640 states and 683 transitions.
[2023-01-16 04:15:29,257 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-01-16 04:15:29,257 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 640 states and 683 transitions.
[2023-01-16 04:15:29,259 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:29,259 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:29,259 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:29,261 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:29,261 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:29,264 INFO  L752   eck$LassoCheckResult]: Stem: 3970#ULTIMATE.startENTRY_NONWA [1134] ULTIMATE.startENTRY_NONWA-->L357-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3971#L357-1_T0_init [1191] L357-1_T0_init-->L357_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3820#L357_T0_init [1530] L357_T0_init-->L357_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3819#L357_T0_init-D35 [1064] L357_T0_init-D35-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3779#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3939#mainENTRY_T0_init-D11 [1116] mainENTRY_T0_init-D11-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3940#havocProcedureENTRY_T0_init [1341] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 4076#L211_T0_init [1211] L211_T0_init-->L212_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 4077#L212_T0_init [1290] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4186#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4163#L214_T0_init [1274] L214_T0_init-->L215_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4164#L215_T0_init [1523] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4019#L216_T0_init [1167] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4020#L217_T0_init [1471] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4187#L218_T0_init [1291] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4188#L219_T0_init [1304] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4203#L220_T0_init [1614] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4213#L221_T0_init [1313] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 3824#L222_T0_init [1066] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 3796#L223_T0_init [1054] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 3797#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 3911#L225_T0_init [1103] L225_T0_init-->L226_T0_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3794#L226_T0_init [1053] L226_T0_init-->L227_T0_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 3795#L227_T0_init [1385] L227_T0_init-->L228_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4036#L228_T0_init [1181] L228_T0_init-->L229_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 4037#L229_T0_init [1440] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 3788#L230_T0_init [1050] L230_T0_init-->L231_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 3789#L231_T0_init [1080] L231_T0_init-->L232_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 3854#L232_T0_init [1137] L232_T0_init-->L233_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 3974#L233_T0_init [1566] L233_T0_init-->L234_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 3912#L234_T0_init [1104] L234_T0_init-->L235_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 3885#L235_T0_init [1092] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 3886#L236_T0_init [1542] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_9) (<= v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 4175#L237_T0_init [1281] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 4050#L238_T0_init [1193] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 4051#L239_T0_init [1452] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 4141#L240_T0_init [1255] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 3836#L241_T0_init [1072] L241_T0_init-->L242_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 3837#L242_T0_init [1527] L242_T0_init-->L243_T0_init: Formula: (and (<= v_hdr.topology.mac_14 281474976710656) (<= 0 v_hdr.topology.mac_14))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 4335#L243_T0_init [1570] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 4250#L244_T0_init [1355] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 4251#L245_T0_init [1536] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4248#L246_T0_init [1353] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4029#L247_T0_init [1177] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4030#L248_T0_init [1496] L248_T0_init-->L249_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 4326#L249_T0_init [1602] L249_T0_init-->L250_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 4115#L250_T0_init [1238] L250_T0_init-->L251_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 4116#L251_T0_init [1366] L251_T0_init-->L252_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 4211#L252_T0_init [1311] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4212#L253_T0_init [1344] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4176#L254_T0_init [1283] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 3778#L255_T0_init [1048] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 3780#L256_T0_init [1288] L256_T0_init-->L257_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 3980#L257_T0_init [1140] L257_T0_init-->L258_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 3981#L258_T0_init [1582] L258_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 4336#havocProcedureFINAL_T0_init [1528] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4083#havocProcedureEXIT_T0_init >[1757] havocProcedureEXIT_T0_init-->L335-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4084#L335-D65 [1480] L335-D65-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3895#L335_T0_init [1179] L335_T0_init-->L335_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3982#L335_T0_init-D44 [1142] L335_T0_init-D44-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3967#_parser_packetParserENTRY_T0_init [1132] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3968#_parser_packetParserENTRY_T0_init-D59 [1514] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4122#startENTRY_T0_init [1242] startENTRY_T0_init-->L429_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4123#L429_T0_init [1599] L429_T0_init-->L429-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_39 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  AuxVars[]  AssignedVars[] 4346#L429-1_T0_init [1309] L429-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4368#startEXIT_T0_init >[1695] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4367#_parser_packetParserFINAL-D83 [1256] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4365#_parser_packetParserFINAL_T0_init [1098] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4362#_parser_packetParserEXIT_T0_init >[1708] _parser_packetParserEXIT_T0_init-->L336-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4361#L336-D71 [1363] L336-D71-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4358#L336_T0_init [1082] L336_T0_init-->L336_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4359#L336_T0_init-D38 [1160] L336_T0_init-D38-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4369#verifyChecksumFINAL_T0_init [1114] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4357#verifyChecksumEXIT_T0_init >[1804] verifyChecksumEXIT_T0_init-->L337-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4355#L337-D74 [1533] L337-D74-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3757#L337_T0_init [1275] L337_T0_init-->L337_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4350#L337_T0_init-D5 [1247] L337_T0_init-D5-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4349#ingressENTRY_T0_init [1094] ingressENTRY_T0_init-->L277_T0_init: Formula: (not (= v_hdr.ethernet.etherType_25 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 4033#L277_T0_init [1180] L277_T0_init-->L278_T0_init: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 4034#L278_T0_init [1535] L278_T0_init-->L278-2_T0_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_27))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 3831#L278-2_T0_init [1068] L278-2_T0_init-->L300_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 3832#L300_T0_init [1585] L300_T0_init-->L300_T0_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4316#L300_T0_init-D50 [1468] L300_T0_init-D50-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4317#l2_c_l2_forwarding.applyENTRY_T0_init [1620] l2_c_l2_forwarding.applyENTRY_T0_init-->L328_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 4273#L328_T0_init [1387] L328_T0_init-->L328-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 4081#L328-1_T0_init [1441] L328-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4292#l2_c_l2_forwarding.applyEXIT_T0_init >[1760] l2_c_l2_forwarding.applyEXIT_T0_init-->L299-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4103#L299-D110 [1225] L299-D110-->L299_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4078#L299_T0_init [1212] L299_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4079#ingressEXIT_T0_init >[1754] ingressEXIT_T0_init-->L338-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4306#L338-D122 [1436] L338-D122-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3782#L338_T0_init [1135] L338_T0_init-->L338_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3790#L338_T0_init-D14 [1051] L338_T0_init-D14-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3791#egressFINAL_T0_init [1394] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3781#egressEXIT_T0_init >[1744] egressEXIT_T0_init-->L339-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3783#L339-D101 [1367] L339-D101-->L339_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3924#L339_T0_init [1612] L339_T0_init-->L339_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4145#L339_T0_init-D47 [1260] L339_T0_init-D47-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4109#createChecksumFINAL_T0_init [1230] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3923#createChecksumEXIT_T0_init >[1777] createChecksumEXIT_T0_init-->L340-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3925#L340-D86 [1318] L340-D86-->L340_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4098#L340_T0_init [1224] L340_T0_init-->L341-1_T0_init: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 4100#L341-1_T0_init [1407] L341-1_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 3991#L345_T0_init [1148] L345_T0_init-->L346_T0_init: Formula: (= v__p4ltl_2_9 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_9, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 3992#L346_T0_init [1149] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_12 v_meta.period_32))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_12, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_12, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 3993#L347_T0_init [1415] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_3] 4293#L348_T0_init [1537] L348_T0_init-->L349_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_4_6 .cse0) (and (not .cse0) (not v__p4ltl_4_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 4329#L349_T0_init [1507] L349_T0_init-->L350_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 4321#L350_T0_init [1486] L350_T0_init-->L351_T0_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_6] 4322#L351_T0_init [1561] L351_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_40))) (or (and v__p4ltl_7_6 .cse0) (and (not v__p4ltl_7_6) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[_p4ltl_7] 4205#mainFINAL_T0_init [1307] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4206#mainEXIT_T0_init >[1737] mainEXIT_T0_init-->L357-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4062#L357-1-D104 [1201] L357-1-D104-->L357-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 4063#L357-1_accept_S2 [1600] L357-1_accept_S2-->L357_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3760#L357_accept_S2 [1266] L357_accept_S2-->L357_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4152#L357_accept_S2-D36 [1422] L357_accept_S2-D36-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3752#mainENTRY_accept_S2 [1055] mainENTRY_accept_S2-->mainENTRY_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3751#mainENTRY_accept_S2-D12 [1037] mainENTRY_accept_S2-D12-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3753#havocProcedureENTRY_accept_S2 [1411] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 4290#L211_accept_S2 [1587] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 4113#L212_accept_S2 [1235] L212_accept_S2-->L213_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4114#L213_accept_S2 [1446] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4031#L214_accept_S2 [1178] L214_accept_S2-->L215_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4032#L215_accept_S2 [1554] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4189#L216_accept_S2 [1292] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4190#L217_accept_S2 [1489] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4281#L218_accept_S2 [1397] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4282#L219_accept_S2 [1613] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4162#L220_accept_S2 [1272] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4087#L221_accept_S2 [1217] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 3958#L222_accept_S2 [1126] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 3959#L223_accept_S2 [1607] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4108#L224_accept_S2 [1229] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 3960#L225_accept_S2 [1127] L225_accept_S2-->L226_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3961#L226_accept_S2 [1462] L226_accept_S2-->L227_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 3916#L227_accept_S2 [1107] L227_accept_S2-->L228_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3754#L228_accept_S2 [1038] L228_accept_S2-->L229_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ethernet_3 false))  InVars {emit=v_emit_20, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_19, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 3755#L229_accept_S2 [1060] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 3807#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4191#L231_accept_S2 [1293] L231_accept_S2-->L232_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 3903#L232_accept_S2 [1101] L232_accept_S2-->L233_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 3904#L233_accept_S2 [1378] L233_accept_S2-->L234_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 4026#L234_accept_S2 [1170] L234_accept_S2-->L235_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.topology_4 false))  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 3996#L235_accept_S2 [1152] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 3997#L236_accept_S2 [1588] L236_accept_S2-->L237_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 4042#L237_accept_S2 [1186] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 3989#L238_accept_S2 [1147] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 3990#L239_accept_S2 [1347] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 4240#L240_accept_S2 [1348] L240_accept_S2-->L241_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 4241#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 4160#L242_accept_S2 [1271] L242_accept_S2-->L243_accept_S2: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 4155#L243_accept_S2 [1268] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 4156#L244_accept_S2 [1374] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 4265#L245_accept_S2 [1416] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4238#L246_accept_S2 [1346] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4239#L247_accept_S2 [1492] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4167#L248_accept_S2 [1278] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 4168#L249_accept_S2 [1621] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 4331#L250_accept_S2 [1512] L250_accept_S2-->L251_accept_S2: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 4120#L251_accept_S2 [1241] L251_accept_S2-->L252_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 4121#L252_accept_S2 [1359] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4253#L253_accept_S2 [1420] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4192#L254_accept_S2 [1296] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 4193#L255_accept_S2 [1310] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 4210#L256_accept_S2 [1511] L256_accept_S2-->L257_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 4318#L257_accept_S2 [1479] L257_accept_S2-->L258_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 4278#L258_accept_S2 [1392] L258_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 4266#havocProcedureFINAL_accept_S2 [1379] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4214#havocProcedureEXIT_accept_S2 >[1639] havocProcedureEXIT_accept_S2-->L335-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4215#L335-D66 [1447] L335-D66-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3768#L335_accept_S2 [1043] L335_accept_S2-->L335_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3769#L335_accept_S2-D45 [1538] L335_accept_S2-D45-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3805#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4323#_parser_packetParserENTRY_accept_S2-D60 [1500] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3804#startENTRY_accept_S2 [1059] startENTRY_accept_S2-->L429_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3806#L429_accept_S2 [1540] L429_accept_S2-->L429-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_35 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[] 4341#L429-1_accept_S2 [1073] L429-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4366#startEXIT_accept_S2 >[1723] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4364#_parser_packetParserFINAL-D84 [1483] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4363#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4360#_parser_packetParserEXIT_accept_S2 >[1718] _parser_packetParserEXIT_accept_S2-->L336-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4356#L336-D72 [1520] L336-D72-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4353#L336_accept_S2 [1429] L336_accept_S2-->L336_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4354#L336_accept_S2-D39 [1565] L336_accept_S2-D39-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4370#verifyChecksumFINAL_accept_S2 [1138] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4352#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L337-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4351#L337-D75 [1604] L337-D75-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3747#L337_accept_S2 [1513] L337_accept_S2-->L337_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4348#L337_accept_S2-D6 [1111] L337_accept_S2-D6-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4347#ingressENTRY_accept_S2 [1384] ingressENTRY_accept_S2-->L277_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 4339#L277_accept_S2 [1532] L277_accept_S2-->L278_accept_S2: Formula: (= v_meta.accepted_23 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 4340#L278_accept_S2 [1609] L278_accept_S2-->L278-2_accept_S2: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 3770#L278-2_accept_S2 [1044] L278-2_accept_S2-->L300_accept_S2: Formula: (= v_meta.accepted_19 1)  InVars {meta.accepted=v_meta.accepted_19}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[] 3771#L300_accept_S2 [1162] L300_accept_S2-->L300_accept_S2-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4012#L300_accept_S2-D51 [1210] L300_accept_S2-D51-->l2_c_l2_forwarding.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4073#l2_c_l2_forwarding.applyENTRY_accept_S2 [1427] l2_c_l2_forwarding.applyENTRY_accept_S2-->L328_accept_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_20))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  AuxVars[]  AssignedVars[] 4231#L328_accept_S2 [1335] L328_accept_S2-->L328-1_accept_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 3803#L328-1_accept_S2 [1404] L328-1_accept_S2-->l2_c_l2_forwarding.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4272#l2_c_l2_forwarding.applyEXIT_accept_S2 >[1725] l2_c_l2_forwarding.applyEXIT_accept_S2-->L299-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4269#L299-D111 [1382] L299-D111-->L299_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4270#L299_accept_S2 [1327] L299_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4385#ingressEXIT_accept_S2 >[1770] ingressEXIT_accept_S2-->L338-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4297#L338-D123 [1557] L338-D123-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3776#L338_accept_S2 [1461] L338_accept_S2-->L338_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3775#L338_accept_S2-D15 [1047] L338_accept_S2-D15-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3777#egressFINAL_accept_S2 [1206] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3784#egressEXIT_accept_S2 >[1729] egressEXIT_accept_S2-->L339-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3785#L339-D102 [1330] L339-D102-->L339_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4172#L339_accept_S2 [1413] L339_accept_S2-->L339_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4216#L339_accept_S2-D48 [1314] L339_accept_S2-D48-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4171#createChecksumFINAL_accept_S2 [1279] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4173#createChecksumEXIT_accept_S2 >[1715] createChecksumEXIT_accept_S2-->L340-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4201#L340-D87 [1301] L340-D87-->L340_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4202#L340_accept_S2 [1322] L340_accept_S2-->L341-1_accept_S2: Formula: v_forward_27  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 3983#L341-1_accept_S2 [1143] L341-1_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 3984#L345_accept_S2 [1339] L345_accept_S2-->L346_accept_S2: Formula: (= v__p4ltl_2_10 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_10, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 4235#L346_accept_S2 [1548] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_7 v_meta.period_30))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_7, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 3902#L347_accept_S2 [1100] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_29))) (or (and .cse0 v__p4ltl_3_7) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_29}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_29, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_3] 3759#L348_accept_S2 [1041] L348_accept_S2-->L349_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 3761#L349_accept_S2 [1484] L349_accept_S2-->L350_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 4320#L350_accept_S2 [1559] L350_accept_S2-->L351_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_27))) (or (and (not v__p4ltl_6_8) .cse0) (and v__p4ltl_6_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_27}  OutVars{meta.secondary=v_meta.secondary_27, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 4343#L351_accept_S2 [1605] L351_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_42))) (or (and (not v__p4ltl_7_8) (not .cse0)) (and v__p4ltl_7_8 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[_p4ltl_7] 4096#mainFINAL_accept_S2 [1221] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4097#mainEXIT_accept_S2 >[1745] mainEXIT_accept_S2-->L357-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4332#L357-1-D105 [1616] L357-1-D105-->L357-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_9 v__p4ltl_3_9 v__p4ltl_7_9 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  AuxVars[]  AssignedVars[] 4243#L357-1_accept_S3 
[2023-01-16 04:15:29,265 INFO  L754   eck$LassoCheckResult]: Loop: 4243#L357-1_accept_S3 [1544] L357-1_accept_S3-->L357_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3893#L357_accept_S3 [1391] L357_accept_S3-->L357_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3988#L357_accept_S3-D34 [1144] L357_accept_S3-D34-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3766#mainENTRY_accept_S3 [1460] mainENTRY_accept_S3-->mainENTRY_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4314#mainENTRY_accept_S3-D10 [1617] mainENTRY_accept_S3-D10-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4344#havocProcedureENTRY_accept_S3 [1564] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 4345#L211_accept_S3 [1618] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 4139#L212_accept_S3 [1252] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4140#L213_accept_S3 [1437] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4307#L214_accept_S3 [1455] L214_accept_S3-->L215_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4017#L215_accept_S3 [1166] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4018#L216_accept_S3 [1445] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4283#L217_accept_S3 [1398] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4284#L218_accept_S3 [1589] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 3945#L219_accept_S3 [1119] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 3946#L220_accept_S3 [1504] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4279#L221_accept_S3 [1396] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4184#L222_accept_S3 [1289] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4185#L223_accept_S3 [1319] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4222#L224_accept_S3 [1406] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4287#L225_accept_S3 [1584] L225_accept_S3-->L226_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3765#L226_accept_S3 [1042] L226_accept_S3-->L227_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 3767#L227_accept_S3 [1457] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4233#L228_accept_S3 [1338] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_2 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 4234#L229_accept_S3 [1372] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4264#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4146#L231_accept_S3 [1261] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4147#L232_accept_S3 [1472] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_28) (<= v_hdr.ethernet.etherType_28 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[] 3917#L233_accept_S3 [1108] L233_accept_S3-->L234_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 3918#L234_accept_S3 [1388] L234_accept_S3-->L235_accept_S3: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 4274#L235_accept_S3 [1410] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 4291#L236_accept_S3 [1553] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 4104#L237_accept_S3 [1227] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 3786#L238_accept_S3 [1049] L238_accept_S3-->L239_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 3787#L239_accept_S3 [1475] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 3890#L240_accept_S3 [1095] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 3891#L241_accept_S3 [1543] L241_accept_S3-->L242_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 4315#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (and (<= v_hdr.topology.mac_12 281474976710656) (<= 0 v_hdr.topology.mac_12))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 4246#L243_accept_S3 [1352] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 4247#L244_accept_S3 [1370] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 4262#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4128#L246_accept_S3 [1246] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4129#L247_accept_S3 [1568] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4041#L248_accept_S3 [1184] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 4003#L249_accept_S3 [1155] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 4004#L250_accept_S3 [1414] L250_accept_S3-->L251_accept_S3: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 4126#L251_accept_S3 [1244] L251_accept_S3-->L252_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 4127#L252_accept_S3 [1428] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4007#L253_accept_S3 [1159] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4008#L254_accept_S3 [1358] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 4252#L255_accept_S3 [1432] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 4303#L256_accept_S3 [1434] L256_accept_S3-->L257_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 3848#L257_accept_S3 [1077] L257_accept_S3-->L258_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 3849#L258_accept_S3 [1128] L258_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 3962#havocProcedureFINAL_accept_S3 [1171] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3852#havocProcedureEXIT_accept_S3 >[1799] havocProcedureEXIT_accept_S3-->L335-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3853#L335-D64 [1401] L335-D64-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3978#L335_accept_S3 [1139] L335_accept_S3-->L335_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3979#L335_accept_S3-D43 [1190] L335_accept_S3-D43-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3834#_parser_packetParserENTRY_accept_S3 [1280] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3833#_parser_packetParserENTRY_accept_S3-D58 [1070] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3835#startENTRY_accept_S3 [1498] startENTRY_accept_S3-->L429_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4074#L429_accept_S3 [1209] L429_accept_S3-->L429-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_37 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  AuxVars[]  AssignedVars[] 4075#L429-1_accept_S3 [1243] L429-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4125#startEXIT_accept_S3 >[1687] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4009#_parser_packetParserFINAL-D82 [1158] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4010#_parser_packetParserFINAL_accept_S3 [1521] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4271#_parser_packetParserEXIT_accept_S3 >[1677] _parser_packetParserEXIT_accept_S3-->L336-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4069#L336-D70 [1205] L336-D70-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4070#L336_accept_S3 [1395] L336_accept_S3-->L336_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4280#L336_accept_S3-D37 [1499] L336_accept_S3-D37-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4327#verifyChecksumFINAL_accept_S3 [1510] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4330#verifyChecksumEXIT_accept_S3 >[1640] verifyChecksumEXIT_accept_S3-->L337-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3969#L337-D73 [1133] L337-D73-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3876#L337_accept_S3 [1169] L337_accept_S3-->L337_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4025#L337_accept_S3-D4 [1567] L337_accept_S3-D4-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4288#ingressENTRY_accept_S3 [1409] ingressENTRY_accept_S3-->L277_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 4289#L277_accept_S3 [1412] L277_accept_S3-->L278_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 3963#L278_accept_S3 [1130] L278_accept_S3-->L278-2_accept_S3: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 3964#L278-2_accept_S3 [1174] L278-2_accept_S3-->L300_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {meta.accepted=v_meta.accepted_21}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[] 3858#L300_accept_S3 [1088] L300_accept_S3-->L300_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3877#L300_accept_S3-D49 [1199] L300_accept_S3-D49-->l2_c_l2_forwarding.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4066#l2_c_l2_forwarding.applyENTRY_accept_S3 [1547] l2_c_l2_forwarding.applyENTRY_accept_S3-->L328_accept_S3: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_18))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  AuxVars[]  AssignedVars[] 4112#L328_accept_S3 [1233] L328_accept_S3-->L328-1_accept_S3: Formula: (not (= v_l2_c_l2_forwarding.action_run_26 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[] 4056#L328-1_accept_S3 [1196] L328-1_accept_S3-->l2_c_l2_forwarding.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4021#l2_c_l2_forwarding.applyEXIT_accept_S3 >[1623] l2_c_l2_forwarding.applyEXIT_accept_S3-->L299-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4022#L299-D109 [1249] L299-D109-->L299_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4136#L299_accept_S3 [1086] L299_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4384#ingressEXIT_accept_S3 >[1769] ingressEXIT_accept_S3-->L338-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4300#L338-D121 [1490] L338-D121-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3900#L338_accept_S3 [1328] L338_accept_S3-->L338_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3899#L338_accept_S3-D13 [1099] L338_accept_S3-D13-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3901#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4319#egressEXIT_accept_S3 >[1749] egressEXIT_accept_S3-->L339-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3892#L339-D100 [1096] L339-D100-->L339_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3817#L339_accept_S3 [1541] L339_accept_S3-->L339_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4119#L339_accept_S3-D46 [1240] L339_accept_S3-D46-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3816#createChecksumFINAL_accept_S3 [1063] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3818#createChecksumEXIT_accept_S3 >[1651] createChecksumEXIT_accept_S3-->L340-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4161#L340-D85 [1578] L340-D85-->L340_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4286#L340_accept_S3 [1403] L340_accept_S3-->L341-1_accept_S3: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 3929#L341-1_accept_S3 [1610] L341-1_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 4237#L345_accept_S3 [1343] L345_accept_S3-->L346_accept_S3: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 4117#L346_accept_S3 [1239] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 4118#L347_accept_S3 [1357] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_28))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 4023#L348_accept_S3 [1168] L348_accept_S3-->L349_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 4024#L349_accept_S3 [1491] L349_accept_S3-->L350_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 4229#L350_accept_S3 [1331] L350_accept_S3-->L351_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_26))) (or (and .cse0 (not v__p4ltl_6_7)) (and v__p4ltl_6_7 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_6] 4180#L351_accept_S3 [1286] L351_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_41))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  AuxVars[]  AssignedVars[_p4ltl_7] 4015#mainFINAL_accept_S3 [1165] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4016#mainEXIT_accept_S3 >[1803] mainEXIT_accept_S3-->L357-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4242#L357-1-D103 [1349] L357-1-D103-->L357-1_accept_S3: Formula: (and v__p4ltl_7_12 v__p4ltl_6_12)  InVars {_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 4243#L357-1_accept_S3 
[2023-01-16 04:15:29,265 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:29,266 INFO  L85        PathProgramCache]: Analyzing trace with hash 728201853, now seen corresponding path program 1 times
[2023-01-16 04:15:29,266 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:29,266 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [193573950]
[2023-01-16 04:15:29,266 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:29,266 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:29,285 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,332 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:29,343 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,375 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:29,379 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,388 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:29,391 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,397 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:29,398 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,400 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:29,401 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,406 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:29,408 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,429 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 04:15:29,431 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,433 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 04:15:29,434 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,436 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 93
[2023-01-16 04:15:29,437 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,439 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 114
[2023-01-16 04:15:29,452 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,464 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:29,469 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,476 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:29,478 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,480 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:29,481 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,482 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:29,485 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,487 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:29,490 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,496 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 04:15:29,499 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,501 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 04:15:29,503 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,505 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 93
[2023-01-16 04:15:29,507 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:29,509 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:29,510 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:29,510 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [193573950]
[2023-01-16 04:15:29,510 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [193573950] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:29,510 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:29,510 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-01-16 04:15:29,511 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [340372389]
[2023-01-16 04:15:29,511 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:29,511 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:29,512 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:29,512 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-01-16 04:15:29,513 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=32, Invalid=58, Unknown=0, NotChecked=0, Total=90
[2023-01-16 04:15:29,513 INFO  L87              Difference]: Start difference. First operand 640 states and 683 transitions. cyclomatic complexity: 45 Second operand  has 10 states, 10 states have (on average 18.8) internal successors, (188), 4 states have internal predecessors, (188), 4 states have call successors, (19), 7 states have call predecessors, (19), 4 states have return successors, (18), 4 states have call predecessors, (18), 4 states have call successors, (18)
[2023-01-16 04:15:30,560 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:30,561 INFO  L93              Difference]: Finished difference Result 786 states and 841 transitions.
[2023-01-16 04:15:30,561 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. 
[2023-01-16 04:15:30,562 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 786 states and 841 transitions.
[2023-01-16 04:15:30,567 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 04:15:30,571 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 786 states to 786 states and 841 transitions.
[2023-01-16 04:15:30,571 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 522
[2023-01-16 04:15:30,572 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 522
[2023-01-16 04:15:30,572 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 786 states and 841 transitions.
[2023-01-16 04:15:30,573 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:30,573 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 786 states and 841 transitions.
[2023-01-16 04:15:30,574 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 786 states and 841 transitions.
[2023-01-16 04:15:30,585 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 786 to 697.
[2023-01-16 04:15:30,586 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 697 states, 537 states have (on average 1.080074487895717) internal successors, (580), 543 states have internal predecessors, (580), 73 states have call successors, (73), 73 states have call predecessors, (73), 87 states have return successors, (87), 81 states have call predecessors, (87), 72 states have call successors, (87)
[2023-01-16 04:15:30,588 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 697 states to 697 states and 740 transitions.
[2023-01-16 04:15:30,588 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 697 states and 740 transitions.
[2023-01-16 04:15:30,589 INFO  L399   stractBuchiCegarLoop]: Abstraction has 697 states and 740 transitions.
[2023-01-16 04:15:30,589 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-01-16 04:15:30,589 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 697 states and 740 transitions.
[2023-01-16 04:15:30,591 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:30,592 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:30,592 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:30,593 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:30,593 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:30,595 INFO  L752   eck$LassoCheckResult]: Stem: 5838#ULTIMATE.startENTRY_NONWA [1134] ULTIMATE.startENTRY_NONWA-->L357-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5839#L357-1_T0_init [1191] L357-1_T0_init-->L357_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5687#L357_T0_init [1530] L357_T0_init-->L357_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5686#L357_T0_init-D35 [1064] L357_T0_init-D35-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5644#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5807#mainENTRY_T0_init-D11 [1116] mainENTRY_T0_init-D11-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5808#havocProcedureENTRY_T0_init [1341] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 5946#L211_T0_init [1211] L211_T0_init-->L212_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 5947#L212_T0_init [1290] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6059#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6036#L214_T0_init [1274] L214_T0_init-->L215_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6037#L215_T0_init [1523] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 5888#L216_T0_init [1167] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5889#L217_T0_init [1471] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 6060#L218_T0_init [1291] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6061#L219_T0_init [1304] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6076#L220_T0_init [1614] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6086#L221_T0_init [1313] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5691#L222_T0_init [1066] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5663#L223_T0_init [1054] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5664#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5779#L225_T0_init [1103] L225_T0_init-->L226_T0_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5661#L226_T0_init [1053] L226_T0_init-->L227_T0_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 5662#L227_T0_init [1385] L227_T0_init-->L228_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5905#L228_T0_init [1181] L228_T0_init-->L229_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 5906#L229_T0_init [1440] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 5654#L230_T0_init [1050] L230_T0_init-->L231_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 5655#L231_T0_init [1080] L231_T0_init-->L232_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 5721#L232_T0_init [1137] L232_T0_init-->L233_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 5843#L233_T0_init [1566] L233_T0_init-->L234_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 5780#L234_T0_init [1104] L234_T0_init-->L235_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 5752#L235_T0_init [1092] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 5753#L236_T0_init [1542] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_9) (<= v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 6048#L237_T0_init [1281] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 5919#L238_T0_init [1193] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 5920#L239_T0_init [1452] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 6012#L240_T0_init [1255] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 5703#L241_T0_init [1072] L241_T0_init-->L242_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 5704#L242_T0_init [1527] L242_T0_init-->L243_T0_init: Formula: (and (<= v_hdr.topology.mac_14 281474976710656) (<= 0 v_hdr.topology.mac_14))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 6221#L243_T0_init [1570] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 6129#L244_T0_init [1355] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 6130#L245_T0_init [1536] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 6127#L246_T0_init [1353] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 5898#L247_T0_init [1177] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 5899#L248_T0_init [1496] L248_T0_init-->L249_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 6210#L249_T0_init [1602] L249_T0_init-->L250_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 5986#L250_T0_init [1238] L250_T0_init-->L251_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 5987#L251_T0_init [1366] L251_T0_init-->L252_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 6084#L252_T0_init [1311] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 6085#L253_T0_init [1344] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 6049#L254_T0_init [1283] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 5643#L255_T0_init [1048] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 5645#L256_T0_init [1288] L256_T0_init-->L257_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 5849#L257_T0_init [1140] L257_T0_init-->L258_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 5850#L258_T0_init [1582] L258_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 6222#havocProcedureFINAL_T0_init [1528] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5953#havocProcedureEXIT_T0_init >[1757] havocProcedureEXIT_T0_init-->L335-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5954#L335-D65 [1480] L335-D65-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5763#L335_T0_init [1179] L335_T0_init-->L335_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5851#L335_T0_init-D44 [1142] L335_T0_init-D44-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5835#_parser_packetParserENTRY_T0_init [1132] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5836#_parser_packetParserENTRY_T0_init-D59 [1514] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5993#startENTRY_T0_init [1242] startENTRY_T0_init-->L429_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5994#L429_T0_init [1599] L429_T0_init-->L429-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_39 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  AuxVars[]  AssignedVars[] 6235#L429-1_T0_init [1309] L429-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6260#startEXIT_T0_init >[1695] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6259#_parser_packetParserFINAL-D83 [1256] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6258#_parser_packetParserFINAL_T0_init [1098] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6256#_parser_packetParserEXIT_T0_init >[1708] _parser_packetParserEXIT_T0_init-->L336-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6255#L336-D71 [1363] L336-D71-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6253#L336_T0_init [1082] L336_T0_init-->L336_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6254#L336_T0_init-D38 [1160] L336_T0_init-D38-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6257#verifyChecksumFINAL_T0_init [1114] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6252#verifyChecksumEXIT_T0_init >[1804] verifyChecksumEXIT_T0_init-->L337-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6251#L337-D74 [1533] L337-D74-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5622#L337_T0_init [1275] L337_T0_init-->L337_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6250#L337_T0_init-D5 [1247] L337_T0_init-D5-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6249#ingressENTRY_T0_init [1094] ingressENTRY_T0_init-->L277_T0_init: Formula: (not (= v_hdr.ethernet.etherType_25 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 5902#L277_T0_init [1180] L277_T0_init-->L278_T0_init: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 5903#L278_T0_init [1535] L278_T0_init-->L278-2_T0_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_27))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 5698#L278-2_T0_init [1068] L278-2_T0_init-->L300_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 5699#L300_T0_init [1585] L300_T0_init-->L300_T0_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6198#L300_T0_init-D50 [1468] L300_T0_init-D50-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6199#l2_c_l2_forwarding.applyENTRY_T0_init [1620] l2_c_l2_forwarding.applyENTRY_T0_init-->L328_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 6151#L328_T0_init [1387] L328_T0_init-->L328-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 6098#L328-1_T0_init [1441] L328-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6171#l2_c_l2_forwarding.applyEXIT_T0_init >[1760] l2_c_l2_forwarding.applyEXIT_T0_init-->L299-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5972#L299-D110 [1225] L299-D110-->L299_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5948#L299_T0_init [1212] L299_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5949#ingressEXIT_T0_init >[1754] ingressEXIT_T0_init-->L338-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6187#L338-D122 [1436] L338-D122-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5647#L338_T0_init [1135] L338_T0_init-->L338_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5840#L338_T0_init-D14 [1051] L338_T0_init-D14-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6301#egressFINAL_T0_init [1394] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5646#egressEXIT_T0_init >[1744] egressEXIT_T0_init-->L339-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5648#L339-D101 [1367] L339-D101-->L339_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5792#L339_T0_init [1612] L339_T0_init-->L339_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6016#L339_T0_init-D47 [1260] L339_T0_init-D47-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6017#createChecksumFINAL_T0_init [1230] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5791#createChecksumEXIT_T0_init >[1777] createChecksumEXIT_T0_init-->L340-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5793#L340-D86 [1318] L340-D86-->L340_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5968#L340_T0_init [1223] L340_T0_init-->L342_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 5969#L342_T0_init [1253] L342_T0_init-->L341-1_T0_init: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 6009#L341-1_T0_init [1407] L341-1_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 5860#L345_T0_init [1148] L345_T0_init-->L346_T0_init: Formula: (= v__p4ltl_2_9 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_9, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 5861#L346_T0_init [1149] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_12 v_meta.period_32))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_12, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_12, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 5862#L347_T0_init [1415] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_3] 6172#L348_T0_init [1537] L348_T0_init-->L349_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_4_6 .cse0) (and (not .cse0) (not v__p4ltl_4_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 6214#L349_T0_init [1507] L349_T0_init-->L350_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 6204#L350_T0_init [1486] L350_T0_init-->L351_T0_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_6] 6205#L351_T0_init [1561] L351_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_40))) (or (and v__p4ltl_7_6 .cse0) (and (not v__p4ltl_7_6) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[_p4ltl_7] 6078#mainFINAL_T0_init [1307] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6079#mainEXIT_T0_init >[1737] mainEXIT_T0_init-->L357-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5931#L357-1-D104 [1201] L357-1-D104-->L357-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 5932#L357-1_accept_S2 [1600] L357-1_accept_S2-->L357_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5625#L357_accept_S2 [1266] L357_accept_S2-->L357_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6024#L357_accept_S2-D36 [1422] L357_accept_S2-D36-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5617#mainENTRY_accept_S2 [1055] mainENTRY_accept_S2-->mainENTRY_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5616#mainENTRY_accept_S2-D12 [1037] mainENTRY_accept_S2-D12-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5618#havocProcedureENTRY_accept_S2 [1411] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 6168#L211_accept_S2 [1587] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 5984#L212_accept_S2 [1235] L212_accept_S2-->L213_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5985#L213_accept_S2 [1446] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 5900#L214_accept_S2 [1178] L214_accept_S2-->L215_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 5901#L215_accept_S2 [1554] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6062#L216_accept_S2 [1292] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6063#L217_accept_S2 [1489] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 6160#L218_accept_S2 [1397] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6161#L219_accept_S2 [1613] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6035#L220_accept_S2 [1272] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5957#L221_accept_S2 [1217] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5826#L222_accept_S2 [1126] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5827#L223_accept_S2 [1607] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5977#L224_accept_S2 [1229] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5828#L225_accept_S2 [1127] L225_accept_S2-->L226_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5829#L226_accept_S2 [1462] L226_accept_S2-->L227_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 5784#L227_accept_S2 [1107] L227_accept_S2-->L228_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5619#L228_accept_S2 [1038] L228_accept_S2-->L229_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ethernet_3 false))  InVars {emit=v_emit_20, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_19, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 5620#L229_accept_S2 [1060] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 5674#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 6064#L231_accept_S2 [1293] L231_accept_S2-->L232_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 5771#L232_accept_S2 [1101] L232_accept_S2-->L233_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 5772#L233_accept_S2 [1378] L233_accept_S2-->L234_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 5895#L234_accept_S2 [1170] L234_accept_S2-->L235_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.topology_4 false))  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 5865#L235_accept_S2 [1152] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 5866#L236_accept_S2 [1588] L236_accept_S2-->L237_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 5911#L237_accept_S2 [1186] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 5858#L238_accept_S2 [1147] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 5859#L239_accept_S2 [1347] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 6119#L240_accept_S2 [1348] L240_accept_S2-->L241_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 6120#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 6032#L242_accept_S2 [1271] L242_accept_S2-->L243_accept_S2: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 6027#L243_accept_S2 [1268] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 6028#L244_accept_S2 [1374] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 6144#L245_accept_S2 [1416] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 6117#L246_accept_S2 [1346] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 6118#L247_accept_S2 [1492] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 6040#L248_accept_S2 [1278] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 6041#L249_accept_S2 [1621] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 6216#L250_accept_S2 [1512] L250_accept_S2-->L251_accept_S2: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 5991#L251_accept_S2 [1241] L251_accept_S2-->L252_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 5992#L252_accept_S2 [1359] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 6132#L253_accept_S2 [1420] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 6065#L254_accept_S2 [1296] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 6066#L255_accept_S2 [1310] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 6083#L256_accept_S2 [1511] L256_accept_S2-->L257_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 6201#L257_accept_S2 [1479] L257_accept_S2-->L258_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 6156#L258_accept_S2 [1392] L258_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 6145#havocProcedureFINAL_accept_S2 [1379] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6087#havocProcedureEXIT_accept_S2 >[1639] havocProcedureEXIT_accept_S2-->L335-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6088#L335-D66 [1447] L335-D66-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5633#L335_accept_S2 [1043] L335_accept_S2-->L335_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5634#L335_accept_S2-D45 [1538] L335_accept_S2-D45-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5672#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6207#_parser_packetParserENTRY_accept_S2-D60 [1500] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5671#startENTRY_accept_S2 [1059] startENTRY_accept_S2-->L429_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5673#L429_accept_S2 [1540] L429_accept_S2-->L429-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_35 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[] 6227#L429-1_accept_S2 [1073] L429-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6248#startEXIT_accept_S2 >[1723] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6247#_parser_packetParserFINAL-D84 [1483] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6246#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6244#_parser_packetParserEXIT_accept_S2 >[1718] _parser_packetParserEXIT_accept_S2-->L336-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6243#L336-D72 [1520] L336-D72-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6241#L336_accept_S2 [1429] L336_accept_S2-->L336_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6242#L336_accept_S2-D39 [1565] L336_accept_S2-D39-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6245#verifyChecksumFINAL_accept_S2 [1138] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6240#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L337-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6239#L337-D75 [1604] L337-D75-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5612#L337_accept_S2 [1513] L337_accept_S2-->L337_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6238#L337_accept_S2-D6 [1111] L337_accept_S2-D6-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6237#ingressENTRY_accept_S2 [1384] ingressENTRY_accept_S2-->L277_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 6225#L277_accept_S2 [1532] L277_accept_S2-->L278_accept_S2: Formula: (= v_meta.accepted_23 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 6226#L278_accept_S2 [1609] L278_accept_S2-->L278-2_accept_S2: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 5635#L278-2_accept_S2 [1044] L278-2_accept_S2-->L300_accept_S2: Formula: (= v_meta.accepted_19 1)  InVars {meta.accepted=v_meta.accepted_19}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[] 5636#L300_accept_S2 [1162] L300_accept_S2-->L300_accept_S2-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5881#L300_accept_S2-D51 [1210] L300_accept_S2-D51-->l2_c_l2_forwarding.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5943#l2_c_l2_forwarding.applyENTRY_accept_S2 [1427] l2_c_l2_forwarding.applyENTRY_accept_S2-->L328_accept_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_20))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  AuxVars[]  AssignedVars[] 6110#L328_accept_S2 [1335] L328_accept_S2-->L328-1_accept_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 5670#L328-1_accept_S2 [1404] L328-1_accept_S2-->l2_c_l2_forwarding.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6150#l2_c_l2_forwarding.applyEXIT_accept_S2 >[1725] l2_c_l2_forwarding.applyEXIT_accept_S2-->L299-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6148#L299-D111 [1382] L299-D111-->L299_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6100#L299_accept_S2 [1327] L299_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6101#ingressEXIT_accept_S2 >[1770] ingressEXIT_accept_S2-->L338-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6230#L338-D123 [1557] L338-D123-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5650#L338_accept_S2 [1461] L338_accept_S2-->L338_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6195#L338_accept_S2-D15 [1047] L338_accept_S2-D15-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6295#egressFINAL_accept_S2 [1206] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5649#egressEXIT_accept_S2 >[1729] egressEXIT_accept_S2-->L339-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5651#L339-D102 [1330] L339-D102-->L339_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6045#L339_accept_S2 [1413] L339_accept_S2-->L339_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6089#L339_accept_S2-D48 [1314] L339_accept_S2-D48-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6044#createChecksumFINAL_accept_S2 [1279] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6046#createChecksumEXIT_accept_S2 >[1715] createChecksumEXIT_accept_S2-->L340-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6074#L340-D87 [1301] L340-D87-->L340_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6075#L340_accept_S2 [1321] L340_accept_S2-->L342_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 6096#L342_accept_S2 [1476] L342_accept_S2-->L341-1_accept_S2: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 5852#L341-1_accept_S2 [1143] L341-1_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 5853#L345_accept_S2 [1339] L345_accept_S2-->L346_accept_S2: Formula: (= v__p4ltl_2_10 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_10, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 6114#L346_accept_S2 [1548] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_7 v_meta.period_30))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_7, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 5770#L347_accept_S2 [1100] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_29))) (or (and .cse0 v__p4ltl_3_7) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_29}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_29, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_3] 5624#L348_accept_S2 [1041] L348_accept_S2-->L349_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 5626#L349_accept_S2 [1484] L349_accept_S2-->L350_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 6203#L350_accept_S2 [1559] L350_accept_S2-->L351_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_27))) (or (and (not v__p4ltl_6_8) .cse0) (and v__p4ltl_6_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_27}  OutVars{meta.secondary=v_meta.secondary_27, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 6231#L351_accept_S2 [1605] L351_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_42))) (or (and (not v__p4ltl_7_8) (not .cse0)) (and v__p4ltl_7_8 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[_p4ltl_7] 5966#mainFINAL_accept_S2 [1221] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5967#mainEXIT_accept_S2 >[1745] mainEXIT_accept_S2-->L357-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6217#L357-1-D105 [1616] L357-1-D105-->L357-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_9 v__p4ltl_3_9 v__p4ltl_7_9 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  AuxVars[]  AssignedVars[] 6122#L357-1_accept_S3 
[2023-01-16 04:15:30,596 INFO  L754   eck$LassoCheckResult]: Loop: 6122#L357-1_accept_S3 [1544] L357-1_accept_S3-->L357_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5760#L357_accept_S3 [1391] L357_accept_S3-->L357_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5857#L357_accept_S3-D34 [1144] L357_accept_S3-D34-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5631#mainENTRY_accept_S3 [1460] mainENTRY_accept_S3-->mainENTRY_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6196#mainENTRY_accept_S3-D10 [1617] mainENTRY_accept_S3-D10-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6233#havocProcedureENTRY_accept_S3 [1564] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 6234#L211_accept_S3 [1618] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 6010#L212_accept_S3 [1252] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6011#L213_accept_S3 [1437] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6188#L214_accept_S3 [1455] L214_accept_S3-->L215_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 5886#L215_accept_S3 [1166] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 5887#L216_accept_S3 [1445] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6162#L217_accept_S3 [1398] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 6163#L218_accept_S3 [1589] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5813#L219_accept_S3 [1119] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 5814#L220_accept_S3 [1504] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6158#L221_accept_S3 [1396] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6057#L222_accept_S3 [1289] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 6058#L223_accept_S3 [1319] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 6097#L224_accept_S3 [1406] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6166#L225_accept_S3 [1584] L225_accept_S3-->L226_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5630#L226_accept_S3 [1042] L226_accept_S3-->L227_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 5632#L227_accept_S3 [1457] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6112#L228_accept_S3 [1338] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_2 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 6113#L229_accept_S3 [1372] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 6143#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 6018#L231_accept_S3 [1261] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 6019#L232_accept_S3 [1472] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_28) (<= v_hdr.ethernet.etherType_28 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[] 5785#L233_accept_S3 [1108] L233_accept_S3-->L234_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 5786#L234_accept_S3 [1388] L234_accept_S3-->L235_accept_S3: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 6152#L235_accept_S3 [1410] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 6169#L236_accept_S3 [1553] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 5973#L237_accept_S3 [1227] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 5652#L238_accept_S3 [1049] L238_accept_S3-->L239_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 5653#L239_accept_S3 [1475] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 5757#L240_accept_S3 [1095] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 5758#L241_accept_S3 [1543] L241_accept_S3-->L242_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 6197#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (and (<= v_hdr.topology.mac_12 281474976710656) (<= 0 v_hdr.topology.mac_12))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 6125#L243_accept_S3 [1352] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 6126#L244_accept_S3 [1370] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 6141#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 5999#L246_accept_S3 [1246] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 6000#L247_accept_S3 [1568] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 5910#L248_accept_S3 [1184] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 5872#L249_accept_S3 [1155] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 5873#L250_accept_S3 [1414] L250_accept_S3-->L251_accept_S3: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 5997#L251_accept_S3 [1244] L251_accept_S3-->L252_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 5998#L252_accept_S3 [1428] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 5876#L253_accept_S3 [1159] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 5877#L254_accept_S3 [1358] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 6131#L255_accept_S3 [1432] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 6183#L256_accept_S3 [1434] L256_accept_S3-->L257_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 5715#L257_accept_S3 [1077] L257_accept_S3-->L258_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 5716#L258_accept_S3 [1128] L258_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 5830#havocProcedureFINAL_accept_S3 [1171] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5719#havocProcedureEXIT_accept_S3 >[1799] havocProcedureEXIT_accept_S3-->L335-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5720#L335-D64 [1401] L335-D64-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5847#L335_accept_S3 [1139] L335_accept_S3-->L335_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5848#L335_accept_S3-D43 [1190] L335_accept_S3-D43-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5701#_parser_packetParserENTRY_accept_S3 [1280] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5700#_parser_packetParserENTRY_accept_S3-D58 [1070] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5702#startENTRY_accept_S3 [1498] startENTRY_accept_S3-->L429_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5944#L429_accept_S3 [1209] L429_accept_S3-->L429-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_37 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  AuxVars[]  AssignedVars[] 5945#L429-1_accept_S3 [1243] L429-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6272#startEXIT_accept_S3 >[1687] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6271#_parser_packetParserFINAL-D82 [1158] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6270#_parser_packetParserFINAL_accept_S3 [1521] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6268#_parser_packetParserEXIT_accept_S3 >[1677] _parser_packetParserEXIT_accept_S3-->L336-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6267#L336-D70 [1205] L336-D70-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6265#L336_accept_S3 [1395] L336_accept_S3-->L336_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6266#L336_accept_S3-D37 [1499] L336_accept_S3-D37-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6269#verifyChecksumFINAL_accept_S3 [1510] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6264#verifyChecksumEXIT_accept_S3 >[1640] verifyChecksumEXIT_accept_S3-->L337-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6263#L337-D73 [1133] L337-D73-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5737#L337_accept_S3 [1169] L337_accept_S3-->L337_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6262#L337_accept_S3-D4 [1567] L337_accept_S3-D4-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6261#ingressENTRY_accept_S3 [1409] ingressENTRY_accept_S3-->L277_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 6170#L277_accept_S3 [1412] L277_accept_S3-->L278_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 5831#L278_accept_S3 [1130] L278_accept_S3-->L278-2_accept_S3: Formula: (not (= 56577 v_hdr.ethernet.etherType_23))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 5832#L278-2_accept_S3 [1174] L278-2_accept_S3-->L300_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {meta.accepted=v_meta.accepted_21}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[] 5725#L300_accept_S3 [1088] L300_accept_S3-->L300_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5744#L300_accept_S3-D49 [1199] L300_accept_S3-D49-->l2_c_l2_forwarding.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5935#l2_c_l2_forwarding.applyENTRY_accept_S3 [1547] l2_c_l2_forwarding.applyENTRY_accept_S3-->L328_accept_S3: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_18))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  AuxVars[]  AssignedVars[] 5983#L328_accept_S3 [1233] L328_accept_S3-->L328-1_accept_S3: Formula: (not (= v_l2_c_l2_forwarding.action_run_26 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[] 5925#L328-1_accept_S3 [1196] L328-1_accept_S3-->l2_c_l2_forwarding.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5890#l2_c_l2_forwarding.applyEXIT_accept_S3 >[1623] l2_c_l2_forwarding.applyEXIT_accept_S3-->L299-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5891#L299-D109 [1249] L299-D109-->L299_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5736#L299_accept_S3 [1086] L299_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5738#ingressEXIT_accept_S3 >[1769] ingressEXIT_accept_S3-->L338-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6180#L338-D121 [1490] L338-D121-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6106#L338_accept_S3 [1328] L338_accept_S3-->L338_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6107#L338_accept_S3-D13 [1099] L338_accept_S3-D13-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6278#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6219#egressEXIT_accept_S3 >[1749] egressEXIT_accept_S3-->L339-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5759#L339-D100 [1096] L339-D100-->L339_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5761#L339_accept_S3 [1541] L339_accept_S3-->L339_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6228#L339_accept_S3-D46 [1240] L339_accept_S3-D46-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6276#createChecksumFINAL_accept_S3 [1063] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6033#createChecksumEXIT_accept_S3 >[1651] createChecksumEXIT_accept_S3-->L340-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6034#L340-D85 [1578] L340-D85-->L340_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6165#L340_accept_S3 [1402] L340_accept_S3-->L342_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 5796#L342_accept_S3 [1112] L342_accept_S3-->L341-1_accept_S3: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 5797#L341-1_accept_S3 [1610] L341-1_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 6116#L345_accept_S3 [1343] L345_accept_S3-->L346_accept_S3: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 5988#L346_accept_S3 [1239] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 5989#L347_accept_S3 [1357] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_28))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 5892#L348_accept_S3 [1168] L348_accept_S3-->L349_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 5893#L349_accept_S3 [1491] L349_accept_S3-->L350_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 6108#L350_accept_S3 [1331] L350_accept_S3-->L351_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_26))) (or (and .cse0 (not v__p4ltl_6_7)) (and v__p4ltl_6_7 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_6] 6053#L351_accept_S3 [1286] L351_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_41))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  AuxVars[]  AssignedVars[_p4ltl_7] 5884#mainFINAL_accept_S3 [1165] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5885#mainEXIT_accept_S3 >[1803] mainEXIT_accept_S3-->L357-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6121#L357-1-D103 [1349] L357-1-D103-->L357-1_accept_S3: Formula: (and v__p4ltl_7_12 v__p4ltl_6_12)  InVars {_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 6122#L357-1_accept_S3 
[2023-01-16 04:15:30,597 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:30,597 INFO  L85        PathProgramCache]: Analyzing trace with hash -1256662158, now seen corresponding path program 1 times
[2023-01-16 04:15:30,598 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:30,598 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [530779891]
[2023-01-16 04:15:30,598 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:30,599 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:30,613 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,643 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:30,652 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,682 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:30,685 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,691 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:30,692 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,695 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:30,696 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,698 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:30,698 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,706 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:30,708 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,715 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 04:15:30,716 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,717 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 04:15:30,720 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,721 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 93
[2023-01-16 04:15:30,722 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,724 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 115
[2023-01-16 04:15:30,732 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,743 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:30,746 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,749 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:30,751 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,752 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:30,752 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,753 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:30,754 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,755 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:30,756 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,757 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-01-16 04:15:30,758 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,759 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 88
[2023-01-16 04:15:30,760 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,761 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 93
[2023-01-16 04:15:30,762 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:30,764 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:30,766 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:30,766 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [530779891]
[2023-01-16 04:15:30,766 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [530779891] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:30,766 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:30,767 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-01-16 04:15:30,767 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [2026355138]
[2023-01-16 04:15:30,767 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:30,767 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:30,768 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:30,768 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-01-16 04:15:30,768 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=27, Invalid=63, Unknown=0, NotChecked=0, Total=90
[2023-01-16 04:15:30,769 INFO  L87              Difference]: Start difference. First operand 697 states and 740 transitions. cyclomatic complexity: 45 Second operand  has 10 states, 10 states have (on average 19.0) internal successors, (190), 4 states have internal predecessors, (190), 3 states have call successors, (19), 7 states have call predecessors, (19), 3 states have return successors, (18), 4 states have call predecessors, (18), 3 states have call successors, (18)
[2023-01-16 04:15:31,779 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:31,779 INFO  L93              Difference]: Finished difference Result 933 states and 984 transitions.
[2023-01-16 04:15:31,779 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. 
[2023-01-16 04:15:31,780 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 933 states and 984 transitions.
[2023-01-16 04:15:31,784 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:31,787 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 933 states to 618 states and 653 transitions.
[2023-01-16 04:15:31,787 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 410
[2023-01-16 04:15:31,787 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 410
[2023-01-16 04:15:31,787 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 618 states and 653 transitions.
[2023-01-16 04:15:31,788 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:31,788 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 618 states and 653 transitions.
[2023-01-16 04:15:31,789 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 618 states and 653 transitions.
[2023-01-16 04:15:31,794 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 618 to 589.
[2023-01-16 04:15:31,795 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 589 states, 462 states have (on average 1.0735930735930737) internal successors, (496), 462 states have internal predecessors, (496), 61 states have call successors, (61), 61 states have call predecessors, (61), 66 states have return successors, (66), 66 states have call predecessors, (66), 60 states have call successors, (66)
[2023-01-16 04:15:31,796 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 589 states to 589 states and 623 transitions.
[2023-01-16 04:15:31,796 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 589 states and 623 transitions.
[2023-01-16 04:15:31,797 INFO  L399   stractBuchiCegarLoop]: Abstraction has 589 states and 623 transitions.
[2023-01-16 04:15:31,797 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-01-16 04:15:31,797 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 589 states and 623 transitions.
[2023-01-16 04:15:31,799 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:31,799 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:31,799 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:31,801 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:31,801 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:31,803 INFO  L752   eck$LassoCheckResult]: Stem: 7885#ULTIMATE.startENTRY_NONWA [1134] ULTIMATE.startENTRY_NONWA-->L357-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7886#L357-1_T0_init [1191] L357-1_T0_init-->L357_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7755#L357_T0_init [1530] L357_T0_init-->L357_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7754#L357_T0_init-D35 [1064] L357_T0_init-D35-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7714#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7859#mainENTRY_T0_init-D11 [1116] mainENTRY_T0_init-D11-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7860#havocProcedureENTRY_T0_init [1341] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 7981#L211_T0_init [1211] L211_T0_init-->L212_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 7982#L212_T0_init [1290] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8080#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8058#L214_T0_init [1274] L214_T0_init-->L215_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8059#L215_T0_init [1523] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 7932#L216_T0_init [1167] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 7933#L217_T0_init [1471] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8081#L218_T0_init [1291] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8082#L219_T0_init [1304] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8095#L220_T0_init [1614] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8105#L221_T0_init [1313] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 7756#L222_T0_init [1066] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 7731#L223_T0_init [1054] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 7732#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 7831#L225_T0_init [1103] L225_T0_init-->L226_T0_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 7729#L226_T0_init [1053] L226_T0_init-->L227_T0_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 7730#L227_T0_init [1385] L227_T0_init-->L228_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7948#L228_T0_init [1181] L228_T0_init-->L229_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 7949#L229_T0_init [1440] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 7723#L230_T0_init [1050] L230_T0_init-->L231_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 7724#L231_T0_init [1080] L231_T0_init-->L232_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 7780#L232_T0_init [1137] L232_T0_init-->L233_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 7887#L233_T0_init [1566] L233_T0_init-->L234_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 7832#L234_T0_init [1104] L234_T0_init-->L235_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 7808#L235_T0_init [1092] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 7809#L236_T0_init [1542] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_9) (<= v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 8069#L237_T0_init [1281] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 7960#L238_T0_init [1193] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 7961#L239_T0_init [1452] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 8042#L240_T0_init [1255] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 7770#L241_T0_init [1072] L241_T0_init-->L242_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 7771#L242_T0_init [1527] L242_T0_init-->L243_T0_init: Formula: (and (<= v_hdr.topology.mac_14 281474976710656) (<= 0 v_hdr.topology.mac_14))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 8215#L243_T0_init [1570] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 8135#L244_T0_init [1355] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 8136#L245_T0_init [1536] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 8134#L246_T0_init [1353] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 7942#L247_T0_init [1177] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 7943#L248_T0_init [1496] L248_T0_init-->L249_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 8206#L249_T0_init [1602] L249_T0_init-->L250_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 8018#L250_T0_init [1238] L250_T0_init-->L251_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 8019#L251_T0_init [1366] L251_T0_init-->L252_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 8103#L252_T0_init [1311] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 8104#L253_T0_init [1344] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 8071#L254_T0_init [1283] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 7713#L255_T0_init [1048] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 7715#L256_T0_init [1288] L256_T0_init-->L257_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 7893#L257_T0_init [1140] L257_T0_init-->L258_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 7894#L258_T0_init [1582] L258_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 8216#havocProcedureFINAL_T0_init [1528] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7987#havocProcedureEXIT_T0_init >[1757] havocProcedureEXIT_T0_init-->L335-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7988#L335-D65 [1480] L335-D65-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7817#L335_T0_init [1179] L335_T0_init-->L335_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7897#L335_T0_init-D44 [1142] L335_T0_init-D44-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7882#_parser_packetParserENTRY_T0_init [1132] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7883#_parser_packetParserENTRY_T0_init-D59 [1514] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8025#startENTRY_T0_init [1242] startENTRY_T0_init-->L429_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8026#L429_T0_init [1599] L429_T0_init-->L429-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_39 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  AuxVars[]  AssignedVars[] 8100#L429-1_T0_init [1309] L429-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8034#startEXIT_T0_init >[1695] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8035#_parser_packetParserFINAL-D83 [1256] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7816#_parser_packetParserFINAL_T0_init [1098] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7818#_parser_packetParserEXIT_T0_init >[1708] _parser_packetParserEXIT_T0_init-->L336-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8101#L336-D71 [1363] L336-D71-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7784#L336_T0_init [1082] L336_T0_init-->L336_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7785#L336_T0_init-D38 [1160] L336_T0_init-D38-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7854#verifyChecksumFINAL_T0_init [1114] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7855#verifyChecksumEXIT_T0_init >[1804] verifyChecksumEXIT_T0_init-->L337-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7862#L337-D74 [1533] L337-D74-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7694#L337_T0_init [1275] L337_T0_init-->L337_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8036#L337_T0_init-D5 [1247] L337_T0_init-D5-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7810#ingressENTRY_T0_init [1094] ingressENTRY_T0_init-->L277_T0_init: Formula: (not (= v_hdr.ethernet.etherType_25 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 7811#L277_T0_init [1180] L277_T0_init-->L278_T0_init: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 7946#L278_T0_init [1534] L278_T0_init-->L279_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 7805#L279_T0_init [1576] L279_T0_init-->L279_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7951#L279_T0_init-D23 [1182] L279_T0_init-D23-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7952#protect_c_period.applyENTRY_T0_init [1377] protect_c_period.applyENTRY_T0_init-->L385_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 8109#L385_T0_init [1316] L385_T0_init-->L385-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 8010#L385-1_T0_init [1228] L385-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7865#protect_c_period.applyEXIT_T0_init >[1691] protect_c_period.applyEXIT_T0_init-->L279-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7804#L279-1-D116 [1089] L279-1-D116-->L279-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7734#L279-1_T0_init [1458] L279-1_T0_init-->L279-1_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8140#L279-1_T0_init-D2 [1362] L279-1_T0_init-D2-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8141#protect_c_port_config.applyENTRY_T0_init [1573] protect_c_port_config.applyENTRY_T0_init-->L397_T0_init: Formula: (not (= v_protect_c_port_config.action_run_24 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 7733#L397_T0_init [1057] L397_T0_init-->L397-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 7736#L397-1_T0_init [1154] L397-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7795#protect_c_port_config.applyEXIT_T0_init >[1786] protect_c_port_config.applyEXIT_T0_init-->L280-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7796#L280-D68 [1497] L280-D68-->L280_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8054#L280_T0_init [1270] L280_T0_init-->L282_T0_init: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 8048#L282_T0_init [1265] L282_T0_init-->L283_T0_init: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 8049#L283_T0_init [1595] L283_T0_init-->L289_T0_init: Formula: (not (= v_meta.primary_21 v_standard_metadata.ingress_port_37))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_37, meta.primary=v_meta.primary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_37, meta.primary=v_meta.primary_21}  AuxVars[]  AssignedVars[] 7926#L289_T0_init [1164] L289_T0_init-->L289-1_T0_init: Formula: (not (= v_standard_metadata.ingress_port_23 v_meta.secondary_17))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.secondary=v_meta.secondary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_23, meta.secondary=v_meta.secondary_17}  AuxVars[]  AssignedVars[] 7725#L289-1_T0_init [1052] L289-1_T0_init-->L278-2_T0_init: Formula: (= v_protect_c_accepted_11 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_11}  OutVars{protect_c_accepted=v_protect_c_accepted_11, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 7726#L278-2_T0_init [1069] L278-2_T0_init-->L299_T0_init: Formula: (not (= v_meta.accepted_18 1))  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 7764#L299_T0_init [1212] L299_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7983#ingressEXIT_T0_init >[1754] ingressEXIT_T0_init-->L338-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8187#L338-D122 [1436] L338-D122-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7717#L338_T0_init [1135] L338_T0_init-->L338_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7727#L338_T0_init-D14 [1051] L338_T0_init-D14-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7728#egressFINAL_T0_init [1394] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7716#egressEXIT_T0_init >[1744] egressEXIT_T0_init-->L339-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7718#L339-D101 [1367] L339-D101-->L339_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7844#L339_T0_init [1612] L339_T0_init-->L339_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8043#L339_T0_init-D47 [1260] L339_T0_init-D47-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8012#createChecksumFINAL_T0_init [1230] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7843#createChecksumEXIT_T0_init >[1777] createChecksumEXIT_T0_init-->L340-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7845#L340-D86 [1318] L340-D86-->L340_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8004#L340_T0_init [1223] L340_T0_init-->L342_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 8005#L342_T0_init [1253] L342_T0_init-->L341-1_T0_init: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 8041#L341-1_T0_init [1407] L341-1_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 7904#L345_T0_init [1148] L345_T0_init-->L346_T0_init: Formula: (= v__p4ltl_2_9 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_9, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 7905#L346_T0_init [1149] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_12 v_meta.period_32))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_12, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_12, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 7906#L347_T0_init [1415] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_3] 8175#L348_T0_init [1537] L348_T0_init-->L349_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_4_6 .cse0) (and (not .cse0) (not v__p4ltl_4_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 8209#L349_T0_init [1507] L349_T0_init-->L350_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 8201#L350_T0_init [1486] L350_T0_init-->L351_T0_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_6] 8202#L351_T0_init [1561] L351_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_40))) (or (and v__p4ltl_7_6 .cse0) (and (not v__p4ltl_7_6) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[_p4ltl_7] 8097#mainFINAL_T0_init [1307] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8098#mainEXIT_T0_init >[1737] mainEXIT_T0_init-->L357-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7971#L357-1-D104 [1201] L357-1-D104-->L357-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 7972#L357-1_accept_S2 [1600] L357-1_accept_S2-->L357_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7697#L357_accept_S2 [1266] L357_accept_S2-->L357_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8050#L357_accept_S2-D36 [1422] L357_accept_S2-D36-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7689#mainENTRY_accept_S2 [1055] mainENTRY_accept_S2-->mainENTRY_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7688#mainENTRY_accept_S2-D12 [1037] mainENTRY_accept_S2-D12-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7690#havocProcedureENTRY_accept_S2 [1411] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 8173#L211_accept_S2 [1587] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 8016#L212_accept_S2 [1235] L212_accept_S2-->L213_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8017#L213_accept_S2 [1446] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 7944#L214_accept_S2 [1178] L214_accept_S2-->L215_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 7945#L215_accept_S2 [1554] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8083#L216_accept_S2 [1292] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 8084#L217_accept_S2 [1489] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8163#L218_accept_S2 [1397] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8164#L219_accept_S2 [1613] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8057#L220_accept_S2 [1272] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 7993#L221_accept_S2 [1217] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 7876#L222_accept_S2 [1126] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 7877#L223_accept_S2 [1607] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8011#L224_accept_S2 [1229] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 7878#L225_accept_S2 [1127] L225_accept_S2-->L226_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 7879#L226_accept_S2 [1462] L226_accept_S2-->L227_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 7836#L227_accept_S2 [1107] L227_accept_S2-->L228_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7691#L228_accept_S2 [1038] L228_accept_S2-->L229_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ethernet_3 false))  InVars {emit=v_emit_20, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_19, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 7692#L229_accept_S2 [1060] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 7742#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8085#L231_accept_S2 [1293] L231_accept_S2-->L232_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 7823#L232_accept_S2 [1101] L232_accept_S2-->L233_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 7824#L233_accept_S2 [1378] L233_accept_S2-->L234_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 7939#L234_accept_S2 [1170] L234_accept_S2-->L235_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.topology_4 false))  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 7909#L235_accept_S2 [1152] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 7910#L236_accept_S2 [1588] L236_accept_S2-->L237_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 7954#L237_accept_S2 [1186] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 7902#L238_accept_S2 [1147] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 7903#L239_accept_S2 [1347] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 8128#L240_accept_S2 [1348] L240_accept_S2-->L241_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 8129#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 8055#L242_accept_S2 [1271] L242_accept_S2-->L243_accept_S2: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 8051#L243_accept_S2 [1268] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 8052#L244_accept_S2 [1374] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 8147#L245_accept_S2 [1416] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 8126#L246_accept_S2 [1346] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 8127#L247_accept_S2 [1492] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 8067#L248_accept_S2 [1278] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 8068#L249_accept_S2 [1621] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 8211#L250_accept_S2 [1512] L250_accept_S2-->L251_accept_S2: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 8023#L251_accept_S2 [1241] L251_accept_S2-->L252_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 8024#L252_accept_S2 [1359] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 8138#L253_accept_S2 [1420] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 8086#L254_accept_S2 [1296] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 8087#L255_accept_S2 [1310] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 8102#L256_accept_S2 [1511] L256_accept_S2-->L257_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 8198#L257_accept_S2 [1479] L257_accept_S2-->L258_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 8160#L258_accept_S2 [1392] L258_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 8148#havocProcedureFINAL_accept_S2 [1379] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8106#havocProcedureEXIT_accept_S2 >[1639] havocProcedureEXIT_accept_S2-->L335-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8107#L335-D66 [1447] L335-D66-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7702#L335_accept_S2 [1043] L335_accept_S2-->L335_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7703#L335_accept_S2-D45 [1538] L335_accept_S2-D45-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7740#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8203#_parser_packetParserENTRY_accept_S2-D60 [1500] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7739#startENTRY_accept_S2 [1059] startENTRY_accept_S2-->L429_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7741#L429_accept_S2 [1540] L429_accept_S2-->L429-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_35 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[] 7772#L429-1_accept_S2 [1073] L429-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7773#startEXIT_accept_S2 >[1723] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7947#_parser_packetParserFINAL-D84 [1483] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8193#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7829#_parser_packetParserEXIT_accept_S2 >[1718] _parser_packetParserEXIT_accept_S2-->L336-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7830#L336-D72 [1520] L336-D72-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7889#L336_accept_S2 [1429] L336_accept_S2-->L336_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8181#L336_accept_S2-D39 [1565] L336_accept_S2-D39-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7888#verifyChecksumFINAL_accept_S2 [1138] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7890#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L337-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7973#L337-D75 [1604] L337-D75-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7684#L337_accept_S2 [1513] L337_accept_S2-->L337_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7846#L337_accept_S2-D6 [1111] L337_accept_S2-D6-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7847#ingressENTRY_accept_S2 [1384] ingressENTRY_accept_S2-->L277_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 8154#L277_accept_S2 [1532] L277_accept_S2-->L278_accept_S2: Formula: (= v_meta.accepted_23 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 8219#L278_accept_S2 [1608] L278_accept_S2-->L279_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 7683#L279_accept_S2 [1035] L279_accept_S2-->L279_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7685#L279_accept_S2-D24 [1466] L279_accept_S2-D24-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7907#protect_c_period.applyENTRY_accept_S2 [1151] protect_c_period.applyENTRY_accept_S2-->L385_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 7908#L385_accept_S2 [1464] L385_accept_S2-->L385-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 7744#L385-1_accept_S2 [1381] L385-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8150#protect_c_period.applyEXIT_accept_S2 >[1700] protect_c_period.applyEXIT_accept_S2-->L279-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8157#L279-1-D117 [1574] L279-1-D117-->L279-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7956#L279-1_accept_S2 [1263] L279-1_accept_S2-->L279-1_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8046#L279-1_accept_S2-D3 [1424] L279-1_accept_S2-D3-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8179#protect_c_port_config.applyENTRY_accept_S2 [1509] protect_c_port_config.applyENTRY_accept_S2-->L397_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 8204#L397_accept_S2 [1494] L397_accept_S2-->L397-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 7957#L397-1_accept_S2 [1449] L397-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8192#protect_c_port_config.applyEXIT_accept_S2 >[1789] protect_c_port_config.applyEXIT_accept_S2-->L280-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7686#L280-D69 [1036] L280-D69-->L280_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7687#L280_accept_S2 [1560] L280_accept_S2-->L282_accept_S2: Formula: (= v_protect_c_accepted_20 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 7959#L282_accept_S2 [1194] L282_accept_S2-->L283_accept_S2: Formula: (= v_protect_c_time_15 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 7898#L283_accept_S2 [1146] L283_accept_S2-->L289_accept_S2: Formula: (not (= v_meta.primary_19 v_standard_metadata.ingress_port_31))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_31, meta.primary=v_meta.primary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31, meta.primary=v_meta.primary_19}  AuxVars[]  AssignedVars[] 7900#L289_accept_S2 [1295] L289_accept_S2-->L289-1_accept_S2: Formula: (not (= v_standard_metadata.ingress_port_25 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 8047#L289-1_accept_S2 [1329] L289-1_accept_S2-->L278-2_accept_S2: Formula: (= v_protect_c_accepted_21 v_meta.accepted_26)  InVars {protect_c_accepted=v_protect_c_accepted_21}  OutVars{protect_c_accepted=v_protect_c_accepted_21, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 7704#L278-2_accept_S2 [1045] L278-2_accept_S2-->L299_accept_S2: Formula: (not (= v_meta.accepted_20 1))  InVars {meta.accepted=v_meta.accepted_20}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[] 7706#L299_accept_S2 [1327] L299_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8115#ingressEXIT_accept_S2 >[1770] ingressEXIT_accept_S2-->L338-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8177#L338-D123 [1557] L338-D123-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7708#L338_accept_S2 [1461] L338_accept_S2-->L338_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7707#L338_accept_S2-D15 [1047] L338_accept_S2-D15-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7709#egressFINAL_accept_S2 [1206] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7719#egressEXIT_accept_S2 >[1729] egressEXIT_accept_S2-->L339-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7720#L339-D102 [1330] L339-D102-->L339_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8065#L339_accept_S2 [1413] L339_accept_S2-->L339_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8108#L339_accept_S2-D48 [1314] L339_accept_S2-D48-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8064#createChecksumFINAL_accept_S2 [1279] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8066#createChecksumEXIT_accept_S2 >[1715] createChecksumEXIT_accept_S2-->L340-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8093#L340-D87 [1301] L340-D87-->L340_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8094#L340_accept_S2 [1321] L340_accept_S2-->L342_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 8111#L342_accept_S2 [1476] L342_accept_S2-->L341-1_accept_S2: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 7895#L341-1_accept_S2 [1143] L341-1_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 7896#L345_accept_S2 [1339] L345_accept_S2-->L346_accept_S2: Formula: (= v__p4ltl_2_10 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_10, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 8123#L346_accept_S2 [1548] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_7 v_meta.period_30))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_7, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 7822#L347_accept_S2 [1100] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_29))) (or (and .cse0 v__p4ltl_3_7) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_29}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_29, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_3] 7696#L348_accept_S2 [1041] L348_accept_S2-->L349_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 7698#L349_accept_S2 [1484] L349_accept_S2-->L350_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 8200#L350_accept_S2 [1559] L350_accept_S2-->L351_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_27))) (or (and (not v__p4ltl_6_8) .cse0) (and v__p4ltl_6_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_27}  OutVars{meta.secondary=v_meta.secondary_27, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 8220#L351_accept_S2 [1605] L351_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_42))) (or (and (not v__p4ltl_7_8) (not .cse0)) (and v__p4ltl_7_8 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[_p4ltl_7] 8000#mainFINAL_accept_S2 [1221] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8001#mainEXIT_accept_S2 >[1745] mainEXIT_accept_S2-->L357-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8212#L357-1-D105 [1616] L357-1-D105-->L357-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_9 v__p4ltl_3_9 v__p4ltl_7_9 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  AuxVars[]  AssignedVars[] 8131#L357-1_accept_S3 
[2023-01-16 04:15:31,804 INFO  L754   eck$LassoCheckResult]: Loop: 8131#L357-1_accept_S3 [1544] L357-1_accept_S3-->L357_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7815#L357_accept_S3 [1391] L357_accept_S3-->L357_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7901#L357_accept_S3-D34 [1144] L357_accept_S3-D34-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7700#mainENTRY_accept_S3 [1460] mainENTRY_accept_S3-->mainENTRY_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8194#mainENTRY_accept_S3-D10 [1617] mainENTRY_accept_S3-D10-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8222#havocProcedureENTRY_accept_S3 [1564] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 8223#L211_accept_S3 [1618] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 8039#L212_accept_S3 [1252] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8040#L213_accept_S3 [1437] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8188#L214_accept_S3 [1455] L214_accept_S3-->L215_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 7930#L215_accept_S3 [1166] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 7931#L216_accept_S3 [1445] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 8165#L217_accept_S3 [1398] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8166#L218_accept_S3 [1589] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 7863#L219_accept_S3 [1119] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 7864#L220_accept_S3 [1504] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8161#L221_accept_S3 [1396] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 8078#L222_accept_S3 [1289] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8079#L223_accept_S3 [1319] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8112#L224_accept_S3 [1406] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8169#L225_accept_S3 [1584] L225_accept_S3-->L226_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 7699#L226_accept_S3 [1042] L226_accept_S3-->L227_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 7701#L227_accept_S3 [1457] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8121#L228_accept_S3 [1338] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_2 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 8122#L229_accept_S3 [1372] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 8145#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8044#L231_accept_S3 [1261] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 8045#L232_accept_S3 [1472] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_28) (<= v_hdr.ethernet.etherType_28 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[] 7837#L233_accept_S3 [1108] L233_accept_S3-->L234_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 7838#L234_accept_S3 [1388] L234_accept_S3-->L235_accept_S3: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 8156#L235_accept_S3 [1410] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 8172#L236_accept_S3 [1553] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 8007#L237_accept_S3 [1227] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 7721#L238_accept_S3 [1049] L238_accept_S3-->L239_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 7722#L239_accept_S3 [1475] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 7812#L240_accept_S3 [1095] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 7813#L241_accept_S3 [1543] L241_accept_S3-->L242_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 8195#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (and (<= v_hdr.topology.mac_12 281474976710656) (<= 0 v_hdr.topology.mac_12))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 8132#L243_accept_S3 [1352] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 8133#L244_accept_S3 [1370] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 8144#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 8031#L246_accept_S3 [1246] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 8032#L247_accept_S3 [1568] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 7953#L248_accept_S3 [1184] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 7916#L249_accept_S3 [1155] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 7917#L250_accept_S3 [1414] L250_accept_S3-->L251_accept_S3: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 8029#L251_accept_S3 [1244] L251_accept_S3-->L252_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 8030#L252_accept_S3 [1428] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 7920#L253_accept_S3 [1159] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 7921#L254_accept_S3 [1358] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 8137#L255_accept_S3 [1432] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 8183#L256_accept_S3 [1434] L256_accept_S3-->L257_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 7776#L257_accept_S3 [1077] L257_accept_S3-->L258_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 7777#L258_accept_S3 [1128] L258_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 7880#havocProcedureFINAL_accept_S3 [1171] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7778#havocProcedureEXIT_accept_S3 >[1799] havocProcedureEXIT_accept_S3-->L335-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7779#L335-D64 [1401] L335-D64-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7891#L335_accept_S3 [1139] L335_accept_S3-->L335_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7892#L335_accept_S3-D43 [1190] L335_accept_S3-D43-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7766#_parser_packetParserENTRY_accept_S3 [1280] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7765#_parser_packetParserENTRY_accept_S3-D58 [1070] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7767#startENTRY_accept_S3 [1498] startENTRY_accept_S3-->L429_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 7979#L429_accept_S3 [1209] L429_accept_S3-->L429-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_37 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  AuxVars[]  AssignedVars[] 7980#L429-1_accept_S3 [1243] L429-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8028#startEXIT_accept_S3 >[1687] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7922#_parser_packetParserFINAL-D82 [1158] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7923#_parser_packetParserFINAL_accept_S3 [1521] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8152#_parser_packetParserEXIT_accept_S3 >[1677] _parser_packetParserEXIT_accept_S3-->L336-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7974#L336-D70 [1205] L336-D70-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7975#L336_accept_S3 [1395] L336_accept_S3-->L336_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8162#L336_accept_S3-D37 [1499] L336_accept_S3-D37-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8207#verifyChecksumFINAL_accept_S3 [1510] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8210#verifyChecksumEXIT_accept_S3 >[1640] verifyChecksumEXIT_accept_S3-->L337-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7884#L337-D73 [1133] L337-D73-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7793#L337_accept_S3 [1169] L337_accept_S3-->L337_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7938#L337_accept_S3-D4 [1567] L337_accept_S3-D4-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8170#ingressENTRY_accept_S3 [1409] ingressENTRY_accept_S3-->L277_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 8171#L277_accept_S3 [1412] L277_accept_S3-->L278_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 7881#L278_accept_S3 [1129] L278_accept_S3-->L279_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 7768#L279_accept_S3 [1214] L279_accept_S3-->L279_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7986#L279_accept_S3-D22 [1431] L279_accept_S3-D22-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8182#protect_c_period.applyENTRY_accept_S3 [1516] protect_c_period.applyENTRY_accept_S3-->L385_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 8213#L385_accept_S3 [1519] L385_accept_S3-->L385-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 7861#L385-1_accept_S3 [1611] L385-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7839#protect_c_period.applyEXIT_accept_S3 >[1792] protect_c_period.applyEXIT_accept_S3-->L279-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7835#L279-1-D115 [1106] L279-1-D115-->L279-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7798#L279-1_accept_S3 [1622] L279-1_accept_S3-->L279-1_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7797#L279-1_accept_S3-D1 [1087] L279-1_accept_S3-D1-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7799#protect_c_port_config.applyENTRY_accept_S3 [1580] protect_c_port_config.applyENTRY_accept_S3-->L397_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 8088#L397_accept_S3 [1298] L397_accept_S3-->L397-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 7994#L397-1_accept_S3 [1219] L397-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7995#protect_c_port_config.applyEXIT_accept_S3 >[1667] protect_c_port_config.applyEXIT_accept_S3-->L280-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8218#L280-D67 [1590] L280-D67-->L280_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8217#L280_accept_S3 [1529] L280_accept_S3-->L282_accept_S3: Formula: (= v_protect_c_accepted_19 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 8208#L282_accept_S3 [1506] L282_accept_S3-->L283_accept_S3: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 8158#L283_accept_S3 [1390] L283_accept_S3-->L289_accept_S3: Formula: (not (= v_meta.primary_17 v_standard_metadata.ingress_port_29))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  AuxVars[]  AssignedVars[] 8159#L289_accept_S3 [1444] L289_accept_S3-->L289-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_27 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 8053#L289-1_accept_S3 [1269] L289-1_accept_S3-->L278-2_accept_S3: Formula: (= v_protect_c_accepted_22 v_meta.accepted_27)  InVars {protect_c_accepted=v_protect_c_accepted_22}  OutVars{protect_c_accepted=v_protect_c_accepted_22, meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 7941#L278-2_accept_S3 [1175] L278-2_accept_S3-->L299_accept_S3: Formula: (not (= v_meta.accepted_22 1))  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 7792#L299_accept_S3 [1086] L299_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7794#ingressEXIT_accept_S3 >[1769] ingressEXIT_accept_S3-->L338-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8180#L338-D121 [1490] L338-D121-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7820#L338_accept_S3 [1328] L338_accept_S3-->L338_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 7819#L338_accept_S3-D13 [1099] L338_accept_S3-D13-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7821#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8199#egressEXIT_accept_S3 >[1749] egressEXIT_accept_S3-->L339-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7814#L339-D100 [1096] L339-D100-->L339_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7752#L339_accept_S3 [1541] L339_accept_S3-->L339_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8022#L339_accept_S3-D46 [1240] L339_accept_S3-D46-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7751#createChecksumFINAL_accept_S3 [1063] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7753#createChecksumEXIT_accept_S3 >[1651] createChecksumEXIT_accept_S3-->L340-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8056#L340-D85 [1578] L340-D85-->L340_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8168#L340_accept_S3 [1402] L340_accept_S3-->L342_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 7848#L342_accept_S3 [1112] L342_accept_S3-->L341-1_accept_S3: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 7849#L341-1_accept_S3 [1610] L341-1_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 8125#L345_accept_S3 [1343] L345_accept_S3-->L346_accept_S3: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 8020#L346_accept_S3 [1239] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 8021#L347_accept_S3 [1357] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_28))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 7936#L348_accept_S3 [1168] L348_accept_S3-->L349_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 7937#L349_accept_S3 [1491] L349_accept_S3-->L350_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 8119#L350_accept_S3 [1331] L350_accept_S3-->L351_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_26))) (or (and .cse0 (not v__p4ltl_6_7)) (and v__p4ltl_6_7 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_6] 8074#L351_accept_S3 [1286] L351_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_41))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  AuxVars[]  AssignedVars[_p4ltl_7] 7928#mainFINAL_accept_S3 [1165] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7929#mainEXIT_accept_S3 >[1803] mainEXIT_accept_S3-->L357-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8130#L357-1-D103 [1349] L357-1-D103-->L357-1_accept_S3: Formula: (and v__p4ltl_7_12 v__p4ltl_6_12)  InVars {_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 8131#L357-1_accept_S3 
[2023-01-16 04:15:31,804 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:31,804 INFO  L85        PathProgramCache]: Analyzing trace with hash 747382778, now seen corresponding path program 1 times
[2023-01-16 04:15:31,805 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:31,805 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1706306181]
[2023-01-16 04:15:31,805 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:31,805 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:31,821 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:31,917 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:31,927 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:31,963 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:31,967 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:31,976 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:31,977 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:31,982 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:31,983 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:31,984 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:31,985 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:31,992 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:31,995 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:32,000 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:32,001 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:32,006 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:32,007 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:32,008 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-01-16 04:15:32,008 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:32,009 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 105
[2023-01-16 04:15:32,010 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:32,012 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 127
[2023-01-16 04:15:32,022 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:32,031 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:32,034 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:32,038 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:32,040 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:32,041 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:32,042 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:32,043 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:32,044 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:32,045 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:32,046 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:32,048 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:32,049 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:32,050 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:32,050 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:32,051 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-01-16 04:15:32,052 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:32,053 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 105
[2023-01-16 04:15:32,054 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:32,056 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:32,056 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:32,056 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1706306181]
[2023-01-16 04:15:32,057 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1706306181] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:32,057 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:32,057 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-01-16 04:15:32,057 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [257500027]
[2023-01-16 04:15:32,057 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:32,058 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:32,058 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:32,058 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants.
[2023-01-16 04:15:32,058 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=31, Invalid=79, Unknown=0, NotChecked=0, Total=110
[2023-01-16 04:15:32,059 INFO  L87              Difference]: Start difference. First operand 589 states and 623 transitions. cyclomatic complexity: 36 Second operand  has 11 states, 11 states have (on average 19.09090909090909) internal successors, (210), 4 states have internal predecessors, (210), 3 states have call successors, (21), 8 states have call predecessors, (21), 3 states have return successors, (20), 4 states have call predecessors, (20), 3 states have call successors, (20)
[2023-01-16 04:15:33,648 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:33,648 INFO  L93              Difference]: Finished difference Result 2000 states and 2349 transitions.
[2023-01-16 04:15:33,648 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 42 states. 
[2023-01-16 04:15:33,649 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2000 states and 2349 transitions.
[2023-01-16 04:15:33,659 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-01-16 04:15:33,667 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2000 states to 2000 states and 2349 transitions.
[2023-01-16 04:15:33,668 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1203
[2023-01-16 04:15:33,669 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1203
[2023-01-16 04:15:33,669 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2000 states and 2349 transitions.
[2023-01-16 04:15:33,673 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:33,673 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2000 states and 2349 transitions.
[2023-01-16 04:15:33,674 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2000 states and 2349 transitions.
[2023-01-16 04:15:33,689 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2000 to 655.
[2023-01-16 04:15:33,690 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 655 states, 510 states have (on average 1.0745098039215686) internal successors, (548), 510 states have internal predecessors, (548), 68 states have call successors, (68), 68 states have call predecessors, (68), 77 states have return successors, (77), 77 states have call predecessors, (77), 67 states have call successors, (77)
[2023-01-16 04:15:33,691 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 655 states to 655 states and 693 transitions.
[2023-01-16 04:15:33,691 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 655 states and 693 transitions.
[2023-01-16 04:15:33,691 INFO  L399   stractBuchiCegarLoop]: Abstraction has 655 states and 693 transitions.
[2023-01-16 04:15:33,691 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-01-16 04:15:33,691 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 655 states and 693 transitions.
[2023-01-16 04:15:33,693 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:33,693 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:33,693 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:33,694 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:33,694 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:33,696 INFO  L752   eck$LassoCheckResult]: Stem: 11049#ULTIMATE.startENTRY_NONWA [1134] ULTIMATE.startENTRY_NONWA-->L357-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11050#L357-1_T0_init [1191] L357-1_T0_init-->L357_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10917#L357_T0_init [1530] L357_T0_init-->L357_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10916#L357_T0_init-D35 [1064] L357_T0_init-D35-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10876#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11022#mainENTRY_T0_init-D11 [1116] mainENTRY_T0_init-D11-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11023#havocProcedureENTRY_T0_init [1341] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 11149#L211_T0_init [1211] L211_T0_init-->L212_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 11150#L212_T0_init [1290] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11254#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11231#L214_T0_init [1274] L214_T0_init-->L215_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11232#L215_T0_init [1523] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11096#L216_T0_init [1167] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11097#L217_T0_init [1471] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11255#L218_T0_init [1291] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11256#L219_T0_init [1304] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11269#L220_T0_init [1614] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11279#L221_T0_init [1313] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 10918#L222_T0_init [1066] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 10893#L223_T0_init [1054] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 10894#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 10994#L225_T0_init [1103] L225_T0_init-->L226_T0_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 10891#L226_T0_init [1053] L226_T0_init-->L227_T0_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 10892#L227_T0_init [1385] L227_T0_init-->L228_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11112#L228_T0_init [1181] L228_T0_init-->L229_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 11113#L229_T0_init [1440] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 10885#L230_T0_init [1050] L230_T0_init-->L231_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 10886#L231_T0_init [1080] L231_T0_init-->L232_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 10942#L232_T0_init [1137] L232_T0_init-->L233_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 11051#L233_T0_init [1566] L233_T0_init-->L234_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 10995#L234_T0_init [1104] L234_T0_init-->L235_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 10970#L235_T0_init [1092] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 10971#L236_T0_init [1542] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_9) (<= v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 11243#L237_T0_init [1281] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 11125#L238_T0_init [1193] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 11126#L239_T0_init [1452] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 11214#L240_T0_init [1255] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 10930#L241_T0_init [1072] L241_T0_init-->L242_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 10931#L242_T0_init [1527] L242_T0_init-->L243_T0_init: Formula: (and (<= v_hdr.topology.mac_14 281474976710656) (<= 0 v_hdr.topology.mac_14))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 11414#L243_T0_init [1570] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 11318#L244_T0_init [1355] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 11319#L245_T0_init [1536] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 11317#L246_T0_init [1353] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 11106#L247_T0_init [1177] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 11107#L248_T0_init [1496] L248_T0_init-->L249_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 11401#L249_T0_init [1602] L249_T0_init-->L250_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 11189#L250_T0_init [1238] L250_T0_init-->L251_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 11190#L251_T0_init [1366] L251_T0_init-->L252_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 11277#L252_T0_init [1311] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 11278#L253_T0_init [1344] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 11244#L254_T0_init [1283] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 10875#L255_T0_init [1048] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 10877#L256_T0_init [1288] L256_T0_init-->L257_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 11057#L257_T0_init [1140] L257_T0_init-->L258_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 11058#L258_T0_init [1582] L258_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 11415#havocProcedureFINAL_T0_init [1528] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11155#havocProcedureEXIT_T0_init >[1757] havocProcedureEXIT_T0_init-->L335-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11156#L335-D65 [1480] L335-D65-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10980#L335_T0_init [1179] L335_T0_init-->L335_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11059#L335_T0_init-D44 [1142] L335_T0_init-D44-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11046#_parser_packetParserENTRY_T0_init [1132] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11047#_parser_packetParserENTRY_T0_init-D59 [1514] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11197#startENTRY_T0_init [1242] startENTRY_T0_init-->L429_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11198#L429_T0_init [1599] L429_T0_init-->L429-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_39 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  AuxVars[]  AssignedVars[] 11273#L429-1_T0_init [1309] L429-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11206#startEXIT_T0_init >[1695] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11207#_parser_packetParserFINAL-D83 [1256] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10979#_parser_packetParserFINAL_T0_init [1098] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10981#_parser_packetParserEXIT_T0_init >[1708] _parser_packetParserEXIT_T0_init-->L336-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11275#L336-D71 [1363] L336-D71-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10943#L336_T0_init [1082] L336_T0_init-->L336_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10944#L336_T0_init-D38 [1160] L336_T0_init-D38-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11017#verifyChecksumFINAL_T0_init [1114] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11018#verifyChecksumEXIT_T0_init >[1804] verifyChecksumEXIT_T0_init-->L337-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11025#L337-D74 [1533] L337-D74-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10856#L337_T0_init [1275] L337_T0_init-->L337_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11208#L337_T0_init-D5 [1247] L337_T0_init-D5-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10972#ingressENTRY_T0_init [1094] ingressENTRY_T0_init-->L277_T0_init: Formula: (not (= v_hdr.ethernet.etherType_25 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 10973#L277_T0_init [1180] L277_T0_init-->L278_T0_init: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 11110#L278_T0_init [1534] L278_T0_init-->L279_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 10967#L279_T0_init [1576] L279_T0_init-->L279_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11114#L279_T0_init-D23 [1182] L279_T0_init-D23-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11115#protect_c_period.applyENTRY_T0_init [1377] protect_c_period.applyENTRY_T0_init-->L385_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 11285#L385_T0_init [1316] L385_T0_init-->L385-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 11179#L385-1_T0_init [1228] L385-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11026#protect_c_period.applyEXIT_T0_init >[1691] protect_c_period.applyEXIT_T0_init-->L279-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10966#L279-1-D116 [1089] L279-1-D116-->L279-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10896#L279-1_T0_init [1458] L279-1_T0_init-->L279-1_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11324#L279-1_T0_init-D2 [1362] L279-1_T0_init-D2-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11325#protect_c_port_config.applyENTRY_T0_init [1573] protect_c_port_config.applyENTRY_T0_init-->L397_T0_init: Formula: (not (= v_protect_c_port_config.action_run_24 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 10895#L397_T0_init [1057] L397_T0_init-->L397-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 10898#L397-1_T0_init [1154] L397-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10957#protect_c_port_config.applyEXIT_T0_init >[1786] protect_c_port_config.applyEXIT_T0_init-->L280-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10958#L280-D68 [1497] L280-D68-->L280_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11226#L280_T0_init [1270] L280_T0_init-->L282_T0_init: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 11220#L282_T0_init [1265] L282_T0_init-->L283_T0_init: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 11221#L283_T0_init [1594] L283_T0_init-->L285_T0_init: Formula: (= v_meta.primary_20 v_standard_metadata.ingress_port_36)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 10870#L285_T0_init [1393] L285_T0_init-->L285_T0_init-D20: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 10869#L285_T0_init-D20 [1046] L285_T0_init-D20-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10871#protect_c_last_primary.writeENTRY_T0_init [1524] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 11209#protect_c_last_primary.writeFINAL_T0_init [1248] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11210#protect_c_last_primary.writeEXIT_T0_init >[1656] protect_c_last_primary.writeEXIT_T0_init-->L285-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 10855#L285-1-D107 [1039] L285-1-D107-->L285-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10857#L285-1_T0_init [1262] L285-1_T0_init-->L289-1_T0_init: Formula: (= v_protect_c_accepted_12 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 10887#L289-1_T0_init [1052] L289-1_T0_init-->L278-2_T0_init: Formula: (= v_protect_c_accepted_11 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_11}  OutVars{protect_c_accepted=v_protect_c_accepted_11, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 10888#L278-2_T0_init [1069] L278-2_T0_init-->L299_T0_init: Formula: (not (= v_meta.accepted_18 1))  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 10926#L299_T0_init [1212] L299_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11151#ingressEXIT_T0_init >[1754] ingressEXIT_T0_init-->L338-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11380#L338-D122 [1436] L338-D122-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10879#L338_T0_init [1135] L338_T0_init-->L338_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10889#L338_T0_init-D14 [1051] L338_T0_init-D14-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10890#egressFINAL_T0_init [1394] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10878#egressEXIT_T0_init >[1744] egressEXIT_T0_init-->L339-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10880#L339-D101 [1367] L339-D101-->L339_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11007#L339_T0_init [1612] L339_T0_init-->L339_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11426#L339_T0_init-D47 [1260] L339_T0_init-D47-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11486#createChecksumFINAL_T0_init [1230] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11006#createChecksumEXIT_T0_init >[1777] createChecksumEXIT_T0_init-->L340-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11008#L340-D86 [1318] L340-D86-->L340_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11170#L340_T0_init [1223] L340_T0_init-->L342_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 11171#L342_T0_init [1253] L342_T0_init-->L341-1_T0_init: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 11211#L341-1_T0_init [1407] L341-1_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 11068#L345_T0_init [1148] L345_T0_init-->L346_T0_init: Formula: (= v__p4ltl_2_9 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_9, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 11069#L346_T0_init [1149] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_12 v_meta.period_32))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_12, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_12, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 11070#L347_T0_init [1415] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_3] 11365#L348_T0_init [1537] L348_T0_init-->L349_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_4_6 .cse0) (and (not .cse0) (not v__p4ltl_4_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 11406#L349_T0_init [1507] L349_T0_init-->L350_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 11396#L350_T0_init [1486] L350_T0_init-->L351_T0_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_6] 11397#L351_T0_init [1561] L351_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_40))) (or (and v__p4ltl_7_6 .cse0) (and (not v__p4ltl_7_6) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[_p4ltl_7] 11271#mainFINAL_T0_init [1307] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11272#mainEXIT_T0_init >[1737] mainEXIT_T0_init-->L357-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11302#L357-1-D104 [1201] L357-1-D104-->L357-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 11425#L357-1_accept_S2 [1600] L357-1_accept_S2-->L357_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10859#L357_accept_S2 [1266] L357_accept_S2-->L357_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11222#L357_accept_S2-D36 [1422] L357_accept_S2-D36-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10851#mainENTRY_accept_S2 [1055] mainENTRY_accept_S2-->mainENTRY_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10850#mainENTRY_accept_S2-D12 [1037] mainENTRY_accept_S2-D12-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10852#havocProcedureENTRY_accept_S2 [1411] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 11362#L211_accept_S2 [1587] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 11187#L212_accept_S2 [1235] L212_accept_S2-->L213_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11188#L213_accept_S2 [1446] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11108#L214_accept_S2 [1178] L214_accept_S2-->L215_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11109#L215_accept_S2 [1554] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11257#L216_accept_S2 [1292] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11258#L217_accept_S2 [1489] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11352#L218_accept_S2 [1397] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11353#L219_accept_S2 [1613] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11230#L220_accept_S2 [1272] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11159#L221_accept_S2 [1217] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11040#L222_accept_S2 [1126] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11041#L223_accept_S2 [1607] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11180#L224_accept_S2 [1229] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11042#L225_accept_S2 [1127] L225_accept_S2-->L226_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11043#L226_accept_S2 [1462] L226_accept_S2-->L227_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 10999#L227_accept_S2 [1107] L227_accept_S2-->L228_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10853#L228_accept_S2 [1038] L228_accept_S2-->L229_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ethernet_3 false))  InVars {emit=v_emit_20, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_19, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 10854#L229_accept_S2 [1060] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 10904#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11259#L231_accept_S2 [1293] L231_accept_S2-->L232_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 10986#L232_accept_S2 [1101] L232_accept_S2-->L233_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 10987#L233_accept_S2 [1378] L233_accept_S2-->L234_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 11103#L234_accept_S2 [1170] L234_accept_S2-->L235_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.topology_4 false))  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 11073#L235_accept_S2 [1152] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 11074#L236_accept_S2 [1588] L236_accept_S2-->L237_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 11118#L237_accept_S2 [1186] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 11066#L238_accept_S2 [1147] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 11067#L239_accept_S2 [1347] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 11311#L240_accept_S2 [1348] L240_accept_S2-->L241_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 11312#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 11227#L242_accept_S2 [1271] L242_accept_S2-->L243_accept_S2: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 11223#L243_accept_S2 [1268] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 11224#L244_accept_S2 [1374] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 11332#L245_accept_S2 [1416] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 11309#L246_accept_S2 [1346] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 11310#L247_accept_S2 [1492] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 11236#L248_accept_S2 [1278] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 11237#L249_accept_S2 [1621] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 11408#L250_accept_S2 [1512] L250_accept_S2-->L251_accept_S2: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 11195#L251_accept_S2 [1241] L251_accept_S2-->L252_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 11196#L252_accept_S2 [1359] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 11321#L253_accept_S2 [1420] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 11260#L254_accept_S2 [1296] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 11261#L255_accept_S2 [1310] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 11276#L256_accept_S2 [1511] L256_accept_S2-->L257_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 11393#L257_accept_S2 [1479] L257_accept_S2-->L258_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 11346#L258_accept_S2 [1392] L258_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 11333#havocProcedureFINAL_accept_S2 [1379] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11280#havocProcedureEXIT_accept_S2 >[1639] havocProcedureEXIT_accept_S2-->L335-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11281#L335-D66 [1447] L335-D66-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10864#L335_accept_S2 [1043] L335_accept_S2-->L335_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10865#L335_accept_S2-D45 [1538] L335_accept_S2-D45-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10902#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11398#_parser_packetParserENTRY_accept_S2-D60 [1500] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10901#startENTRY_accept_S2 [1059] startENTRY_accept_S2-->L429_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10903#L429_accept_S2 [1540] L429_accept_S2-->L429-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_35 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[] 10932#L429-1_accept_S2 [1073] L429-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10933#startEXIT_accept_S2 >[1723] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11111#_parser_packetParserFINAL-D84 [1483] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11387#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10992#_parser_packetParserEXIT_accept_S2 >[1718] _parser_packetParserEXIT_accept_S2-->L336-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10993#L336-D72 [1520] L336-D72-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11053#L336_accept_S2 [1429] L336_accept_S2-->L336_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11373#L336_accept_S2-D39 [1565] L336_accept_S2-D39-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11052#verifyChecksumFINAL_accept_S2 [1138] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11054#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L337-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11138#L337-D75 [1604] L337-D75-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10846#L337_accept_S2 [1513] L337_accept_S2-->L337_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11009#L337_accept_S2-D6 [1111] L337_accept_S2-D6-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11010#ingressENTRY_accept_S2 [1384] ingressENTRY_accept_S2-->L277_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 11338#L277_accept_S2 [1532] L277_accept_S2-->L278_accept_S2: Formula: (= v_meta.accepted_23 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 11418#L278_accept_S2 [1608] L278_accept_S2-->L279_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 10845#L279_accept_S2 [1035] L279_accept_S2-->L279_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10847#L279_accept_S2-D24 [1466] L279_accept_S2-D24-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11071#protect_c_period.applyENTRY_accept_S2 [1151] protect_c_period.applyENTRY_accept_S2-->L385_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 11072#L385_accept_S2 [1464] L385_accept_S2-->L385-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 10906#L385-1_accept_S2 [1381] L385-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11335#protect_c_period.applyEXIT_accept_S2 >[1700] protect_c_period.applyEXIT_accept_S2-->L279-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11343#L279-1-D117 [1574] L279-1-D117-->L279-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11120#L279-1_accept_S2 [1263] L279-1_accept_S2-->L279-1_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11218#L279-1_accept_S2-D3 [1424] L279-1_accept_S2-D3-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11371#protect_c_port_config.applyENTRY_accept_S2 [1509] protect_c_port_config.applyENTRY_accept_S2-->L397_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 11399#L397_accept_S2 [1494] L397_accept_S2-->L397-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 11121#L397-1_accept_S2 [1449] L397-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11386#protect_c_port_config.applyEXIT_accept_S2 >[1789] protect_c_port_config.applyEXIT_accept_S2-->L280-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10848#L280-D69 [1036] L280-D69-->L280_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10849#L280_accept_S2 [1560] L280_accept_S2-->L282_accept_S2: Formula: (= v_protect_c_accepted_20 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 11127#L282_accept_S2 [1194] L282_accept_S2-->L283_accept_S2: Formula: (= v_protect_c_time_15 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 11062#L283_accept_S2 [1146] L283_accept_S2-->L289_accept_S2: Formula: (not (= v_meta.primary_19 v_standard_metadata.ingress_port_31))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_31, meta.primary=v_meta.primary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31, meta.primary=v_meta.primary_19}  AuxVars[]  AssignedVars[] 11064#L289_accept_S2 [1295] L289_accept_S2-->L289-1_accept_S2: Formula: (not (= v_standard_metadata.ingress_port_25 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 11219#L289-1_accept_S2 [1329] L289-1_accept_S2-->L278-2_accept_S2: Formula: (= v_protect_c_accepted_21 v_meta.accepted_26)  InVars {protect_c_accepted=v_protect_c_accepted_21}  OutVars{protect_c_accepted=v_protect_c_accepted_21, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 10866#L278-2_accept_S2 [1045] L278-2_accept_S2-->L299_accept_S2: Formula: (not (= v_meta.accepted_20 1))  InVars {meta.accepted=v_meta.accepted_20}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[] 10868#L299_accept_S2 [1327] L299_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11368#ingressEXIT_accept_S2 >[1770] ingressEXIT_accept_S2-->L338-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11369#L338-D123 [1557] L338-D123-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10873#L338_accept_S2 [1461] L338_accept_S2-->L338_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10872#L338_accept_S2-D15 [1047] L338_accept_S2-D15-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10874#egressFINAL_accept_S2 [1206] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10881#egressEXIT_accept_S2 >[1729] egressEXIT_accept_S2-->L339-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10882#L339-D102 [1330] L339-D102-->L339_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11283#L339_accept_S2 [1413] L339_accept_S2-->L339_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11282#L339_accept_S2-D48 [1314] L339_accept_S2-D48-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11284#createChecksumFINAL_accept_S2 [1279] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11412#createChecksumEXIT_accept_S2 >[1715] createChecksumEXIT_accept_S2-->L340-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11267#L340-D87 [1301] L340-D87-->L340_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11268#L340_accept_S2 [1321] L340_accept_S2-->L342_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 11289#L342_accept_S2 [1476] L342_accept_S2-->L341-1_accept_S2: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 11060#L341-1_accept_S2 [1143] L341-1_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 11061#L345_accept_S2 [1339] L345_accept_S2-->L346_accept_S2: Formula: (= v__p4ltl_2_10 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_10, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 11306#L346_accept_S2 [1548] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_7 v_meta.period_30))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_7, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 10985#L347_accept_S2 [1100] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_29))) (or (and .cse0 v__p4ltl_3_7) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_29}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_29, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_3] 10858#L348_accept_S2 [1041] L348_accept_S2-->L349_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 10860#L349_accept_S2 [1484] L349_accept_S2-->L350_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 11395#L350_accept_S2 [1559] L350_accept_S2-->L351_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_27))) (or (and (not v__p4ltl_6_8) .cse0) (and v__p4ltl_6_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_27}  OutVars{meta.secondary=v_meta.secondary_27, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 11419#L351_accept_S2 [1605] L351_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_42))) (or (and (not v__p4ltl_7_8) (not .cse0)) (and v__p4ltl_7_8 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[_p4ltl_7] 11168#mainFINAL_accept_S2 [1221] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11169#mainEXIT_accept_S2 >[1745] mainEXIT_accept_S2-->L357-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11409#L357-1-D105 [1616] L357-1-D105-->L357-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_9 v__p4ltl_3_9 v__p4ltl_7_9 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  AuxVars[]  AssignedVars[] 11314#L357-1_accept_S3 
[2023-01-16 04:15:33,697 INFO  L754   eck$LassoCheckResult]: Loop: 11314#L357-1_accept_S3 [1544] L357-1_accept_S3-->L357_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10977#L357_accept_S3 [1391] L357_accept_S3-->L357_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11065#L357_accept_S3-D34 [1144] L357_accept_S3-D34-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10862#mainENTRY_accept_S3 [1460] mainENTRY_accept_S3-->mainENTRY_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11388#mainENTRY_accept_S3-D10 [1617] mainENTRY_accept_S3-D10-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11422#havocProcedureENTRY_accept_S3 [1564] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 11423#L211_accept_S3 [1618] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 11212#L212_accept_S3 [1252] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11213#L213_accept_S3 [1437] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11381#L214_accept_S3 [1455] L214_accept_S3-->L215_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11094#L215_accept_S3 [1166] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11095#L216_accept_S3 [1445] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11354#L217_accept_S3 [1398] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11355#L218_accept_S3 [1589] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11029#L219_accept_S3 [1119] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11030#L220_accept_S3 [1504] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11350#L221_accept_S3 [1396] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11252#L222_accept_S3 [1289] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11253#L223_accept_S3 [1319] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11290#L224_accept_S3 [1406] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11359#L225_accept_S3 [1584] L225_accept_S3-->L226_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 10861#L226_accept_S3 [1042] L226_accept_S3-->L227_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 10863#L227_accept_S3 [1457] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11304#L228_accept_S3 [1338] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_2 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 11305#L229_accept_S3 [1372] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11331#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11216#L231_accept_S3 [1261] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11217#L232_accept_S3 [1472] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_28) (<= v_hdr.ethernet.etherType_28 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[] 11000#L233_accept_S3 [1108] L233_accept_S3-->L234_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 11001#L234_accept_S3 [1388] L234_accept_S3-->L235_accept_S3: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 11342#L235_accept_S3 [1410] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 11363#L236_accept_S3 [1553] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 11176#L237_accept_S3 [1227] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 10883#L238_accept_S3 [1049] L238_accept_S3-->L239_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 10884#L239_accept_S3 [1475] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 10974#L240_accept_S3 [1095] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 10975#L241_accept_S3 [1543] L241_accept_S3-->L242_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 11389#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (and (<= v_hdr.topology.mac_12 281474976710656) (<= 0 v_hdr.topology.mac_12))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 11315#L243_accept_S3 [1352] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 11316#L244_accept_S3 [1370] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 11328#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 11203#L246_accept_S3 [1246] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 11204#L247_accept_S3 [1568] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 11117#L248_accept_S3 [1184] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 11080#L249_accept_S3 [1155] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 11081#L250_accept_S3 [1414] L250_accept_S3-->L251_accept_S3: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 11201#L251_accept_S3 [1244] L251_accept_S3-->L252_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 11202#L252_accept_S3 [1428] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 11084#L253_accept_S3 [1159] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 11085#L254_accept_S3 [1358] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 11320#L255_accept_S3 [1432] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 11376#L256_accept_S3 [1434] L256_accept_S3-->L257_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 10938#L257_accept_S3 [1077] L257_accept_S3-->L258_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 10939#L258_accept_S3 [1128] L258_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 11044#havocProcedureFINAL_accept_S3 [1171] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10940#havocProcedureEXIT_accept_S3 >[1799] havocProcedureEXIT_accept_S3-->L335-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10941#L335-D64 [1401] L335-D64-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11055#L335_accept_S3 [1139] L335_accept_S3-->L335_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11056#L335_accept_S3-D43 [1190] L335_accept_S3-D43-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10928#_parser_packetParserENTRY_accept_S3 [1280] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10927#_parser_packetParserENTRY_accept_S3-D58 [1070] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10929#startENTRY_accept_S3 [1498] startENTRY_accept_S3-->L429_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11147#L429_accept_S3 [1209] L429_accept_S3-->L429-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_37 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  AuxVars[]  AssignedVars[] 11148#L429-1_accept_S3 [1243] L429-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11200#startEXIT_accept_S3 >[1687] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11086#_parser_packetParserFINAL-D82 [1158] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11087#_parser_packetParserFINAL_accept_S3 [1521] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11337#_parser_packetParserEXIT_accept_S3 >[1677] _parser_packetParserEXIT_accept_S3-->L336-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11139#L336-D70 [1205] L336-D70-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11140#L336_accept_S3 [1395] L336_accept_S3-->L336_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11351#L336_accept_S3-D37 [1499] L336_accept_S3-D37-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11402#verifyChecksumFINAL_accept_S3 [1510] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11407#verifyChecksumEXIT_accept_S3 >[1640] verifyChecksumEXIT_accept_S3-->L337-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11048#L337-D73 [1133] L337-D73-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10955#L337_accept_S3 [1169] L337_accept_S3-->L337_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11102#L337_accept_S3-D4 [1567] L337_accept_S3-D4-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11360#ingressENTRY_accept_S3 [1409] ingressENTRY_accept_S3-->L277_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 11361#L277_accept_S3 [1412] L277_accept_S3-->L278_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 11045#L278_accept_S3 [1129] L278_accept_S3-->L279_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 10934#L279_accept_S3 [1214] L279_accept_S3-->L279_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11154#L279_accept_S3-D22 [1431] L279_accept_S3-D22-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11375#protect_c_period.applyENTRY_accept_S3 [1516] protect_c_period.applyENTRY_accept_S3-->L385_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 11410#L385_accept_S3 [1519] L385_accept_S3-->L385-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 11024#L385-1_accept_S3 [1611] L385-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11002#protect_c_period.applyEXIT_accept_S3 >[1792] protect_c_period.applyEXIT_accept_S3-->L279-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10998#L279-1-D115 [1106] L279-1-D115-->L279-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10960#L279-1_accept_S3 [1622] L279-1_accept_S3-->L279-1_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10959#L279-1_accept_S3-D1 [1087] L279-1_accept_S3-D1-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10961#protect_c_port_config.applyENTRY_accept_S3 [1580] protect_c_port_config.applyENTRY_accept_S3-->L397_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 11262#L397_accept_S3 [1298] L397_accept_S3-->L397-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 11162#L397-1_accept_S3 [1219] L397-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11163#protect_c_port_config.applyEXIT_accept_S3 >[1667] protect_c_port_config.applyEXIT_accept_S3-->L280-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11417#L280-D67 [1590] L280-D67-->L280_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11416#L280_accept_S3 [1529] L280_accept_S3-->L282_accept_S3: Formula: (= v_protect_c_accepted_19 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 11405#L282_accept_S3 [1506] L282_accept_S3-->L283_accept_S3: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 11344#L283_accept_S3 [1390] L283_accept_S3-->L289_accept_S3: Formula: (not (= v_meta.primary_17 v_standard_metadata.ingress_port_29))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  AuxVars[]  AssignedVars[] 11345#L289_accept_S3 [1444] L289_accept_S3-->L289-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_27 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 11225#L289-1_accept_S3 [1269] L289-1_accept_S3-->L278-2_accept_S3: Formula: (= v_protect_c_accepted_22 v_meta.accepted_27)  InVars {protect_c_accepted=v_protect_c_accepted_22}  OutVars{protect_c_accepted=v_protect_c_accepted_22, meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 11105#L278-2_accept_S3 [1175] L278-2_accept_S3-->L299_accept_S3: Formula: (not (= v_meta.accepted_22 1))  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 10954#L299_accept_S3 [1086] L299_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10956#ingressEXIT_accept_S3 >[1769] ingressEXIT_accept_S3-->L338-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11372#L338-D121 [1490] L338-D121-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11299#L338_accept_S3 [1328] L338_accept_S3-->L338_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11300#L338_accept_S3-D13 [1099] L338_accept_S3-D13-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11487#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11411#egressEXIT_accept_S3 >[1749] egressEXIT_accept_S3-->L339-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10976#L339-D100 [1096] L339-D100-->L339_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10978#L339_accept_S3 [1541] L339_accept_S3-->L339_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11193#L339_accept_S3-D46 [1240] L339_accept_S3-D46-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11194#createChecksumFINAL_accept_S3 [1063] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11228#createChecksumEXIT_accept_S3 >[1651] createChecksumEXIT_accept_S3-->L340-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11229#L340-D85 [1578] L340-D85-->L340_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11358#L340_accept_S3 [1402] L340_accept_S3-->L342_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 11011#L342_accept_S3 [1112] L342_accept_S3-->L341-1_accept_S3: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 11012#L341-1_accept_S3 [1610] L341-1_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 11308#L345_accept_S3 [1343] L345_accept_S3-->L346_accept_S3: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 11191#L346_accept_S3 [1239] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 11192#L347_accept_S3 [1357] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_28))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 11100#L348_accept_S3 [1168] L348_accept_S3-->L349_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 11101#L349_accept_S3 [1491] L349_accept_S3-->L350_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 11301#L350_accept_S3 [1331] L350_accept_S3-->L351_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_26))) (or (and .cse0 (not v__p4ltl_6_7)) (and v__p4ltl_6_7 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_6] 11248#L351_accept_S3 [1286] L351_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_41))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  AuxVars[]  AssignedVars[_p4ltl_7] 11092#mainFINAL_accept_S3 [1165] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11093#mainEXIT_accept_S3 >[1803] mainEXIT_accept_S3-->L357-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11313#L357-1-D103 [1349] L357-1-D103-->L357-1_accept_S3: Formula: (and v__p4ltl_7_12 v__p4ltl_6_12)  InVars {_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 11314#L357-1_accept_S3 
[2023-01-16 04:15:33,697 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:33,698 INFO  L85        PathProgramCache]: Analyzing trace with hash 1550759263, now seen corresponding path program 1 times
[2023-01-16 04:15:33,698 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:33,698 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1620030372]
[2023-01-16 04:15:33,698 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:33,698 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:33,713 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,744 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:33,750 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,774 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:33,777 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,783 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:33,784 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,787 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:33,788 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,789 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:33,789 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,794 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:33,797 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,802 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:33,802 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,806 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:33,806 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,810 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:15:33,810 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,811 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 106
[2023-01-16 04:15:33,812 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,812 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 111
[2023-01-16 04:15:33,830 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,838 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 133
[2023-01-16 04:15:33,844 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,850 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:33,852 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,854 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:33,855 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,856 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:33,857 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,857 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:33,858 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,858 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:33,860 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,860 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:33,861 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,861 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:33,862 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,862 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-01-16 04:15:33,862 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,863 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 105
[2023-01-16 04:15:33,863 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:33,864 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:33,864 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:33,864 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1620030372]
[2023-01-16 04:15:33,864 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1620030372] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:33,864 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:33,864 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-01-16 04:15:33,864 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [173287771]
[2023-01-16 04:15:33,864 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:33,864 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:33,865 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:33,865 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-01-16 04:15:33,865 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=35, Invalid=97, Unknown=0, NotChecked=0, Total=132
[2023-01-16 04:15:33,865 INFO  L87              Difference]: Start difference. First operand 655 states and 693 transitions. cyclomatic complexity: 40 Second operand  has 12 states, 12 states have (on average 17.833333333333332) internal successors, (214), 4 states have internal predecessors, (214), 3 states have call successors, (22), 9 states have call predecessors, (22), 3 states have return successors, (21), 4 states have call predecessors, (21), 3 states have call successors, (21)
[2023-01-16 04:15:36,362 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:36,363 INFO  L93              Difference]: Finished difference Result 2349 states and 2803 transitions.
[2023-01-16 04:15:36,363 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 66 states. 
[2023-01-16 04:15:36,365 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2349 states and 2803 transitions.
[2023-01-16 04:15:36,396 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-01-16 04:15:36,406 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2349 states to 2349 states and 2803 transitions.
[2023-01-16 04:15:36,406 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1356
[2023-01-16 04:15:36,407 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1356
[2023-01-16 04:15:36,407 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2349 states and 2803 transitions.
[2023-01-16 04:15:36,411 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:36,411 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2349 states and 2803 transitions.
[2023-01-16 04:15:36,412 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2349 states and 2803 transitions.
[2023-01-16 04:15:36,429 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2349 to 655.
[2023-01-16 04:15:36,430 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 655 states, 510 states have (on average 1.0745098039215686) internal successors, (548), 510 states have internal predecessors, (548), 68 states have call successors, (68), 68 states have call predecessors, (68), 77 states have return successors, (77), 77 states have call predecessors, (77), 67 states have call successors, (77)
[2023-01-16 04:15:36,431 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 655 states to 655 states and 693 transitions.
[2023-01-16 04:15:36,431 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 655 states and 693 transitions.
[2023-01-16 04:15:36,431 INFO  L399   stractBuchiCegarLoop]: Abstraction has 655 states and 693 transitions.
[2023-01-16 04:15:36,431 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 7 ============
[2023-01-16 04:15:36,431 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 655 states and 693 transitions.
[2023-01-16 04:15:36,433 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:36,433 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:36,433 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:36,434 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:36,434 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:36,436 INFO  L752   eck$LassoCheckResult]: Stem: 14712#ULTIMATE.startENTRY_NONWA [1134] ULTIMATE.startENTRY_NONWA-->L357-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14713#L357-1_T0_init [1191] L357-1_T0_init-->L357_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14581#L357_T0_init [1530] L357_T0_init-->L357_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14580#L357_T0_init-D35 [1064] L357_T0_init-D35-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14540#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14686#mainENTRY_T0_init-D11 [1116] mainENTRY_T0_init-D11-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14687#havocProcedureENTRY_T0_init [1341] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 14810#L211_T0_init [1211] L211_T0_init-->L212_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 14811#L212_T0_init [1290] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 14910#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 14887#L214_T0_init [1274] L214_T0_init-->L215_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 14888#L215_T0_init [1523] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14759#L216_T0_init [1167] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 14760#L217_T0_init [1471] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14911#L218_T0_init [1291] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14912#L219_T0_init [1304] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14925#L220_T0_init [1614] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14935#L221_T0_init [1313] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14582#L222_T0_init [1066] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 14557#L223_T0_init [1054] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14558#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14658#L225_T0_init [1103] L225_T0_init-->L226_T0_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 14555#L226_T0_init [1053] L226_T0_init-->L227_T0_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 14556#L227_T0_init [1385] L227_T0_init-->L228_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14775#L228_T0_init [1181] L228_T0_init-->L229_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 14776#L229_T0_init [1440] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 14549#L230_T0_init [1050] L230_T0_init-->L231_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 14550#L231_T0_init [1080] L231_T0_init-->L232_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 14606#L232_T0_init [1137] L232_T0_init-->L233_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 14714#L233_T0_init [1566] L233_T0_init-->L234_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 14659#L234_T0_init [1104] L234_T0_init-->L235_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 14634#L235_T0_init [1092] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 14635#L236_T0_init [1542] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_9) (<= v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 14899#L237_T0_init [1281] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 14788#L238_T0_init [1193] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 14789#L239_T0_init [1452] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 14870#L240_T0_init [1255] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 14594#L241_T0_init [1072] L241_T0_init-->L242_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 14595#L242_T0_init [1527] L242_T0_init-->L243_T0_init: Formula: (and (<= v_hdr.topology.mac_14 281474976710656) (<= 0 v_hdr.topology.mac_14))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 15054#L243_T0_init [1570] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 14966#L244_T0_init [1355] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 14967#L245_T0_init [1536] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 14965#L246_T0_init [1353] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 14769#L247_T0_init [1177] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 14770#L248_T0_init [1496] L248_T0_init-->L249_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 15043#L249_T0_init [1602] L249_T0_init-->L250_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 14846#L250_T0_init [1238] L250_T0_init-->L251_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 14847#L251_T0_init [1366] L251_T0_init-->L252_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 14933#L252_T0_init [1311] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 14934#L253_T0_init [1344] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 14900#L254_T0_init [1283] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 14539#L255_T0_init [1048] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 14541#L256_T0_init [1288] L256_T0_init-->L257_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 14720#L257_T0_init [1140] L257_T0_init-->L258_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 14721#L258_T0_init [1582] L258_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 15055#havocProcedureFINAL_T0_init [1528] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14815#havocProcedureEXIT_T0_init >[1757] havocProcedureEXIT_T0_init-->L335-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14816#L335-D65 [1480] L335-D65-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14643#L335_T0_init [1179] L335_T0_init-->L335_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14722#L335_T0_init-D44 [1142] L335_T0_init-D44-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14709#_parser_packetParserENTRY_T0_init [1132] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14710#_parser_packetParserENTRY_T0_init-D59 [1514] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14853#startENTRY_T0_init [1242] startENTRY_T0_init-->L429_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14854#L429_T0_init [1599] L429_T0_init-->L429-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_39 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  AuxVars[]  AssignedVars[] 14929#L429-1_T0_init [1309] L429-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14862#startEXIT_T0_init >[1695] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14863#_parser_packetParserFINAL-D83 [1256] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14642#_parser_packetParserFINAL_T0_init [1098] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14644#_parser_packetParserEXIT_T0_init >[1708] _parser_packetParserEXIT_T0_init-->L336-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14931#L336-D71 [1363] L336-D71-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14607#L336_T0_init [1082] L336_T0_init-->L336_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14608#L336_T0_init-D38 [1160] L336_T0_init-D38-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14681#verifyChecksumFINAL_T0_init [1114] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14682#verifyChecksumEXIT_T0_init >[1804] verifyChecksumEXIT_T0_init-->L337-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14689#L337-D74 [1533] L337-D74-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14520#L337_T0_init [1275] L337_T0_init-->L337_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14864#L337_T0_init-D5 [1247] L337_T0_init-D5-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14636#ingressENTRY_T0_init [1094] ingressENTRY_T0_init-->L277_T0_init: Formula: (not (= v_hdr.ethernet.etherType_25 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 14637#L277_T0_init [1180] L277_T0_init-->L278_T0_init: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 14774#L278_T0_init [1534] L278_T0_init-->L279_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 14631#L279_T0_init [1576] L279_T0_init-->L279_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14777#L279_T0_init-D23 [1182] L279_T0_init-D23-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14778#protect_c_period.applyENTRY_T0_init [1377] protect_c_period.applyENTRY_T0_init-->L385_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 14939#L385_T0_init [1316] L385_T0_init-->L385-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 14838#L385-1_T0_init [1228] L385-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14690#protect_c_period.applyEXIT_T0_init >[1691] protect_c_period.applyEXIT_T0_init-->L279-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14630#L279-1-D116 [1089] L279-1-D116-->L279-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14560#L279-1_T0_init [1458] L279-1_T0_init-->L279-1_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14972#L279-1_T0_init-D2 [1362] L279-1_T0_init-D2-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14973#protect_c_port_config.applyENTRY_T0_init [1573] protect_c_port_config.applyENTRY_T0_init-->L397_T0_init: Formula: (not (= v_protect_c_port_config.action_run_24 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 14559#L397_T0_init [1057] L397_T0_init-->L397-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 14562#L397-1_T0_init [1154] L397-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14621#protect_c_port_config.applyEXIT_T0_init >[1786] protect_c_port_config.applyEXIT_T0_init-->L280-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14622#L280-D68 [1497] L280-D68-->L280_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14884#L280_T0_init [1270] L280_T0_init-->L282_T0_init: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 14877#L282_T0_init [1265] L282_T0_init-->L283_T0_init: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 14878#L283_T0_init [1594] L283_T0_init-->L285_T0_init: Formula: (= v_meta.primary_20 v_standard_metadata.ingress_port_36)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 14534#L285_T0_init [1393] L285_T0_init-->L285_T0_init-D20: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 14533#L285_T0_init-D20 [1046] L285_T0_init-D20-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14535#protect_c_last_primary.writeENTRY_T0_init [1524] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 14865#protect_c_last_primary.writeFINAL_T0_init [1248] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14866#protect_c_last_primary.writeEXIT_T0_init >[1656] protect_c_last_primary.writeEXIT_T0_init-->L285-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 14519#L285-1-D107 [1039] L285-1-D107-->L285-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14521#L285-1_T0_init [1262] L285-1_T0_init-->L289-1_T0_init: Formula: (= v_protect_c_accepted_12 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 14872#L289-1_T0_init [1052] L289-1_T0_init-->L278-2_T0_init: Formula: (= v_protect_c_accepted_11 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_11}  OutVars{protect_c_accepted=v_protect_c_accepted_11, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 15112#L278-2_T0_init [1068] L278-2_T0_init-->L300_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 15033#L300_T0_init [1585] L300_T0_init-->L300_T0_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15032#L300_T0_init-D50 [1468] L300_T0_init-D50-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15034#l2_c_l2_forwarding.applyENTRY_T0_init [1620] l2_c_l2_forwarding.applyENTRY_T0_init-->L328_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 15111#L328_T0_init [1387] L328_T0_init-->L328-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 15115#L328-1_T0_init [1441] L328-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15114#l2_c_l2_forwarding.applyEXIT_T0_init >[1760] l2_c_l2_forwarding.applyEXIT_T0_init-->L299-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15113#L299-D110 [1225] L299-D110-->L299_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15106#L299_T0_init [1212] L299_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15105#ingressEXIT_T0_init >[1754] ingressEXIT_T0_init-->L338-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15103#L338-D122 [1436] L338-D122-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15099#L338_T0_init [1135] L338_T0_init-->L338_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15100#L338_T0_init-D14 [1051] L338_T0_init-D14-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15101#egressFINAL_T0_init [1394] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15098#egressEXIT_T0_init >[1744] egressEXIT_T0_init-->L339-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15093#L339-D101 [1367] L339-D101-->L339_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15089#L339_T0_init [1612] L339_T0_init-->L339_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15090#L339_T0_init-D47 [1260] L339_T0_init-D47-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15091#createChecksumFINAL_T0_init [1230] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15088#createChecksumEXIT_T0_init >[1777] createChecksumEXIT_T0_init-->L340-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15083#L340-D86 [1318] L340-D86-->L340_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15081#L340_T0_init [1223] L340_T0_init-->L342_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 15079#L342_T0_init [1253] L342_T0_init-->L341-1_T0_init: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 15078#L341-1_T0_init [1407] L341-1_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 15077#L345_T0_init [1148] L345_T0_init-->L346_T0_init: Formula: (= v__p4ltl_2_9 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_9, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 15076#L346_T0_init [1149] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_12 v_meta.period_32))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_12, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_12, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 15075#L347_T0_init [1415] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_3] 15074#L348_T0_init [1537] L348_T0_init-->L349_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_4_6 .cse0) (and (not .cse0) (not v__p4ltl_4_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 15073#L349_T0_init [1507] L349_T0_init-->L350_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 15072#L350_T0_init [1486] L350_T0_init-->L351_T0_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_6] 15071#L351_T0_init [1561] L351_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_40))) (or (and v__p4ltl_7_6 .cse0) (and (not v__p4ltl_7_6) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[_p4ltl_7] 15070#mainFINAL_T0_init [1307] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15069#mainEXIT_T0_init >[1737] mainEXIT_T0_init-->L357-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15068#L357-1-D104 [1201] L357-1-D104-->L357-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 15066#L357-1_accept_S2 [1600] L357-1_accept_S2-->L357_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14523#L357_accept_S2 [1266] L357_accept_S2-->L357_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14879#L357_accept_S2-D36 [1422] L357_accept_S2-D36-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14515#mainENTRY_accept_S2 [1055] mainENTRY_accept_S2-->mainENTRY_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14514#mainENTRY_accept_S2-D12 [1037] mainENTRY_accept_S2-D12-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14516#havocProcedureENTRY_accept_S2 [1411] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 15005#L211_accept_S2 [1587] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 14844#L212_accept_S2 [1235] L212_accept_S2-->L213_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 14845#L213_accept_S2 [1446] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 14771#L214_accept_S2 [1178] L214_accept_S2-->L215_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 14772#L215_accept_S2 [1554] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14913#L216_accept_S2 [1292] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 14914#L217_accept_S2 [1489] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14996#L218_accept_S2 [1397] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14997#L219_accept_S2 [1613] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14886#L220_accept_S2 [1272] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14818#L221_accept_S2 [1217] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14703#L222_accept_S2 [1126] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 14704#L223_accept_S2 [1607] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14839#L224_accept_S2 [1229] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 14705#L225_accept_S2 [1127] L225_accept_S2-->L226_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 14706#L226_accept_S2 [1462] L226_accept_S2-->L227_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 14663#L227_accept_S2 [1107] L227_accept_S2-->L228_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14517#L228_accept_S2 [1038] L228_accept_S2-->L229_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ethernet_3 false))  InVars {emit=v_emit_20, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_19, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 14518#L229_accept_S2 [1060] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 14568#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 14915#L231_accept_S2 [1293] L231_accept_S2-->L232_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 14649#L232_accept_S2 [1101] L232_accept_S2-->L233_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 14650#L233_accept_S2 [1378] L233_accept_S2-->L234_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 14766#L234_accept_S2 [1170] L234_accept_S2-->L235_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.topology_4 false))  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 14736#L235_accept_S2 [1152] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 14737#L236_accept_S2 [1588] L236_accept_S2-->L237_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 14781#L237_accept_S2 [1186] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 14729#L238_accept_S2 [1147] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 14730#L239_accept_S2 [1347] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 14959#L240_accept_S2 [1348] L240_accept_S2-->L241_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 14960#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 14883#L242_accept_S2 [1271] L242_accept_S2-->L243_accept_S2: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 14880#L243_accept_S2 [1268] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 14881#L244_accept_S2 [1374] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 14980#L245_accept_S2 [1416] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 14957#L246_accept_S2 [1346] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 14958#L247_accept_S2 [1492] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 14892#L248_accept_S2 [1278] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 14893#L249_accept_S2 [1621] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 15050#L250_accept_S2 [1512] L250_accept_S2-->L251_accept_S2: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 14851#L251_accept_S2 [1241] L251_accept_S2-->L252_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 14852#L252_accept_S2 [1359] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 14969#L253_accept_S2 [1420] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 14916#L254_accept_S2 [1296] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 14917#L255_accept_S2 [1310] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 14932#L256_accept_S2 [1511] L256_accept_S2-->L257_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 15035#L257_accept_S2 [1479] L257_accept_S2-->L258_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 14993#L258_accept_S2 [1392] L258_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 14981#havocProcedureFINAL_accept_S2 [1379] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14936#havocProcedureEXIT_accept_S2 >[1639] havocProcedureEXIT_accept_S2-->L335-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14937#L335-D66 [1447] L335-D66-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14528#L335_accept_S2 [1043] L335_accept_S2-->L335_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14529#L335_accept_S2-D45 [1538] L335_accept_S2-D45-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14566#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15040#_parser_packetParserENTRY_accept_S2-D60 [1500] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14565#startENTRY_accept_S2 [1059] startENTRY_accept_S2-->L429_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14567#L429_accept_S2 [1540] L429_accept_S2-->L429-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_35 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[] 14596#L429-1_accept_S2 [1073] L429-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14597#startEXIT_accept_S2 >[1723] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14773#_parser_packetParserFINAL-D84 [1483] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15029#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14653#_parser_packetParserEXIT_accept_S2 >[1718] _parser_packetParserEXIT_accept_S2-->L336-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14654#L336-D72 [1520] L336-D72-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14716#L336_accept_S2 [1429] L336_accept_S2-->L336_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15015#L336_accept_S2-D39 [1565] L336_accept_S2-D39-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14715#verifyChecksumFINAL_accept_S2 [1138] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14717#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L337-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14801#L337-D75 [1604] L337-D75-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14510#L337_accept_S2 [1513] L337_accept_S2-->L337_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14673#L337_accept_S2-D6 [1111] L337_accept_S2-D6-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14674#ingressENTRY_accept_S2 [1384] ingressENTRY_accept_S2-->L277_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 14986#L277_accept_S2 [1532] L277_accept_S2-->L278_accept_S2: Formula: (= v_meta.accepted_23 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 15058#L278_accept_S2 [1608] L278_accept_S2-->L279_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 14509#L279_accept_S2 [1035] L279_accept_S2-->L279_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14511#L279_accept_S2-D24 [1466] L279_accept_S2-D24-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14734#protect_c_period.applyENTRY_accept_S2 [1151] protect_c_period.applyENTRY_accept_S2-->L385_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 14735#L385_accept_S2 [1464] L385_accept_S2-->L385-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 14570#L385-1_accept_S2 [1381] L385-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14983#protect_c_period.applyEXIT_accept_S2 >[1700] protect_c_period.applyEXIT_accept_S2-->L279-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14990#L279-1-D117 [1574] L279-1-D117-->L279-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14783#L279-1_accept_S2 [1263] L279-1_accept_S2-->L279-1_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14875#L279-1_accept_S2-D3 [1424] L279-1_accept_S2-D3-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15013#protect_c_port_config.applyENTRY_accept_S2 [1509] protect_c_port_config.applyENTRY_accept_S2-->L397_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 15041#L397_accept_S2 [1494] L397_accept_S2-->L397-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 14784#L397-1_accept_S2 [1449] L397-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15028#protect_c_port_config.applyEXIT_accept_S2 >[1789] protect_c_port_config.applyEXIT_accept_S2-->L280-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14512#L280-D69 [1036] L280-D69-->L280_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14513#L280_accept_S2 [1560] L280_accept_S2-->L282_accept_S2: Formula: (= v_protect_c_accepted_20 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 14790#L282_accept_S2 [1194] L282_accept_S2-->L283_accept_S2: Formula: (= v_protect_c_time_15 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 14725#L283_accept_S2 [1146] L283_accept_S2-->L289_accept_S2: Formula: (not (= v_meta.primary_19 v_standard_metadata.ingress_port_31))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_31, meta.primary=v_meta.primary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31, meta.primary=v_meta.primary_19}  AuxVars[]  AssignedVars[] 14727#L289_accept_S2 [1295] L289_accept_S2-->L289-1_accept_S2: Formula: (not (= v_standard_metadata.ingress_port_25 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 14876#L289-1_accept_S2 [1329] L289-1_accept_S2-->L278-2_accept_S2: Formula: (= v_protect_c_accepted_21 v_meta.accepted_26)  InVars {protect_c_accepted=v_protect_c_accepted_21}  OutVars{protect_c_accepted=v_protect_c_accepted_21, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 14530#L278-2_accept_S2 [1045] L278-2_accept_S2-->L299_accept_S2: Formula: (not (= v_meta.accepted_20 1))  InVars {meta.accepted=v_meta.accepted_20}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[] 14532#L299_accept_S2 [1327] L299_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14946#ingressEXIT_accept_S2 >[1770] ingressEXIT_accept_S2-->L338-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15011#L338-D123 [1557] L338-D123-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14537#L338_accept_S2 [1461] L338_accept_S2-->L338_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14536#L338_accept_S2-D15 [1047] L338_accept_S2-D15-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14538#egressFINAL_accept_S2 [1206] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14545#egressEXIT_accept_S2 >[1729] egressEXIT_accept_S2-->L339-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14546#L339-D102 [1330] L339-D102-->L339_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14897#L339_accept_S2 [1413] L339_accept_S2-->L339_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14938#L339_accept_S2-D48 [1314] L339_accept_S2-D48-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14896#createChecksumFINAL_accept_S2 [1279] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14898#createChecksumEXIT_accept_S2 >[1715] createChecksumEXIT_accept_S2-->L340-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14923#L340-D87 [1301] L340-D87-->L340_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14924#L340_accept_S2 [1321] L340_accept_S2-->L342_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 14941#L342_accept_S2 [1476] L342_accept_S2-->L341-1_accept_S2: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 14723#L341-1_accept_S2 [1143] L341-1_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 14724#L345_accept_S2 [1339] L345_accept_S2-->L346_accept_S2: Formula: (= v__p4ltl_2_10 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_10, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 14954#L346_accept_S2 [1548] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_7 v_meta.period_30))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_7, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 14648#L347_accept_S2 [1100] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_29))) (or (and .cse0 v__p4ltl_3_7) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_29}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_29, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_3] 14522#L348_accept_S2 [1041] L348_accept_S2-->L349_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 14524#L349_accept_S2 [1484] L349_accept_S2-->L350_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 15037#L350_accept_S2 [1559] L350_accept_S2-->L351_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_27))) (or (and (not v__p4ltl_6_8) .cse0) (and v__p4ltl_6_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_27}  OutVars{meta.secondary=v_meta.secondary_27, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 15059#L351_accept_S2 [1605] L351_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_42))) (or (and (not v__p4ltl_7_8) (not .cse0)) (and v__p4ltl_7_8 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[_p4ltl_7] 14828#mainFINAL_accept_S2 [1221] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14829#mainEXIT_accept_S2 >[1745] mainEXIT_accept_S2-->L357-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15051#L357-1-D105 [1616] L357-1-D105-->L357-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_9 v__p4ltl_3_9 v__p4ltl_7_9 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  AuxVars[]  AssignedVars[] 14962#L357-1_accept_S3 
[2023-01-16 04:15:36,437 INFO  L754   eck$LassoCheckResult]: Loop: 14962#L357-1_accept_S3 [1544] L357-1_accept_S3-->L357_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14641#L357_accept_S3 [1391] L357_accept_S3-->L357_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14728#L357_accept_S3-D34 [1144] L357_accept_S3-D34-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14526#mainENTRY_accept_S3 [1460] mainENTRY_accept_S3-->mainENTRY_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15030#mainENTRY_accept_S3-D10 [1617] mainENTRY_accept_S3-D10-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15062#havocProcedureENTRY_accept_S3 [1564] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 15063#L211_accept_S3 [1618] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 14868#L212_accept_S3 [1252] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 14869#L213_accept_S3 [1437] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 15024#L214_accept_S3 [1455] L214_accept_S3-->L215_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 14757#L215_accept_S3 [1166] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14758#L216_accept_S3 [1445] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 14998#L217_accept_S3 [1398] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14999#L218_accept_S3 [1589] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14692#L219_accept_S3 [1119] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14693#L220_accept_S3 [1504] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14994#L221_accept_S3 [1396] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14908#L222_accept_S3 [1289] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 14909#L223_accept_S3 [1319] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14942#L224_accept_S3 [1406] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 15002#L225_accept_S3 [1584] L225_accept_S3-->L226_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 14525#L226_accept_S3 [1042] L226_accept_S3-->L227_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 14527#L227_accept_S3 [1457] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14952#L228_accept_S3 [1338] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_2 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 14953#L229_accept_S3 [1372] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 14979#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 14873#L231_accept_S3 [1261] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 14874#L232_accept_S3 [1472] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_28) (<= v_hdr.ethernet.etherType_28 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[] 14664#L233_accept_S3 [1108] L233_accept_S3-->L234_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 14665#L234_accept_S3 [1388] L234_accept_S3-->L235_accept_S3: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 14989#L235_accept_S3 [1410] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 15006#L236_accept_S3 [1553] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 14835#L237_accept_S3 [1227] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 14547#L238_accept_S3 [1049] L238_accept_S3-->L239_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 14548#L239_accept_S3 [1475] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 14638#L240_accept_S3 [1095] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 14639#L241_accept_S3 [1543] L241_accept_S3-->L242_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 15031#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (and (<= v_hdr.topology.mac_12 281474976710656) (<= 0 v_hdr.topology.mac_12))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 14963#L243_accept_S3 [1352] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 14964#L244_accept_S3 [1370] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 14976#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 14859#L246_accept_S3 [1246] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 14860#L247_accept_S3 [1568] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 14780#L248_accept_S3 [1184] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 14743#L249_accept_S3 [1155] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 14744#L250_accept_S3 [1414] L250_accept_S3-->L251_accept_S3: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 14857#L251_accept_S3 [1244] L251_accept_S3-->L252_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 14858#L252_accept_S3 [1428] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 14747#L253_accept_S3 [1159] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 14748#L254_accept_S3 [1358] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 14968#L255_accept_S3 [1432] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 15019#L256_accept_S3 [1434] L256_accept_S3-->L257_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 14602#L257_accept_S3 [1077] L257_accept_S3-->L258_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 14603#L258_accept_S3 [1128] L258_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 14707#havocProcedureFINAL_accept_S3 [1171] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14604#havocProcedureEXIT_accept_S3 >[1799] havocProcedureEXIT_accept_S3-->L335-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14605#L335-D64 [1401] L335-D64-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14718#L335_accept_S3 [1139] L335_accept_S3-->L335_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14719#L335_accept_S3-D43 [1190] L335_accept_S3-D43-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14592#_parser_packetParserENTRY_accept_S3 [1280] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14591#_parser_packetParserENTRY_accept_S3-D58 [1070] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14593#startENTRY_accept_S3 [1498] startENTRY_accept_S3-->L429_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 14807#L429_accept_S3 [1209] L429_accept_S3-->L429-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_37 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  AuxVars[]  AssignedVars[] 14808#L429-1_accept_S3 [1243] L429-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14856#startEXIT_accept_S3 >[1687] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14749#_parser_packetParserFINAL-D82 [1158] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14750#_parser_packetParserFINAL_accept_S3 [1521] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14985#_parser_packetParserEXIT_accept_S3 >[1677] _parser_packetParserEXIT_accept_S3-->L336-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14802#L336-D70 [1205] L336-D70-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14803#L336_accept_S3 [1395] L336_accept_S3-->L336_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14995#L336_accept_S3-D37 [1499] L336_accept_S3-D37-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15044#verifyChecksumFINAL_accept_S3 [1510] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15049#verifyChecksumEXIT_accept_S3 >[1640] verifyChecksumEXIT_accept_S3-->L337-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14711#L337-D73 [1133] L337-D73-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14619#L337_accept_S3 [1169] L337_accept_S3-->L337_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14765#L337_accept_S3-D4 [1567] L337_accept_S3-D4-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15003#ingressENTRY_accept_S3 [1409] ingressENTRY_accept_S3-->L277_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 15004#L277_accept_S3 [1412] L277_accept_S3-->L278_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 14708#L278_accept_S3 [1129] L278_accept_S3-->L279_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 14598#L279_accept_S3 [1214] L279_accept_S3-->L279_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14814#L279_accept_S3-D22 [1431] L279_accept_S3-D22-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15018#protect_c_period.applyENTRY_accept_S3 [1516] protect_c_period.applyENTRY_accept_S3-->L385_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 15052#L385_accept_S3 [1519] L385_accept_S3-->L385-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 14688#L385-1_accept_S3 [1611] L385-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14666#protect_c_period.applyEXIT_accept_S3 >[1792] protect_c_period.applyEXIT_accept_S3-->L279-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14662#L279-1-D115 [1106] L279-1-D115-->L279-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14624#L279-1_accept_S3 [1622] L279-1_accept_S3-->L279-1_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14623#L279-1_accept_S3-D1 [1087] L279-1_accept_S3-D1-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14625#protect_c_port_config.applyENTRY_accept_S3 [1580] protect_c_port_config.applyENTRY_accept_S3-->L397_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 14918#L397_accept_S3 [1298] L397_accept_S3-->L397-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 14822#L397-1_accept_S3 [1219] L397-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14823#protect_c_port_config.applyEXIT_accept_S3 >[1667] protect_c_port_config.applyEXIT_accept_S3-->L280-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15057#L280-D67 [1590] L280-D67-->L280_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15056#L280_accept_S3 [1529] L280_accept_S3-->L282_accept_S3: Formula: (= v_protect_c_accepted_19 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 15047#L282_accept_S3 [1506] L282_accept_S3-->L283_accept_S3: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 14991#L283_accept_S3 [1390] L283_accept_S3-->L289_accept_S3: Formula: (not (= v_meta.primary_17 v_standard_metadata.ingress_port_29))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  AuxVars[]  AssignedVars[] 14992#L289_accept_S3 [1444] L289_accept_S3-->L289-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_27 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 14882#L289-1_accept_S3 [1269] L289-1_accept_S3-->L278-2_accept_S3: Formula: (= v_protect_c_accepted_22 v_meta.accepted_27)  InVars {protect_c_accepted=v_protect_c_accepted_22}  OutVars{protect_c_accepted=v_protect_c_accepted_22, meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 14768#L278-2_accept_S3 [1175] L278-2_accept_S3-->L299_accept_S3: Formula: (not (= v_meta.accepted_22 1))  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 14618#L299_accept_S3 [1086] L299_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14620#ingressEXIT_accept_S3 >[1769] ingressEXIT_accept_S3-->L338-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15014#L338-D121 [1490] L338-D121-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14646#L338_accept_S3 [1328] L338_accept_S3-->L338_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14645#L338_accept_S3-D13 [1099] L338_accept_S3-D13-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14647#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15036#egressEXIT_accept_S3 >[1749] egressEXIT_accept_S3-->L339-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14640#L339-D100 [1096] L339-D100-->L339_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14578#L339_accept_S3 [1541] L339_accept_S3-->L339_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14850#L339_accept_S3-D46 [1240] L339_accept_S3-D46-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14577#createChecksumFINAL_accept_S3 [1063] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14579#createChecksumEXIT_accept_S3 >[1651] createChecksumEXIT_accept_S3-->L340-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14885#L340-D85 [1578] L340-D85-->L340_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15001#L340_accept_S3 [1402] L340_accept_S3-->L342_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 14675#L342_accept_S3 [1112] L342_accept_S3-->L341-1_accept_S3: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 14676#L341-1_accept_S3 [1610] L341-1_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 14956#L345_accept_S3 [1343] L345_accept_S3-->L346_accept_S3: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 14848#L346_accept_S3 [1239] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 14849#L347_accept_S3 [1357] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_28))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 14763#L348_accept_S3 [1168] L348_accept_S3-->L349_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 14764#L349_accept_S3 [1491] L349_accept_S3-->L350_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 14950#L350_accept_S3 [1331] L350_accept_S3-->L351_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_26))) (or (and .cse0 (not v__p4ltl_6_7)) (and v__p4ltl_6_7 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_6] 14904#L351_accept_S3 [1286] L351_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_41))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  AuxVars[]  AssignedVars[_p4ltl_7] 14755#mainFINAL_accept_S3 [1165] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14756#mainEXIT_accept_S3 >[1803] mainEXIT_accept_S3-->L357-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14961#L357-1-D103 [1349] L357-1-D103-->L357-1_accept_S3: Formula: (and v__p4ltl_7_12 v__p4ltl_6_12)  InVars {_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 14962#L357-1_accept_S3 
[2023-01-16 04:15:36,437 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:36,437 INFO  L85        PathProgramCache]: Analyzing trace with hash -1302264996, now seen corresponding path program 1 times
[2023-01-16 04:15:36,438 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:36,438 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [277823771]
[2023-01-16 04:15:36,438 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:36,438 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:36,455 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,520 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:36,525 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,552 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:36,554 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,561 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:36,562 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,566 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:36,566 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,567 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:36,569 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,576 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:36,578 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,583 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:36,584 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,588 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:36,589 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,592 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:15:36,593 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,598 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-01-16 04:15:36,599 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,600 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 04:15:36,601 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,602 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 118
[2023-01-16 04:15:36,602 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,604 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 140
[2023-01-16 04:15:36,616 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,653 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:36,657 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,661 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:36,662 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,663 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:36,664 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,665 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:36,666 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,666 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:36,669 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,683 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:36,684 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,685 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:36,686 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,687 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 100
[2023-01-16 04:15:36,688 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,689 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 105
[2023-01-16 04:15:36,690 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:36,691 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:36,691 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:36,691 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [277823771]
[2023-01-16 04:15:36,692 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [277823771] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:36,692 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:36,692 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [14] imperfect sequences [] total 14
[2023-01-16 04:15:36,692 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1503931313]
[2023-01-16 04:15:36,692 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:36,692 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:36,692 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:36,693 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 15 interpolants.
[2023-01-16 04:15:36,693 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=45, Invalid=165, Unknown=0, NotChecked=0, Total=210
[2023-01-16 04:15:36,693 INFO  L87              Difference]: Start difference. First operand 655 states and 693 transitions. cyclomatic complexity: 40 Second operand  has 15 states, 14 states have (on average 15.642857142857142) internal successors, (219), 6 states have internal predecessors, (219), 2 states have call successors, (23), 10 states have call predecessors, (23), 3 states have return successors, (22), 3 states have call predecessors, (22), 2 states have call successors, (22)
[2023-01-16 04:15:39,929 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:39,929 INFO  L93              Difference]: Finished difference Result 2307 states and 2743 transitions.
[2023-01-16 04:15:39,929 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 92 states. 
[2023-01-16 04:15:39,930 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2307 states and 2743 transitions.
[2023-01-16 04:15:39,937 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-01-16 04:15:39,945 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2307 states to 2249 states and 2675 transitions.
[2023-01-16 04:15:39,945 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1246
[2023-01-16 04:15:39,946 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1246
[2023-01-16 04:15:39,946 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2249 states and 2675 transitions.
[2023-01-16 04:15:39,949 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:39,949 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2249 states and 2675 transitions.
[2023-01-16 04:15:39,950 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2249 states and 2675 transitions.
[2023-01-16 04:15:39,963 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2249 to 659.
[2023-01-16 04:15:39,964 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 659 states, 514 states have (on average 1.0700389105058365) internal successors, (550), 514 states have internal predecessors, (550), 68 states have call successors, (68), 68 states have call predecessors, (68), 77 states have return successors, (77), 77 states have call predecessors, (77), 67 states have call successors, (77)
[2023-01-16 04:15:39,965 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 659 states to 659 states and 695 transitions.
[2023-01-16 04:15:39,965 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 659 states and 695 transitions.
[2023-01-16 04:15:39,965 INFO  L399   stractBuchiCegarLoop]: Abstraction has 659 states and 695 transitions.
[2023-01-16 04:15:39,965 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 8 ============
[2023-01-16 04:15:39,966 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 659 states and 695 transitions.
[2023-01-16 04:15:39,967 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:39,967 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:39,967 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:39,968 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:39,968 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:39,970 INFO  L752   eck$LassoCheckResult]: Stem: 18447#ULTIMATE.startENTRY_NONWA [1134] ULTIMATE.startENTRY_NONWA-->L357-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18448#L357-1_T0_init [1191] L357-1_T0_init-->L357_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18317#L357_T0_init [1530] L357_T0_init-->L357_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18316#L357_T0_init-D35 [1064] L357_T0_init-D35-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18276#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18420#mainENTRY_T0_init-D11 [1116] mainENTRY_T0_init-D11-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18421#havocProcedureENTRY_T0_init [1341] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 18548#L211_T0_init [1211] L211_T0_init-->L212_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 18549#L212_T0_init [1290] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 18650#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 18627#L214_T0_init [1274] L214_T0_init-->L215_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 18628#L215_T0_init [1523] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 18494#L216_T0_init [1167] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 18495#L217_T0_init [1471] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 18651#L218_T0_init [1291] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 18652#L219_T0_init [1304] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 18665#L220_T0_init [1614] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 18675#L221_T0_init [1313] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 18321#L222_T0_init [1066] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 18293#L223_T0_init [1054] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 18294#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 18392#L225_T0_init [1103] L225_T0_init-->L226_T0_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 18291#L226_T0_init [1053] L226_T0_init-->L227_T0_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 18292#L227_T0_init [1385] L227_T0_init-->L228_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 18510#L228_T0_init [1181] L228_T0_init-->L229_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 18511#L229_T0_init [1440] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 18285#L230_T0_init [1050] L230_T0_init-->L231_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 18286#L231_T0_init [1080] L231_T0_init-->L232_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 18341#L232_T0_init [1137] L232_T0_init-->L233_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 18449#L233_T0_init [1566] L233_T0_init-->L234_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 18393#L234_T0_init [1104] L234_T0_init-->L235_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 18369#L235_T0_init [1092] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 18370#L236_T0_init [1542] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_9) (<= v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 18639#L237_T0_init [1281] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 18524#L238_T0_init [1193] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 18525#L239_T0_init [1452] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 18609#L240_T0_init [1255] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 18331#L241_T0_init [1072] L241_T0_init-->L242_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 18332#L242_T0_init [1527] L242_T0_init-->L243_T0_init: Formula: (and (<= v_hdr.topology.mac_14 281474976710656) (<= 0 v_hdr.topology.mac_14))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 18801#L243_T0_init [1570] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 18709#L244_T0_init [1355] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 18710#L245_T0_init [1536] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 18708#L246_T0_init [1353] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 18504#L247_T0_init [1177] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 18505#L248_T0_init [1496] L248_T0_init-->L249_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 18789#L249_T0_init [1602] L249_T0_init-->L250_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 18585#L250_T0_init [1238] L250_T0_init-->L251_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 18586#L251_T0_init [1366] L251_T0_init-->L252_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 18673#L252_T0_init [1311] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 18674#L253_T0_init [1344] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 18641#L254_T0_init [1283] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 18275#L255_T0_init [1048] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 18277#L256_T0_init [1288] L256_T0_init-->L257_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 18455#L257_T0_init [1140] L257_T0_init-->L258_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 18456#L258_T0_init [1582] L258_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 18802#havocProcedureFINAL_T0_init [1528] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18554#havocProcedureEXIT_T0_init >[1757] havocProcedureEXIT_T0_init-->L335-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18555#L335-D65 [1480] L335-D65-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18378#L335_T0_init [1179] L335_T0_init-->L335_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18459#L335_T0_init-D44 [1142] L335_T0_init-D44-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18444#_parser_packetParserENTRY_T0_init [1132] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18445#_parser_packetParserENTRY_T0_init-D59 [1514] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18592#startENTRY_T0_init [1242] startENTRY_T0_init-->L429_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 18593#L429_T0_init [1599] L429_T0_init-->L429-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_39 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  AuxVars[]  AssignedVars[] 18670#L429-1_T0_init [1309] L429-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18601#startEXIT_T0_init >[1695] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18602#_parser_packetParserFINAL-D83 [1256] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18377#_parser_packetParserFINAL_T0_init [1098] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18379#_parser_packetParserEXIT_T0_init >[1708] _parser_packetParserEXIT_T0_init-->L336-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18671#L336-D71 [1363] L336-D71-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18345#L336_T0_init [1082] L336_T0_init-->L336_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18346#L336_T0_init-D38 [1160] L336_T0_init-D38-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18415#verifyChecksumFINAL_T0_init [1114] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18416#verifyChecksumEXIT_T0_init >[1804] verifyChecksumEXIT_T0_init-->L337-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18423#L337-D74 [1533] L337-D74-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18256#L337_T0_init [1275] L337_T0_init-->L337_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18603#L337_T0_init-D5 [1247] L337_T0_init-D5-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18371#ingressENTRY_T0_init [1094] ingressENTRY_T0_init-->L277_T0_init: Formula: (not (= v_hdr.ethernet.etherType_25 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 18372#L277_T0_init [1180] L277_T0_init-->L278_T0_init: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 18508#L278_T0_init [1534] L278_T0_init-->L279_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 18366#L279_T0_init [1576] L279_T0_init-->L279_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18512#L279_T0_init-D23 [1182] L279_T0_init-D23-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18513#protect_c_period.applyENTRY_T0_init [1377] protect_c_period.applyENTRY_T0_init-->L385_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 18681#L385_T0_init [1316] L385_T0_init-->L385-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 18577#L385-1_T0_init [1228] L385-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18428#protect_c_period.applyEXIT_T0_init >[1691] protect_c_period.applyEXIT_T0_init-->L279-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18365#L279-1-D116 [1089] L279-1-D116-->L279-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18296#L279-1_T0_init [1458] L279-1_T0_init-->L279-1_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18715#L279-1_T0_init-D2 [1362] L279-1_T0_init-D2-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18716#protect_c_port_config.applyENTRY_T0_init [1573] protect_c_port_config.applyENTRY_T0_init-->L397_T0_init: Formula: (not (= v_protect_c_port_config.action_run_24 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 18295#L397_T0_init [1057] L397_T0_init-->L397-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 18298#L397-1_T0_init [1154] L397-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18356#protect_c_port_config.applyEXIT_T0_init >[1786] protect_c_port_config.applyEXIT_T0_init-->L280-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18357#L280-D68 [1497] L280-D68-->L280_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18623#L280_T0_init [1270] L280_T0_init-->L282_T0_init: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 18616#L282_T0_init [1265] L282_T0_init-->L283_T0_init: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 18617#L283_T0_init [1594] L283_T0_init-->L285_T0_init: Formula: (= v_meta.primary_20 v_standard_metadata.ingress_port_36)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 18273#L285_T0_init [1393] L285_T0_init-->L285_T0_init-D20: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 18272#L285_T0_init-D20 [1046] L285_T0_init-D20-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18274#protect_c_last_primary.writeENTRY_T0_init [1524] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 18604#protect_c_last_primary.writeFINAL_T0_init [1248] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18605#protect_c_last_primary.writeEXIT_T0_init >[1656] protect_c_last_primary.writeEXIT_T0_init-->L285-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 18255#L285-1-D107 [1039] L285-1-D107-->L285-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18257#L285-1_T0_init [1262] L285-1_T0_init-->L289-1_T0_init: Formula: (= v_protect_c_accepted_12 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 18613#L289-1_T0_init [1052] L289-1_T0_init-->L278-2_T0_init: Formula: (= v_protect_c_accepted_11 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_11}  OutVars{protect_c_accepted=v_protect_c_accepted_11, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 18867#L278-2_T0_init [1068] L278-2_T0_init-->L300_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 18686#L300_T0_init [1585] L300_T0_init-->L300_T0_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18779#L300_T0_init-D50 [1468] L300_T0_init-D50-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18780#l2_c_l2_forwarding.applyENTRY_T0_init [1620] l2_c_l2_forwarding.applyENTRY_T0_init-->L328_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 18731#L328_T0_init [1387] L328_T0_init-->L328-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 18687#L328-1_T0_init [1441] L328-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18752#l2_c_l2_forwarding.applyEXIT_T0_init >[1760] l2_c_l2_forwarding.applyEXIT_T0_init-->L299-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18753#L299-D110 [1225] L299-D110-->L299_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18899#L299_T0_init [1212] L299_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18859#ingressEXIT_T0_init >[1754] ingressEXIT_T0_init-->L338-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18858#L338-D122 [1436] L338-D122-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18853#L338_T0_init [1135] L338_T0_init-->L338_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18854#L338_T0_init-D14 [1051] L338_T0_init-D14-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18855#egressFINAL_T0_init [1394] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18852#egressEXIT_T0_init >[1744] egressEXIT_T0_init-->L339-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18849#L339-D101 [1367] L339-D101-->L339_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18841#L339_T0_init [1612] L339_T0_init-->L339_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18842#L339_T0_init-D47 [1260] L339_T0_init-D47-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18843#createChecksumFINAL_T0_init [1230] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18840#createChecksumEXIT_T0_init >[1777] createChecksumEXIT_T0_init-->L340-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18832#L340-D86 [1318] L340-D86-->L340_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18829#L340_T0_init [1223] L340_T0_init-->L342_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 18826#L342_T0_init [1253] L342_T0_init-->L341-1_T0_init: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 18825#L341-1_T0_init [1407] L341-1_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 18824#L345_T0_init [1148] L345_T0_init-->L346_T0_init: Formula: (= v__p4ltl_2_9 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_9, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 18823#L346_T0_init [1149] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_12 v_meta.period_32))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_12, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_12, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 18822#L347_T0_init [1415] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_3] 18821#L348_T0_init [1537] L348_T0_init-->L349_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_4_6 .cse0) (and (not .cse0) (not v__p4ltl_4_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 18820#L349_T0_init [1507] L349_T0_init-->L350_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 18819#L350_T0_init [1486] L350_T0_init-->L351_T0_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_6] 18818#L351_T0_init [1561] L351_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_40))) (or (and v__p4ltl_7_6 .cse0) (and (not v__p4ltl_7_6) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[_p4ltl_7] 18817#mainFINAL_T0_init [1307] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18816#mainEXIT_T0_init >[1737] mainEXIT_T0_init-->L357-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18815#L357-1-D104 [1201] L357-1-D104-->L357-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 18812#L357-1_accept_S2 [1600] L357-1_accept_S2-->L357_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18259#L357_accept_S2 [1266] L357_accept_S2-->L357_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18618#L357_accept_S2-D36 [1422] L357_accept_S2-D36-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18251#mainENTRY_accept_S2 [1055] mainENTRY_accept_S2-->mainENTRY_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18250#mainENTRY_accept_S2-D12 [1037] mainENTRY_accept_S2-D12-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18252#havocProcedureENTRY_accept_S2 [1411] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 18751#L211_accept_S2 [1587] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 18583#L212_accept_S2 [1235] L212_accept_S2-->L213_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 18584#L213_accept_S2 [1446] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 18506#L214_accept_S2 [1178] L214_accept_S2-->L215_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 18507#L215_accept_S2 [1554] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 18653#L216_accept_S2 [1292] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 18654#L217_accept_S2 [1489] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 18740#L218_accept_S2 [1397] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 18741#L219_accept_S2 [1613] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 18626#L220_accept_S2 [1272] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 18560#L221_accept_S2 [1217] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 18438#L222_accept_S2 [1126] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 18439#L223_accept_S2 [1607] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 18578#L224_accept_S2 [1229] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 18440#L225_accept_S2 [1127] L225_accept_S2-->L226_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 18441#L226_accept_S2 [1462] L226_accept_S2-->L227_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 18397#L227_accept_S2 [1107] L227_accept_S2-->L228_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 18253#L228_accept_S2 [1038] L228_accept_S2-->L229_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ethernet_3 false))  InVars {emit=v_emit_20, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_19, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 18254#L229_accept_S2 [1060] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 18304#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 18655#L231_accept_S2 [1293] L231_accept_S2-->L232_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 18384#L232_accept_S2 [1101] L232_accept_S2-->L233_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 18385#L233_accept_S2 [1378] L233_accept_S2-->L234_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 18501#L234_accept_S2 [1170] L234_accept_S2-->L235_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.topology_4 false))  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 18471#L235_accept_S2 [1152] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 18472#L236_accept_S2 [1588] L236_accept_S2-->L237_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 18516#L237_accept_S2 [1186] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 18464#L238_accept_S2 [1147] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 18465#L239_accept_S2 [1347] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 18702#L240_accept_S2 [1348] L240_accept_S2-->L241_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 18703#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 18624#L242_accept_S2 [1271] L242_accept_S2-->L243_accept_S2: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 18619#L243_accept_S2 [1268] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 18620#L244_accept_S2 [1374] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 18723#L245_accept_S2 [1416] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 18700#L246_accept_S2 [1346] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 18701#L247_accept_S2 [1492] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 18635#L248_accept_S2 [1278] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 18636#L249_accept_S2 [1621] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 18796#L250_accept_S2 [1512] L250_accept_S2-->L251_accept_S2: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 18590#L251_accept_S2 [1241] L251_accept_S2-->L252_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 18591#L252_accept_S2 [1359] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 18712#L253_accept_S2 [1420] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 18656#L254_accept_S2 [1296] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 18657#L255_accept_S2 [1310] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 18672#L256_accept_S2 [1511] L256_accept_S2-->L257_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 18781#L257_accept_S2 [1479] L257_accept_S2-->L258_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 18737#L258_accept_S2 [1392] L258_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 18724#havocProcedureFINAL_accept_S2 [1379] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18676#havocProcedureEXIT_accept_S2 >[1639] havocProcedureEXIT_accept_S2-->L335-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18677#L335-D66 [1447] L335-D66-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18264#L335_accept_S2 [1043] L335_accept_S2-->L335_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18265#L335_accept_S2-D45 [1538] L335_accept_S2-D45-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18302#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18786#_parser_packetParserENTRY_accept_S2-D60 [1500] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18301#startENTRY_accept_S2 [1059] startENTRY_accept_S2-->L429_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 18303#L429_accept_S2 [1540] L429_accept_S2-->L429-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_35 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[] 18333#L429-1_accept_S2 [1073] L429-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18334#startEXIT_accept_S2 >[1723] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18509#_parser_packetParserFINAL-D84 [1483] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18776#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18390#_parser_packetParserEXIT_accept_S2 >[1718] _parser_packetParserEXIT_accept_S2-->L336-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18391#L336-D72 [1520] L336-D72-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18451#L336_accept_S2 [1429] L336_accept_S2-->L336_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18760#L336_accept_S2-D39 [1565] L336_accept_S2-D39-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18450#verifyChecksumFINAL_accept_S2 [1138] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18452#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L337-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18536#L337-D75 [1604] L337-D75-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18246#L337_accept_S2 [1513] L337_accept_S2-->L337_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18407#L337_accept_S2-D6 [1111] L337_accept_S2-D6-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18408#ingressENTRY_accept_S2 [1384] ingressENTRY_accept_S2-->L277_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 18730#L277_accept_S2 [1532] L277_accept_S2-->L278_accept_S2: Formula: (= v_meta.accepted_23 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 18805#L278_accept_S2 [1608] L278_accept_S2-->L279_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 18245#L279_accept_S2 [1035] L279_accept_S2-->L279_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18247#L279_accept_S2-D24 [1466] L279_accept_S2-D24-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18469#protect_c_period.applyENTRY_accept_S2 [1151] protect_c_period.applyENTRY_accept_S2-->L385_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 18470#L385_accept_S2 [1464] L385_accept_S2-->L385-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 18306#L385-1_accept_S2 [1381] L385-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18726#protect_c_period.applyEXIT_accept_S2 >[1700] protect_c_period.applyEXIT_accept_S2-->L279-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18736#L279-1-D117 [1574] L279-1-D117-->L279-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18518#L279-1_accept_S2 [1263] L279-1_accept_S2-->L279-1_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18614#L279-1_accept_S2-D3 [1424] L279-1_accept_S2-D3-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18758#protect_c_port_config.applyENTRY_accept_S2 [1509] protect_c_port_config.applyENTRY_accept_S2-->L397_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 18788#L397_accept_S2 [1494] L397_accept_S2-->L397-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 18519#L397-1_accept_S2 [1449] L397-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18775#protect_c_port_config.applyEXIT_accept_S2 >[1789] protect_c_port_config.applyEXIT_accept_S2-->L280-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18248#L280-D69 [1036] L280-D69-->L280_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18249#L280_accept_S2 [1560] L280_accept_S2-->L282_accept_S2: Formula: (= v_protect_c_accepted_20 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 18523#L282_accept_S2 [1194] L282_accept_S2-->L283_accept_S2: Formula: (= v_protect_c_time_15 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 18460#L283_accept_S2 [1146] L283_accept_S2-->L289_accept_S2: Formula: (not (= v_meta.primary_19 v_standard_metadata.ingress_port_31))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_31, meta.primary=v_meta.primary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31, meta.primary=v_meta.primary_19}  AuxVars[]  AssignedVars[] 18462#L289_accept_S2 [1294] L289_accept_S2-->L291_accept_S2: Formula: (= v_standard_metadata.ingress_port_24 v_meta.secondary_18)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_18}  AuxVars[]  AssignedVars[] 18476#L291_accept_S2 [1156] L291_accept_S2-->L292_accept_S2: Formula: (= v_protect_c_last_17 (select v_protect_c_last_primary_14 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_14}  OutVars{protect_c_last_primary=v_protect_c_last_primary_14, protect_c_last=v_protect_c_last_17}  AuxVars[]  AssignedVars[protect_c_last] 18477#L292_accept_S2 [1502] L292_accept_S2-->L293_accept_S2: Formula: (< v_meta.period_20 (mod (+ (* (mod v_protect_c_last_13 281474976710656) 281474976710655) (mod v_protect_c_time_17 281474976710656)) 281474976710656))  InVars {meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_17, protect_c_last=v_protect_c_last_13}  OutVars{meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_17, protect_c_last=v_protect_c_last_13}  AuxVars[]  AssignedVars[] 18662#L293_accept_S2 [1302] L293_accept_S2-->L289-1_accept_S2: Formula: (= v_protect_c_accepted_14 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 18615#L289-1_accept_S2 [1329] L289-1_accept_S2-->L278-2_accept_S2: Formula: (= v_protect_c_accepted_21 v_meta.accepted_26)  InVars {protect_c_accepted=v_protect_c_accepted_21}  OutVars{protect_c_accepted=v_protect_c_accepted_21, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 18266#L278-2_accept_S2 [1045] L278-2_accept_S2-->L299_accept_S2: Formula: (not (= v_meta.accepted_20 1))  InVars {meta.accepted=v_meta.accepted_20}  OutVars{meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[] 18268#L299_accept_S2 [1327] L299_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18689#ingressEXIT_accept_S2 >[1770] ingressEXIT_accept_S2-->L338-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18756#L338-D123 [1557] L338-D123-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18270#L338_accept_S2 [1461] L338_accept_S2-->L338_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18269#L338_accept_S2-D15 [1047] L338_accept_S2-D15-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18271#egressFINAL_accept_S2 [1206] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18281#egressEXIT_accept_S2 >[1729] egressEXIT_accept_S2-->L339-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18282#L339-D102 [1330] L339-D102-->L339_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18679#L339_accept_S2 [1413] L339_accept_S2-->L339_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18678#L339_accept_S2-D48 [1314] L339_accept_S2-D48-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18680#createChecksumFINAL_accept_S2 [1279] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18799#createChecksumEXIT_accept_S2 >[1715] createChecksumEXIT_accept_S2-->L340-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18663#L340-D87 [1301] L340-D87-->L340_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18664#L340_accept_S2 [1321] L340_accept_S2-->L342_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 18682#L342_accept_S2 [1476] L342_accept_S2-->L341-1_accept_S2: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 18457#L341-1_accept_S2 [1143] L341-1_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 18458#L345_accept_S2 [1339] L345_accept_S2-->L346_accept_S2: Formula: (= v__p4ltl_2_10 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_10, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 18697#L346_accept_S2 [1548] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_7 v_meta.period_30))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_7, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 18383#L347_accept_S2 [1100] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_29))) (or (and .cse0 v__p4ltl_3_7) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_29}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_29, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_3] 18258#L348_accept_S2 [1041] L348_accept_S2-->L349_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 18260#L349_accept_S2 [1484] L349_accept_S2-->L350_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 18783#L350_accept_S2 [1559] L350_accept_S2-->L351_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_27))) (or (and (not v__p4ltl_6_8) .cse0) (and v__p4ltl_6_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_27}  OutVars{meta.secondary=v_meta.secondary_27, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 18806#L351_accept_S2 [1605] L351_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_42))) (or (and (not v__p4ltl_7_8) (not .cse0)) (and v__p4ltl_7_8 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[_p4ltl_7] 18567#mainFINAL_accept_S2 [1221] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18568#mainEXIT_accept_S2 >[1745] mainEXIT_accept_S2-->L357-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18797#L357-1-D105 [1616] L357-1-D105-->L357-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_9 v__p4ltl_3_9 v__p4ltl_7_9 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  AuxVars[]  AssignedVars[] 18705#L357-1_accept_S3 
[2023-01-16 04:15:39,971 INFO  L754   eck$LassoCheckResult]: Loop: 18705#L357-1_accept_S3 [1544] L357-1_accept_S3-->L357_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18376#L357_accept_S3 [1391] L357_accept_S3-->L357_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18463#L357_accept_S3-D34 [1144] L357_accept_S3-D34-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18262#mainENTRY_accept_S3 [1460] mainENTRY_accept_S3-->mainENTRY_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18777#mainENTRY_accept_S3-D10 [1617] mainENTRY_accept_S3-D10-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18809#havocProcedureENTRY_accept_S3 [1564] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 18810#L211_accept_S3 [1618] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 18607#L212_accept_S3 [1252] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 18608#L213_accept_S3 [1437] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 18769#L214_accept_S3 [1455] L214_accept_S3-->L215_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 18492#L215_accept_S3 [1166] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 18493#L216_accept_S3 [1445] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 18742#L217_accept_S3 [1398] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 18743#L218_accept_S3 [1589] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 18426#L219_accept_S3 [1119] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 18427#L220_accept_S3 [1504] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 18738#L221_accept_S3 [1396] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 18648#L222_accept_S3 [1289] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 18649#L223_accept_S3 [1319] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 18683#L224_accept_S3 [1406] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 18747#L225_accept_S3 [1584] L225_accept_S3-->L226_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 18261#L226_accept_S3 [1042] L226_accept_S3-->L227_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 18263#L227_accept_S3 [1457] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 18695#L228_accept_S3 [1338] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_2 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 18696#L229_accept_S3 [1372] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 18722#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 18611#L231_accept_S3 [1261] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 18612#L232_accept_S3 [1472] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_28) (<= v_hdr.ethernet.etherType_28 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[] 18398#L233_accept_S3 [1108] L233_accept_S3-->L234_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 18399#L234_accept_S3 [1388] L234_accept_S3-->L235_accept_S3: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 18733#L235_accept_S3 [1410] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 18750#L236_accept_S3 [1553] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 18574#L237_accept_S3 [1227] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 18283#L238_accept_S3 [1049] L238_accept_S3-->L239_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 18284#L239_accept_S3 [1475] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 18373#L240_accept_S3 [1095] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 18374#L241_accept_S3 [1543] L241_accept_S3-->L242_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 18778#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (and (<= v_hdr.topology.mac_12 281474976710656) (<= 0 v_hdr.topology.mac_12))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 18706#L243_accept_S3 [1352] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 18707#L244_accept_S3 [1370] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 18719#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 18598#L246_accept_S3 [1246] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 18599#L247_accept_S3 [1568] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 18515#L248_accept_S3 [1184] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 18478#L249_accept_S3 [1155] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 18479#L250_accept_S3 [1414] L250_accept_S3-->L251_accept_S3: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 18596#L251_accept_S3 [1244] L251_accept_S3-->L252_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 18597#L252_accept_S3 [1428] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 18482#L253_accept_S3 [1159] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 18483#L254_accept_S3 [1358] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 18711#L255_accept_S3 [1432] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 18764#L256_accept_S3 [1434] L256_accept_S3-->L257_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 18337#L257_accept_S3 [1077] L257_accept_S3-->L258_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 18338#L258_accept_S3 [1128] L258_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 18442#havocProcedureFINAL_accept_S3 [1171] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18339#havocProcedureEXIT_accept_S3 >[1799] havocProcedureEXIT_accept_S3-->L335-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18340#L335-D64 [1401] L335-D64-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18453#L335_accept_S3 [1139] L335_accept_S3-->L335_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18454#L335_accept_S3-D43 [1190] L335_accept_S3-D43-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18327#_parser_packetParserENTRY_accept_S3 [1280] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18326#_parser_packetParserENTRY_accept_S3-D58 [1070] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18328#startENTRY_accept_S3 [1498] startENTRY_accept_S3-->L429_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 18545#L429_accept_S3 [1209] L429_accept_S3-->L429-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_37 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  AuxVars[]  AssignedVars[] 18546#L429-1_accept_S3 [1243] L429-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18595#startEXIT_accept_S3 >[1687] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18484#_parser_packetParserFINAL-D82 [1158] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18485#_parser_packetParserFINAL_accept_S3 [1521] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18728#_parser_packetParserEXIT_accept_S3 >[1677] _parser_packetParserEXIT_accept_S3-->L336-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18537#L336-D70 [1205] L336-D70-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18538#L336_accept_S3 [1395] L336_accept_S3-->L336_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18739#L336_accept_S3-D37 [1499] L336_accept_S3-D37-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18790#verifyChecksumFINAL_accept_S3 [1510] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18795#verifyChecksumEXIT_accept_S3 >[1640] verifyChecksumEXIT_accept_S3-->L337-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18446#L337-D73 [1133] L337-D73-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18354#L337_accept_S3 [1169] L337_accept_S3-->L337_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18500#L337_accept_S3-D4 [1567] L337_accept_S3-D4-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18748#ingressENTRY_accept_S3 [1409] ingressENTRY_accept_S3-->L277_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 18749#L277_accept_S3 [1412] L277_accept_S3-->L278_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 18443#L278_accept_S3 [1129] L278_accept_S3-->L279_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 18329#L279_accept_S3 [1214] L279_accept_S3-->L279_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18553#L279_accept_S3-D22 [1431] L279_accept_S3-D22-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18763#protect_c_period.applyENTRY_accept_S3 [1516] protect_c_period.applyENTRY_accept_S3-->L385_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 18798#L385_accept_S3 [1519] L385_accept_S3-->L385-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 18422#L385-1_accept_S3 [1611] L385-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18400#protect_c_period.applyEXIT_accept_S3 >[1792] protect_c_period.applyEXIT_accept_S3-->L279-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18396#L279-1-D115 [1106] L279-1-D115-->L279-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18359#L279-1_accept_S3 [1622] L279-1_accept_S3-->L279-1_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18358#L279-1_accept_S3-D1 [1087] L279-1_accept_S3-D1-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18360#protect_c_port_config.applyENTRY_accept_S3 [1580] protect_c_port_config.applyENTRY_accept_S3-->L397_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 18658#L397_accept_S3 [1298] L397_accept_S3-->L397-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 18561#L397-1_accept_S3 [1219] L397-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18562#protect_c_port_config.applyEXIT_accept_S3 >[1667] protect_c_port_config.applyEXIT_accept_S3-->L280-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18804#L280-D67 [1590] L280-D67-->L280_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18803#L280_accept_S3 [1529] L280_accept_S3-->L282_accept_S3: Formula: (= v_protect_c_accepted_19 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 18793#L282_accept_S3 [1506] L282_accept_S3-->L283_accept_S3: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 18734#L283_accept_S3 [1390] L283_accept_S3-->L289_accept_S3: Formula: (not (= v_meta.primary_17 v_standard_metadata.ingress_port_29))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  AuxVars[]  AssignedVars[] 18735#L289_accept_S3 [1444] L289_accept_S3-->L289-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_27 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 18745#L289-1_accept_S3 [1269] L289-1_accept_S3-->L278-2_accept_S3: Formula: (= v_protect_c_accepted_22 v_meta.accepted_27)  InVars {protect_c_accepted=v_protect_c_accepted_22}  OutVars{protect_c_accepted=v_protect_c_accepted_22, meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 18503#L278-2_accept_S3 [1175] L278-2_accept_S3-->L299_accept_S3: Formula: (not (= v_meta.accepted_22 1))  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 18353#L299_accept_S3 [1086] L299_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18355#ingressEXIT_accept_S3 >[1769] ingressEXIT_accept_S3-->L338-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18759#L338-D121 [1490] L338-D121-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18381#L338_accept_S3 [1328] L338_accept_S3-->L338_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18380#L338_accept_S3-D13 [1099] L338_accept_S3-D13-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18382#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18782#egressEXIT_accept_S3 >[1749] egressEXIT_accept_S3-->L339-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18375#L339-D100 [1096] L339-D100-->L339_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18314#L339_accept_S3 [1541] L339_accept_S3-->L339_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 18589#L339_accept_S3-D46 [1240] L339_accept_S3-D46-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18313#createChecksumFINAL_accept_S3 [1063] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18315#createChecksumEXIT_accept_S3 >[1651] createChecksumEXIT_accept_S3-->L340-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18625#L340-D85 [1578] L340-D85-->L340_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18746#L340_accept_S3 [1402] L340_accept_S3-->L342_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 18409#L342_accept_S3 [1112] L342_accept_S3-->L341-1_accept_S3: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 18410#L341-1_accept_S3 [1610] L341-1_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 18699#L345_accept_S3 [1343] L345_accept_S3-->L346_accept_S3: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 18587#L346_accept_S3 [1239] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 18588#L347_accept_S3 [1357] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_28))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 18498#L348_accept_S3 [1168] L348_accept_S3-->L349_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 18499#L349_accept_S3 [1491] L349_accept_S3-->L350_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 18693#L350_accept_S3 [1331] L350_accept_S3-->L351_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_26))) (or (and .cse0 (not v__p4ltl_6_7)) (and v__p4ltl_6_7 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_6] 18644#L351_accept_S3 [1286] L351_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_41))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  AuxVars[]  AssignedVars[_p4ltl_7] 18490#mainFINAL_accept_S3 [1165] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18491#mainEXIT_accept_S3 >[1803] mainEXIT_accept_S3-->L357-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 18704#L357-1-D103 [1349] L357-1-D103-->L357-1_accept_S3: Formula: (and v__p4ltl_7_12 v__p4ltl_6_12)  InVars {_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 18705#L357-1_accept_S3 
[2023-01-16 04:15:39,971 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:39,971 INFO  L85        PathProgramCache]: Analyzing trace with hash -491371281, now seen corresponding path program 1 times
[2023-01-16 04:15:39,971 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:39,972 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1603905135]
[2023-01-16 04:15:39,972 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:39,972 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:39,987 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,033 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:40,036 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,051 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:40,052 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,055 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:40,056 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,058 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:40,058 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,059 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:40,060 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,063 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:40,063 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,066 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:40,066 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,067 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:40,068 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,069 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:15:40,069 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,072 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-01-16 04:15:40,072 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,072 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 04:15:40,073 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,073 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 118
[2023-01-16 04:15:40,073 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,074 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 140
[2023-01-16 04:15:40,078 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,086 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:40,088 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,091 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:40,092 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,092 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:40,093 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,093 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:40,094 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,094 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:40,096 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,105 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:40,106 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,107 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:40,107 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,108 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 103
[2023-01-16 04:15:40,108 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,109 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 108
[2023-01-16 04:15:40,109 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:40,110 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:40,111 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:40,111 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1603905135]
[2023-01-16 04:15:40,111 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1603905135] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:40,111 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:40,111 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-01-16 04:15:40,111 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [838984317]
[2023-01-16 04:15:40,111 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:40,112 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:40,112 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:40,112 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-01-16 04:15:40,112 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=40, Invalid=116, Unknown=0, NotChecked=0, Total=156
[2023-01-16 04:15:40,112 INFO  L87              Difference]: Start difference. First operand 659 states and 695 transitions. cyclomatic complexity: 38 Second operand  has 13 states, 13 states have (on average 17.076923076923077) internal successors, (222), 4 states have internal predecessors, (222), 2 states have call successors, (23), 10 states have call predecessors, (23), 2 states have return successors, (22), 2 states have call predecessors, (22), 2 states have call successors, (22)
[2023-01-16 04:15:42,206 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:42,206 INFO  L93              Difference]: Finished difference Result 1618 states and 1929 transitions.
[2023-01-16 04:15:42,206 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 54 states. 
[2023-01-16 04:15:42,207 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1618 states and 1929 transitions.
[2023-01-16 04:15:42,213 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-01-16 04:15:42,218 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1618 states to 1618 states and 1929 transitions.
[2023-01-16 04:15:42,218 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 981
[2023-01-16 04:15:42,219 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 981
[2023-01-16 04:15:42,219 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1618 states and 1929 transitions.
[2023-01-16 04:15:42,221 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:42,221 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1618 states and 1929 transitions.
[2023-01-16 04:15:42,221 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1618 states and 1929 transitions.
[2023-01-16 04:15:42,235 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1618 to 659.
[2023-01-16 04:15:42,236 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 659 states, 514 states have (on average 1.0622568093385214) internal successors, (546), 514 states have internal predecessors, (546), 68 states have call successors, (68), 68 states have call predecessors, (68), 77 states have return successors, (77), 77 states have call predecessors, (77), 67 states have call successors, (77)
[2023-01-16 04:15:42,237 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 659 states to 659 states and 691 transitions.
[2023-01-16 04:15:42,237 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 659 states and 691 transitions.
[2023-01-16 04:15:42,237 INFO  L399   stractBuchiCegarLoop]: Abstraction has 659 states and 691 transitions.
[2023-01-16 04:15:42,238 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 9 ============
[2023-01-16 04:15:42,238 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 659 states and 691 transitions.
[2023-01-16 04:15:42,239 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:15:42,239 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:42,239 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:42,240 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:42,240 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:42,242 INFO  L752   eck$LassoCheckResult]: Stem: 21391#ULTIMATE.startENTRY_NONWA [1134] ULTIMATE.startENTRY_NONWA-->L357-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21392#L357-1_T0_init [1191] L357-1_T0_init-->L357_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21260#L357_T0_init [1530] L357_T0_init-->L357_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21259#L357_T0_init-D35 [1064] L357_T0_init-D35-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21219#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21364#mainENTRY_T0_init-D11 [1116] mainENTRY_T0_init-D11-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21365#havocProcedureENTRY_T0_init [1341] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 21493#L211_T0_init [1211] L211_T0_init-->L212_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 21494#L212_T0_init [1290] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 21593#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 21570#L214_T0_init [1274] L214_T0_init-->L215_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 21571#L215_T0_init [1523] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 21439#L216_T0_init [1167] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 21440#L217_T0_init [1471] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 21594#L218_T0_init [1291] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 21595#L219_T0_init [1304] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 21608#L220_T0_init [1614] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 21618#L221_T0_init [1313] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 21261#L222_T0_init [1066] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 21236#L223_T0_init [1054] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 21237#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 21336#L225_T0_init [1103] L225_T0_init-->L226_T0_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 21234#L226_T0_init [1053] L226_T0_init-->L227_T0_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 21235#L227_T0_init [1385] L227_T0_init-->L228_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 21455#L228_T0_init [1181] L228_T0_init-->L229_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 21456#L229_T0_init [1440] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 21228#L230_T0_init [1050] L230_T0_init-->L231_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 21229#L231_T0_init [1080] L231_T0_init-->L232_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 21285#L232_T0_init [1137] L232_T0_init-->L233_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 21393#L233_T0_init [1566] L233_T0_init-->L234_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 21337#L234_T0_init [1104] L234_T0_init-->L235_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 21313#L235_T0_init [1092] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 21314#L236_T0_init [1542] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_9) (<= v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 21582#L237_T0_init [1281] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 21469#L238_T0_init [1193] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 21470#L239_T0_init [1452] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 21554#L240_T0_init [1255] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 21275#L241_T0_init [1072] L241_T0_init-->L242_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 21276#L242_T0_init [1527] L242_T0_init-->L243_T0_init: Formula: (and (<= v_hdr.topology.mac_14 281474976710656) (<= 0 v_hdr.topology.mac_14))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 21744#L243_T0_init [1570] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 21652#L244_T0_init [1355] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 21653#L245_T0_init [1536] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 21651#L246_T0_init [1353] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 21449#L247_T0_init [1177] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 21450#L248_T0_init [1496] L248_T0_init-->L249_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 21732#L249_T0_init [1602] L249_T0_init-->L250_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 21530#L250_T0_init [1238] L250_T0_init-->L251_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 21531#L251_T0_init [1366] L251_T0_init-->L252_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 21616#L252_T0_init [1311] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 21617#L253_T0_init [1344] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 21583#L254_T0_init [1283] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 21218#L255_T0_init [1048] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 21220#L256_T0_init [1288] L256_T0_init-->L257_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 21399#L257_T0_init [1140] L257_T0_init-->L258_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 21400#L258_T0_init [1582] L258_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 21745#havocProcedureFINAL_T0_init [1528] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21499#havocProcedureEXIT_T0_init >[1757] havocProcedureEXIT_T0_init-->L335-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21500#L335-D65 [1480] L335-D65-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21322#L335_T0_init [1179] L335_T0_init-->L335_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21403#L335_T0_init-D44 [1142] L335_T0_init-D44-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21388#_parser_packetParserENTRY_T0_init [1132] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21389#_parser_packetParserENTRY_T0_init-D59 [1514] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21537#startENTRY_T0_init [1242] startENTRY_T0_init-->L429_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 21538#L429_T0_init [1599] L429_T0_init-->L429-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_39 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  AuxVars[]  AssignedVars[] 21613#L429-1_T0_init [1309] L429-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21546#startEXIT_T0_init >[1695] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21547#_parser_packetParserFINAL-D83 [1256] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21321#_parser_packetParserFINAL_T0_init [1098] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21323#_parser_packetParserEXIT_T0_init >[1708] _parser_packetParserEXIT_T0_init-->L336-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21614#L336-D71 [1363] L336-D71-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21286#L336_T0_init [1082] L336_T0_init-->L336_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21287#L336_T0_init-D38 [1160] L336_T0_init-D38-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21359#verifyChecksumFINAL_T0_init [1114] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21360#verifyChecksumEXIT_T0_init >[1804] verifyChecksumEXIT_T0_init-->L337-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21367#L337-D74 [1533] L337-D74-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21200#L337_T0_init [1275] L337_T0_init-->L337_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21548#L337_T0_init-D5 [1247] L337_T0_init-D5-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21315#ingressENTRY_T0_init [1094] ingressENTRY_T0_init-->L277_T0_init: Formula: (not (= v_hdr.ethernet.etherType_25 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 21316#L277_T0_init [1180] L277_T0_init-->L278_T0_init: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 21453#L278_T0_init [1534] L278_T0_init-->L279_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 21310#L279_T0_init [1576] L279_T0_init-->L279_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21457#L279_T0_init-D23 [1182] L279_T0_init-D23-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21458#protect_c_period.applyENTRY_T0_init [1377] protect_c_period.applyENTRY_T0_init-->L385_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 21624#L385_T0_init [1316] L385_T0_init-->L385-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 21522#L385-1_T0_init [1228] L385-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21370#protect_c_period.applyEXIT_T0_init >[1691] protect_c_period.applyEXIT_T0_init-->L279-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21309#L279-1-D116 [1089] L279-1-D116-->L279-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21239#L279-1_T0_init [1458] L279-1_T0_init-->L279-1_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21658#L279-1_T0_init-D2 [1362] L279-1_T0_init-D2-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21659#protect_c_port_config.applyENTRY_T0_init [1573] protect_c_port_config.applyENTRY_T0_init-->L397_T0_init: Formula: (not (= v_protect_c_port_config.action_run_24 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 21238#L397_T0_init [1057] L397_T0_init-->L397-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 21241#L397-1_T0_init [1154] L397-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21300#protect_c_port_config.applyEXIT_T0_init >[1786] protect_c_port_config.applyEXIT_T0_init-->L280-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21301#L280-D68 [1497] L280-D68-->L280_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21566#L280_T0_init [1270] L280_T0_init-->L282_T0_init: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 21560#L282_T0_init [1265] L282_T0_init-->L283_T0_init: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 21561#L283_T0_init [1594] L283_T0_init-->L285_T0_init: Formula: (= v_meta.primary_20 v_standard_metadata.ingress_port_36)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 21213#L285_T0_init [1393] L285_T0_init-->L285_T0_init-D20: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 21212#L285_T0_init-D20 [1046] L285_T0_init-D20-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21214#protect_c_last_primary.writeENTRY_T0_init [1524] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 21549#protect_c_last_primary.writeFINAL_T0_init [1248] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21550#protect_c_last_primary.writeEXIT_T0_init >[1656] protect_c_last_primary.writeEXIT_T0_init-->L285-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 21199#L285-1-D107 [1039] L285-1-D107-->L285-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21201#L285-1_T0_init [1262] L285-1_T0_init-->L289-1_T0_init: Formula: (= v_protect_c_accepted_12 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 21230#L289-1_T0_init [1052] L289-1_T0_init-->L278-2_T0_init: Formula: (= v_protect_c_accepted_11 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_11}  OutVars{protect_c_accepted=v_protect_c_accepted_11, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 21231#L278-2_T0_init [1068] L278-2_T0_init-->L300_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 21496#L300_T0_init [1585] L300_T0_init-->L300_T0_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21754#L300_T0_init-D50 [1468] L300_T0_init-D50-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21756#l2_c_l2_forwarding.applyENTRY_T0_init [1620] l2_c_l2_forwarding.applyENTRY_T0_init-->L328_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 21757#L328_T0_init [1387] L328_T0_init-->L328-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 21714#L328-1_T0_init [1441] L328-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21715#l2_c_l2_forwarding.applyEXIT_T0_init >[1760] l2_c_l2_forwarding.applyEXIT_T0_init-->L299-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21844#L299-D110 [1225] L299-D110-->L299_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21843#L299_T0_init [1212] L299_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21795#ingressEXIT_T0_init >[1754] ingressEXIT_T0_init-->L338-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21793#L338-D122 [1436] L338-D122-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21789#L338_T0_init [1135] L338_T0_init-->L338_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21790#L338_T0_init-D14 [1051] L338_T0_init-D14-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21791#egressFINAL_T0_init [1394] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21788#egressEXIT_T0_init >[1744] egressEXIT_T0_init-->L339-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21783#L339-D101 [1367] L339-D101-->L339_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21779#L339_T0_init [1612] L339_T0_init-->L339_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21780#L339_T0_init-D47 [1260] L339_T0_init-D47-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21781#createChecksumFINAL_T0_init [1230] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21778#createChecksumEXIT_T0_init >[1777] createChecksumEXIT_T0_init-->L340-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21773#L340-D86 [1318] L340-D86-->L340_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21771#L340_T0_init [1223] L340_T0_init-->L342_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 21769#L342_T0_init [1253] L342_T0_init-->L341-1_T0_init: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 21768#L341-1_T0_init [1407] L341-1_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 21767#L345_T0_init [1148] L345_T0_init-->L346_T0_init: Formula: (= v__p4ltl_2_9 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_9, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 21766#L346_T0_init [1149] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_12 v_meta.period_32))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_12, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_12, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 21765#L347_T0_init [1415] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_3] 21764#L348_T0_init [1537] L348_T0_init-->L349_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_4_6 .cse0) (and (not .cse0) (not v__p4ltl_4_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 21763#L349_T0_init [1507] L349_T0_init-->L350_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 21762#L350_T0_init [1486] L350_T0_init-->L351_T0_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_6] 21761#L351_T0_init [1561] L351_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_40))) (or (and v__p4ltl_7_6 .cse0) (and (not v__p4ltl_7_6) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[_p4ltl_7] 21760#mainFINAL_T0_init [1307] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21759#mainEXIT_T0_init >[1737] mainEXIT_T0_init-->L357-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21758#L357-1-D104 [1201] L357-1-D104-->L357-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 21755#L357-1_accept_S2 [1600] L357-1_accept_S2-->L357_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21203#L357_accept_S2 [1266] L357_accept_S2-->L357_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21562#L357_accept_S2-D36 [1422] L357_accept_S2-D36-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21195#mainENTRY_accept_S2 [1055] mainENTRY_accept_S2-->mainENTRY_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21194#mainENTRY_accept_S2-D12 [1037] mainENTRY_accept_S2-D12-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21196#havocProcedureENTRY_accept_S2 [1411] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 21692#L211_accept_S2 [1587] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 21528#L212_accept_S2 [1235] L212_accept_S2-->L213_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 21529#L213_accept_S2 [1446] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 21451#L214_accept_S2 [1178] L214_accept_S2-->L215_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 21452#L215_accept_S2 [1554] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 21596#L216_accept_S2 [1292] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 21597#L217_accept_S2 [1489] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 21683#L218_accept_S2 [1397] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 21684#L219_accept_S2 [1613] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 21569#L220_accept_S2 [1272] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 21505#L221_accept_S2 [1217] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 21382#L222_accept_S2 [1126] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 21383#L223_accept_S2 [1607] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 21523#L224_accept_S2 [1229] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 21384#L225_accept_S2 [1127] L225_accept_S2-->L226_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 21385#L226_accept_S2 [1462] L226_accept_S2-->L227_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 21341#L227_accept_S2 [1107] L227_accept_S2-->L228_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 21197#L228_accept_S2 [1038] L228_accept_S2-->L229_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ethernet_3 false))  InVars {emit=v_emit_20, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_19, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 21198#L229_accept_S2 [1060] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 21247#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 21598#L231_accept_S2 [1293] L231_accept_S2-->L232_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 21328#L232_accept_S2 [1101] L232_accept_S2-->L233_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 21329#L233_accept_S2 [1378] L233_accept_S2-->L234_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 21446#L234_accept_S2 [1170] L234_accept_S2-->L235_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.topology_4 false))  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 21415#L235_accept_S2 [1152] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 21416#L236_accept_S2 [1588] L236_accept_S2-->L237_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 21461#L237_accept_S2 [1186] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 21408#L238_accept_S2 [1147] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 21409#L239_accept_S2 [1347] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 21645#L240_accept_S2 [1348] L240_accept_S2-->L241_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 21646#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 21567#L242_accept_S2 [1271] L242_accept_S2-->L243_accept_S2: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 21563#L243_accept_S2 [1268] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 21564#L244_accept_S2 [1374] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 21667#L245_accept_S2 [1416] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 21643#L246_accept_S2 [1346] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 21644#L247_accept_S2 [1492] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 21575#L248_accept_S2 [1278] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 21576#L249_accept_S2 [1621] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 21739#L250_accept_S2 [1512] L250_accept_S2-->L251_accept_S2: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 21535#L251_accept_S2 [1241] L251_accept_S2-->L252_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 21536#L252_accept_S2 [1359] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 21655#L253_accept_S2 [1420] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 21599#L254_accept_S2 [1296] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 21600#L255_accept_S2 [1310] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 21615#L256_accept_S2 [1511] L256_accept_S2-->L257_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 21724#L257_accept_S2 [1479] L257_accept_S2-->L258_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 21680#L258_accept_S2 [1392] L258_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 21668#havocProcedureFINAL_accept_S2 [1379] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21619#havocProcedureEXIT_accept_S2 >[1639] havocProcedureEXIT_accept_S2-->L335-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21620#L335-D66 [1447] L335-D66-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21208#L335_accept_S2 [1043] L335_accept_S2-->L335_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21209#L335_accept_S2-D45 [1538] L335_accept_S2-D45-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21245#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21729#_parser_packetParserENTRY_accept_S2-D60 [1500] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21244#startENTRY_accept_S2 [1059] startENTRY_accept_S2-->L429_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 21246#L429_accept_S2 [1540] L429_accept_S2-->L429-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_35 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[] 21277#L429-1_accept_S2 [1073] L429-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21278#startEXIT_accept_S2 >[1723] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21454#_parser_packetParserFINAL-D84 [1483] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21719#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21334#_parser_packetParserEXIT_accept_S2 >[1718] _parser_packetParserEXIT_accept_S2-->L336-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21335#L336-D72 [1520] L336-D72-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21395#L336_accept_S2 [1429] L336_accept_S2-->L336_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21702#L336_accept_S2-D39 [1565] L336_accept_S2-D39-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21394#verifyChecksumFINAL_accept_S2 [1138] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21396#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L337-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21481#L337-D75 [1604] L337-D75-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21190#L337_accept_S2 [1513] L337_accept_S2-->L337_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21351#L337_accept_S2-D6 [1111] L337_accept_S2-D6-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21352#ingressENTRY_accept_S2 [1384] ingressENTRY_accept_S2-->L277_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 21673#L277_accept_S2 [1532] L277_accept_S2-->L278_accept_S2: Formula: (= v_meta.accepted_23 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 21748#L278_accept_S2 [1608] L278_accept_S2-->L279_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 21189#L279_accept_S2 [1035] L279_accept_S2-->L279_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21191#L279_accept_S2-D24 [1466] L279_accept_S2-D24-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21413#protect_c_period.applyENTRY_accept_S2 [1151] protect_c_period.applyENTRY_accept_S2-->L385_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 21414#L385_accept_S2 [1464] L385_accept_S2-->L385-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 21249#L385-1_accept_S2 [1381] L385-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21670#protect_c_period.applyEXIT_accept_S2 >[1700] protect_c_period.applyEXIT_accept_S2-->L279-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21679#L279-1-D117 [1574] L279-1-D117-->L279-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21463#L279-1_accept_S2 [1263] L279-1_accept_S2-->L279-1_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21559#L279-1_accept_S2-D3 [1424] L279-1_accept_S2-D3-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21700#protect_c_port_config.applyENTRY_accept_S2 [1509] protect_c_port_config.applyENTRY_accept_S2-->L397_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 21730#L397_accept_S2 [1494] L397_accept_S2-->L397-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 21464#L397-1_accept_S2 [1449] L397-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21718#protect_c_port_config.applyEXIT_accept_S2 >[1789] protect_c_port_config.applyEXIT_accept_S2-->L280-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21192#L280-D69 [1036] L280-D69-->L280_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21193#L280_accept_S2 [1560] L280_accept_S2-->L282_accept_S2: Formula: (= v_protect_c_accepted_20 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 21468#L282_accept_S2 [1194] L282_accept_S2-->L283_accept_S2: Formula: (= v_protect_c_time_15 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 21404#L283_accept_S2 [1146] L283_accept_S2-->L289_accept_S2: Formula: (not (= v_meta.primary_19 v_standard_metadata.ingress_port_31))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_31, meta.primary=v_meta.primary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31, meta.primary=v_meta.primary_19}  AuxVars[]  AssignedVars[] 21406#L289_accept_S2 [1294] L289_accept_S2-->L291_accept_S2: Formula: (= v_standard_metadata.ingress_port_24 v_meta.secondary_18)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_18}  AuxVars[]  AssignedVars[] 21422#L291_accept_S2 [1156] L291_accept_S2-->L292_accept_S2: Formula: (= v_protect_c_last_17 (select v_protect_c_last_primary_14 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_14}  OutVars{protect_c_last_primary=v_protect_c_last_primary_14, protect_c_last=v_protect_c_last_17}  AuxVars[]  AssignedVars[protect_c_last] 21423#L292_accept_S2 [1502] L292_accept_S2-->L293_accept_S2: Formula: (< v_meta.period_20 (mod (+ (* (mod v_protect_c_last_13 281474976710656) 281474976710655) (mod v_protect_c_time_17 281474976710656)) 281474976710656))  InVars {meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_17, protect_c_last=v_protect_c_last_13}  OutVars{meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_17, protect_c_last=v_protect_c_last_13}  AuxVars[]  AssignedVars[] 21605#L293_accept_S2 [1302] L293_accept_S2-->L289-1_accept_S2: Formula: (= v_protect_c_accepted_14 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 21558#L289-1_accept_S2 [1329] L289-1_accept_S2-->L278-2_accept_S2: Formula: (= v_protect_c_accepted_21 v_meta.accepted_26)  InVars {protect_c_accepted=v_protect_c_accepted_21}  OutVars{protect_c_accepted=v_protect_c_accepted_21, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 21210#L278-2_accept_S2 [1044] L278-2_accept_S2-->L300_accept_S2: Formula: (= v_meta.accepted_19 1)  InVars {meta.accepted=v_meta.accepted_19}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[] 21211#L300_accept_S2 [1162] L300_accept_S2-->L300_accept_S2-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21431#L300_accept_S2-D51 [1210] L300_accept_S2-D51-->l2_c_l2_forwarding.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21491#l2_c_l2_forwarding.applyENTRY_accept_S2 [1427] l2_c_l2_forwarding.applyENTRY_accept_S2-->L328_accept_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_20))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  AuxVars[]  AssignedVars[] 21637#L328_accept_S2 [1335] L328_accept_S2-->L328-1_accept_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 21243#L328-1_accept_S2 [1404] L328-1_accept_S2-->l2_c_l2_forwarding.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21674#l2_c_l2_forwarding.applyEXIT_accept_S2 >[1725] l2_c_l2_forwarding.applyEXIT_accept_S2-->L299-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21672#L299-D111 [1382] L299-D111-->L299_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21634#L299_accept_S2 [1327] L299_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21635#ingressEXIT_accept_S2 >[1770] ingressEXIT_accept_S2-->L338-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21822#L338-D123 [1557] L338-D123-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21216#L338_accept_S2 [1461] L338_accept_S2-->L338_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21215#L338_accept_S2-D15 [1047] L338_accept_S2-D15-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21217#egressFINAL_accept_S2 [1206] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21224#egressEXIT_accept_S2 >[1729] egressEXIT_accept_S2-->L339-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21225#L339-D102 [1330] L339-D102-->L339_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21622#L339_accept_S2 [1413] L339_accept_S2-->L339_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21621#L339_accept_S2-D48 [1314] L339_accept_S2-D48-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21623#createChecksumFINAL_accept_S2 [1279] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21742#createChecksumEXIT_accept_S2 >[1715] createChecksumEXIT_accept_S2-->L340-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21606#L340-D87 [1301] L340-D87-->L340_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21607#L340_accept_S2 [1321] L340_accept_S2-->L342_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 21625#L342_accept_S2 [1476] L342_accept_S2-->L341-1_accept_S2: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 21401#L341-1_accept_S2 [1143] L341-1_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 21402#L345_accept_S2 [1339] L345_accept_S2-->L346_accept_S2: Formula: (= v__p4ltl_2_10 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_10, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 21640#L346_accept_S2 [1548] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_7 v_meta.period_30))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_7, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 21327#L347_accept_S2 [1100] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_29))) (or (and .cse0 v__p4ltl_3_7) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_29}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_29, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_3] 21202#L348_accept_S2 [1041] L348_accept_S2-->L349_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 21204#L349_accept_S2 [1484] L349_accept_S2-->L350_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 21726#L350_accept_S2 [1559] L350_accept_S2-->L351_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_27))) (or (and (not v__p4ltl_6_8) .cse0) (and v__p4ltl_6_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_27}  OutVars{meta.secondary=v_meta.secondary_27, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 21749#L351_accept_S2 [1605] L351_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_42))) (or (and (not v__p4ltl_7_8) (not .cse0)) (and v__p4ltl_7_8 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[_p4ltl_7] 21512#mainFINAL_accept_S2 [1221] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21513#mainEXIT_accept_S2 >[1745] mainEXIT_accept_S2-->L357-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21741#L357-1-D105 [1616] L357-1-D105-->L357-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_9 v__p4ltl_3_9 v__p4ltl_7_9 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  AuxVars[]  AssignedVars[] 21648#L357-1_accept_S3 
[2023-01-16 04:15:42,243 INFO  L754   eck$LassoCheckResult]: Loop: 21648#L357-1_accept_S3 [1544] L357-1_accept_S3-->L357_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21320#L357_accept_S3 [1391] L357_accept_S3-->L357_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21407#L357_accept_S3-D34 [1144] L357_accept_S3-D34-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21206#mainENTRY_accept_S3 [1460] mainENTRY_accept_S3-->mainENTRY_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21720#mainENTRY_accept_S3-D10 [1617] mainENTRY_accept_S3-D10-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21752#havocProcedureENTRY_accept_S3 [1564] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 21753#L211_accept_S3 [1618] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 21552#L212_accept_S3 [1252] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 21553#L213_accept_S3 [1437] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 21712#L214_accept_S3 [1455] L214_accept_S3-->L215_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 21437#L215_accept_S3 [1166] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 21438#L216_accept_S3 [1445] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 21685#L217_accept_S3 [1398] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 21686#L218_accept_S3 [1589] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 21371#L219_accept_S3 [1119] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 21372#L220_accept_S3 [1504] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 21682#L221_accept_S3 [1396] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 21591#L222_accept_S3 [1289] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 21592#L223_accept_S3 [1319] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 21627#L224_accept_S3 [1406] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 21689#L225_accept_S3 [1584] L225_accept_S3-->L226_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 21205#L226_accept_S3 [1042] L226_accept_S3-->L227_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 21207#L227_accept_S3 [1457] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 21638#L228_accept_S3 [1338] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_2 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 21639#L229_accept_S3 [1372] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 21666#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 21556#L231_accept_S3 [1261] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 21557#L232_accept_S3 [1472] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_28) (<= v_hdr.ethernet.etherType_28 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[] 21343#L233_accept_S3 [1108] L233_accept_S3-->L234_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 21344#L234_accept_S3 [1388] L234_accept_S3-->L235_accept_S3: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 21676#L235_accept_S3 [1410] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 21693#L236_accept_S3 [1553] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 21519#L237_accept_S3 [1227] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 21226#L238_accept_S3 [1049] L238_accept_S3-->L239_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 21227#L239_accept_S3 [1475] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 21317#L240_accept_S3 [1095] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 21318#L241_accept_S3 [1543] L241_accept_S3-->L242_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 21721#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (and (<= v_hdr.topology.mac_12 281474976710656) (<= 0 v_hdr.topology.mac_12))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 21649#L243_accept_S3 [1352] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 21650#L244_accept_S3 [1370] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 21663#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 21543#L246_accept_S3 [1246] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 21544#L247_accept_S3 [1568] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 21460#L248_accept_S3 [1184] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 21420#L249_accept_S3 [1155] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 21421#L250_accept_S3 [1414] L250_accept_S3-->L251_accept_S3: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 21541#L251_accept_S3 [1244] L251_accept_S3-->L252_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 21542#L252_accept_S3 [1428] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 21426#L253_accept_S3 [1159] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 21427#L254_accept_S3 [1358] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 21654#L255_accept_S3 [1432] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 21707#L256_accept_S3 [1434] L256_accept_S3-->L257_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 21281#L257_accept_S3 [1077] L257_accept_S3-->L258_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 21282#L258_accept_S3 [1128] L258_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 21386#havocProcedureFINAL_accept_S3 [1171] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21283#havocProcedureEXIT_accept_S3 >[1799] havocProcedureEXIT_accept_S3-->L335-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21284#L335-D64 [1401] L335-D64-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21397#L335_accept_S3 [1139] L335_accept_S3-->L335_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21398#L335_accept_S3-D43 [1190] L335_accept_S3-D43-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21271#_parser_packetParserENTRY_accept_S3 [1280] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21270#_parser_packetParserENTRY_accept_S3-D58 [1070] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21272#startENTRY_accept_S3 [1498] startENTRY_accept_S3-->L429_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 21489#L429_accept_S3 [1209] L429_accept_S3-->L429-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_37 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  AuxVars[]  AssignedVars[] 21490#L429-1_accept_S3 [1243] L429-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21540#startEXIT_accept_S3 >[1687] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21428#_parser_packetParserFINAL-D82 [1158] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21429#_parser_packetParserFINAL_accept_S3 [1521] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21671#_parser_packetParserEXIT_accept_S3 >[1677] _parser_packetParserEXIT_accept_S3-->L336-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21482#L336-D70 [1205] L336-D70-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21483#L336_accept_S3 [1395] L336_accept_S3-->L336_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21681#L336_accept_S3-D37 [1499] L336_accept_S3-D37-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21733#verifyChecksumFINAL_accept_S3 [1510] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21738#verifyChecksumEXIT_accept_S3 >[1640] verifyChecksumEXIT_accept_S3-->L337-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21390#L337-D73 [1133] L337-D73-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21298#L337_accept_S3 [1169] L337_accept_S3-->L337_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21445#L337_accept_S3-D4 [1567] L337_accept_S3-D4-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21690#ingressENTRY_accept_S3 [1409] ingressENTRY_accept_S3-->L277_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 21691#L277_accept_S3 [1412] L277_accept_S3-->L278_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 21387#L278_accept_S3 [1129] L278_accept_S3-->L279_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 21273#L279_accept_S3 [1214] L279_accept_S3-->L279_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21498#L279_accept_S3-D22 [1431] L279_accept_S3-D22-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21706#protect_c_period.applyENTRY_accept_S3 [1516] protect_c_period.applyENTRY_accept_S3-->L385_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 21740#L385_accept_S3 [1519] L385_accept_S3-->L385-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 21366#L385-1_accept_S3 [1611] L385-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21342#protect_c_period.applyEXIT_accept_S3 >[1792] protect_c_period.applyEXIT_accept_S3-->L279-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21340#L279-1-D115 [1106] L279-1-D115-->L279-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21303#L279-1_accept_S3 [1622] L279-1_accept_S3-->L279-1_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21302#L279-1_accept_S3-D1 [1087] L279-1_accept_S3-D1-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21304#protect_c_port_config.applyENTRY_accept_S3 [1580] protect_c_port_config.applyENTRY_accept_S3-->L397_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 21601#L397_accept_S3 [1298] L397_accept_S3-->L397-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 21506#L397-1_accept_S3 [1219] L397-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21507#protect_c_port_config.applyEXIT_accept_S3 >[1667] protect_c_port_config.applyEXIT_accept_S3-->L280-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21747#L280-D67 [1590] L280-D67-->L280_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21746#L280_accept_S3 [1529] L280_accept_S3-->L282_accept_S3: Formula: (= v_protect_c_accepted_19 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 21736#L282_accept_S3 [1506] L282_accept_S3-->L283_accept_S3: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 21677#L283_accept_S3 [1390] L283_accept_S3-->L289_accept_S3: Formula: (not (= v_meta.primary_17 v_standard_metadata.ingress_port_29))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  AuxVars[]  AssignedVars[] 21678#L289_accept_S3 [1444] L289_accept_S3-->L289-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_27 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 21565#L289-1_accept_S3 [1269] L289-1_accept_S3-->L278-2_accept_S3: Formula: (= v_protect_c_accepted_22 v_meta.accepted_27)  InVars {protect_c_accepted=v_protect_c_accepted_22}  OutVars{protect_c_accepted=v_protect_c_accepted_22, meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 21448#L278-2_accept_S3 [1175] L278-2_accept_S3-->L299_accept_S3: Formula: (not (= v_meta.accepted_22 1))  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 21297#L299_accept_S3 [1086] L299_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21299#ingressEXIT_accept_S3 >[1769] ingressEXIT_accept_S3-->L338-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21701#L338-D121 [1490] L338-D121-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21325#L338_accept_S3 [1328] L338_accept_S3-->L338_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21324#L338_accept_S3-D13 [1099] L338_accept_S3-D13-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21326#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21725#egressEXIT_accept_S3 >[1749] egressEXIT_accept_S3-->L339-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21319#L339-D100 [1096] L339-D100-->L339_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21257#L339_accept_S3 [1541] L339_accept_S3-->L339_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21534#L339_accept_S3-D46 [1240] L339_accept_S3-D46-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21256#createChecksumFINAL_accept_S3 [1063] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21258#createChecksumEXIT_accept_S3 >[1651] createChecksumEXIT_accept_S3-->L340-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21568#L340-D85 [1578] L340-D85-->L340_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21688#L340_accept_S3 [1402] L340_accept_S3-->L342_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 21353#L342_accept_S3 [1112] L342_accept_S3-->L341-1_accept_S3: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 21354#L341-1_accept_S3 [1610] L341-1_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 21642#L345_accept_S3 [1343] L345_accept_S3-->L346_accept_S3: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 21532#L346_accept_S3 [1239] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 21533#L347_accept_S3 [1357] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_28))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 21441#L348_accept_S3 [1168] L348_accept_S3-->L349_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 21442#L349_accept_S3 [1491] L349_accept_S3-->L350_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 21636#L350_accept_S3 [1331] L350_accept_S3-->L351_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_26))) (or (and .cse0 (not v__p4ltl_6_7)) (and v__p4ltl_6_7 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_6] 21587#L351_accept_S3 [1286] L351_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_41))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  AuxVars[]  AssignedVars[_p4ltl_7] 21435#mainFINAL_accept_S3 [1165] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21436#mainEXIT_accept_S3 >[1803] mainEXIT_accept_S3-->L357-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21647#L357-1-D103 [1349] L357-1-D103-->L357-1_accept_S3: Formula: (and v__p4ltl_7_12 v__p4ltl_6_12)  InVars {_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 21648#L357-1_accept_S3 
[2023-01-16 04:15:42,244 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:42,244 INFO  L85        PathProgramCache]: Analyzing trace with hash 115722953, now seen corresponding path program 1 times
[2023-01-16 04:15:42,244 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:42,244 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1348277721]
[2023-01-16 04:15:42,245 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:42,245 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:42,271 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,338 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:42,343 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,372 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:42,375 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,382 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:42,384 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,387 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:42,388 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,389 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:42,389 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,396 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:42,399 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,404 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:42,404 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,408 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:42,409 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,412 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:15:42,413 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,418 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-01-16 04:15:42,419 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,420 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 04:15:42,421 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,422 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 118
[2023-01-16 04:15:42,422 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,424 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 140
[2023-01-16 04:15:42,434 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,478 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:42,482 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,492 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:42,494 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,496 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:42,497 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,498 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:42,498 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,499 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:42,505 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,580 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:42,581 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,583 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:42,584 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,584 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 27
[2023-01-16 04:15:42,585 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,586 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 110
[2023-01-16 04:15:42,587 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,588 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 115
[2023-01-16 04:15:42,589 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:42,591 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:42,591 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:42,591 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1348277721]
[2023-01-16 04:15:42,591 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1348277721] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:42,591 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:42,591 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [18] imperfect sequences [] total 18
[2023-01-16 04:15:42,591 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [871042859]
[2023-01-16 04:15:42,591 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:42,592 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:42,592 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:42,592 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 19 interpolants.
[2023-01-16 04:15:42,592 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=53, Invalid=289, Unknown=0, NotChecked=0, Total=342
[2023-01-16 04:15:42,593 INFO  L87              Difference]: Start difference. First operand 659 states and 691 transitions. cyclomatic complexity: 34 Second operand  has 19 states, 18 states have (on average 12.61111111111111) internal successors, (227), 11 states have internal predecessors, (227), 5 states have call successors, (24), 10 states have call predecessors, (24), 5 states have return successors, (23), 6 states have call predecessors, (23), 5 states have call successors, (23)
[2023-01-16 04:15:57,170 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:15:57,170 INFO  L93              Difference]: Finished difference Result 3823 states and 4473 transitions.
[2023-01-16 04:15:57,170 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 119 states. 
[2023-01-16 04:15:57,171 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 3823 states and 4473 transitions.
[2023-01-16 04:15:57,186 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 18
[2023-01-16 04:15:57,201 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 3823 states to 3650 states and 4273 transitions.
[2023-01-16 04:15:57,202 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 2060
[2023-01-16 04:15:57,203 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 2060
[2023-01-16 04:15:57,203 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 3650 states and 4273 transitions.
[2023-01-16 04:15:57,206 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:15:57,206 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 3650 states and 4273 transitions.
[2023-01-16 04:15:57,207 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 3650 states and 4273 transitions.
[2023-01-16 04:15:57,244 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 3650 to 2053.
[2023-01-16 04:15:57,247 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 2053 states, 1578 states have (on average 1.0633713561470215) internal successors, (1678), 1594 states have internal predecessors, (1678), 210 states have call successors, (210), 202 states have call predecessors, (210), 265 states have return successors, (298), 257 states have call predecessors, (298), 209 states have call successors, (298)
[2023-01-16 04:15:57,250 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 2053 states to 2053 states and 2186 transitions.
[2023-01-16 04:15:57,250 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 2053 states and 2186 transitions.
[2023-01-16 04:15:57,250 INFO  L399   stractBuchiCegarLoop]: Abstraction has 2053 states and 2186 transitions.
[2023-01-16 04:15:57,251 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 10 ============
[2023-01-16 04:15:57,251 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 2053 states and 2186 transitions.
[2023-01-16 04:15:57,255 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 9
[2023-01-16 04:15:57,255 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:15:57,255 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:15:57,256 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:57,256 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:15:57,259 INFO  L752   eck$LassoCheckResult]: Stem: 26793#ULTIMATE.startENTRY_NONWA [1134] ULTIMATE.startENTRY_NONWA-->L357-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26794#L357-1_T0_init [1191] L357-1_T0_init-->L357_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26637#L357_T0_init [1530] L357_T0_init-->L357_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26636#L357_T0_init-D35 [1064] L357_T0_init-D35-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26593#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26757#mainENTRY_T0_init-D11 [1116] mainENTRY_T0_init-D11-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26758#havocProcedureENTRY_T0_init [1341] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 26916#L211_T0_init [1211] L211_T0_init-->L212_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 26917#L212_T0_init [1290] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 27051#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 27019#L214_T0_init [1274] L214_T0_init-->L215_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 27020#L215_T0_init [1523] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 26851#L216_T0_init [1167] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 26852#L217_T0_init [1471] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 27052#L218_T0_init [1291] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 27053#L219_T0_init [1304] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 27071#L220_T0_init [1614] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 27086#L221_T0_init [1313] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 27087#L222_T0_init [1066] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 26613#L223_T0_init [1054] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 26614#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 26723#L225_T0_init [1103] L225_T0_init-->L226_T0_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 26724#L226_T0_init [1053] L226_T0_init-->L227_T0_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 27168#L227_T0_init [1385] L227_T0_init-->L228_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 27169#L228_T0_init [1181] L228_T0_init-->L229_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 27238#L229_T0_init [1440] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 27239#L230_T0_init [1050] L230_T0_init-->L231_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 26664#L231_T0_init [1080] L231_T0_init-->L232_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 26665#L232_T0_init [1137] L232_T0_init-->L233_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 27379#L233_T0_init [1566] L233_T0_init-->L234_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 27380#L234_T0_init [1104] L234_T0_init-->L235_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 26697#L235_T0_init [1092] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 26698#L236_T0_init [1542] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_9) (<= v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 27032#L237_T0_init [1281] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 27033#L238_T0_init [1193] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 27251#L239_T0_init [1452] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 27252#L240_T0_init [1255] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 26652#L241_T0_init [1072] L241_T0_init-->L242_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 26653#L242_T0_init [1527] L242_T0_init-->L243_T0_init: Formula: (and (<= v_hdr.topology.mac_14 281474976710656) (<= 0 v_hdr.topology.mac_14))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 27383#L243_T0_init [1570] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 27384#L244_T0_init [1355] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 27356#L245_T0_init [1536] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 27357#L246_T0_init [1353] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 26863#L247_T0_init [1177] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 26864#L248_T0_init [1496] L248_T0_init-->L249_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 27405#L249_T0_init [1602] L249_T0_init-->L250_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 27406#L250_T0_init [1238] L250_T0_init-->L251_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 27145#L251_T0_init [1366] L251_T0_init-->L252_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 27146#L252_T0_init [1311] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 27120#L253_T0_init [1344] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 27121#L254_T0_init [1283] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 26592#L255_T0_init [1048] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 26594#L256_T0_init [1288] L256_T0_init-->L257_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 26803#L257_T0_init [1140] L257_T0_init-->L258_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 26804#L258_T0_init [1582] L258_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 27345#havocProcedureFINAL_T0_init [1528] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27346#havocProcedureEXIT_T0_init >[1757] havocProcedureEXIT_T0_init-->L335-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27283#L335-D65 [1480] L335-D65-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26808#L335_T0_init [1179] L335_T0_init-->L335_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26807#L335_T0_init-D44 [1142] L335_T0_init-D44-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26810#_parser_packetParserENTRY_T0_init [1132] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27323#_parser_packetParserENTRY_T0_init-D59 [1514] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26971#startENTRY_T0_init [1242] startENTRY_T0_init-->L429_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 26972#L429_T0_init [1599] L429_T0_init-->L429-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_39 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  AuxVars[]  AssignedVars[] 27078#L429-1_T0_init [1309] L429-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27079#startEXIT_T0_init >[1695] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26995#_parser_packetParserFINAL-D83 [1256] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26996#_parser_packetParserFINAL_T0_init [1098] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27080#_parser_packetParserEXIT_T0_init >[1708] _parser_packetParserEXIT_T0_init-->L336-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27081#L336-D71 [1363] L336-D71-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26762#L336_T0_init [1082] L336_T0_init-->L336_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26671#L336_T0_init-D38 [1160] L336_T0_init-D38-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26842#verifyChecksumFINAL_T0_init [1114] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26761#verifyChecksumEXIT_T0_init >[1804] verifyChecksumEXIT_T0_init-->L337-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26763#L337-D74 [1533] L337-D74-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26573#L337_T0_init [1275] L337_T0_init-->L337_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 28080#L337_T0_init-D5 [1247] L337_T0_init-D5-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28079#ingressENTRY_T0_init [1094] ingressENTRY_T0_init-->L277_T0_init: Formula: (not (= v_hdr.ethernet.etherType_25 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 26867#L277_T0_init [1180] L277_T0_init-->L278_T0_init: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 26868#L278_T0_init [1534] L278_T0_init-->L279_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 26768#L279_T0_init [1576] L279_T0_init-->L279_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27387#L279_T0_init-D23 [1182] L279_T0_init-D23-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28078#protect_c_period.applyENTRY_T0_init [1377] protect_c_period.applyENTRY_T0_init-->L385_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 27093#L385_T0_init [1316] L385_T0_init-->L385-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 26950#L385-1_T0_init [1228] L385-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26951#protect_c_period.applyEXIT_T0_init >[1691] protect_c_period.applyEXIT_T0_init-->L279-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28244#L279-1-D116 [1089] L279-1-D116-->L279-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28242#L279-1_T0_init [1458] L279-1_T0_init-->L279-1_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 28243#L279-1_T0_init-D2 [1362] L279-1_T0_init-D2-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28250#protect_c_port_config.applyENTRY_T0_init [1573] protect_c_port_config.applyENTRY_T0_init-->L397_T0_init: Formula: (not (= v_protect_c_port_config.action_run_24 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 28246#L397_T0_init [1057] L397_T0_init-->L397-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 28245#L397-1_T0_init [1154] L397-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28241#protect_c_port_config.applyEXIT_T0_init >[1786] protect_c_port_config.applyEXIT_T0_init-->L280-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28240#L280-D68 [1497] L280-D68-->L280_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28239#L280_T0_init [1270] L280_T0_init-->L282_T0_init: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 28238#L282_T0_init [1265] L282_T0_init-->L283_T0_init: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 28236#L283_T0_init [1594] L283_T0_init-->L285_T0_init: Formula: (= v_meta.primary_20 v_standard_metadata.ingress_port_36)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 28232#L285_T0_init [1393] L285_T0_init-->L285_T0_init-D20: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 28233#L285_T0_init-D20 [1046] L285_T0_init-D20-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28235#protect_c_last_primary.writeENTRY_T0_init [1524] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 28234#protect_c_last_primary.writeFINAL_T0_init [1248] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28231#protect_c_last_primary.writeEXIT_T0_init >[1656] protect_c_last_primary.writeEXIT_T0_init-->L285-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 28230#L285-1-D107 [1039] L285-1-D107-->L285-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28229#L285-1_T0_init [1262] L285-1_T0_init-->L289-1_T0_init: Formula: (= v_protect_c_accepted_12 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 28228#L289-1_T0_init [1052] L289-1_T0_init-->L278-2_T0_init: Formula: (= v_protect_c_accepted_11 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_11}  OutVars{protect_c_accepted=v_protect_c_accepted_11, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 28227#L278-2_T0_init [1068] L278-2_T0_init-->L300_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 28214#L300_T0_init [1585] L300_T0_init-->L300_T0_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 28215#L300_T0_init-D50 [1468] L300_T0_init-D50-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28222#l2_c_l2_forwarding.applyENTRY_T0_init [1620] l2_c_l2_forwarding.applyENTRY_T0_init-->L328_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 28223#L328_T0_init [1387] L328_T0_init-->L328-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 28363#L328-1_T0_init [1441] L328-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28362#l2_c_l2_forwarding.applyEXIT_T0_init >[1760] l2_c_l2_forwarding.applyEXIT_T0_init-->L299-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28359#L299-D110 [1225] L299-D110-->L299_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28261#L299_T0_init [1212] L299_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28210#ingressEXIT_T0_init >[1754] ingressEXIT_T0_init-->L338-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28194#L338-D122 [1436] L338-D122-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28190#L338_T0_init [1135] L338_T0_init-->L338_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 28191#L338_T0_init-D14 [1051] L338_T0_init-D14-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28192#egressFINAL_T0_init [1394] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28189#egressEXIT_T0_init >[1744] egressEXIT_T0_init-->L339-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28184#L339-D101 [1367] L339-D101-->L339_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28180#L339_T0_init [1612] L339_T0_init-->L339_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 28181#L339_T0_init-D47 [1260] L339_T0_init-D47-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28182#createChecksumFINAL_T0_init [1230] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28179#createChecksumEXIT_T0_init >[1777] createChecksumEXIT_T0_init-->L340-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28174#L340-D86 [1318] L340-D86-->L340_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28172#L340_T0_init [1223] L340_T0_init-->L342_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 28170#L342_T0_init [1253] L342_T0_init-->L341-1_T0_init: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 28169#L341-1_T0_init [1407] L341-1_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 28168#L345_T0_init [1148] L345_T0_init-->L346_T0_init: Formula: (= v__p4ltl_2_9 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_9, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 28167#L346_T0_init [1149] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_12 v_meta.period_32))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_12, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_12, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 28166#L347_T0_init [1415] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_3] 28165#L348_T0_init [1537] L348_T0_init-->L349_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_4_6 .cse0) (and (not .cse0) (not v__p4ltl_4_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 28164#L349_T0_init [1507] L349_T0_init-->L350_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 28163#L350_T0_init [1486] L350_T0_init-->L351_T0_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_6] 28162#L351_T0_init [1561] L351_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_40))) (or (and v__p4ltl_7_6 .cse0) (and (not v__p4ltl_7_6) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[_p4ltl_7] 28161#mainFINAL_T0_init [1307] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27431#mainEXIT_T0_init >[1737] mainEXIT_T0_init-->L357-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27432#L357-1-D104 [1201] L357-1-D104-->L357-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 27404#L357-1_accept_S2 [1600] L357-1_accept_S2-->L357_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26577#L357_accept_S2 [1266] L357_accept_S2-->L357_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27006#L357_accept_S2-D36 [1422] L357_accept_S2-D36-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26568#mainENTRY_accept_S2 [1055] mainENTRY_accept_S2-->mainENTRY_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26567#mainENTRY_accept_S2-D12 [1037] mainENTRY_accept_S2-D12-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26569#havocProcedureENTRY_accept_S2 [1411] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 27201#L211_accept_S2 [1587] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 26960#L212_accept_S2 [1235] L212_accept_S2-->L213_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 26961#L213_accept_S2 [1446] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 26865#L214_accept_S2 [1178] L214_accept_S2-->L215_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 26866#L215_accept_S2 [1554] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 27054#L216_accept_S2 [1292] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 27055#L217_accept_S2 [1489] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 27185#L218_accept_S2 [1397] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 27186#L219_accept_S2 [1613] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 27016#L220_accept_S2 [1272] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 26930#L221_accept_S2 [1217] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 26783#L222_accept_S2 [1126] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 26784#L223_accept_S2 [1607] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 26952#L224_accept_S2 [1229] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 26785#L225_accept_S2 [1127] L225_accept_S2-->L226_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 26786#L226_accept_S2 [1462] L226_accept_S2-->L227_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 26730#L227_accept_S2 [1107] L227_accept_S2-->L228_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 26570#L228_accept_S2 [1038] L228_accept_S2-->L229_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ethernet_3 false))  InVars {emit=v_emit_20, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_19, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 26571#L229_accept_S2 [1060] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 26624#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 27056#L231_accept_S2 [1293] L231_accept_S2-->L232_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 26714#L232_accept_S2 [1101] L232_accept_S2-->L233_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 26715#L233_accept_S2 [1378] L233_accept_S2-->L234_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 26858#L234_accept_S2 [1170] L234_accept_S2-->L235_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.topology_4 false))  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 26822#L235_accept_S2 [1152] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 26823#L236_accept_S2 [1588] L236_accept_S2-->L237_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 26878#L237_accept_S2 [1186] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 26814#L238_accept_S2 [1147] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 26815#L239_accept_S2 [1347] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 27124#L240_accept_S2 [1348] L240_accept_S2-->L241_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 27125#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 27013#L242_accept_S2 [1271] L242_accept_S2-->L243_accept_S2: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 27007#L243_accept_S2 [1268] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 27008#L244_accept_S2 [1374] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 27156#L245_accept_S2 [1416] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 27122#L246_accept_S2 [1346] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 27123#L247_accept_S2 [1492] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 27027#L248_accept_S2 [1278] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 27028#L249_accept_S2 [1621] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 27322#L250_accept_S2 [1512] L250_accept_S2-->L251_accept_S2: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 26969#L251_accept_S2 [1241] L251_accept_S2-->L252_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 26970#L252_accept_S2 [1359] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 27136#L253_accept_S2 [1420] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 27058#L254_accept_S2 [1296] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 27059#L255_accept_S2 [1310] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 27083#L256_accept_S2 [1511] L256_accept_S2-->L257_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 27282#L257_accept_S2 [1479] L257_accept_S2-->L258_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 27179#L258_accept_S2 [1392] L258_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 27160#havocProcedureFINAL_accept_S2 [1379] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27088#havocProcedureEXIT_accept_S2 >[1639] havocProcedureEXIT_accept_S2-->L335-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27089#L335-D66 [1447] L335-D66-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26582#L335_accept_S2 [1043] L335_accept_S2-->L335_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26583#L335_accept_S2-D45 [1538] L335_accept_S2-D45-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26622#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27293#_parser_packetParserENTRY_accept_S2-D60 [1500] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26621#startENTRY_accept_S2 [1059] startENTRY_accept_S2-->L429_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 26623#L429_accept_S2 [1540] L429_accept_S2-->L429-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_35 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[] 26654#L429-1_accept_S2 [1073] L429-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26655#startEXIT_accept_S2 >[1723] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26869#_parser_packetParserFINAL-D84 [1483] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27250#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26721#_parser_packetParserEXIT_accept_S2 >[1718] _parser_packetParserEXIT_accept_S2-->L336-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26722#L336-D72 [1520] L336-D72-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26799#L336_accept_S2 [1429] L336_accept_S2-->L336_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27220#L336_accept_S2-D39 [1565] L336_accept_S2-D39-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26798#verifyChecksumFINAL_accept_S2 [1138] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26800#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L337-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26901#L337-D75 [1604] L337-D75-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26563#L337_accept_S2 [1513] L337_accept_S2-->L337_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26742#L337_accept_S2-D6 [1111] L337_accept_S2-D6-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26743#ingressENTRY_accept_S2 [1384] ingressENTRY_accept_S2-->L277_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 27166#L277_accept_S2 [1532] L277_accept_S2-->L278_accept_S2: Formula: (= v_meta.accepted_23 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 27353#L278_accept_S2 [1608] L278_accept_S2-->L279_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 26562#L279_accept_S2 [1035] L279_accept_S2-->L279_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26564#L279_accept_S2-D24 [1466] L279_accept_S2-D24-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26820#protect_c_period.applyENTRY_accept_S2 [1151] protect_c_period.applyENTRY_accept_S2-->L385_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 26821#L385_accept_S2 [1464] L385_accept_S2-->L385-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 26626#L385-1_accept_S2 [1381] L385-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27162#protect_c_period.applyEXIT_accept_S2 >[1700] protect_c_period.applyEXIT_accept_S2-->L279-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27425#L279-1-D117 [1574] L279-1-D117-->L279-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26880#L279-1_accept_S2 [1263] L279-1_accept_S2-->L279-1_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27003#L279-1_accept_S2-D3 [1424] L279-1_accept_S2-D3-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27212#protect_c_port_config.applyENTRY_accept_S2 [1509] protect_c_port_config.applyENTRY_accept_S2-->L397_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 27295#L397_accept_S2 [1494] L397_accept_S2-->L397-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 26881#L397-1_accept_S2 [1449] L397-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27249#protect_c_port_config.applyEXIT_accept_S2 >[1789] protect_c_port_config.applyEXIT_accept_S2-->L280-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26565#L280-D69 [1036] L280-D69-->L280_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26566#L280_accept_S2 [1560] L280_accept_S2-->L282_accept_S2: Formula: (= v_protect_c_accepted_20 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 26888#L282_accept_S2 [1194] L282_accept_S2-->L283_accept_S2: Formula: (= v_protect_c_time_15 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 26812#L283_accept_S2 [1145] L283_accept_S2-->L285_accept_S2: Formula: (= v_meta.primary_18 v_standard_metadata.ingress_port_30)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 26813#L285_accept_S2 [1558] L285_accept_S2-->L285_accept_S2-D21: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 27148#L285_accept_S2-D21 [1369] L285_accept_S2-D21-->protect_c_last_primary.writeENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27149#protect_c_last_primary.writeENTRY_accept_S2 [1285] protect_c_last_primary.writeENTRY_accept_S2-->protect_c_last_primary.writeFINAL_accept_S2: Formula: (= (store v_protect_c_last_primary_22 v_protect_c_last_primary.write_index_3 v_protect_c_last_primary.write_value_3) v_protect_c_last_primary_21)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_22}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_21}  AuxVars[]  AssignedVars[protect_c_last_primary] 27296#protect_c_last_primary.writeFINAL_accept_S2 [1495] protect_c_last_primary.writeFINAL_accept_S2-->protect_c_last_primary.writeEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27297#protect_c_last_primary.writeEXIT_accept_S2 >[1678] protect_c_last_primary.writeEXIT_accept_S2-->L285-1-D108: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 26927#L285-1-D108 [1218] L285-1-D108-->L285-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26928#L285-1_accept_S2 [1264] L285-1_accept_S2-->L289-1_accept_S2: Formula: (= v_protect_c_accepted_17 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_17}  AuxVars[]  AssignedVars[protect_c_accepted] 27969#L289-1_accept_S2 [1329] L289-1_accept_S2-->L278-2_accept_S2: Formula: (= v_protect_c_accepted_21 v_meta.accepted_26)  InVars {protect_c_accepted=v_protect_c_accepted_21}  OutVars{protect_c_accepted=v_protect_c_accepted_21, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 27968#L278-2_accept_S2 [1044] L278-2_accept_S2-->L300_accept_S2: Formula: (= v_meta.accepted_19 1)  InVars {meta.accepted=v_meta.accepted_19}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[] 26913#L300_accept_S2 [1162] L300_accept_S2-->L300_accept_S2-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26912#L300_accept_S2-D51 [1210] L300_accept_S2-D51-->l2_c_l2_forwarding.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26914#l2_c_l2_forwarding.applyENTRY_accept_S2 [1427] l2_c_l2_forwarding.applyENTRY_accept_S2-->L328_accept_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_20))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  AuxVars[]  AssignedVars[] 27967#L328_accept_S2 [1335] L328_accept_S2-->L328-1_accept_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 27193#L328-1_accept_S2 [1404] L328-1_accept_S2-->l2_c_l2_forwarding.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27194#l2_c_l2_forwarding.applyEXIT_accept_S2 >[1725] l2_c_l2_forwarding.applyEXIT_accept_S2-->L299-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27994#L299-D111 [1382] L299-D111-->L299_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27993#L299_accept_S2 [1327] L299_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27992#ingressEXIT_accept_S2 >[1770] ingressEXIT_accept_S2-->L338-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27991#L338-D123 [1557] L338-D123-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26587#L338_accept_S2 [1461] L338_accept_S2-->L338_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26586#L338_accept_S2-D15 [1047] L338_accept_S2-D15-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26588#egressFINAL_accept_S2 [1206] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27448#egressEXIT_accept_S2 >[1729] egressEXIT_accept_S2-->L339-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27989#L339-D102 [1330] L339-D102-->L339_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27091#L339_accept_S2 [1413] L339_accept_S2-->L339_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27090#L339_accept_S2-D48 [1314] L339_accept_S2-D48-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27092#createChecksumFINAL_accept_S2 [1279] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27338#createChecksumEXIT_accept_S2 >[1715] createChecksumEXIT_accept_S2-->L340-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27067#L340-D87 [1301] L340-D87-->L340_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27068#L340_accept_S2 [1321] L340_accept_S2-->L342_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 27096#L342_accept_S2 [1476] L342_accept_S2-->L341-1_accept_S2: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 26805#L341-1_accept_S2 [1143] L341-1_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 26806#L345_accept_S2 [1339] L345_accept_S2-->L346_accept_S2: Formula: (= v__p4ltl_2_10 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_10, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 27115#L346_accept_S2 [1548] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_7 v_meta.period_30))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_7, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 26713#L347_accept_S2 [1100] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_29))) (or (and .cse0 v__p4ltl_3_7) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_29}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_29, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_3] 26576#L348_accept_S2 [1041] L348_accept_S2-->L349_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 26578#L349_accept_S2 [1484] L349_accept_S2-->L350_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 27288#L350_accept_S2 [1559] L350_accept_S2-->L351_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_27))) (or (and (not v__p4ltl_6_8) .cse0) (and v__p4ltl_6_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_27}  OutVars{meta.secondary=v_meta.secondary_27, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 27371#L351_accept_S2 [1605] L351_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_42))) (or (and (not v__p4ltl_7_8) (not .cse0)) (and v__p4ltl_7_8 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[_p4ltl_7] 27409#mainFINAL_accept_S2 [1221] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27652#mainEXIT_accept_S2 >[1745] mainEXIT_accept_S2-->L357-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27411#L357-1-D105 [1616] L357-1-D105-->L357-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_9 v__p4ltl_3_9 v__p4ltl_7_9 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  AuxVars[]  AssignedVars[] 27127#L357-1_accept_S3 
[2023-01-16 04:15:57,261 INFO  L754   eck$LassoCheckResult]: Loop: 27127#L357-1_accept_S3 [1544] L357-1_accept_S3-->L357_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26704#L357_accept_S3 [1391] L357_accept_S3-->L357_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26811#L357_accept_S3-D34 [1144] L357_accept_S3-D34-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26660#mainENTRY_accept_S3 [1460] mainENTRY_accept_S3-->mainENTRY_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27412#mainENTRY_accept_S3-D10 [1617] mainENTRY_accept_S3-D10-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27413#havocProcedureENTRY_accept_S3 [1564] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 27414#L211_accept_S3 [1618] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 27415#L212_accept_S3 [1252] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 27233#L213_accept_S3 [1437] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 27234#L214_accept_S3 [1455] L214_accept_S3-->L215_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 27720#L215_accept_S3 [1166] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 27246#L216_accept_S3 [1445] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 27247#L217_accept_S3 [1398] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 27395#L218_accept_S3 [1589] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 26765#L219_accept_S3 [1119] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 26766#L220_accept_S3 [1504] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 27182#L221_accept_S3 [1396] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 27183#L222_accept_S3 [1289] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 27094#L223_accept_S3 [1319] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 27095#L224_accept_S3 [1406] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 27392#L225_accept_S3 [1584] L225_accept_S3-->L226_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 27393#L226_accept_S3 [1042] L226_accept_S3-->L227_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 27258#L227_accept_S3 [1457] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 27259#L228_accept_S3 [1338] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_2 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 27152#L229_accept_S3 [1372] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 27153#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 26998#L231_accept_S3 [1261] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 26999#L232_accept_S3 [1472] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_28) (<= v_hdr.ethernet.etherType_28 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[] 26731#L233_accept_S3 [1108] L233_accept_S3-->L234_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 26732#L234_accept_S3 [1388] L234_accept_S3-->L235_accept_S3: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 27199#L235_accept_S3 [1410] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 27200#L236_accept_S3 [1553] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 26946#L237_accept_S3 [1227] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 26947#L238_accept_S3 [1049] L238_accept_S3-->L239_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 27278#L239_accept_S3 [1475] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 27279#L240_accept_S3 [1095] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 27360#L241_accept_S3 [1543] L241_accept_S3-->L242_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 27361#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (and (<= v_hdr.topology.mac_12 281474976710656) (<= 0 v_hdr.topology.mac_12))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 27128#L243_accept_S3 [1352] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 27129#L244_accept_S3 [1370] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 27396#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 27397#L246_accept_S3 [1246] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 27381#L247_accept_S3 [1568] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 26875#L248_accept_S3 [1184] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 26829#L249_accept_S3 [1155] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 26830#L250_accept_S3 [1414] L250_accept_S3-->L251_accept_S3: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 26977#L251_accept_S3 [1244] L251_accept_S3-->L252_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 26978#L252_accept_S3 [1428] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 26837#L253_accept_S3 [1159] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 26838#L254_accept_S3 [1358] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 27224#L255_accept_S3 [1432] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 27225#L256_accept_S3 [1434] L256_accept_S3-->L257_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 26659#L257_accept_S3 [1077] L257_accept_S3-->L258_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 26661#L258_accept_S3 [1128] L258_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 26859#havocProcedureFINAL_accept_S3 [1171] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26860#havocProcedureEXIT_accept_S3 >[1799] havocProcedureEXIT_accept_S3-->L335-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27191#L335-D64 [1401] L335-D64-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26840#L335_accept_S3 [1139] L335_accept_S3-->L335_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26802#L335_accept_S3-D43 [1190] L335_accept_S3-D43-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26885#_parser_packetParserENTRY_accept_S3 [1280] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27574#_parser_packetParserENTRY_accept_S3-D58 [1070] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27303#startENTRY_accept_S3 [1498] startENTRY_accept_S3-->L429_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 27304#L429_accept_S3 [1209] L429_accept_S3-->L429-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_37 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  AuxVars[]  AssignedVars[] 26975#L429-1_accept_S3 [1243] L429-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26976#startEXIT_accept_S3 >[1687] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26839#_parser_packetParserFINAL-D82 [1158] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26841#_parser_packetParserFINAL_accept_S3 [1521] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27163#_parser_packetParserEXIT_accept_S3 >[1677] _parser_packetParserEXIT_accept_S3-->L336-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26902#L336-D70 [1205] L336-D70-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26903#L336_accept_S3 [1395] L336_accept_S3-->L336_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27184#L336_accept_S3-D37 [1499] L336_accept_S3-D37-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27306#verifyChecksumFINAL_accept_S3 [1510] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27407#verifyChecksumEXIT_accept_S3 >[1640] verifyChecksumEXIT_accept_S3-->L337-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27408#L337-D73 [1133] L337-D73-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26686#L337_accept_S3 [1169] L337_accept_S3-->L337_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27564#L337_accept_S3-D4 [1567] L337_accept_S3-D4-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27563#ingressENTRY_accept_S3 [1409] ingressENTRY_accept_S3-->L277_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 27202#L277_accept_S3 [1412] L277_accept_S3-->L278_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 27203#L278_accept_S3 [1129] L278_accept_S3-->L279_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 26734#L279_accept_S3 [1214] L279_accept_S3-->L279_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26921#L279_accept_S3-D22 [1431] L279_accept_S3-D22-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27223#protect_c_period.applyENTRY_accept_S3 [1516] protect_c_period.applyENTRY_accept_S3-->L385_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 27330#L385_accept_S3 [1519] L385_accept_S3-->L385-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 27158#L385-1_accept_S3 [1611] L385-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27757#protect_c_period.applyEXIT_accept_S3 >[1792] protect_c_period.applyEXIT_accept_S3-->L279-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27756#L279-1-D115 [1106] L279-1-D115-->L279-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27754#L279-1_accept_S3 [1622] L279-1_accept_S3-->L279-1_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27755#L279-1_accept_S3-D1 [1087] L279-1_accept_S3-D1-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27766#protect_c_port_config.applyENTRY_accept_S3 [1580] protect_c_port_config.applyENTRY_accept_S3-->L397_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 27762#L397_accept_S3 [1298] L397_accept_S3-->L397-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 27761#L397-1_accept_S3 [1219] L397-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27753#protect_c_port_config.applyEXIT_accept_S3 >[1667] protect_c_port_config.applyEXIT_accept_S3-->L280-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27752#L280-D67 [1590] L280-D67-->L280_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27751#L280_accept_S3 [1529] L280_accept_S3-->L282_accept_S3: Formula: (= v_protect_c_accepted_19 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 27750#L282_accept_S3 [1506] L282_accept_S3-->L283_accept_S3: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 27748#L283_accept_S3 [1389] L283_accept_S3-->L285_accept_S3: Formula: (= v_meta.primary_16 v_standard_metadata.ingress_port_28)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_28, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_28, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 27749#L285_accept_S3 [1197] L285_accept_S3-->L285_accept_S3-D19: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 27917#L285_accept_S3-D19 [1551] L285_accept_S3-D19-->protect_c_last_primary.writeENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27919#protect_c_last_primary.writeENTRY_accept_S3 [1435] protect_c_last_primary.writeENTRY_accept_S3-->protect_c_last_primary.writeFINAL_accept_S3: Formula: (= (store v_protect_c_last_primary_20 v_protect_c_last_primary.write_index_2 v_protect_c_last_primary.write_value_2) v_protect_c_last_primary_19)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_2, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_2, protect_c_last_primary=v_protect_c_last_primary_20}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_2, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_2, protect_c_last_primary=v_protect_c_last_primary_19}  AuxVars[]  AssignedVars[protect_c_last_primary] 27918#protect_c_last_primary.writeFINAL_accept_S3 [1555] protect_c_last_primary.writeFINAL_accept_S3-->protect_c_last_primary.writeEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27916#protect_c_last_primary.writeEXIT_accept_S3 >[1683] protect_c_last_primary.writeEXIT_accept_S3-->L285-1-D106: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 27915#L285-1-D106 [1522] L285-1-D106-->L285-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27914#L285-1_accept_S3 [1365] L285-1_accept_S3-->L289-1_accept_S3: Formula: (= v_protect_c_accepted_16 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_16}  AuxVars[]  AssignedVars[protect_c_accepted] 27913#L289-1_accept_S3 [1269] L289-1_accept_S3-->L278-2_accept_S3: Formula: (= v_protect_c_accepted_22 v_meta.accepted_27)  InVars {protect_c_accepted=v_protect_c_accepted_22}  OutVars{protect_c_accepted=v_protect_c_accepted_22, meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 27912#L278-2_accept_S3 [1174] L278-2_accept_S3-->L300_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {meta.accepted=v_meta.accepted_21}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[] 27899#L300_accept_S3 [1088] L300_accept_S3-->L300_accept_S3-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27900#L300_accept_S3-D49 [1199] L300_accept_S3-D49-->l2_c_l2_forwarding.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27907#l2_c_l2_forwarding.applyENTRY_accept_S3 [1546] l2_c_l2_forwarding.applyENTRY_accept_S3-->L326_accept_S3: Formula: (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_17)  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_17}  AuxVars[]  AssignedVars[] 27904#L326_accept_S3 [1185] L326_accept_S3-->L326_accept_S3-D40: Formula: (= v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_9 v_l2_c_l2_forward_0_e_portInParam_1)  InVars {l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_9}  OutVars{l2_c_l2_forward_0_e_port=v_l2_c_l2_forward_0_e_portInParam_1, l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_9}  AuxVars[]  AssignedVars[l2_c_l2_forward_0_e_port]< 27905#L326_accept_S3-D40 [1109] L326_accept_S3-D40-->l2_c_l2_forward_0ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27911#l2_c_l2_forward_0ENTRY_accept_S3 [1161] l2_c_l2_forward_0ENTRY_accept_S3-->L317_accept_S3: Formula: (= v_l2_c_l2_forward_0_e_port_4 v_standard_metadata.egress_spec_23)  InVars {l2_c_l2_forward_0_e_port=v_l2_c_l2_forward_0_e_port_4}  OutVars{l2_c_l2_forward_0_e_port=v_l2_c_l2_forward_0_e_port_4, standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 27910#L317_accept_S3 [1421] L317_accept_S3-->L318_accept_S3: Formula: (= v_l2_c_l2_forward_0_e_port_8 v_standard_metadata.egress_port_24)  InVars {l2_c_l2_forward_0_e_port=v_l2_c_l2_forward_0_e_port_8}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24, l2_c_l2_forward_0_e_port=v_l2_c_l2_forward_0_e_port_8}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 27909#L318_accept_S3 [1425] L318_accept_S3-->l2_c_l2_forward_0FINAL_accept_S3: Formula: v_forward_31  InVars {}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[forward] 27906#l2_c_l2_forward_0FINAL_accept_S3 [1282] l2_c_l2_forward_0FINAL_accept_S3-->l2_c_l2_forward_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27903#l2_c_l2_forward_0EXIT_accept_S3 >[1662] l2_c_l2_forward_0EXIT_accept_S3-->L328-1-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_9 v_l2_c_l2_forward_0_e_portInParam_1)  InVars {l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_9}  OutVars{l2_c_l2_forward_0_e_port=v_l2_c_l2_forward_0_e_portInParam_1, l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_9}  AuxVars[]  AssignedVars[l2_c_l2_forward_0_e_port] 27902#L328-1-D97 [1433] L328-1-D97-->L328-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27901#L328-1_accept_S3 [1196] L328-1_accept_S3-->l2_c_l2_forwarding.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27898#l2_c_l2_forwarding.applyEXIT_accept_S3 >[1623] l2_c_l2_forwarding.applyEXIT_accept_S3-->L299-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27888#L299-D109 [1249] L299-D109-->L299_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27886#L299_accept_S3 [1086] L299_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27883#ingressEXIT_accept_S3 >[1769] ingressEXIT_accept_S3-->L338-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27858#L338-D121 [1490] L338-D121-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27853#L338_accept_S3 [1328] L338_accept_S3-->L338_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27854#L338_accept_S3-D13 [1099] L338_accept_S3-D13-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27855#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27852#egressEXIT_accept_S3 >[1749] egressEXIT_accept_S3-->L339-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27850#L339-D100 [1096] L339-D100-->L339_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27814#L339_accept_S3 [1541] L339_accept_S3-->L339_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27815#L339_accept_S3-D46 [1240] L339_accept_S3-D46-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27816#createChecksumFINAL_accept_S3 [1063] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27813#createChecksumEXIT_accept_S3 >[1651] createChecksumEXIT_accept_S3-->L340-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27810#L340-D85 [1578] L340-D85-->L340_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27807#L340_accept_S3 [1403] L340_accept_S3-->L341-1_accept_S3: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 27804#L341-1_accept_S3 [1610] L341-1_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 27802#L345_accept_S3 [1343] L345_accept_S3-->L346_accept_S3: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 27799#L346_accept_S3 [1239] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 27798#L347_accept_S3 [1357] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_28))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 27797#L348_accept_S3 [1168] L348_accept_S3-->L349_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 27796#L349_accept_S3 [1491] L349_accept_S3-->L350_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 27795#L350_accept_S3 [1331] L350_accept_S3-->L351_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_26))) (or (and .cse0 (not v__p4ltl_6_7)) (and v__p4ltl_6_7 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_6] 27794#L351_accept_S3 [1286] L351_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_41))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  AuxVars[]  AssignedVars[_p4ltl_7] 27793#mainFINAL_accept_S3 [1165] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27792#mainEXIT_accept_S3 >[1803] mainEXIT_accept_S3-->L357-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27126#L357-1-D103 [1349] L357-1-D103-->L357-1_accept_S3: Formula: (and v__p4ltl_7_12 v__p4ltl_6_12)  InVars {_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 27127#L357-1_accept_S3 
[2023-01-16 04:15:57,261 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:15:57,261 INFO  L85        PathProgramCache]: Analyzing trace with hash -1152508189, now seen corresponding path program 1 times
[2023-01-16 04:15:57,262 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:15:57,262 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [446711775]
[2023-01-16 04:15:57,262 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:15:57,262 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:15:57,282 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,338 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:15:57,345 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,374 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:57,377 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,383 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:57,384 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,388 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:57,388 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,389 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:57,390 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,396 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:57,398 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,402 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:57,402 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,405 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:57,406 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,409 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:15:57,409 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,413 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-01-16 04:15:57,414 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,414 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 04:15:57,415 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,415 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 118
[2023-01-16 04:15:57,416 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,417 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 140
[2023-01-16 04:15:57,424 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,438 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:57,441 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,444 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:15:57,445 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,446 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:15:57,447 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,447 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:15:57,448 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,448 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:15:57,450 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,455 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:15:57,455 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,456 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:15:57,457 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,459 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:15:57,459 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,460 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-01-16 04:15:57,461 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,462 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 04:15:57,462 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,463 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 118
[2023-01-16 04:15:57,463 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:15:57,464 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:15:57,464 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:15:57,465 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [446711775]
[2023-01-16 04:15:57,465 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [446711775] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:15:57,465 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:15:57,465 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [15] imperfect sequences [] total 15
[2023-01-16 04:15:57,465 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1933121557]
[2023-01-16 04:15:57,465 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:15:57,466 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:15:57,466 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:15:57,466 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 16 interpolants.
[2023-01-16 04:15:57,466 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=48, Invalid=192, Unknown=0, NotChecked=0, Total=240
[2023-01-16 04:15:57,466 INFO  L87              Difference]: Start difference. First operand 2053 states and 2186 transitions. cyclomatic complexity: 135 Second operand  has 16 states, 15 states have (on average 15.2) internal successors, (228), 7 states have internal predecessors, (228), 4 states have call successors, (25), 10 states have call predecessors, (25), 5 states have return successors, (24), 5 states have call predecessors, (24), 4 states have call successors, (24)
[2023-01-16 04:16:04,155 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:16:04,155 INFO  L93              Difference]: Finished difference Result 6731 states and 7479 transitions.
[2023-01-16 04:16:04,155 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 98 states. 
[2023-01-16 04:16:04,156 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 6731 states and 7479 transitions.
[2023-01-16 04:16:04,179 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 33
[2023-01-16 04:16:04,205 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 6731 states to 6407 states and 7137 transitions.
[2023-01-16 04:16:04,205 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 3378
[2023-01-16 04:16:04,207 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 3378
[2023-01-16 04:16:04,207 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 6407 states and 7137 transitions.
[2023-01-16 04:16:04,212 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:16:04,212 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 6407 states and 7137 transitions.
[2023-01-16 04:16:04,215 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 6407 states and 7137 transitions.
[2023-01-16 04:16:04,278 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 6407 to 3509.
[2023-01-16 04:16:04,281 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 3509 states, 2674 states have (on average 1.0699326851159312) internal successors, (2861), 2721 states have internal predecessors, (2861), 359 states have call successors, (359), 336 states have call predecessors, (359), 476 states have return successors, (592), 451 states have call predecessors, (592), 358 states have call successors, (592)
[2023-01-16 04:16:04,286 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 3509 states to 3509 states and 3812 transitions.
[2023-01-16 04:16:04,286 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 3509 states and 3812 transitions.
[2023-01-16 04:16:04,286 INFO  L399   stractBuchiCegarLoop]: Abstraction has 3509 states and 3812 transitions.
[2023-01-16 04:16:04,286 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 11 ============
[2023-01-16 04:16:04,287 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 3509 states and 3812 transitions.
[2023-01-16 04:16:04,294 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 9
[2023-01-16 04:16:04,295 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:16:04,295 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:16:04,296 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:04,297 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:04,299 INFO  L752   eck$LassoCheckResult]: Stem: 36378#ULTIMATE.startENTRY_NONWA [1134] ULTIMATE.startENTRY_NONWA-->L357-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36379#L357-1_T0_init [1191] L357-1_T0_init-->L357_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36629#L357_T0_init [1530] L357_T0_init-->L357_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37243#L357_T0_init-D35 [1064] L357_T0_init-D35-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37228#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37229#mainENTRY_T0_init-D11 [1116] mainENTRY_T0_init-D11-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37286#havocProcedureENTRY_T0_init [1341] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 37285#L211_T0_init [1211] L211_T0_init-->L212_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 37284#L212_T0_init [1290] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 37283#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 37282#L214_T0_init [1274] L214_T0_init-->L215_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 37281#L215_T0_init [1523] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 37280#L216_T0_init [1167] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 37279#L217_T0_init [1471] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 37278#L218_T0_init [1291] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 37277#L219_T0_init [1304] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 37276#L220_T0_init [1614] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 37275#L221_T0_init [1313] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 37274#L222_T0_init [1066] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 37273#L223_T0_init [1054] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 37272#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 37271#L225_T0_init [1103] L225_T0_init-->L226_T0_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 37270#L226_T0_init [1053] L226_T0_init-->L227_T0_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 37269#L227_T0_init [1385] L227_T0_init-->L228_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 37268#L228_T0_init [1181] L228_T0_init-->L229_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 37267#L229_T0_init [1440] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 37266#L230_T0_init [1050] L230_T0_init-->L231_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 37265#L231_T0_init [1080] L231_T0_init-->L232_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 37264#L232_T0_init [1137] L232_T0_init-->L233_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 37263#L233_T0_init [1566] L233_T0_init-->L234_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 37262#L234_T0_init [1104] L234_T0_init-->L235_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 37261#L235_T0_init [1092] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 37260#L236_T0_init [1542] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_9) (<= v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 37259#L237_T0_init [1281] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 37258#L238_T0_init [1193] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 37257#L239_T0_init [1452] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 37256#L240_T0_init [1255] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 37255#L241_T0_init [1072] L241_T0_init-->L242_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 37254#L242_T0_init [1527] L242_T0_init-->L243_T0_init: Formula: (and (<= v_hdr.topology.mac_14 281474976710656) (<= 0 v_hdr.topology.mac_14))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 37253#L243_T0_init [1570] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 37252#L244_T0_init [1355] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 37251#L245_T0_init [1536] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 37250#L246_T0_init [1353] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 37249#L247_T0_init [1177] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 37248#L248_T0_init [1496] L248_T0_init-->L249_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 37247#L249_T0_init [1602] L249_T0_init-->L250_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 37246#L250_T0_init [1238] L250_T0_init-->L251_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 37245#L251_T0_init [1366] L251_T0_init-->L252_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 37244#L252_T0_init [1311] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 37242#L253_T0_init [1344] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 37241#L254_T0_init [1283] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 37240#L255_T0_init [1048] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 37239#L256_T0_init [1288] L256_T0_init-->L257_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 37237#L257_T0_init [1140] L257_T0_init-->L258_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 37235#L258_T0_init [1582] L258_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 37233#havocProcedureFINAL_T0_init [1528] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37227#havocProcedureEXIT_T0_init >[1757] havocProcedureEXIT_T0_init-->L335-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37225#L335-D65 [1480] L335-D65-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37222#L335_T0_init [1179] L335_T0_init-->L335_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37223#L335_T0_init-D44 [1142] L335_T0_init-D44-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37231#_parser_packetParserENTRY_T0_init [1132] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37232#_parser_packetParserENTRY_T0_init-D59 [1514] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37238#startENTRY_T0_init [1242] startENTRY_T0_init-->L429_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 37236#L429_T0_init [1599] L429_T0_init-->L429-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_39 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  AuxVars[]  AssignedVars[] 37234#L429-1_T0_init [1309] L429-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37230#startEXIT_T0_init >[1695] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37226#_parser_packetParserFINAL-D83 [1256] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37224#_parser_packetParserFINAL_T0_init [1098] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37221#_parser_packetParserEXIT_T0_init >[1708] _parser_packetParserEXIT_T0_init-->L336-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37220#L336-D71 [1363] L336-D71-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36348#L336_T0_init [1082] L336_T0_init-->L336_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37219#L336_T0_init-D38 [1160] L336_T0_init-D38-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37218#verifyChecksumFINAL_T0_init [1114] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36347#verifyChecksumEXIT_T0_init >[1804] verifyChecksumEXIT_T0_init-->L337-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36349#L337-D74 [1533] L337-D74-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36568#L337_T0_init [1275] L337_T0_init-->L337_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37407#L337_T0_init-D5 [1247] L337_T0_init-D5-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37406#ingressENTRY_T0_init [1094] ingressENTRY_T0_init-->L277_T0_init: Formula: (not (= v_hdr.ethernet.etherType_25 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 37404#L277_T0_init [1180] L277_T0_init-->L278_T0_init: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 37401#L278_T0_init [1534] L278_T0_init-->L279_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 37391#L279_T0_init [1576] L279_T0_init-->L279_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37392#L279_T0_init-D23 [1182] L279_T0_init-D23-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37409#protect_c_period.applyENTRY_T0_init [1377] protect_c_period.applyENTRY_T0_init-->L385_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 37398#L385_T0_init [1316] L385_T0_init-->L385-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 37397#L385-1_T0_init [1228] L385-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37390#protect_c_period.applyEXIT_T0_init >[1691] protect_c_period.applyEXIT_T0_init-->L279-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37386#L279-1-D116 [1089] L279-1-D116-->L279-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37383#L279-1_T0_init [1458] L279-1_T0_init-->L279-1_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 37384#L279-1_T0_init-D2 [1362] L279-1_T0_init-D2-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37393#protect_c_port_config.applyENTRY_T0_init [1573] protect_c_port_config.applyENTRY_T0_init-->L397_T0_init: Formula: (not (= v_protect_c_port_config.action_run_24 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 37387#L397_T0_init [1057] L397_T0_init-->L397-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 37385#L397-1_T0_init [1154] L397-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37382#protect_c_port_config.applyEXIT_T0_init >[1786] protect_c_port_config.applyEXIT_T0_init-->L280-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37381#L280-D68 [1497] L280-D68-->L280_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37380#L280_T0_init [1270] L280_T0_init-->L282_T0_init: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 37379#L282_T0_init [1265] L282_T0_init-->L283_T0_init: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 37377#L283_T0_init [1594] L283_T0_init-->L285_T0_init: Formula: (= v_meta.primary_20 v_standard_metadata.ingress_port_36)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 37378#L285_T0_init [1393] L285_T0_init-->L285_T0_init-D20: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 38192#L285_T0_init-D20 [1046] L285_T0_init-D20-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38196#protect_c_last_primary.writeENTRY_T0_init [1524] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 38194#protect_c_last_primary.writeFINAL_T0_init [1248] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38191#protect_c_last_primary.writeEXIT_T0_init >[1656] protect_c_last_primary.writeEXIT_T0_init-->L285-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 38189#L285-1-D107 [1039] L285-1-D107-->L285-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38185#L285-1_T0_init [1262] L285-1_T0_init-->L289-1_T0_init: Formula: (= v_protect_c_accepted_12 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 38181#L289-1_T0_init [1052] L289-1_T0_init-->L278-2_T0_init: Formula: (= v_protect_c_accepted_11 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_11}  OutVars{protect_c_accepted=v_protect_c_accepted_11, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 38179#L278-2_T0_init [1068] L278-2_T0_init-->L300_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 38176#L300_T0_init [1585] L300_T0_init-->L300_T0_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38177#L300_T0_init-D50 [1468] L300_T0_init-D50-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38187#l2_c_l2_forwarding.applyENTRY_T0_init [1620] l2_c_l2_forwarding.applyENTRY_T0_init-->L328_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 38188#L328_T0_init [1387] L328_T0_init-->L328-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 38210#L328-1_T0_init [1441] L328-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38205#l2_c_l2_forwarding.applyEXIT_T0_init >[1760] l2_c_l2_forwarding.applyEXIT_T0_init-->L299-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38202#L299-D110 [1225] L299-D110-->L299_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38199#L299_T0_init [1212] L299_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38171#ingressEXIT_T0_init >[1754] ingressEXIT_T0_init-->L338-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38167#L338-D122 [1436] L338-D122-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38165#L338_T0_init [1135] L338_T0_init-->L338_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38166#L338_T0_init-D14 [1051] L338_T0_init-D14-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38170#egressFINAL_T0_init [1394] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38164#egressEXIT_T0_init >[1744] egressEXIT_T0_init-->L339-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38160#L339-D101 [1367] L339-D101-->L339_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38155#L339_T0_init [1612] L339_T0_init-->L339_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 38156#L339_T0_init-D47 [1260] L339_T0_init-D47-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38159#createChecksumFINAL_T0_init [1230] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38154#createChecksumEXIT_T0_init >[1777] createChecksumEXIT_T0_init-->L340-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38150#L340-D86 [1318] L340-D86-->L340_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38148#L340_T0_init [1223] L340_T0_init-->L342_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 38146#L342_T0_init [1253] L342_T0_init-->L341-1_T0_init: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 38145#L341-1_T0_init [1407] L341-1_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 38144#L345_T0_init [1148] L345_T0_init-->L346_T0_init: Formula: (= v__p4ltl_2_9 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_9, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 38143#L346_T0_init [1149] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_12 v_meta.period_32))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_12, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_12, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 38142#L347_T0_init [1415] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_3] 38139#L348_T0_init [1537] L348_T0_init-->L349_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_4_6 .cse0) (and (not .cse0) (not v__p4ltl_4_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 38136#L349_T0_init [1507] L349_T0_init-->L350_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 38133#L350_T0_init [1486] L350_T0_init-->L351_T0_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_6] 38130#L351_T0_init [1561] L351_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_40))) (or (and v__p4ltl_7_6 .cse0) (and (not v__p4ltl_7_6) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[_p4ltl_7] 38127#mainFINAL_T0_init [1307] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38124#mainEXIT_T0_init >[1737] mainEXIT_T0_init-->L357-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38121#L357-1-D104 [1201] L357-1-D104-->L357-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 36876#L357-1_accept_S2 [1600] L357-1_accept_S2-->L357_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36167#L357_accept_S2 [1266] L357_accept_S2-->L357_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36576#L357_accept_S2-D36 [1422] L357_accept_S2-D36-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36159#mainENTRY_accept_S2 [1055] mainENTRY_accept_S2-->mainENTRY_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36158#mainENTRY_accept_S2-D12 [1037] mainENTRY_accept_S2-D12-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36160#havocProcedureENTRY_accept_S2 [1411] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 36738#L211_accept_S2 [1587] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 36534#L212_accept_S2 [1235] L212_accept_S2-->L213_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 36535#L213_accept_S2 [1446] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 36450#L214_accept_S2 [1178] L214_accept_S2-->L215_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 36451#L215_accept_S2 [1554] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 36613#L216_accept_S2 [1292] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 36614#L217_accept_S2 [1489] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 36723#L218_accept_S2 [1397] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 36724#L219_accept_S2 [1613] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 36584#L220_accept_S2 [1272] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 36507#L221_accept_S2 [1217] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 36366#L222_accept_S2 [1126] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 36367#L223_accept_S2 [1607] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 36529#L224_accept_S2 [1229] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 36368#L225_accept_S2 [1127] L225_accept_S2-->L226_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 36369#L226_accept_S2 [1462] L226_accept_S2-->L227_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 36315#L227_accept_S2 [1107] L227_accept_S2-->L228_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 36161#L228_accept_S2 [1038] L228_accept_S2-->L229_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ethernet_3 false))  InVars {emit=v_emit_20, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_19, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 36162#L229_accept_S2 [1060] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 36213#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 36615#L231_accept_S2 [1293] L231_accept_S2-->L232_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 36302#L232_accept_S2 [1101] L232_accept_S2-->L233_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 36303#L233_accept_S2 [1378] L233_accept_S2-->L234_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 36441#L234_accept_S2 [1170] L234_accept_S2-->L235_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.topology_4 false))  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 36404#L235_accept_S2 [1152] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 36405#L236_accept_S2 [1588] L236_accept_S2-->L237_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 36461#L237_accept_S2 [1186] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 36397#L238_accept_S2 [1147] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 36398#L239_accept_S2 [1347] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 36670#L240_accept_S2 [1348] L240_accept_S2-->L241_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 36671#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 36582#L242_accept_S2 [1271] L242_accept_S2-->L243_accept_S2: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 36577#L243_accept_S2 [1268] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 36578#L244_accept_S2 [1374] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 36698#L245_accept_S2 [1416] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 36668#L246_accept_S2 [1346] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 36669#L247_accept_S2 [1492] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 36594#L248_accept_S2 [1278] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 36595#L249_accept_S2 [1621] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 36828#L250_accept_S2 [1512] L250_accept_S2-->L251_accept_S2: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 36541#L251_accept_S2 [1241] L251_accept_S2-->L252_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 36542#L252_accept_S2 [1359] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 36682#L253_accept_S2 [1420] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 36616#L254_accept_S2 [1296] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 36617#L255_accept_S2 [1310] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 36637#L256_accept_S2 [1511] L256_accept_S2-->L257_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 36804#L257_accept_S2 [1479] L257_accept_S2-->L258_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 36718#L258_accept_S2 [1392] L258_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 36703#havocProcedureFINAL_accept_S2 [1379] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36642#havocProcedureEXIT_accept_S2 >[1639] havocProcedureEXIT_accept_S2-->L335-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36643#L335-D66 [1447] L335-D66-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36172#L335_accept_S2 [1043] L335_accept_S2-->L335_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36173#L335_accept_S2-D45 [1538] L335_accept_S2-D45-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36211#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36811#_parser_packetParserENTRY_accept_S2-D60 [1500] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36210#startENTRY_accept_S2 [1059] startENTRY_accept_S2-->L429_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 36212#L429_accept_S2 [1540] L429_accept_S2-->L429-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_35 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[] 36245#L429-1_accept_S2 [1073] L429-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36246#startEXIT_accept_S2 >[1723] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36453#_parser_packetParserFINAL-D84 [1483] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36779#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36308#_parser_packetParserEXIT_accept_S2 >[1718] _parser_packetParserEXIT_accept_S2-->L336-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36309#L336-D72 [1520] L336-D72-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36384#L336_accept_S2 [1429] L336_accept_S2-->L336_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36755#L336_accept_S2-D39 [1565] L336_accept_S2-D39-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36383#verifyChecksumFINAL_accept_S2 [1138] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36385#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L337-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36481#L337-D75 [1604] L337-D75-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36154#L337_accept_S2 [1513] L337_accept_S2-->L337_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36329#L337_accept_S2-D6 [1111] L337_accept_S2-D6-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36330#ingressENTRY_accept_S2 [1384] ingressENTRY_accept_S2-->L277_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 36710#L277_accept_S2 [1532] L277_accept_S2-->L278_accept_S2: Formula: (= v_meta.accepted_23 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 36843#L278_accept_S2 [1608] L278_accept_S2-->L279_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 36153#L279_accept_S2 [1035] L279_accept_S2-->L279_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36155#L279_accept_S2-D24 [1466] L279_accept_S2-D24-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36402#protect_c_period.applyENTRY_accept_S2 [1150] protect_c_period.applyENTRY_accept_S2-->L383_accept_S2: Formula: (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_17)  InVars {protect_c_period.action_run=v_protect_c_period.action_run_17}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_17}  AuxVars[]  AssignedVars[] 36220#L383_accept_S2 [1448] L383_accept_S2-->L383_accept_S2-D54: Formula: (= v_protect_c_set_period_0_periodInParam_1 v_protect_c_period.protect_c_set_period_0.period_9)  InVars {protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_9}  OutVars{protect_c_set_period_0_period=v_protect_c_set_period_0_periodInParam_1, protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_9}  AuxVars[]  AssignedVars[protect_c_set_period_0_period]< 36219#L383_accept_S2-D54 [1062] L383_accept_S2-D54-->protect_c_set_period_0ENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36221#protect_c_set_period_0ENTRY_accept_S2 [1277] protect_c_set_period_0ENTRY_accept_S2-->protect_c_set_period_0FINAL_accept_S2: Formula: (= v_meta.period_29 v_protect_c_set_period_0_period_4)  InVars {protect_c_set_period_0_period=v_protect_c_set_period_0_period_4}  OutVars{protect_c_set_period_0_period=v_protect_c_set_period_0_period_4, meta.period=v_meta.period_29}  AuxVars[]  AssignedVars[meta.period] 36590#protect_c_set_period_0FINAL_accept_S2 [1419] protect_c_set_period_0FINAL_accept_S2-->protect_c_set_period_0EXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36596#protect_c_set_period_0EXIT_accept_S2 >[1752] protect_c_set_period_0EXIT_accept_S2-->L385-1-D96: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_protect_c_set_period_0_periodInParam_1 v_protect_c_period.protect_c_set_period_0.period_9)  InVars {protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_9}  OutVars{protect_c_set_period_0_period=v_protect_c_set_period_0_periodInParam_1, protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_9}  AuxVars[]  AssignedVars[protect_c_set_period_0_period] 36597#L385-1-D96 [1477] L385-1-D96-->L385-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36802#L385-1_accept_S2 [1381] L385-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36886#protect_c_period.applyEXIT_accept_S2 >[1700] protect_c_period.applyEXIT_accept_S2-->L279-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36885#L279-1-D117 [1574] L279-1-D117-->L279-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36463#L279-1_accept_S2 [1263] L279-1_accept_S2-->L279-1_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36884#L279-1_accept_S2-D3 [1424] L279-1_accept_S2-D3-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36883#protect_c_port_config.applyENTRY_accept_S2 [1509] protect_c_port_config.applyENTRY_accept_S2-->L397_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 36813#L397_accept_S2 [1494] L397_accept_S2-->L397-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_20))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 36464#L397-1_accept_S2 [1449] L397-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36778#protect_c_port_config.applyEXIT_accept_S2 >[1789] protect_c_port_config.applyEXIT_accept_S2-->L280-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36156#L280-D69 [1036] L280-D69-->L280_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36157#L280_accept_S2 [1560] L280_accept_S2-->L282_accept_S2: Formula: (= v_protect_c_accepted_20 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 36469#L282_accept_S2 [1194] L282_accept_S2-->L283_accept_S2: Formula: (= v_protect_c_time_15 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 36395#L283_accept_S2 [1146] L283_accept_S2-->L289_accept_S2: Formula: (not (= v_meta.primary_19 v_standard_metadata.ingress_port_31))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_31, meta.primary=v_meta.primary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_31, meta.primary=v_meta.primary_19}  AuxVars[]  AssignedVars[] 36396#L289_accept_S2 [1294] L289_accept_S2-->L291_accept_S2: Formula: (= v_standard_metadata.ingress_port_24 v_meta.secondary_18)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_18}  AuxVars[]  AssignedVars[] 36411#L291_accept_S2 [1156] L291_accept_S2-->L292_accept_S2: Formula: (= v_protect_c_last_17 (select v_protect_c_last_primary_14 0))  InVars {protect_c_last_primary=v_protect_c_last_primary_14}  OutVars{protect_c_last_primary=v_protect_c_last_primary_14, protect_c_last=v_protect_c_last_17}  AuxVars[]  AssignedVars[protect_c_last] 36412#L292_accept_S2 [1502] L292_accept_S2-->L293_accept_S2: Formula: (< v_meta.period_20 (mod (+ (* (mod v_protect_c_last_13 281474976710656) 281474976710655) (mod v_protect_c_time_17 281474976710656)) 281474976710656))  InVars {meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_17, protect_c_last=v_protect_c_last_13}  OutVars{meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_17, protect_c_last=v_protect_c_last_13}  AuxVars[]  AssignedVars[] 36624#L293_accept_S2 [1302] L293_accept_S2-->L289-1_accept_S2: Formula: (= v_protect_c_accepted_14 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 36573#L289-1_accept_S2 [1329] L289-1_accept_S2-->L278-2_accept_S2: Formula: (= v_protect_c_accepted_21 v_meta.accepted_26)  InVars {protect_c_accepted=v_protect_c_accepted_21}  OutVars{protect_c_accepted=v_protect_c_accepted_21, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 36174#L278-2_accept_S2 [1044] L278-2_accept_S2-->L300_accept_S2: Formula: (= v_meta.accepted_19 1)  InVars {meta.accepted=v_meta.accepted_19}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[] 36175#L300_accept_S2 [1162] L300_accept_S2-->L300_accept_S2-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36426#L300_accept_S2-D51 [1210] L300_accept_S2-D51-->l2_c_l2_forwarding.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36492#l2_c_l2_forwarding.applyENTRY_accept_S2 [1427] l2_c_l2_forwarding.applyENTRY_accept_S2-->L328_accept_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_20))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  AuxVars[]  AssignedVars[] 36662#L328_accept_S2 [1335] L328_accept_S2-->L328-1_accept_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 36209#L328-1_accept_S2 [1404] L328-1_accept_S2-->l2_c_l2_forwarding.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36709#l2_c_l2_forwarding.applyEXIT_accept_S2 >[1725] l2_c_l2_forwarding.applyEXIT_accept_S2-->L299-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36706#L299-D111 [1382] L299-D111-->L299_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36653#L299_accept_S2 [1327] L299_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36654#ingressEXIT_accept_S2 >[1770] ingressEXIT_accept_S2-->L338-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36748#L338-D123 [1557] L338-D123-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36177#L338_accept_S2 [1461] L338_accept_S2-->L338_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36176#L338_accept_S2-D15 [1047] L338_accept_S2-D15-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36178#egressFINAL_accept_S2 [1206] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36188#egressEXIT_accept_S2 >[1729] egressEXIT_accept_S2-->L339-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36189#L339-D102 [1330] L339-D102-->L339_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36658#L339_accept_S2 [1413] L339_accept_S2-->L339_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36739#L339_accept_S2-D48 [1314] L339_accept_S2-D48-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36919#createChecksumFINAL_accept_S2 [1279] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36832#createChecksumEXIT_accept_S2 >[1715] createChecksumEXIT_accept_S2-->L340-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36622#L340-D87 [1301] L340-D87-->L340_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36623#L340_accept_S2 [1321] L340_accept_S2-->L342_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 36647#L342_accept_S2 [1476] L342_accept_S2-->L341-1_accept_S2: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 36391#L341-1_accept_S2 [1143] L341-1_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 36392#L345_accept_S2 [1339] L345_accept_S2-->L346_accept_S2: Formula: (= v__p4ltl_2_10 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_10, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 36665#L346_accept_S2 [1548] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_7 v_meta.period_30))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_7, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 36301#L347_accept_S2 [1100] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_29))) (or (and .cse0 v__p4ltl_3_7) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_29}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_29, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_3] 36166#L348_accept_S2 [1041] L348_accept_S2-->L349_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 36168#L349_accept_S2 [1484] L349_accept_S2-->L350_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 36806#L350_accept_S2 [1559] L350_accept_S2-->L351_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_27))) (or (and (not v__p4ltl_6_8) .cse0) (and v__p4ltl_6_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_27}  OutVars{meta.secondary=v_meta.secondary_27, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 36852#L351_accept_S2 [1605] L351_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_42))) (or (and (not v__p4ltl_7_8) (not .cse0)) (and v__p4ltl_7_8 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[_p4ltl_7] 36516#mainFINAL_accept_S2 [1221] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36517#mainEXIT_accept_S2 >[1745] mainEXIT_accept_S2-->L357-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36830#L357-1-D105 [1616] L357-1-D105-->L357-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_9 v__p4ltl_3_9 v__p4ltl_7_9 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  AuxVars[]  AssignedVars[] 36673#L357-1_accept_S3 
[2023-01-16 04:16:04,301 INFO  L754   eck$LassoCheckResult]: Loop: 36673#L357-1_accept_S3 [1544] L357-1_accept_S3-->L357_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36293#L357_accept_S3 [1391] L357_accept_S3-->L357_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 39098#L357_accept_S3-D34 [1144] L357_accept_S3-D34-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36170#mainENTRY_accept_S3 [1460] mainENTRY_accept_S3-->mainENTRY_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36881#mainENTRY_accept_S3-D10 [1617] mainENTRY_accept_S3-D10-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36858#havocProcedureENTRY_accept_S3 [1564] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 36859#L211_accept_S3 [1618] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 36560#L212_accept_S3 [1252] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 36561#L213_accept_S3 [1437] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 36782#L214_accept_S3 [1455] L214_accept_S3-->L215_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 36783#L215_accept_S3 [1166] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 36775#L216_accept_S3 [1445] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 36776#L217_accept_S3 [1398] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 36867#L218_accept_S3 [1589] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 36868#L219_accept_S3 [1119] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 36820#L220_accept_S3 [1504] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 36821#L221_accept_S3 [1396] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 36608#L222_accept_S3 [1289] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 36609#L223_accept_S3 [1319] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 36732#L224_accept_S3 [1406] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 36733#L225_accept_S3 [1584] L225_accept_S3-->L226_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 36169#L226_accept_S3 [1042] L226_accept_S3-->L227_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 36171#L227_accept_S3 [1457] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 36663#L228_accept_S3 [1338] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_2 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 36664#L229_accept_S3 [1372] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 36780#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 36781#L231_accept_S3 [1261] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 36799#L232_accept_S3 [1472] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_28) (<= v_hdr.ethernet.etherType_28 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[] 36800#L233_accept_S3 [1108] L233_accept_S3-->L234_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 36713#L234_accept_S3 [1388] L234_accept_S3-->L235_accept_S3: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 36714#L235_accept_S3 [1410] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 36848#L236_accept_S3 [1553] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 36849#L237_accept_S3 [1227] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 36190#L238_accept_S3 [1049] L238_accept_S3-->L239_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 36191#L239_accept_S3 [1475] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 36801#L240_accept_S3 [1095] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 36846#L241_accept_S3 [1543] L241_accept_S3-->L242_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 36847#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (and (<= v_hdr.topology.mac_12 281474976710656) (<= 0 v_hdr.topology.mac_12))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 36674#L243_accept_S3 [1352] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 36675#L244_accept_S3 [1370] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 36869#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 36870#L246_accept_S3 [1246] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 36861#L247_accept_S3 [1568] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 36862#L248_accept_S3 [1184] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 36409#L249_accept_S3 [1155] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 36410#L250_accept_S3 [1414] L250_accept_S3-->L251_accept_S3: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 36549#L251_accept_S3 [1244] L251_accept_S3-->L252_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 36550#L252_accept_S3 [1428] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 36418#L253_accept_S3 [1159] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 36419#L254_accept_S3 [1358] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 36758#L255_accept_S3 [1432] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 36759#L256_accept_S3 [1434] L256_accept_S3-->L257_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 36249#L257_accept_S3 [1077] L257_accept_S3-->L258_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 36250#L258_accept_S3 [1128] L258_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 36442#havocProcedureFINAL_accept_S3 [1171] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36443#havocProcedureEXIT_accept_S3 >[1799] havocProcedureEXIT_accept_S3-->L335-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36730#L335-D64 [1401] L335-D64-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36421#L335_accept_S3 [1139] L335_accept_S3-->L335_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36388#L335_accept_S3-D43 [1190] L335_accept_S3-D43-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36239#_parser_packetParserENTRY_accept_S3 [1280] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36238#_parser_packetParserENTRY_accept_S3-D58 [1070] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36240#startENTRY_accept_S3 [1498] startENTRY_accept_S3-->L429_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 36490#L429_accept_S3 [1209] L429_accept_S3-->L429-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_37 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  AuxVars[]  AssignedVars[] 36491#L429-1_accept_S3 [1243] L429-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36548#startEXIT_accept_S3 >[1687] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36420#_parser_packetParserFINAL-D82 [1158] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36422#_parser_packetParserFINAL_accept_S3 [1521] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36707#_parser_packetParserEXIT_accept_S3 >[1677] _parser_packetParserEXIT_accept_S3-->L336-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36482#L336-D70 [1205] L336-D70-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36483#L336_accept_S3 [1395] L336_accept_S3-->L336_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36722#L336_accept_S3-D37 [1499] L336_accept_S3-D37-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36817#verifyChecksumFINAL_accept_S3 [1510] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36827#verifyChecksumEXIT_accept_S3 >[1640] verifyChecksumEXIT_accept_S3-->L337-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36377#L337-D73 [1133] L337-D73-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36271#L337_accept_S3 [1169] L337_accept_S3-->L337_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36440#L337_accept_S3-D4 [1567] L337_accept_S3-D4-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36734#ingressENTRY_accept_S3 [1409] ingressENTRY_accept_S3-->L277_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 36735#L277_accept_S3 [1412] L277_accept_S3-->L278_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 36372#L278_accept_S3 [1129] L278_accept_S3-->L279_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 36241#L279_accept_S3 [1214] L279_accept_S3-->L279_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36500#L279_accept_S3-D22 [1431] L279_accept_S3-D22-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36757#protect_c_period.applyENTRY_accept_S3 [1515] protect_c_period.applyENTRY_accept_S3-->L383_accept_S3: Formula: (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_15)  InVars {protect_c_period.action_run=v_protect_c_period.action_run_15}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_15}  AuxVars[]  AssignedVars[] 36217#L383_accept_S3 [1071] L383_accept_S3-->L383_accept_S3-D52: Formula: (= v_protect_c_set_period_0_periodInParam_1 v_protect_c_period.protect_c_set_period_0.period_9)  InVars {protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_9}  OutVars{protect_c_set_period_0_period=v_protect_c_set_period_0_periodInParam_1, protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_9}  AuxVars[]  AssignedVars[protect_c_set_period_0_period]< 36242#L383_accept_S3-D52 [1215] L383_accept_S3-D52-->protect_c_set_period_0ENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36504#protect_c_set_period_0ENTRY_accept_S3 [1245] protect_c_set_period_0ENTRY_accept_S3-->protect_c_set_period_0FINAL_accept_S3: Formula: (= v_meta.period_28 v_protect_c_set_period_0_period_3)  InVars {protect_c_set_period_0_period=v_protect_c_set_period_0_period_3}  OutVars{protect_c_set_period_0_period=v_protect_c_set_period_0_period_3, meta.period=v_meta.period_28}  AuxVars[]  AssignedVars[meta.period] 36553#protect_c_set_period_0FINAL_accept_S3 [1273] protect_c_set_period_0FINAL_accept_S3-->protect_c_set_period_0EXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36216#protect_c_set_period_0EXIT_accept_S3 >[1713] protect_c_set_period_0EXIT_accept_S3-->L385-1-D94: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_protect_c_set_period_0_periodInParam_1 v_protect_c_period.protect_c_set_period_0.period_9)  InVars {protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_9}  OutVars{protect_c_set_period_0_period=v_protect_c_set_period_0_periodInParam_1, protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_9}  AuxVars[]  AssignedVars[protect_c_set_period_0_period] 36218#L385-1-D94 [1117] L385-1-D94-->L385-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36346#L385-1_accept_S3 [1611] L385-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36879#protect_c_period.applyEXIT_accept_S3 >[1792] protect_c_period.applyEXIT_accept_S3-->L279-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36314#L279-1-D115 [1106] L279-1-D115-->L279-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36276#L279-1_accept_S3 [1622] L279-1_accept_S3-->L279-1_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36275#L279-1_accept_S3-D1 [1087] L279-1_accept_S3-D1-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36277#protect_c_port_config.applyENTRY_accept_S3 [1580] protect_c_port_config.applyENTRY_accept_S3-->L397_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 36618#L397_accept_S3 [1298] L397_accept_S3-->L397-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 36510#L397-1_accept_S3 [1219] L397-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36511#protect_c_port_config.applyEXIT_accept_S3 >[1667] protect_c_port_config.applyEXIT_accept_S3-->L280-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36840#L280-D67 [1590] L280-D67-->L280_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36839#L280_accept_S3 [1529] L280_accept_S3-->L282_accept_S3: Formula: (= v_protect_c_accepted_19 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 36824#L282_accept_S3 [1506] L282_accept_S3-->L283_accept_S3: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 36715#L283_accept_S3 [1390] L283_accept_S3-->L289_accept_S3: Formula: (not (= v_meta.primary_17 v_standard_metadata.ingress_port_29))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  AuxVars[]  AssignedVars[] 36716#L289_accept_S3 [1444] L289_accept_S3-->L289-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_27 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 36774#L289-1_accept_S3 [1269] L289-1_accept_S3-->L278-2_accept_S3: Formula: (= v_protect_c_accepted_22 v_meta.accepted_27)  InVars {protect_c_accepted=v_protect_c_accepted_22}  OutVars{protect_c_accepted=v_protect_c_accepted_22, meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 36447#L278-2_accept_S3 [1175] L278-2_accept_S3-->L299_accept_S3: Formula: (not (= v_meta.accepted_22 1))  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 36269#L299_accept_S3 [1086] L299_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36272#ingressEXIT_accept_S3 >[1769] ingressEXIT_accept_S3-->L338-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 39578#L338-D121 [1490] L338-D121-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 39575#L338_accept_S3 [1328] L338_accept_S3-->L338_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 39576#L338_accept_S3-D13 [1099] L338_accept_S3-D13-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 39577#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 39574#egressEXIT_accept_S3 >[1749] egressEXIT_accept_S3-->L339-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 39572#L339-D100 [1096] L339-D100-->L339_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 39565#L339_accept_S3 [1541] L339_accept_S3-->L339_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 39566#L339_accept_S3-D46 [1240] L339_accept_S3-D46-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 39567#createChecksumFINAL_accept_S3 [1063] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 39564#createChecksumEXIT_accept_S3 >[1651] createChecksumEXIT_accept_S3-->L340-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 39562#L340-D85 [1578] L340-D85-->L340_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 39561#L340_accept_S3 [1402] L340_accept_S3-->L342_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 39552#L342_accept_S3 [1112] L342_accept_S3-->L341-1_accept_S3: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 39550#L341-1_accept_S3 [1610] L341-1_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 39548#L345_accept_S3 [1343] L345_accept_S3-->L346_accept_S3: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 39546#L346_accept_S3 [1239] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 39356#L347_accept_S3 [1357] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_28))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 39355#L348_accept_S3 [1168] L348_accept_S3-->L349_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 39354#L349_accept_S3 [1491] L349_accept_S3-->L350_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 39353#L350_accept_S3 [1331] L350_accept_S3-->L351_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_26))) (or (and .cse0 (not v__p4ltl_6_7)) (and v__p4ltl_6_7 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_6] 39352#L351_accept_S3 [1286] L351_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_41))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  AuxVars[]  AssignedVars[_p4ltl_7] 39351#mainFINAL_accept_S3 [1165] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 39350#mainEXIT_accept_S3 >[1803] mainEXIT_accept_S3-->L357-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36672#L357-1-D103 [1349] L357-1-D103-->L357-1_accept_S3: Formula: (and v__p4ltl_7_12 v__p4ltl_6_12)  InVars {_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 36673#L357-1_accept_S3 
[2023-01-16 04:16:04,302 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:16:04,302 INFO  L85        PathProgramCache]: Analyzing trace with hash -1518404069, now seen corresponding path program 1 times
[2023-01-16 04:16:04,302 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:16:04,302 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [497922257]
[2023-01-16 04:16:04,302 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:16:04,303 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:16:04,327 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,424 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:16:04,434 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,528 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:04,532 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,542 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:16:04,543 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,548 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:04,550 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,551 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:16:04,552 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,561 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:16:04,564 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,572 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:04,573 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,579 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:16:04,580 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,586 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:16:04,587 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,593 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-01-16 04:16:04,594 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,595 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 04:16:04,596 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,598 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 118
[2023-01-16 04:16:04,599 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,601 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 140
[2023-01-16 04:16:04,613 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,645 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:04,650 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,654 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:16:04,656 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,657 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:04,658 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,658 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:16:04,659 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,661 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:16:04,665 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,704 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:04,705 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,706 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:16:04,707 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,708 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 16
[2023-01-16 04:16:04,708 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,709 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 32
[2023-01-16 04:16:04,710 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,711 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 115
[2023-01-16 04:16:04,712 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,714 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-01-16 04:16:04,714 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:04,716 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:16:04,716 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:16:04,716 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [497922257]
[2023-01-16 04:16:04,716 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [497922257] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:16:04,716 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:16:04,716 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [17] imperfect sequences [] total 17
[2023-01-16 04:16:04,716 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [632288336]
[2023-01-16 04:16:04,717 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:16:04,717 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:16:04,717 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:16:04,717 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 18 interpolants.
[2023-01-16 04:16:04,718 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=51, Invalid=255, Unknown=0, NotChecked=0, Total=306
[2023-01-16 04:16:04,718 INFO  L87              Difference]: Start difference. First operand 3509 states and 3812 transitions. cyclomatic complexity: 305 Second operand  has 18 states, 17 states have (on average 13.529411764705882) internal successors, (230), 9 states have internal predecessors, (230), 4 states have call successors, (25), 10 states have call predecessors, (25), 4 states have return successors, (24), 5 states have call predecessors, (24), 4 states have call successors, (24)
[2023-01-16 04:16:13,612 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:16:13,612 INFO  L93              Difference]: Finished difference Result 7947 states and 9226 transitions.
[2023-01-16 04:16:13,612 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 107 states. 
[2023-01-16 04:16:13,613 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 7947 states and 9226 transitions.
[2023-01-16 04:16:13,637 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 21
[2023-01-16 04:16:13,670 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 7947 states to 7820 states and 9085 transitions.
[2023-01-16 04:16:13,670 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 3235
[2023-01-16 04:16:13,672 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 3235
[2023-01-16 04:16:13,673 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 7820 states and 9085 transitions.
[2023-01-16 04:16:13,679 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:16:13,679 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 7820 states and 9085 transitions.
[2023-01-16 04:16:13,682 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 7820 states and 9085 transitions.
[2023-01-16 04:16:13,755 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 7820 to 5948.
[2023-01-16 04:16:13,760 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 5948 states, 4541 states have (on average 1.069808412243999) internal successors, (4858), 4666 states have internal predecessors, (4858), 591 states have call successors, (591), 552 states have call predecessors, (591), 816 states have return successors, (1120), 729 states have call predecessors, (1120), 590 states have call successors, (1120)
[2023-01-16 04:16:13,770 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 5948 states to 5948 states and 6569 transitions.
[2023-01-16 04:16:13,770 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 5948 states and 6569 transitions.
[2023-01-16 04:16:13,770 INFO  L399   stractBuchiCegarLoop]: Abstraction has 5948 states and 6569 transitions.
[2023-01-16 04:16:13,770 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 12 ============
[2023-01-16 04:16:13,770 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 5948 states and 6569 transitions.
[2023-01-16 04:16:13,781 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 21
[2023-01-16 04:16:13,781 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:16:13,781 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:16:13,782 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:13,783 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:13,785 INFO  L752   eck$LassoCheckResult]: Stem: 48708#ULTIMATE.startENTRY_NONWA [1134] ULTIMATE.startENTRY_NONWA-->L357-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48709#L357-1_T0_init [1191] L357-1_T0_init-->L357_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49268#L357_T0_init [1530] L357_T0_init-->L357_T0_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51244#L357_T0_init-D35 [1064] L357_T0_init-D35-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51235#mainENTRY_T0_init [1596] mainENTRY_T0_init-->mainENTRY_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51236#mainENTRY_T0_init-D11 [1116] mainENTRY_T0_init-D11-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51302#havocProcedureENTRY_T0_init [1341] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 51301#L211_T0_init [1211] L211_T0_init-->L212_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 51300#L212_T0_init [1290] L212_T0_init-->L213_T0_init: Formula: (= v_standard_metadata.ingress_port_38 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 51299#L213_T0_init [1470] L213_T0_init-->L214_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 51298#L214_T0_init [1274] L214_T0_init-->L215_T0_init: Formula: (= 0 v_standard_metadata.egress_port_19)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_19}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 51297#L215_T0_init [1523] L215_T0_init-->L216_T0_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 51296#L216_T0_init [1167] L216_T0_init-->L217_T0_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 51295#L217_T0_init [1471] L217_T0_init-->L218_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 51294#L218_T0_init [1291] L218_T0_init-->L219_T0_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 51293#L219_T0_init [1304] L219_T0_init-->L220_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 51292#L220_T0_init [1614] L220_T0_init-->L221_T0_init: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 51291#L221_T0_init [1313] L221_T0_init-->L222_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_15 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 51290#L222_T0_init [1066] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 51289#L223_T0_init [1054] L223_T0_init-->L224_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 51288#L224_T0_init [1485] L224_T0_init-->L225_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 51287#L225_T0_init [1103] L225_T0_init-->L226_T0_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 51286#L226_T0_init [1053] L226_T0_init-->L227_T0_init: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 51285#L227_T0_init [1385] L227_T0_init-->L228_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 51284#L228_T0_init [1181] L228_T0_init-->L229_T0_init: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_4 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 51283#L229_T0_init [1440] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 51282#L230_T0_init [1050] L230_T0_init-->L231_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 51281#L231_T0_init [1080] L231_T0_init-->L232_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 51280#L232_T0_init [1137] L232_T0_init-->L233_T0_init: Formula: (and (<= v_hdr.ethernet.etherType_31 65536) (<= 0 v_hdr.ethernet.etherType_31))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[] 51279#L233_T0_init [1566] L233_T0_init-->L234_T0_init: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 51278#L234_T0_init [1104] L234_T0_init-->L235_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.topology_2 false))  InVars {emit=v_emit_12, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_11, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 51277#L235_T0_init [1092] L235_T0_init-->L236_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 51276#L236_T0_init [1542] L236_T0_init-->L237_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_9) (<= v_hdr.topology.identifier_9 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_9}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[] 51275#L237_T0_init [1281] L237_T0_init-->L238_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 51274#L238_T0_init [1193] L238_T0_init-->L239_T0_init: Formula: (and (<= 0 v_hdr.topology.port_18) (<= v_hdr.topology.port_18 65536))  InVars {hdr.topology.port=v_hdr.topology.port_18}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[] 51273#L239_T0_init [1452] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 51272#L240_T0_init [1255] L240_T0_init-->L241_T0_init: Formula: (and (<= v_hdr.topology.prefix_11 4294967296) (<= 0 v_hdr.topology.prefix_11))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_11}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[] 51271#L241_T0_init [1072] L241_T0_init-->L242_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[hdr.topology.mac] 51270#L242_T0_init [1527] L242_T0_init-->L243_T0_init: Formula: (and (<= v_hdr.topology.mac_14 281474976710656) (<= 0 v_hdr.topology.mac_14))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 51269#L243_T0_init [1570] L243_T0_init-->L244_T0_init: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 51268#L244_T0_init [1355] L244_T0_init-->L245_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 51267#L245_T0_init [1536] L245_T0_init-->L246_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 51266#L246_T0_init [1353] L246_T0_init-->L247_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 51265#L247_T0_init [1177] L247_T0_init-->L248_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 51264#L248_T0_init [1496] L248_T0_init-->L249_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 51263#L249_T0_init [1602] L249_T0_init-->L250_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 51261#L250_T0_init [1238] L250_T0_init-->L251_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 51262#L251_T0_init [1366] L251_T0_init-->L252_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 51516#L252_T0_init [1311] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 51514#L253_T0_init [1344] L253_T0_init-->L254_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 51256#L254_T0_init [1283] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 51255#L255_T0_init [1048] L255_T0_init-->L256_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 51253#L256_T0_init [1288] L256_T0_init-->L257_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 51254#L257_T0_init [1140] L257_T0_init-->L258_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 51451#L258_T0_init [1582] L258_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 51449#havocProcedureFINAL_T0_init [1528] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51234#havocProcedureEXIT_T0_init >[1757] havocProcedureEXIT_T0_init-->L335-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51230#L335-D65 [1480] L335-D65-->L335_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51225#L335_T0_init [1179] L335_T0_init-->L335_T0_init-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51240#L335_T0_init-D44 [1142] L335_T0_init-D44-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51238#_parser_packetParserENTRY_T0_init [1132] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51444#_parser_packetParserENTRY_T0_init-D59 [1514] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51249#startENTRY_T0_init [1242] startENTRY_T0_init-->L429_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 51250#L429_T0_init [1599] L429_T0_init-->L429-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_39 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_39}  AuxVars[]  AssignedVars[] 51237#L429-1_T0_init [1309] L429-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51239#startEXIT_T0_init >[1695] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51443#_parser_packetParserFINAL-D83 [1256] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51224#_parser_packetParserFINAL_T0_init [1098] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51226#_parser_packetParserEXIT_T0_init >[1708] _parser_packetParserEXIT_T0_init-->L336-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51403#L336-D71 [1363] L336-D71-->L336_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51391#L336_T0_init [1082] L336_T0_init-->L336_T0_init-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51392#L336_T0_init-D38 [1160] L336_T0_init-D38-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51402#verifyChecksumFINAL_T0_init [1114] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51390#verifyChecksumEXIT_T0_init >[1804] verifyChecksumEXIT_T0_init-->L337-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51389#L337-D74 [1533] L337-D74-->L337_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48923#L337_T0_init [1275] L337_T0_init-->L337_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51382#L337_T0_init-D5 [1247] L337_T0_init-D5-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51619#ingressENTRY_T0_init [1094] ingressENTRY_T0_init-->L277_T0_init: Formula: (not (= v_hdr.ethernet.etherType_25 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 51617#L277_T0_init [1180] L277_T0_init-->L278_T0_init: Formula: (= v_meta.accepted_25 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[meta.accepted] 51609#L278_T0_init [1534] L278_T0_init-->L279_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 51600#L279_T0_init [1576] L279_T0_init-->L279_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51601#L279_T0_init-D23 [1182] L279_T0_init-D23-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51615#protect_c_period.applyENTRY_T0_init [1377] protect_c_period.applyENTRY_T0_init-->L385_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 51616#L385_T0_init [1316] L385_T0_init-->L385-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 51943#L385-1_T0_init [1228] L385-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51938#protect_c_period.applyEXIT_T0_init >[1691] protect_c_period.applyEXIT_T0_init-->L279-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51934#L279-1-D116 [1089] L279-1-D116-->L279-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51931#L279-1_T0_init [1458] L279-1_T0_init-->L279-1_T0_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51932#L279-1_T0_init-D2 [1362] L279-1_T0_init-D2-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51939#protect_c_port_config.applyENTRY_T0_init [1573] protect_c_port_config.applyENTRY_T0_init-->L397_T0_init: Formula: (not (= v_protect_c_port_config.action_run_24 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 51935#L397_T0_init [1057] L397_T0_init-->L397-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 51933#L397-1_T0_init [1154] L397-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51930#protect_c_port_config.applyEXIT_T0_init >[1786] protect_c_port_config.applyEXIT_T0_init-->L280-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51929#L280-D68 [1497] L280-D68-->L280_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51928#L280_T0_init [1270] L280_T0_init-->L282_T0_init: Formula: (= v_protect_c_accepted_13 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_13}  AuxVars[]  AssignedVars[protect_c_accepted] 51927#L282_T0_init [1265] L282_T0_init-->L283_T0_init: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_10)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[protect_c_time] 51924#L283_T0_init [1594] L283_T0_init-->L285_T0_init: Formula: (= v_meta.primary_20 v_standard_metadata.ingress_port_36)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.primary=v_meta.primary_20}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.primary=v_meta.primary_20}  AuxVars[]  AssignedVars[] 51921#L285_T0_init [1393] L285_T0_init-->L285_T0_init-D20: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 51922#L285_T0_init-D20 [1046] L285_T0_init-D20-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51926#protect_c_last_primary.writeENTRY_T0_init [1524] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 51923#protect_c_last_primary.writeFINAL_T0_init [1248] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51920#protect_c_last_primary.writeEXIT_T0_init >[1656] protect_c_last_primary.writeEXIT_T0_init-->L285-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 51919#L285-1-D107 [1039] L285-1-D107-->L285-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51918#L285-1_T0_init [1262] L285-1_T0_init-->L289-1_T0_init: Formula: (= v_protect_c_accepted_12 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 51917#L289-1_T0_init [1052] L289-1_T0_init-->L278-2_T0_init: Formula: (= v_protect_c_accepted_11 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_11}  OutVars{protect_c_accepted=v_protect_c_accepted_11, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 51916#L278-2_T0_init [1068] L278-2_T0_init-->L300_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 51914#L300_T0_init [1585] L300_T0_init-->L300_T0_init-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51915#L300_T0_init-D50 [1468] L300_T0_init-D50-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51959#l2_c_l2_forwarding.applyENTRY_T0_init [1620] l2_c_l2_forwarding.applyENTRY_T0_init-->L328_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_16))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 51956#L328_T0_init [1387] L328_T0_init-->L328-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_22 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 51951#L328-1_T0_init [1441] L328-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51913#l2_c_l2_forwarding.applyEXIT_T0_init >[1760] l2_c_l2_forwarding.applyEXIT_T0_init-->L299-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51910#L299-D110 [1225] L299-D110-->L299_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51908#L299_T0_init [1212] L299_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51883#ingressEXIT_T0_init >[1754] ingressEXIT_T0_init-->L338-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51881#L338-D122 [1436] L338-D122-->L338_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51877#L338_T0_init [1135] L338_T0_init-->L338_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51878#L338_T0_init-D14 [1051] L338_T0_init-D14-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51879#egressFINAL_T0_init [1394] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51876#egressEXIT_T0_init >[1744] egressEXIT_T0_init-->L339-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51874#L339-D101 [1367] L339-D101-->L339_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51870#L339_T0_init [1612] L339_T0_init-->L339_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 51871#L339_T0_init-D47 [1260] L339_T0_init-D47-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51873#createChecksumFINAL_T0_init [1230] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51869#createChecksumEXIT_T0_init >[1777] createChecksumEXIT_T0_init-->L340-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51866#L340-D86 [1318] L340-D86-->L340_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51864#L340_T0_init [1223] L340_T0_init-->L342_T0_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 51863#L342_T0_init [1253] L342_T0_init-->L341-1_T0_init: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 51654#L341-1_T0_init [1407] L341-1_T0_init-->L345_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 51655#L345_T0_init [1148] L345_T0_init-->L346_T0_init: Formula: (= v__p4ltl_2_9 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_16 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  OutVars{_p4ltl_2=v__p4ltl_2_9, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[_p4ltl_2] 51646#L346_T0_init [1149] L346_T0_init-->L347_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_12 v_meta.period_32))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_12, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_12, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 51647#L347_T0_init [1415] L347_T0_init-->L348_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_44 v_meta.secondary_30))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and v__p4ltl_3_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_44, meta.secondary=v_meta.secondary_30}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_30, standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[_p4ltl_3] 51639#L348_T0_init [1537] L348_T0_init-->L349_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_41))) (or (and v__p4ltl_4_6 .cse0) (and (not .cse0) (not v__p4ltl_4_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 51640#L349_T0_init [1507] L349_T0_init-->L350_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 51632#L350_T0_init [1486] L350_T0_init-->L351_T0_init: Formula: (let ((.cse0 (= v_meta.primary_25 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_25, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_25}  AuxVars[]  AssignedVars[_p4ltl_6] 51633#L351_T0_init [1561] L351_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_40))) (or (and v__p4ltl_7_6 .cse0) (and (not v__p4ltl_7_6) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[_p4ltl_7] 51325#mainFINAL_T0_init [1307] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51326#mainEXIT_T0_init >[1737] mainEXIT_T0_init-->L357-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 51321#L357-1-D104 [1201] L357-1-D104-->L357-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 49233#L357-1_accept_S2 [1600] L357-1_accept_S2-->L357_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48480#L357_accept_S2 [1266] L357_accept_S2-->L357_accept_S2-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48924#L357_accept_S2-D36 [1422] L357_accept_S2-D36-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48472#mainENTRY_accept_S2 [1055] mainENTRY_accept_S2-->mainENTRY_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48471#mainENTRY_accept_S2-D12 [1037] mainENTRY_accept_S2-D12-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48473#havocProcedureENTRY_accept_S2 [1411] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 49095#L211_accept_S2 [1587] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 48881#L212_accept_S2 [1235] L212_accept_S2-->L213_accept_S2: Formula: (= v_standard_metadata.ingress_port_39 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 48882#L213_accept_S2 [1446] L213_accept_S2-->L214_accept_S2: Formula: (= v_standard_metadata.egress_spec_19 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_19}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 48779#L214_accept_S2 [1178] L214_accept_S2-->L215_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 48780#L215_accept_S2 [1554] L215_accept_S2-->L216_accept_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 48968#L216_accept_S2 [1292] L216_accept_S2-->L217_accept_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 48969#L217_accept_S2 [1489] L217_accept_S2-->L218_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 49081#L218_accept_S2 [1397] L218_accept_S2-->L219_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 49082#L219_accept_S2 [1613] L219_accept_S2-->L220_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 48934#L220_accept_S2 [1272] L220_accept_S2-->L221_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 48846#L221_accept_S2 [1217] L221_accept_S2-->L222_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_13 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 48697#L222_accept_S2 [1126] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 48698#L223_accept_S2 [1607] L223_accept_S2-->L224_accept_S2: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 48872#L224_accept_S2 [1229] L224_accept_S2-->L225_accept_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 48699#L225_accept_S2 [1127] L225_accept_S2-->L226_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 48700#L226_accept_S2 [1462] L226_accept_S2-->L227_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 48644#L227_accept_S2 [1107] L227_accept_S2-->L228_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 48474#L228_accept_S2 [1038] L228_accept_S2-->L229_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ethernet_3 false))  InVars {emit=v_emit_20, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_19, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 48475#L229_accept_S2 [1060] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 48529#L230_accept_S2 [1577] L230_accept_S2-->L231_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 48970#L231_accept_S2 [1293] L231_accept_S2-->L232_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 48625#L232_accept_S2 [1101] L232_accept_S2-->L233_accept_S2: Formula: (and (<= v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 48626#L233_accept_S2 [1378] L233_accept_S2-->L234_accept_S2: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 48773#L234_accept_S2 [1170] L234_accept_S2-->L235_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.topology_4 false))  InVars {emit=v_emit_16, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_15, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 48734#L235_accept_S2 [1152] L235_accept_S2-->L236_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[hdr.topology.identifier] 48735#L236_accept_S2 [1588] L236_accept_S2-->L237_accept_S2: Formula: (and (<= v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 48792#L237_accept_S2 [1186] L237_accept_S2-->L238_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[hdr.topology.port] 48727#L238_accept_S2 [1147] L238_accept_S2-->L239_accept_S2: Formula: (and (<= v_hdr.topology.port_15 65536) (<= 0 v_hdr.topology.port_15))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 48728#L239_accept_S2 [1347] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[hdr.topology.prefix] 49036#L240_accept_S2 [1348] L240_accept_S2-->L241_accept_S2: Formula: (and (<= v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 49037#L241_accept_S2 [1469] L241_accept_S2-->L242_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 48931#L242_accept_S2 [1271] L242_accept_S2-->L243_accept_S2: Formula: (and (<= v_hdr.topology.mac_11 281474976710656) (<= 0 v_hdr.topology.mac_11))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 48925#L243_accept_S2 [1268] L243_accept_S2-->L244_accept_S2: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 48926#L244_accept_S2 [1374] L244_accept_S2-->L245_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 49061#L245_accept_S2 [1416] L245_accept_S2-->L246_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 49034#L246_accept_S2 [1346] L246_accept_S2-->L247_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 49035#L247_accept_S2 [1492] L247_accept_S2-->L248_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 48942#L248_accept_S2 [1278] L248_accept_S2-->L249_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 48943#L249_accept_S2 [1621] L249_accept_S2-->L250_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 49179#L250_accept_S2 [1512] L250_accept_S2-->L251_accept_S2: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 48890#L251_accept_S2 [1241] L251_accept_S2-->L252_accept_S2: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 48891#L252_accept_S2 [1359] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 49046#L253_accept_S2 [1420] L253_accept_S2-->L254_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 48971#L254_accept_S2 [1296] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 48972#L255_accept_S2 [1310] L255_accept_S2-->L256_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 48992#L256_accept_S2 [1511] L256_accept_S2-->L257_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 49155#L257_accept_S2 [1479] L257_accept_S2-->L258_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 49077#L258_accept_S2 [1392] L258_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 49062#havocProcedureFINAL_accept_S2 [1379] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48996#havocProcedureEXIT_accept_S2 >[1639] havocProcedureEXIT_accept_S2-->L335-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48997#L335-D66 [1447] L335-D66-->L335_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48485#L335_accept_S2 [1043] L335_accept_S2-->L335_accept_S2-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48486#L335_accept_S2-D45 [1538] L335_accept_S2-D45-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48527#_parser_packetParserENTRY_accept_S2 [1488] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49164#_parser_packetParserENTRY_accept_S2-D60 [1500] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48526#startENTRY_accept_S2 [1059] startENTRY_accept_S2-->L429_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 48528#L429_accept_S2 [1540] L429_accept_S2-->L429-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_35 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[] 48560#L429-1_accept_S2 [1073] L429-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48561#startEXIT_accept_S2 >[1723] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48785#_parser_packetParserFINAL-D84 [1483] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49136#_parser_packetParserFINAL_accept_S2 [1450] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48633#_parser_packetParserEXIT_accept_S2 >[1718] _parser_packetParserEXIT_accept_S2-->L336-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48634#L336-D72 [1520] L336-D72-->L336_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48715#L336_accept_S2 [1429] L336_accept_S2-->L336_accept_S2-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49114#L336_accept_S2-D39 [1565] L336_accept_S2-D39-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48714#verifyChecksumFINAL_accept_S2 [1138] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48716#verifyChecksumEXIT_accept_S2 >[1653] verifyChecksumEXIT_accept_S2-->L337-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48819#L337-D75 [1604] L337-D75-->L337_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48467#L337_accept_S2 [1513] L337_accept_S2-->L337_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48658#L337_accept_S2-D6 [1111] L337_accept_S2-D6-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48659#ingressENTRY_accept_S2 [1384] ingressENTRY_accept_S2-->L277_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 49069#L277_accept_S2 [1532] L277_accept_S2-->L278_accept_S2: Formula: (= v_meta.accepted_23 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[meta.accepted] 49207#L278_accept_S2 [1608] L278_accept_S2-->L279_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 48466#L279_accept_S2 [1035] L279_accept_S2-->L279_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48468#L279_accept_S2-D24 [1466] L279_accept_S2-D24-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48732#protect_c_period.applyENTRY_accept_S2 [1151] protect_c_period.applyENTRY_accept_S2-->L385_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 48733#L385_accept_S2 [1464] L385_accept_S2-->L385-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 48531#L385-1_accept_S2 [1381] L385-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49065#protect_c_period.applyEXIT_accept_S2 >[1700] protect_c_period.applyEXIT_accept_S2-->L279-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49074#L279-1-D117 [1574] L279-1-D117-->L279-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49003#L279-1_accept_S2 [1263] L279-1_accept_S2-->L279-1_accept_S2-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49107#L279-1_accept_S2-D3 [1424] L279-1_accept_S2-D3-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49108#protect_c_port_config.applyENTRY_accept_S2 [1508] protect_c_port_config.applyENTRY_accept_S2-->L395_accept_S2: Formula: (= v_protect_c_port_config.action_run_15 protect_c_port_config.action.protect_c_set_ports_0)  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  AuxVars[]  AssignedVars[] 48744#L395_accept_S2 [1320] L395_accept_S2-->L395_accept_S2-D18: Formula: (and (= v_protect_c_set_ports_0_secondaryInParam_1 v_protect_c_port_config.protect_c_set_ports_0.secondary_9) (= v_protect_c_set_ports_0_primaryInParam_1 v_protect_c_port_config.protect_c_set_ports_0.primary_9))  InVars {protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_9, protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_9}  OutVars{protect_c_set_ports_0_primary=v_protect_c_set_ports_0_primaryInParam_1, protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_9, protect_c_set_ports_0_secondary=v_protect_c_set_ports_0_secondaryInParam_1, protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_9}  AuxVars[]  AssignedVars[protect_c_set_ports_0_primary, protect_c_set_ports_0_secondary]< 49004#L395_accept_S2-D18 [1478] L395_accept_S2-D18-->protect_c_set_ports_0ENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49154#protect_c_set_ports_0ENTRY_accept_S2 [1442] protect_c_set_ports_0ENTRY_accept_S2-->L414_accept_S2: Formula: (= v_meta.primary_23 v_protect_c_set_ports_0_primary_3)  InVars {protect_c_set_ports_0_primary=v_protect_c_set_ports_0_primary_3}  OutVars{protect_c_set_ports_0_primary=v_protect_c_set_ports_0_primary_3, meta.primary=v_meta.primary_23}  AuxVars[]  AssignedVars[meta.primary] 49137#L414_accept_S2 [1456] L414_accept_S2-->protect_c_set_ports_0FINAL_accept_S2: Formula: (= v_protect_c_set_ports_0_secondary_4 v_meta.secondary_24)  InVars {protect_c_set_ports_0_secondary=v_protect_c_set_ports_0_secondary_4}  OutVars{protect_c_set_ports_0_secondary=v_protect_c_set_ports_0_secondary_4, meta.secondary=v_meta.secondary_24}  AuxVars[]  AssignedVars[meta.secondary] 49138#protect_c_set_ports_0FINAL_accept_S2 [1084] protect_c_set_ports_0FINAL_accept_S2-->protect_c_set_ports_0EXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48743#protect_c_set_ports_0EXIT_accept_S2 >[1795] protect_c_set_ports_0EXIT_accept_S2-->L397-1-D63: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_set_ports_0_secondaryInParam_1 v_protect_c_port_config.protect_c_set_ports_0.secondary_9) (= v_protect_c_set_ports_0_primaryInParam_1 v_protect_c_port_config.protect_c_set_ports_0.primary_9))  InVars {protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_9, protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_9}  OutVars{protect_c_set_ports_0_primary=v_protect_c_set_ports_0_primaryInParam_1, protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_9, protect_c_set_ports_0_secondary=v_protect_c_set_ports_0_secondaryInParam_1, protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_9}  AuxVars[]  AssignedVars[protect_c_set_ports_0_primary, protect_c_set_ports_0_secondary] 48745#L397-1-D63 [1583] L397-1-D63-->L397-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49134#L397-1_accept_S2 [1449] L397-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49135#protect_c_port_config.applyEXIT_accept_S2 >[1789] protect_c_port_config.applyEXIT_accept_S2-->L280-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49460#L280-D69 [1036] L280-D69-->L280_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49459#L280_accept_S2 [1560] L280_accept_S2-->L282_accept_S2: Formula: (= v_protect_c_accepted_20 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 49458#L282_accept_S2 [1194] L282_accept_S2-->L283_accept_S2: Formula: (= v_protect_c_time_15 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 48724#L283_accept_S2 [1145] L283_accept_S2-->L285_accept_S2: Formula: (= v_meta.primary_18 v_standard_metadata.ingress_port_30)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 48725#L285_accept_S2 [1558] L285_accept_S2-->L285_accept_S2-D21: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 49056#L285_accept_S2-D21 [1369] L285_accept_S2-D21-->protect_c_last_primary.writeENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49057#protect_c_last_primary.writeENTRY_accept_S2 [1285] protect_c_last_primary.writeENTRY_accept_S2-->protect_c_last_primary.writeFINAL_accept_S2: Formula: (= (store v_protect_c_last_primary_22 v_protect_c_last_primary.write_index_3 v_protect_c_last_primary.write_value_3) v_protect_c_last_primary_21)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_22}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_21}  AuxVars[]  AssignedVars[protect_c_last_primary] 49165#protect_c_last_primary.writeFINAL_accept_S2 [1495] protect_c_last_primary.writeFINAL_accept_S2-->protect_c_last_primary.writeEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49166#protect_c_last_primary.writeEXIT_accept_S2 >[1678] protect_c_last_primary.writeEXIT_accept_S2-->L285-1-D108: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 49454#L285-1-D108 [1218] L285-1-D108-->L285-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49453#L285-1_accept_S2 [1264] L285-1_accept_S2-->L289-1_accept_S2: Formula: (= v_protect_c_accepted_17 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_17}  AuxVars[]  AssignedVars[protect_c_accepted] 49018#L289-1_accept_S2 [1329] L289-1_accept_S2-->L278-2_accept_S2: Formula: (= v_protect_c_accepted_21 v_meta.accepted_26)  InVars {protect_c_accepted=v_protect_c_accepted_21}  OutVars{protect_c_accepted=v_protect_c_accepted_21, meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[meta.accepted] 49019#L278-2_accept_S2 [1044] L278-2_accept_S2-->L300_accept_S2: Formula: (= v_meta.accepted_19 1)  InVars {meta.accepted=v_meta.accepted_19}  OutVars{meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[] 48758#L300_accept_S2 [1162] L300_accept_S2-->L300_accept_S2-D51: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48759#L300_accept_S2-D51 [1210] L300_accept_S2-D51-->l2_c_l2_forwarding.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48827#l2_c_l2_forwarding.applyENTRY_accept_S2 [1427] l2_c_l2_forwarding.applyENTRY_accept_S2-->L328_accept_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_20))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  AuxVars[]  AssignedVars[] 49109#L328_accept_S2 [1335] L328_accept_S2-->L328-1_accept_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 49482#L328-1_accept_S2 [1404] L328-1_accept_S2-->l2_c_l2_forwarding.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49265#l2_c_l2_forwarding.applyEXIT_accept_S2 >[1725] l2_c_l2_forwarding.applyEXIT_accept_S2-->L299-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49263#L299-D111 [1382] L299-D111-->L299_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49264#L299_accept_S2 [1327] L299_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49451#ingressEXIT_accept_S2 >[1770] ingressEXIT_accept_S2-->L338-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49450#L338-D123 [1557] L338-D123-->L338_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48502#L338_accept_S2 [1461] L338_accept_S2-->L338_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49143#L338_accept_S2-D15 [1047] L338_accept_S2-D15-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49257#egressFINAL_accept_S2 [1206] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48501#egressEXIT_accept_S2 >[1729] egressEXIT_accept_S2-->L339-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48503#L339-D102 [1330] L339-D102-->L339_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48999#L339_accept_S2 [1413] L339_accept_S2-->L339_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48998#L339_accept_S2-D48 [1314] L339_accept_S2-D48-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49000#createChecksumFINAL_accept_S2 [1279] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49446#createChecksumEXIT_accept_S2 >[1715] createChecksumEXIT_accept_S2-->L340-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48979#L340-D87 [1301] L340-D87-->L340_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48980#L340_accept_S2 [1321] L340_accept_S2-->L342_accept_S2: Formula: (not v_forward_26)  InVars {forward=v_forward_26}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[] 49151#L342_accept_S2 [1476] L342_accept_S2-->L341-1_accept_S2: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 49152#L341-1_accept_S2 [1143] L341-1_accept_S2-->L345_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 49027#L345_accept_S2 [1339] L345_accept_S2-->L346_accept_S2: Formula: (= v__p4ltl_2_10 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_17 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{_p4ltl_2=v__p4ltl_2_10, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[_p4ltl_2] 49028#L346_accept_S2 [1548] L346_accept_S2-->L347_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_7 v_meta.period_30))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and v__p4ltl_1_6 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_7, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_7, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 48623#L347_accept_S2 [1100] L347_accept_S2-->L348_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_43 v_meta.secondary_29))) (or (and .cse0 v__p4ltl_3_7) (and (not v__p4ltl_3_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_43, meta.secondary=v_meta.secondary_29}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_29, standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[_p4ltl_3] 48624#L348_accept_S2 [1041] L348_accept_S2-->L349_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_8 .cse0) (and (not .cse0) (not v__p4ltl_4_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_30, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 49160#L349_accept_S2 [1484] L349_accept_S2-->L350_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 49161#L350_accept_S2 [1559] L350_accept_S2-->L351_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_27))) (or (and (not v__p4ltl_6_8) .cse0) (and v__p4ltl_6_8 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_27}  OutVars{meta.secondary=v_meta.secondary_27, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 49235#L351_accept_S2 [1605] L351_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_42))) (or (and (not v__p4ltl_7_8) (not .cse0)) (and v__p4ltl_7_8 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[_p4ltl_7] 49236#mainFINAL_accept_S2 [1221] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49180#mainEXIT_accept_S2 >[1745] mainEXIT_accept_S2-->L357-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49181#L357-1-D105 [1616] L357-1-D105-->L357-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_6_9 v__p4ltl_3_9 v__p4ltl_7_9 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_9, _p4ltl_7=v__p4ltl_7_9}  AuxVars[]  AssignedVars[] 49441#L357-1_accept_S3 
[2023-01-16 04:16:13,786 INFO  L754   eck$LassoCheckResult]: Loop: 49441#L357-1_accept_S3 [1544] L357-1_accept_S3-->L357_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48661#L357_accept_S3 [1391] L357_accept_S3-->L357_accept_S3-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49779#L357_accept_S3-D34 [1144] L357_accept_S3-D34-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49642#mainENTRY_accept_S3 [1460] mainENTRY_accept_S3-->mainENTRY_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49643#mainENTRY_accept_S3-D10 [1617] mainENTRY_accept_S3-D10-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49746#havocProcedureENTRY_accept_S3 [1564] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 49744#L211_accept_S3 [1618] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_21)  InVars {}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[forward] 49742#L212_accept_S3 [1252] L212_accept_S3-->L213_accept_S3: Formula: (= v_standard_metadata.ingress_port_40 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 49740#L213_accept_S3 [1437] L213_accept_S3-->L214_accept_S3: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 49738#L214_accept_S3 [1455] L214_accept_S3-->L215_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 49736#L215_accept_S3 [1166] L215_accept_S3-->L216_accept_S3: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 49734#L216_accept_S3 [1445] L216_accept_S3-->L217_accept_S3: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 49732#L217_accept_S3 [1398] L217_accept_S3-->L218_accept_S3: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 49730#L218_accept_S3 [1589] L218_accept_S3-->L219_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 49728#L219_accept_S3 [1119] L219_accept_S3-->L220_accept_S3: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 49726#L220_accept_S3 [1504] L220_accept_S3-->L221_accept_S3: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 49724#L221_accept_S3 [1396] L221_accept_S3-->L222_accept_S3: Formula: (= v_standard_metadata.ingress_global_timestamp_14 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 49722#L222_accept_S3 [1289] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 49720#L223_accept_S3 [1319] L223_accept_S3-->L224_accept_S3: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 49718#L224_accept_S3 [1406] L224_accept_S3-->L225_accept_S3: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 49716#L225_accept_S3 [1584] L225_accept_S3-->L226_accept_S3: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 49714#L226_accept_S3 [1042] L226_accept_S3-->L227_accept_S3: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 49712#L227_accept_S3 [1457] L227_accept_S3-->L228_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 49710#L228_accept_S3 [1338] L228_accept_S3-->L229_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_2 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 49708#L229_accept_S3 [1372] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 49706#L230_accept_S3 [1453] L230_accept_S3-->L231_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 49704#L231_accept_S3 [1261] L231_accept_S3-->L232_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 49702#L232_accept_S3 [1472] L232_accept_S3-->L233_accept_S3: Formula: (and (<= 0 v_hdr.ethernet.etherType_28) (<= v_hdr.ethernet.etherType_28 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[] 49700#L233_accept_S3 [1108] L233_accept_S3-->L234_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 49698#L234_accept_S3 [1388] L234_accept_S3-->L235_accept_S3: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_3 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 49696#L235_accept_S3 [1410] L235_accept_S3-->L236_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 49694#L236_accept_S3 [1553] L236_accept_S3-->L237_accept_S3: Formula: (and (<= 0 v_hdr.topology.identifier_11) (<= v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 49692#L237_accept_S3 [1227] L237_accept_S3-->L238_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[hdr.topology.port] 49690#L238_accept_S3 [1049] L238_accept_S3-->L239_accept_S3: Formula: (and (<= 0 v_hdr.topology.port_16) (<= v_hdr.topology.port_16 65536))  InVars {hdr.topology.port=v_hdr.topology.port_16}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[] 49688#L239_accept_S3 [1475] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 49686#L240_accept_S3 [1095] L240_accept_S3-->L241_accept_S3: Formula: (and (<= v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 49684#L241_accept_S3 [1543] L241_accept_S3-->L242_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 49682#L242_accept_S3 [1465] L242_accept_S3-->L243_accept_S3: Formula: (and (<= v_hdr.topology.mac_12 281474976710656) (<= 0 v_hdr.topology.mac_12))  InVars {hdr.topology.mac=v_hdr.topology.mac_12}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[] 49680#L243_accept_S3 [1352] L243_accept_S3-->L244_accept_S3: Formula: (= v_meta.intrinsic_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 49678#L244_accept_S3 [1370] L244_accept_S3-->L245_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 49676#L245_accept_S3 [1591] L245_accept_S3-->L246_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 49674#L246_accept_S3 [1246] L246_accept_S3-->L247_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 49672#L247_accept_S3 [1568] L247_accept_S3-->L248_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 49670#L248_accept_S3 [1184] L248_accept_S3-->L249_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 49668#L249_accept_S3 [1155] L249_accept_S3-->L250_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 49666#L250_accept_S3 [1414] L250_accept_S3-->L251_accept_S3: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 49664#L251_accept_S3 [1244] L251_accept_S3-->L252_accept_S3: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 49662#L252_accept_S3 [1428] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 49660#L253_accept_S3 [1159] L253_accept_S3-->L254_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 49658#L254_accept_S3 [1358] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 49656#L255_accept_S3 [1432] L255_accept_S3-->L256_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 49654#L256_accept_S3 [1434] L256_accept_S3-->L257_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 49652#L257_accept_S3 [1077] L257_accept_S3-->L258_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 49650#L258_accept_S3 [1128] L258_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 49648#havocProcedureFINAL_accept_S3 [1171] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49641#havocProcedureEXIT_accept_S3 >[1799] havocProcedureEXIT_accept_S3-->L335-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49640#L335-D64 [1401] L335-D64-->L335_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48798#L335_accept_S3 [1139] L335_accept_S3-->L335_accept_S3-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48797#L335_accept_S3-D43 [1190] L335_accept_S3-D43-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48556#_parser_packetParserENTRY_accept_S3 [1280] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 48555#_parser_packetParserENTRY_accept_S3-D58 [1070] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 48557#startENTRY_accept_S3 [1498] startENTRY_accept_S3-->L429_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 49636#L429_accept_S3 [1209] L429_accept_S3-->L429-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_37 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_37}  AuxVars[]  AssignedVars[] 49634#L429-1_accept_S3 [1243] L429-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49632#startEXIT_accept_S3 >[1687] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49630#_parser_packetParserFINAL-D82 [1158] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49629#_parser_packetParserFINAL_accept_S3 [1521] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49611#_parser_packetParserEXIT_accept_S3 >[1677] _parser_packetParserEXIT_accept_S3-->L336-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49609#L336-D70 [1205] L336-D70-->L336_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49600#L336_accept_S3 [1395] L336_accept_S3-->L336_accept_S3-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49602#L336_accept_S3-D37 [1499] L336_accept_S3-D37-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49608#verifyChecksumFINAL_accept_S3 [1510] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49599#verifyChecksumEXIT_accept_S3 >[1640] verifyChecksumEXIT_accept_S3-->L337-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49595#L337-D73 [1133] L337-D73-->L337_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49192#L337_accept_S3 [1169] L337_accept_S3-->L337_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49590#L337_accept_S3-D4 [1567] L337_accept_S3-D4-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49798#ingressENTRY_accept_S3 [1409] ingressENTRY_accept_S3-->L277_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 49794#L277_accept_S3 [1412] L277_accept_S3-->L278_accept_S3: Formula: (= v_meta.accepted_24 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[meta.accepted] 49792#L278_accept_S3 [1129] L278_accept_S3-->L279_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_22)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 49768#L279_accept_S3 [1214] L279_accept_S3-->L279_accept_S3-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49769#L279_accept_S3-D22 [1431] L279_accept_S3-D22-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49817#protect_c_period.applyENTRY_accept_S3 [1516] protect_c_period.applyENTRY_accept_S3-->L385_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 49781#L385_accept_S3 [1519] L385_accept_S3-->L385-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 49780#L385-1_accept_S3 [1611] L385-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49767#protect_c_period.applyEXIT_accept_S3 >[1792] protect_c_period.applyEXIT_accept_S3-->L279-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49766#L279-1-D115 [1106] L279-1-D115-->L279-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49627#L279-1_accept_S3 [1622] L279-1_accept_S3-->L279-1_accept_S3-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 49628#L279-1_accept_S3-D1 [1087] L279-1_accept_S3-D1-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49774#protect_c_port_config.applyENTRY_accept_S3 [1580] protect_c_port_config.applyENTRY_accept_S3-->L397_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 49775#L397_accept_S3 [1298] L397_accept_S3-->L397-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 50149#L397-1_accept_S3 [1219] L397-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50148#protect_c_port_config.applyEXIT_accept_S3 >[1667] protect_c_port_config.applyEXIT_accept_S3-->L280-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50147#L280-D67 [1590] L280-D67-->L280_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50146#L280_accept_S3 [1529] L280_accept_S3-->L282_accept_S3: Formula: (= v_protect_c_accepted_19 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 50145#L282_accept_S3 [1506] L282_accept_S3-->L283_accept_S3: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 50144#L283_accept_S3 [1390] L283_accept_S3-->L289_accept_S3: Formula: (not (= v_meta.primary_17 v_standard_metadata.ingress_port_29))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_17}  AuxVars[]  AssignedVars[] 50142#L289_accept_S3 [1444] L289_accept_S3-->L289-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_27 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_27, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 50143#L289-1_accept_S3 [1269] L289-1_accept_S3-->L278-2_accept_S3: Formula: (= v_protect_c_accepted_22 v_meta.accepted_27)  InVars {protect_c_accepted=v_protect_c_accepted_22}  OutVars{protect_c_accepted=v_protect_c_accepted_22, meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 50687#L278-2_accept_S3 [1175] L278-2_accept_S3-->L299_accept_S3: Formula: (not (= v_meta.accepted_22 1))  InVars {meta.accepted=v_meta.accepted_22}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[] 50686#L299_accept_S3 [1086] L299_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50684#ingressEXIT_accept_S3 >[1769] ingressEXIT_accept_S3-->L338-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50685#L338-D121 [1490] L338-D121-->L338_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50896#L338_accept_S3 [1328] L338_accept_S3-->L338_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50897#L338_accept_S3-D13 [1099] L338_accept_S3-D13-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50898#egressFINAL_accept_S3 [1481] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50895#egressEXIT_accept_S3 >[1749] egressEXIT_accept_S3-->L339-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50894#L339-D100 [1096] L339-D100-->L339_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50891#L339_accept_S3 [1541] L339_accept_S3-->L339_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 50892#L339_accept_S3-D46 [1240] L339_accept_S3-D46-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50893#createChecksumFINAL_accept_S3 [1063] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50890#createChecksumEXIT_accept_S3 >[1651] createChecksumEXIT_accept_S3-->L340-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50888#L340-D85 [1578] L340-D85-->L340_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 50887#L340_accept_S3 [1402] L340_accept_S3-->L342_accept_S3: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 50885#L342_accept_S3 [1112] L342_accept_S3-->L341-1_accept_S3: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 50884#L341-1_accept_S3 [1610] L341-1_accept_S3-->L345_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 50883#L345_accept_S3 [1343] L345_accept_S3-->L346_accept_S3: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_18 281474976710656) (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[_p4ltl_2] 50879#L346_accept_S3 [1239] L346_accept_S3-->L347_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 50870#L347_accept_S3 [1357] L347_accept_S3-->L348_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_42 v_meta.secondary_28))) (or (and v__p4ltl_3_6 .cse0) (and (not .cse0) (not v__p4ltl_3_6))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[_p4ltl_3] 50868#L348_accept_S3 [1168] L348_accept_S3-->L349_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_7) (not .cse0)) (and v__p4ltl_4_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_29, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 50866#L349_accept_S3 [1491] L349_accept_S3-->L350_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 50864#L350_accept_S3 [1331] L350_accept_S3-->L351_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_meta.secondary_26))) (or (and .cse0 (not v__p4ltl_6_7)) (and v__p4ltl_6_7 (not .cse0))))  InVars {meta.primary=v_meta.primary_26, meta.secondary=v_meta.secondary_26}  OutVars{meta.secondary=v_meta.secondary_26, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_26}  AuxVars[]  AssignedVars[_p4ltl_6] 50862#L351_accept_S3 [1286] L351_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_41))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_41}  AuxVars[]  AssignedVars[_p4ltl_7] 50858#mainFINAL_accept_S3 [1165] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49465#mainEXIT_accept_S3 >[1803] mainEXIT_accept_S3-->L357-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 49443#L357-1-D103 [1349] L357-1-D103-->L357-1_accept_S3: Formula: (and v__p4ltl_7_12 v__p4ltl_6_12)  InVars {_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 49441#L357-1_accept_S3 
[2023-01-16 04:16:13,786 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:16:13,786 INFO  L85        PathProgramCache]: Analyzing trace with hash -1361506806, now seen corresponding path program 1 times
[2023-01-16 04:16:13,786 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:16:13,787 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [350417404]
[2023-01-16 04:16:13,787 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:16:13,787 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:16:13,803 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:13,856 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:16:13,859 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,017 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:14,020 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,026 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:16:14,027 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,030 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:14,030 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,031 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:16:14,032 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,039 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:16:14,041 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,045 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:14,045 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,049 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:16:14,049 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,053 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-01-16 04:16:14,053 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,058 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-01-16 04:16:14,059 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,059 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 113
[2023-01-16 04:16:14,060 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,060 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 118
[2023-01-16 04:16:14,061 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,062 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 140
[2023-01-16 04:16:14,069 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,082 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:14,085 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,088 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 55
[2023-01-16 04:16:14,089 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,090 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:14,090 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,091 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 67
[2023-01-16 04:16:14,091 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,092 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 72
[2023-01-16 04:16:14,094 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,096 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:14,097 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,098 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:16:14,098 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,099 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:16:14,099 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,100 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 27
[2023-01-16 04:16:14,101 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,101 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 36
[2023-01-16 04:16:14,102 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,103 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 119
[2023-01-16 04:16:14,103 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,104 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 124
[2023-01-16 04:16:14,105 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:14,106 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:16:14,106 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:16:14,106 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [350417404]
[2023-01-16 04:16:14,106 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [350417404] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:16:14,106 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:16:14,106 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-01-16 04:16:14,106 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [127722781]
[2023-01-16 04:16:14,107 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:16:14,107 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:16:14,107 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:16:14,107 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants.
[2023-01-16 04:16:14,108 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=42, Invalid=140, Unknown=0, NotChecked=0, Total=182
[2023-01-16 04:16:14,108 INFO  L87              Difference]: Start difference. First operand 5948 states and 6569 transitions. cyclomatic complexity: 623 Second operand  has 14 states, 13 states have (on average 17.846153846153847) internal successors, (232), 5 states have internal predecessors, (232), 2 states have call successors, (26), 10 states have call predecessors, (26), 3 states have return successors, (25), 3 states have call predecessors, (25), 2 states have call successors, (25)
[2023-01-16 04:16:17,039 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:16:17,039 INFO  L93              Difference]: Finished difference Result 5625 states and 6553 transitions.
[2023-01-16 04:16:17,040 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 78 states. 
[2023-01-16 04:16:17,040 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 5625 states and 6553 transitions.
[2023-01-16 04:16:17,055 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-01-16 04:16:17,055 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 5625 states to 0 states and 0 transitions.
[2023-01-16 04:16:17,056 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-01-16 04:16:17,056 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-01-16 04:16:17,056 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-01-16 04:16:17,056 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:16:17,056 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 04:16:17,056 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 04:16:17,056 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 04:16:17,056 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 13 ============
[2023-01-16 04:16:17,056 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-01-16 04:16:17,056 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-01-16 04:16:17,056 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-01-16 04:16:17,062 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 04:16:17 BasicIcfg
[2023-01-16 04:16:17,062 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-01-16 04:16:17,062 INFO  L158              Benchmark]: Toolchain (without parser) took 54474.25ms. Allocated memory was 54.5MB in the beginning and 838.9MB in the end (delta: 784.3MB). Free memory was 27.7MB in the beginning and 696.4MB in the end (delta: -668.7MB). Peak memory consumption was 115.1MB. Max. memory is 4.3GB.
[2023-01-16 04:16:17,063 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.23ms. Allocated memory is still 54.5MB. Free memory was 29.8MB in the beginning and 29.7MB in the end (delta: 80.2kB). There was no memory consumed. Max. memory is 4.3GB.
[2023-01-16 04:16:17,063 INFO  L158              Benchmark]: Boogie Preprocessor took 44.69ms. Allocated memory is still 54.5MB. Free memory was 27.7MB in the beginning and 25.1MB in the end (delta: 2.6MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-01-16 04:16:17,063 INFO  L158              Benchmark]: ThufvSpecLang took 39.41ms. Allocated memory is still 54.5MB. Free memory was 25.1MB in the beginning and 36.8MB in the end (delta: -11.7MB). Peak memory consumption was 2.9MB. Max. memory is 4.3GB.
[2023-01-16 04:16:17,063 INFO  L158              Benchmark]: RCFGBuilder took 370.98ms. Allocated memory is still 54.5MB. Free memory was 36.7MB in the beginning and 25.9MB in the end (delta: 10.8MB). Peak memory consumption was 11.5MB. Max. memory is 4.3GB.
[2023-01-16 04:16:17,063 INFO  L158              Benchmark]: ThufvLTL2Aut took 81.36ms. Allocated memory was 54.5MB in the beginning and 74.4MB in the end (delta: 19.9MB). Free memory was 25.9MB in the beginning and 56.5MB in the end (delta: -30.6MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-01-16 04:16:17,063 INFO  L158              Benchmark]: Büchi Program Product took 257.21ms. Allocated memory is still 74.4MB. Free memory was 56.5MB in the beginning and 37.0MB in the end (delta: 19.5MB). Peak memory consumption was 20.6MB. Max. memory is 4.3GB.
[2023-01-16 04:16:17,064 INFO  L158              Benchmark]: BlockEncodingV2 took 90.27ms. Allocated memory is still 74.4MB. Free memory was 37.0MB in the beginning and 35.6MB in the end (delta: 1.4MB). Peak memory consumption was 5.8MB. Max. memory is 4.3GB.
[2023-01-16 04:16:17,064 INFO  L158              Benchmark]: BuchiAutomizer took 53585.36ms. Allocated memory was 74.4MB in the beginning and 838.9MB in the end (delta: 764.4MB). Free memory was 35.6MB in the beginning and 696.4MB in the end (delta: -660.8MB). Peak memory consumption was 103.0MB. Max. memory is 4.3GB.
[2023-01-16 04:16:17,065 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    600 locations, 771 edges
  - StatisticsResult: Encoded RCFG
    589 locations, 755 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.23ms. Allocated memory is still 54.5MB. Free memory was 29.8MB in the beginning and 29.7MB in the end (delta: 80.2kB). There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 44.69ms. Allocated memory is still 54.5MB. Free memory was 27.7MB in the beginning and 25.1MB in the end (delta: 2.6MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 39.41ms. Allocated memory is still 54.5MB. Free memory was 25.1MB in the beginning and 36.8MB in the end (delta: -11.7MB). Peak memory consumption was 2.9MB. Max. memory is 4.3GB.
 * RCFGBuilder took 370.98ms. Allocated memory is still 54.5MB. Free memory was 36.7MB in the beginning and 25.9MB in the end (delta: 10.8MB). Peak memory consumption was 11.5MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 81.36ms. Allocated memory was 54.5MB in the beginning and 74.4MB in the end (delta: 19.9MB). Free memory was 25.9MB in the beginning and 56.5MB in the end (delta: -30.6MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * Büchi Program Product took 257.21ms. Allocated memory is still 74.4MB. Free memory was 56.5MB in the beginning and 37.0MB in the end (delta: 19.5MB). Peak memory consumption was 20.6MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 90.27ms. Allocated memory is still 74.4MB. Free memory was 37.0MB in the beginning and 35.6MB in the end (delta: 1.4MB). Peak memory consumption was 5.8MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 53585.36ms. Allocated memory was 74.4MB in the beginning and 838.9MB in the end (delta: 764.4MB). Free memory was 35.6MB in the beginning and 696.4MB in the end (delta: -660.8MB). Peak memory consumption was 103.0MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    3 locations, 4 edges
  - StatisticsResult: Initial RCFG
    161 locations, 197 edges
  - StatisticsResult: BuchiProgram size
    600 locations, 771 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 12 terminating modules (12 trivial, 0 deterministic, 0 nondeterministic). 12 modules have a trivial ranking function, the largest among these consists of 19 locations.
  - StatisticsResult: Timing statistics
    BüchiAutomizer plugin needed 53.5s and 13 iterations.  TraceHistogramMax:1. Analysis of lassos took 3.6s. Construction of modules took 34.7s. Büchi inclusion checks took 14.2s. Highest rank in rank-based complementation 0. Minimization of det autom 12. Minimization of nondet autom 0. Automata minimization 0.4s AutomataMinimizationTime, 11 MinimizatonAttempts, 12507 StatesRemovedByMinimization, 11 NontrivialMinimizations. Non-live state removal took 0.2s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 44927 SdHoareTripleChecker+Valid, 37.4s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 44754 mSDsluCounter, 18832 SdHoareTripleChecker+Invalid, 34.8s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 10161 mSDsCounter, 19433 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 53085 IncrementalHoareTripleChecker+Invalid, 72518 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 19431 mSolverCounterUnsat, 8671 mSDtfsCounter, 53085 mSolverCounterSat, 0.5s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU12 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( []((_p4ltl_7 == true && _p4ltl_6 == true)) )) || ( ( [](( (_p4ltl_5 == true && _p4ltl_4 == true) ==> ( X((_p4ltl_3 == true && _p4ltl_1 == true ==> _p4ltl_0 == true)) ) )) )) holds
RESULT: Ultimate proved your program to be correct!
Received shutdown request...
