{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 15:15:12 2023 " "Info: Processing started: Mon May 29 15:15:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FinalProject.v(239) " "Warning (10268): Verilog HDL information at FinalProject.v(239): always construct contains both blocking and non-blocking assignments" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 239 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_R vga_r FinalProject.v(69) " "Info (10281): Verilog HDL Declaration information at FinalProject.v(69): object \"VGA_R\" differs only in case from object \"vga_r\" in the same scope" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_G vga_g FinalProject.v(70) " "Info (10281): Verilog HDL Declaration information at FinalProject.v(70): object \"VGA_G\" differs only in case from object \"vga_g\" in the same scope" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_B vga_b FinalProject.v(71) " "Info (10281): Verilog HDL Declaration information at FinalProject.v(71): object \"VGA_B\" differs only in case from object \"vga_b\" in the same scope" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_HS vga_hs FinalProject.v(67) " "Info (10281): Verilog HDL Declaration information at FinalProject.v(67): object \"VGA_HS\" differs only in case from object \"vga_hs\" in the same scope" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_VS vga_vs FinalProject.v(68) " "Info (10281): Verilog HDL Declaration information at FinalProject.v(68): object \"VGA_VS\" differs only in case from object \"vga_vs\" in the same scope" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0_D hex0_d FinalProject.v(10) " "Info (10281): Verilog HDL Declaration information at FinalProject.v(10): object \"HEX0_D\" differs only in case from object \"hex0_d\" in the same scope" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1_D hex1_d FinalProject.v(12) " "Info (10281): Verilog HDL Declaration information at FinalProject.v(12): object \"HEX1_D\" differs only in case from object \"hex1_d\" in the same scope" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2_D hex2_d FinalProject.v(14) " "Info (10281): Verilog HDL Declaration information at FinalProject.v(14): object \"HEX2_D\" differs only in case from object \"hex2_d\" in the same scope" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3_D hex3_d FinalProject.v(16) " "Info (10281): Verilog HDL Declaration information at FinalProject.v(16): object \"HEX3_D\" differs only in case from object \"hex3_d\" in the same scope" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X x FinalProject.v(119) " "Info (10281): Verilog HDL Declaration information at FinalProject.v(119): object \"X\" differs only in case from object \"x\" in the same scope" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 119 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y FinalProject.v(120) " "Info (10281): Verilog HDL Declaration information at FinalProject.v(120): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 120 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Info: Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divn.v(27) " "Warning (10268): Verilog HDL information at divn.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "divn.v" "" { Text "C:/Users/user/Desktop/FinalProject/divn.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divn.v(45) " "Warning (10268): Verilog HDL information at divn.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "divn.v" "" { Text "C:/Users/user/Desktop/FinalProject/divn.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divn.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divn.v" { { "Info" "ISGN_ENTITY_NAME" "1 divn " "Info: Found entity 1: divn" {  } { { "divn.v" "" { Text "C:/Users/user/Desktop/FinalProject/divn.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC FinalProject.v(107) " "Warning (10236): Verilog HDL Implicit Net warning at FinalProject.v(107): created implicit net for \"VGA_SYNC\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_BLANK FinalProject.v(108) " "Warning (10236): Verilog HDL Implicit Net warning at FinalProject.v(108): created implicit net for \"VGA_BLANK\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLK FinalProject.v(109) " "Warning (10236): Verilog HDL Implicit Net warning at FinalProject.v(109): created implicit net for \"VGA_CLK\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Info: Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_SYNC FinalProject.v(107) " "Warning (10036): Verilog HDL or VHDL warning at FinalProject.v(107): object \"VGA_SYNC\" assigned a value but never read" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_BLANK FinalProject.v(108) " "Warning (10036): Verilog HDL or VHDL warning at FinalProject.v(108): object \"VGA_BLANK\" assigned a value but never read" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK FinalProject.v(109) " "Warning (10036): Verilog HDL or VHDL warning at FinalProject.v(109): object \"VGA_CLK\" assigned a value but never read" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 FinalProject.v(122) " "Warning (10230): Verilog HDL assignment warning at FinalProject.v(122): truncated value with size 10 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 FinalProject.v(123) " "Warning (10230): Verilog HDL assignment warning at FinalProject.v(123): truncated value with size 10 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 FinalProject.v(124) " "Warning (10230): Verilog HDL assignment warning at FinalProject.v(124): truncated value with size 10 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FinalProject.v(150) " "Warning (10230): Verilog HDL assignment warning at FinalProject.v(150): truncated value with size 32 to match size of target (11)" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FinalProject.v(178) " "Warning (10230): Verilog HDL assignment warning at FinalProject.v(178): truncated value with size 32 to match size of target (11)" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FinalProject.v(605) " "Warning (10230): Verilog HDL assignment warning at FinalProject.v(605): truncated value with size 32 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FinalProject.v(712) " "Warning (10230): Verilog HDL assignment warning at FinalProject.v(712): truncated value with size 32 to match size of target (10)" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FinalProject.v(723) " "Warning (10230): Verilog HDL assignment warning at FinalProject.v(723): truncated value with size 32 to match size of target (10)" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FinalProject.v(728) " "Warning (10230): Verilog HDL assignment warning at FinalProject.v(728): truncated value with size 32 to match size of target (10)" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FinalProject.v(780) " "Warning (10230): Verilog HDL assignment warning at FinalProject.v(780): truncated value with size 32 to match size of target (10)" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FinalProject.v(800) " "Warning (10230): Verilog HDL assignment warning at FinalProject.v(800): truncated value with size 32 to match size of target (10)" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FinalProject.v(850) " "Warning (10230): Verilog HDL assignment warning at FinalProject.v(850): truncated value with size 32 to match size of target (10)" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FinalProject.v(869) " "Warning (10230): Verilog HDL assignment warning at FinalProject.v(869): truncated value with size 32 to match size of target (10)" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG FinalProject.v(19) " "Warning (10034): Output port \"LEDG\" at FinalProject.v(19) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR FinalProject.v(27) " "Warning (10034): Output port \"DRAM_ADDR\" at FinalProject.v(27) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR FinalProject.v(41) " "Warning (10034): Output port \"FL_ADDR\" at FinalProject.v(41) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT FinalProject.v(74) " "Warning (10034): Output port \"GPIO0_CLKOUT\" at FinalProject.v(74) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT FinalProject.v(77) " "Warning (10034): Output port \"GPIO1_CLKOUT\" at FinalProject.v(77) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0_DP FinalProject.v(11) " "Warning (10034): Output port \"HEX0_DP\" at FinalProject.v(11) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_DP FinalProject.v(13) " "Warning (10034): Output port \"HEX1_DP\" at FinalProject.v(13) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2_DP FinalProject.v(15) " "Warning (10034): Output port \"HEX2_DP\" at FinalProject.v(15) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3_DP FinalProject.v(17) " "Warning (10034): Output port \"HEX3_DP\" at FinalProject.v(17) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD FinalProject.v(21) " "Warning (10034): Output port \"UART_TXD\" at FinalProject.v(21) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS FinalProject.v(23) " "Warning (10034): Output port \"UART_CTS\" at FinalProject.v(23) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM FinalProject.v(28) " "Warning (10034): Output port \"DRAM_LDQM\" at FinalProject.v(28) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM FinalProject.v(29) " "Warning (10034): Output port \"DRAM_UDQM\" at FinalProject.v(29) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N FinalProject.v(30) " "Warning (10034): Output port \"DRAM_WE_N\" at FinalProject.v(30) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N FinalProject.v(31) " "Warning (10034): Output port \"DRAM_CAS_N\" at FinalProject.v(31) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N FinalProject.v(32) " "Warning (10034): Output port \"DRAM_RAS_N\" at FinalProject.v(32) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N FinalProject.v(33) " "Warning (10034): Output port \"DRAM_CS_N\" at FinalProject.v(33) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 FinalProject.v(34) " "Warning (10034): Output port \"DRAM_BA_0\" at FinalProject.v(34) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 FinalProject.v(35) " "Warning (10034): Output port \"DRAM_BA_1\" at FinalProject.v(35) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK FinalProject.v(36) " "Warning (10034): Output port \"DRAM_CLK\" at FinalProject.v(36) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE FinalProject.v(37) " "Warning (10034): Output port \"DRAM_CKE\" at FinalProject.v(37) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N FinalProject.v(42) " "Warning (10034): Output port \"FL_WE_N\" at FinalProject.v(42) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N FinalProject.v(43) " "Warning (10034): Output port \"FL_RST_N\" at FinalProject.v(43) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N FinalProject.v(44) " "Warning (10034): Output port \"FL_OE_N\" at FinalProject.v(44) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N FinalProject.v(45) " "Warning (10034): Output port \"FL_CE_N\" at FinalProject.v(45) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N FinalProject.v(46) " "Warning (10034): Output port \"FL_WP_N\" at FinalProject.v(46) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_BYTE_N FinalProject.v(47) " "Warning (10034): Output port \"FL_BYTE_N\" at FinalProject.v(47) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON FinalProject.v(51) " "Warning (10034): Output port \"LCD_BLON\" at FinalProject.v(51) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW FinalProject.v(52) " "Warning (10034): Output port \"LCD_RW\" at FinalProject.v(52) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN FinalProject.v(53) " "Warning (10034): Output port \"LCD_EN\" at FinalProject.v(53) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS FinalProject.v(54) " "Warning (10034): Output port \"LCD_RS\" at FinalProject.v(54) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK FinalProject.v(59) " "Warning (10034): Output port \"SD_CLK\" at FinalProject.v(59) has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divn divn:u0 " "Info: Elaborating entity \"divn\" for hierarchy \"divn:u0\"" {  } { { "FinalProject.v" "u0" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 divn.v(24) " "Warning (10230): Verilog HDL assignment warning at divn.v(24): truncated value with size 32 to match size of target (26)" {  } { { "divn.v" "" { Text "C:/Users/user/Desktop/FinalProject/divn.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 divn.v(42) " "Warning (10230): Verilog HDL assignment warning at divn.v(42): truncated value with size 32 to match size of target (26)" {  } { { "divn.v" "" { Text "C:/Users/user/Desktop/FinalProject/divn.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "FinalProject.v" "Mod0" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 269 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "FinalProject.v" "Mod2" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 288 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "FinalProject.v" "Mod1" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 278 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 269 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info: Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 269 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3po.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_3po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3po " "Info: Found entity 1: lpm_divide_3po" {  } { { "db/lpm_divide_3po.tdf" "" { Text "C:/Users/user/Desktop/FinalProject/db/lpm_divide_3po.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Info: Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/user/Desktop/FinalProject/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Info: Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/user/Desktop/FinalProject/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/user/Desktop/FinalProject/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/user/Desktop/FinalProject/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9v9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9v9 " "Info: Found entity 1: lpm_abs_9v9" {  } { { "db/lpm_abs_9v9.tdf" "" { Text "C:/Users/user/Desktop/FinalProject/db/lpm_abs_9v9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 288 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Info: Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info: Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 288 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 278 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Info: Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info: Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 278 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Warning: Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Warning: Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Warning: Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Warning: Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Warning: Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Warning: Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Warning: Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Warning: Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Warning: Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Warning: Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Warning: Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Warning: Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Warning: Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Warning: Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Warning: Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Warning: Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Warning: Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Warning: Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Warning: Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Warning: Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Warning: Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Warning: Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Warning: Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Warning: Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[8\] " "Warning: Bidir \"FL_DQ\[8\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[9\] " "Warning: Bidir \"FL_DQ\[9\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[10\] " "Warning: Bidir \"FL_DQ\[10\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[11\] " "Warning: Bidir \"FL_DQ\[11\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[12\] " "Warning: Bidir \"FL_DQ\[12\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[13\] " "Warning: Bidir \"FL_DQ\[13\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[14\] " "Warning: Bidir \"FL_DQ\[14\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ15_AM1 " "Warning: Bidir \"FL_DQ15_AM1\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 40 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Warning: Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Warning: Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Warning: Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Warning: Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Warning: Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Warning: Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Warning: Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Warning: Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT0 " "Warning: Bidir \"SD_DAT0\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 56 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Warning: Bidir \"SD_DAT3\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 57 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Warning: Bidir \"SD_CMD\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 58 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Warning: Bidir \"PS2_KBDAT\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 62 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Warning: Bidir \"PS2_KBCLK\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 63 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Warning: Bidir \"PS2_MSDAT\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 64 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Warning: Bidir \"PS2_MSCLK\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 65 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[0\] " "Warning: Bidir \"GPIO0_D\[0\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[1\] " "Warning: Bidir \"GPIO0_D\[1\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[2\] " "Warning: Bidir \"GPIO0_D\[2\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[3\] " "Warning: Bidir \"GPIO0_D\[3\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[4\] " "Warning: Bidir \"GPIO0_D\[4\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[5\] " "Warning: Bidir \"GPIO0_D\[5\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[6\] " "Warning: Bidir \"GPIO0_D\[6\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[7\] " "Warning: Bidir \"GPIO0_D\[7\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[8\] " "Warning: Bidir \"GPIO0_D\[8\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[9\] " "Warning: Bidir \"GPIO0_D\[9\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[10\] " "Warning: Bidir \"GPIO0_D\[10\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[11\] " "Warning: Bidir \"GPIO0_D\[11\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[12\] " "Warning: Bidir \"GPIO0_D\[12\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[13\] " "Warning: Bidir \"GPIO0_D\[13\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[14\] " "Warning: Bidir \"GPIO0_D\[14\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[15\] " "Warning: Bidir \"GPIO0_D\[15\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[16\] " "Warning: Bidir \"GPIO0_D\[16\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[17\] " "Warning: Bidir \"GPIO0_D\[17\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[18\] " "Warning: Bidir \"GPIO0_D\[18\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[19\] " "Warning: Bidir \"GPIO0_D\[19\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[20\] " "Warning: Bidir \"GPIO0_D\[20\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[21\] " "Warning: Bidir \"GPIO0_D\[21\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[22\] " "Warning: Bidir \"GPIO0_D\[22\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[23\] " "Warning: Bidir \"GPIO0_D\[23\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[24\] " "Warning: Bidir \"GPIO0_D\[24\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[25\] " "Warning: Bidir \"GPIO0_D\[25\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[26\] " "Warning: Bidir \"GPIO0_D\[26\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[27\] " "Warning: Bidir \"GPIO0_D\[27\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[28\] " "Warning: Bidir \"GPIO0_D\[28\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[29\] " "Warning: Bidir \"GPIO0_D\[29\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[30\] " "Warning: Bidir \"GPIO0_D\[30\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[31\] " "Warning: Bidir \"GPIO0_D\[31\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[0\] " "Warning: Bidir \"GPIO1_D\[0\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[1\] " "Warning: Bidir \"GPIO1_D\[1\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[2\] " "Warning: Bidir \"GPIO1_D\[2\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[3\] " "Warning: Bidir \"GPIO1_D\[3\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[4\] " "Warning: Bidir \"GPIO1_D\[4\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[5\] " "Warning: Bidir \"GPIO1_D\[5\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[6\] " "Warning: Bidir \"GPIO1_D\[6\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[7\] " "Warning: Bidir \"GPIO1_D\[7\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[8\] " "Warning: Bidir \"GPIO1_D\[8\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[9\] " "Warning: Bidir \"GPIO1_D\[9\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[10\] " "Warning: Bidir \"GPIO1_D\[10\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[11\] " "Warning: Bidir \"GPIO1_D\[11\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[12\] " "Warning: Bidir \"GPIO1_D\[12\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[13\] " "Warning: Bidir \"GPIO1_D\[13\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[14\] " "Warning: Bidir \"GPIO1_D\[14\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[15\] " "Warning: Bidir \"GPIO1_D\[15\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[16\] " "Warning: Bidir \"GPIO1_D\[16\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[17\] " "Warning: Bidir \"GPIO1_D\[17\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[18\] " "Warning: Bidir \"GPIO1_D\[18\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[19\] " "Warning: Bidir \"GPIO1_D\[19\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[20\] " "Warning: Bidir \"GPIO1_D\[20\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[21\] " "Warning: Bidir \"GPIO1_D\[21\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[22\] " "Warning: Bidir \"GPIO1_D\[22\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[23\] " "Warning: Bidir \"GPIO1_D\[23\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[24\] " "Warning: Bidir \"GPIO1_D\[24\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[25\] " "Warning: Bidir \"GPIO1_D\[25\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[26\] " "Warning: Bidir \"GPIO1_D\[26\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[27\] " "Warning: Bidir \"GPIO1_D\[27\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[28\] " "Warning: Bidir \"GPIO1_D\[28\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[29\] " "Warning: Bidir \"GPIO1_D\[29\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[30\] " "Warning: Bidir \"GPIO1_D\[30\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[31\] " "Warning: Bidir \"GPIO1_D\[31\]\" has no driver" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 117 -1 0 } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 164 -1 0 } } { "divn.v" "" { Text "C:/Users/user/Desktop/FinalProject/divn.v" 30 -1 0 } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 267 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_DP GND " "Warning (13410): Pin \"HEX0_DP\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_DP GND " "Warning (13410): Pin \"HEX1_DP\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_DP GND " "Warning (13410): Pin \"HEX2_DP\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_DP GND " "Warning (13410): Pin \"HEX3_DP\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[9\] GND " "Warning (13410): Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_CTS GND " "Warning (13410): Pin \"UART_CTS\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Warning (13410): Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Warning (13410): Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Warning (13410): Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Warning (13410): Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Warning (13410): Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Warning (13410): Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Warning (13410): Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Warning (13410): Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Warning (13410): Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Warning (13410): Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Warning (13410): Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Warning (13410): Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Warning (13410): Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_LDQM GND " "Warning (13410): Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_UDQM GND " "Warning (13410): Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_WE_N GND " "Warning (13410): Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Warning (13410): Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Warning (13410): Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CS_N GND " "Warning (13410): Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Warning (13410): Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Warning (13410): Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CLK GND " "Warning (13410): Pin \"DRAM_CLK\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE GND " "Warning (13410): Pin \"DRAM_CKE\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N GND " "Warning (13410): Pin \"FL_WE_N\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N GND " "Warning (13410): Pin \"FL_RST_N\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_OE_N GND " "Warning (13410): Pin \"FL_OE_N\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_CE_N GND " "Warning (13410): Pin \"FL_CE_N\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WP_N GND " "Warning (13410): Pin \"FL_WP_N\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_BYTE_N GND " "Warning (13410): Pin \"FL_BYTE_N\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON GND " "Warning (13410): Pin \"LCD_BLON\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_EN GND " "Warning (13410): Pin \"LCD_EN\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RS GND " "Warning (13410): Pin \"LCD_RS\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CLK GND " "Warning (13410): Pin \"SD_CLK\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO0_CLKOUT\[0\] GND " "Warning (13410): Pin \"GPIO0_CLKOUT\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO0_CLKOUT\[1\] GND " "Warning (13410): Pin \"GPIO0_CLKOUT\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO1_CLKOUT\[0\] GND " "Warning (13410): Pin \"GPIO1_CLKOUT\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO1_CLKOUT\[1\] GND " "Warning (13410): Pin \"GPIO1_CLKOUT\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/FinalProject/FinalProject.map.smsg " "Info: Generated suppressed messages file C:/Users/user/Desktop/FinalProject/FinalProject.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Warning: Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "Warning (15610): No output dependent on input pin \"CLOCK_50_2\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "Warning (15610): No output dependent on input pin \"FL_RY\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "Warning (15610): No output dependent on input pin \"SD_WP_N\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 73 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 76 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 76 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10103 " "Info: Implemented 10103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Info: Implemented 118 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Info: Implemented 111 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "9851 " "Info: Implemented 9851 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 261 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 261 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 15:16:06 2023 " "Info: Processing ended: Mon May 29 15:16:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Info: Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Info: Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 15:16:07 2023 " "Info: Processing started: Mon May 29 15:16:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProject EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"FinalProject\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 15687 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 15689 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 15691 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 15693 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 15683 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divn:u0\|clk_p  " "Info: Automatically promoted node divn:u0\|clk_p " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "divn.v" "" { Text "C:/Users/user/Desktop/FinalProject/divn.v" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divn:u0|clk_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_hs  " "Info: Automatically promoted node vga_hs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_hs~0 " "Info: Destination node vga_hs~0" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 117 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_hs~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 3098 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_HS~output " "Info: Destination node VGA_HS~output" {  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 67 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_HS~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 15546 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 117 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_hs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1163 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Info: Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Info: Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "33 " "Info: Average interconnect usage is 33% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "64 X10_Y10 X20_Y19 " "Info: Peak interconnect usage is 64% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Info: Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "134 " "Warning: 134 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50_2 3.3-V LVTTL B12 " "Info: Pin CLOCK_50_2 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK_50_2 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1349 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H5 " "Info: Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SW[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 956 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL H6 " "Info: Pin SW\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SW[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 957 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL G4 " "Info: Pin SW\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SW[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 958 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL G5 " "Info: Pin SW\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SW[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 959 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL J7 " "Info: Pin SW\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SW[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 960 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL H7 " "Info: Pin SW\[6\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SW[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 961 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL E3 " "Info: Pin SW\[7\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SW[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 962 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL E4 " "Info: Pin SW\[8\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SW[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 963 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL D2 " "Info: Pin SW\[9\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SW[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 964 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL U22 " "Info: Pin UART_RXD uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { UART_RXD } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1355 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL V22 " "Info: Pin UART_RTS uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { UART_RTS } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1357 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL M7 " "Info: Pin FL_RY uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_RY } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 48 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1375 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL W20 " "Info: Pin SD_WP_N uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD_WP_N } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 60 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1384 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_CLKIN\[0\] 3.3-V LVTTL AB12 " "Info: Pin GPIO0_CLKIN\[0\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_CLKIN[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[0\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 73 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1089 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_CLKIN\[1\] 3.3-V LVTTL AA12 " "Info: Pin GPIO0_CLKIN\[1\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_CLKIN[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[1\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 73 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1090 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKIN\[0\] 3.3-V LVTTL AB11 " "Info: Pin GPIO1_CLKIN\[0\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_CLKIN[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[0\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 76 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKIN\[1\] 3.3-V LVTTL AA11 " "Info: Pin GPIO1_CLKIN\[1\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_CLKIN[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[1\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 76 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL D10 " "Info: Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1003 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G10 " "Info: Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1004 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL H10 " "Info: Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1005 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL E9 " "Info: Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1006 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL F9 " "Info: Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1007 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL G9 " "Info: Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1008 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL H9 " "Info: Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at H9" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1009 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL F8 " "Info: Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1010 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL A8 " "Info: Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1011 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL B9 " "Info: Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1012 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL A9 " "Info: Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1013 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL C10 " "Info: Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1014 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL B10 " "Info: Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1015 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL A10 " "Info: Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1016 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL E10 " "Info: Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1017 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F10 " "Info: Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1018 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL R7 " "Info: Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1032 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL P8 " "Info: Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1033 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL R8 " "Info: Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1034 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL U1 " "Info: Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1035 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL V2 " "Info: Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1036 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL V3 " "Info: Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1037 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL W1 " "Info: Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1038 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL Y1 " "Info: Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1039 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[8\] 3.3-V LVTTL T5 " "Info: Pin FL_DQ\[8\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1040 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[9\] 3.3-V LVTTL T7 " "Info: Pin FL_DQ\[9\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1041 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[10\] 3.3-V LVTTL T4 " "Info: Pin FL_DQ\[10\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1042 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[11\] 3.3-V LVTTL U2 " "Info: Pin FL_DQ\[11\] uses I/O standard 3.3-V LVTTL at U2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1043 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[12\] 3.3-V LVTTL V1 " "Info: Pin FL_DQ\[12\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1044 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[13\] 3.3-V LVTTL V4 " "Info: Pin FL_DQ\[13\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1045 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[14\] 3.3-V LVTTL W2 " "Info: Pin FL_DQ\[14\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1046 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ15_AM1 3.3-V LVTTL Y2 " "Info: Pin FL_DQ15_AM1 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ15_AM1 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 40 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL D22 " "Info: Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1069 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL D21 " "Info: Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1070 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL C22 " "Info: Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1071 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL C21 " "Info: Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1072 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL B22 " "Info: Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1073 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL B21 " "Info: Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1074 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL D20 " "Info: Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at D20" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1075 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL C20 " "Info: Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at C20" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1076 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT0 3.3-V LVTTL AA22 " "Info: Pin SD_DAT0 uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD_DAT0 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 56 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT3 3.3-V LVTTL W21 " "Info: Pin SD_DAT3 uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 57 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL Y22 " "Info: Pin SD_CMD uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBDAT 3.3-V LVTTL P21 " "Info: Pin PS2_KBDAT uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PS2_KBDAT } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1385 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBCLK 3.3-V LVTTL P22 " "Info: Pin PS2_KBCLK uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PS2_KBCLK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1386 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSDAT 3.3-V LVTTL R22 " "Info: Pin PS2_MSDAT uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PS2_MSDAT } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 64 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1387 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSCLK 3.3-V LVTTL R21 " "Info: Pin PS2_MSCLK uses I/O standard 3.3-V LVTTL at R21" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PS2_MSCLK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[0\] 3.3-V LVTTL AB16 " "Info: Pin GPIO0_D\[0\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1093 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[1\] 3.3-V LVTTL AA16 " "Info: Pin GPIO0_D\[1\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1094 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[2\] 3.3-V LVTTL AA15 " "Info: Pin GPIO0_D\[2\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1095 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[3\] 3.3-V LVTTL AB15 " "Info: Pin GPIO0_D\[3\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1096 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[4\] 3.3-V LVTTL AA14 " "Info: Pin GPIO0_D\[4\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1097 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[5\] 3.3-V LVTTL AB14 " "Info: Pin GPIO0_D\[5\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1098 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[6\] 3.3-V LVTTL AB13 " "Info: Pin GPIO0_D\[6\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1099 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[7\] 3.3-V LVTTL AA13 " "Info: Pin GPIO0_D\[7\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[8\] 3.3-V LVTTL AB10 " "Info: Pin GPIO0_D\[8\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[9\] 3.3-V LVTTL AA10 " "Info: Pin GPIO0_D\[9\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[10\] 3.3-V LVTTL AB8 " "Info: Pin GPIO0_D\[10\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[11\] 3.3-V LVTTL AA8 " "Info: Pin GPIO0_D\[11\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[12\] 3.3-V LVTTL AB5 " "Info: Pin GPIO0_D\[12\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[13\] 3.3-V LVTTL AA5 " "Info: Pin GPIO0_D\[13\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[14\] 3.3-V LVTTL AB4 " "Info: Pin GPIO0_D\[14\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[15\] 3.3-V LVTTL AA4 " "Info: Pin GPIO0_D\[15\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[16\] 3.3-V LVTTL V14 " "Info: Pin GPIO0_D\[16\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[16] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[17\] 3.3-V LVTTL U14 " "Info: Pin GPIO0_D\[17\] uses I/O standard 3.3-V LVTTL at U14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[17] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[18\] 3.3-V LVTTL Y13 " "Info: Pin GPIO0_D\[18\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[18] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[19\] 3.3-V LVTTL W13 " "Info: Pin GPIO0_D\[19\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[19] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[20\] 3.3-V LVTTL U13 " "Info: Pin GPIO0_D\[20\] uses I/O standard 3.3-V LVTTL at U13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[20] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[21\] 3.3-V LVTTL V12 " "Info: Pin GPIO0_D\[21\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[21] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[22\] 3.3-V LVTTL R10 " "Info: Pin GPIO0_D\[22\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[22] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[23\] 3.3-V LVTTL V11 " "Info: Pin GPIO0_D\[23\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[23] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[24\] 3.3-V LVTTL Y10 " "Info: Pin GPIO0_D\[24\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[24] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[25\] 3.3-V LVTTL W10 " "Info: Pin GPIO0_D\[25\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[25] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[26\] 3.3-V LVTTL T8 " "Info: Pin GPIO0_D\[26\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[26] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[27\] 3.3-V LVTTL V8 " "Info: Pin GPIO0_D\[27\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[27] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[28\] 3.3-V LVTTL W7 " "Info: Pin GPIO0_D\[28\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[28] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[29\] 3.3-V LVTTL W6 " "Info: Pin GPIO0_D\[29\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[29] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[30\] 3.3-V LVTTL V5 " "Info: Pin GPIO0_D\[30\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[30] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[31\] 3.3-V LVTTL U7 " "Info: Pin GPIO0_D\[31\] uses I/O standard 3.3-V LVTTL at U7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[31] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[0\] 3.3-V LVTTL AA20 " "Info: Pin GPIO1_D\[0\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[1\] 3.3-V LVTTL AB20 " "Info: Pin GPIO1_D\[1\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[2\] 3.3-V LVTTL AA19 " "Info: Pin GPIO1_D\[2\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[3\] 3.3-V LVTTL AB19 " "Info: Pin GPIO1_D\[3\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[4\] 3.3-V LVTTL AB18 " "Info: Pin GPIO1_D\[4\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[5\] 3.3-V LVTTL AA18 " "Info: Pin GPIO1_D\[5\] uses I/O standard 3.3-V LVTTL at AA18" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[6\] 3.3-V LVTTL AA17 " "Info: Pin GPIO1_D\[6\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[7\] 3.3-V LVTTL AB17 " "Info: Pin GPIO1_D\[7\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[8\] 3.3-V LVTTL Y17 " "Info: Pin GPIO1_D\[8\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[9\] 3.3-V LVTTL W17 " "Info: Pin GPIO1_D\[9\] uses I/O standard 3.3-V LVTTL at W17" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[10\] 3.3-V LVTTL U15 " "Info: Pin GPIO1_D\[10\] uses I/O standard 3.3-V LVTTL at U15" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[11\] 3.3-V LVTTL T15 " "Info: Pin GPIO1_D\[11\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[12\] 3.3-V LVTTL W15 " "Info: Pin GPIO1_D\[12\] uses I/O standard 3.3-V LVTTL at W15" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[13\] 3.3-V LVTTL V15 " "Info: Pin GPIO1_D\[13\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[14\] 3.3-V LVTTL AB9 " "Info: Pin GPIO1_D\[14\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[15\] 3.3-V LVTTL AA9 " "Info: Pin GPIO1_D\[15\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[16\] 3.3-V LVTTL AA7 " "Info: Pin GPIO1_D\[16\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[16] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[17\] 3.3-V LVTTL AB7 " "Info: Pin GPIO1_D\[17\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[17] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[18\] 3.3-V LVTTL T14 " "Info: Pin GPIO1_D\[18\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[18] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[19\] 3.3-V LVTTL R14 " "Info: Pin GPIO1_D\[19\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[19] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[20\] 3.3-V LVTTL U12 " "Info: Pin GPIO1_D\[20\] uses I/O standard 3.3-V LVTTL at U12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[20] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[21\] 3.3-V LVTTL T12 " "Info: Pin GPIO1_D\[21\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[21] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[22\] 3.3-V LVTTL R11 " "Info: Pin GPIO1_D\[22\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[22] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[23\] 3.3-V LVTTL R12 " "Info: Pin GPIO1_D\[23\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[23] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[24\] 3.3-V LVTTL U10 " "Info: Pin GPIO1_D\[24\] uses I/O standard 3.3-V LVTTL at U10" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[24] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[25\] 3.3-V LVTTL T10 " "Info: Pin GPIO1_D\[25\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[25] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[26\] 3.3-V LVTTL U9 " "Info: Pin GPIO1_D\[26\] uses I/O standard 3.3-V LVTTL at U9" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[26] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[27\] 3.3-V LVTTL T9 " "Info: Pin GPIO1_D\[27\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[27] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[28\] 3.3-V LVTTL Y7 " "Info: Pin GPIO1_D\[28\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[28] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[29\] 3.3-V LVTTL U8 " "Info: Pin GPIO1_D\[29\] uses I/O standard 3.3-V LVTTL at U8" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[29] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[30\] 3.3-V LVTTL V6 " "Info: Pin GPIO1_D\[30\] uses I/O standard 3.3-V LVTTL at V6" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[30] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[31\] 3.3-V LVTTL V7 " "Info: Pin GPIO1_D\[31\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[31] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL J6 " "Info: Pin SW\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SW[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 955 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ORG_BUTTON\[1\] 3.3-V LVTTL G3 " "Info: Pin ORG_BUTTON\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ORG_BUTTON[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ORG_BUTTON\[1\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ORG_BUTTON[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 953 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ORG_BUTTON\[2\] 3.3-V LVTTL F1 " "Info: Pin ORG_BUTTON\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ORG_BUTTON[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ORG_BUTTON\[2\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ORG_BUTTON[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 954 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ORG_BUTTON\[0\] 3.3-V LVTTL H2 " "Info: Pin ORG_BUTTON\[0\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ORG_BUTTON[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ORG_BUTTON\[0\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ORG_BUTTON[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 952 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1348 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "111 " "Warning: Following 111 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Info: Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1003 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Info: Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1004 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Info: Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1005 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Info: Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1006 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Info: Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1007 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Info: Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1008 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Info: Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1009 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Info: Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1010 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Info: Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1011 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Info: Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1012 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Info: Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1013 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Info: Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1014 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Info: Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1015 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Info: Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1016 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Info: Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1017 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Info: Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1018 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info: Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1032 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info: Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1033 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info: Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1034 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info: Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1035 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info: Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1036 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info: Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1037 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info: Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1038 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info: Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1039 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[8\] a permanently disabled " "Info: Pin FL_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1040 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[9\] a permanently disabled " "Info: Pin FL_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1041 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[10\] a permanently disabled " "Info: Pin FL_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1042 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[11\] a permanently disabled " "Info: Pin FL_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1043 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[12\] a permanently disabled " "Info: Pin FL_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1044 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[13\] a permanently disabled " "Info: Pin FL_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1045 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[14\] a permanently disabled " "Info: Pin FL_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1046 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ15_AM1 a permanently disabled " "Info: Pin FL_DQ15_AM1 has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ15_AM1 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 40 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Info: Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1069 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Info: Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1070 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Info: Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1071 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Info: Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1072 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Info: Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1073 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Info: Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1074 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Info: Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1075 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Info: Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1076 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT0 a permanently disabled " "Info: Pin SD_DAT0 has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD_DAT0 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 56 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Info: Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 57 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info: Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBDAT a permanently disabled " "Info: Pin PS2_KBDAT has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PS2_KBDAT } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1385 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBCLK a permanently disabled " "Info: Pin PS2_KBCLK has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PS2_KBCLK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1386 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSDAT a permanently disabled " "Info: Pin PS2_MSDAT has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PS2_MSDAT } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 64 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1387 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSCLK a permanently disabled " "Info: Pin PS2_MSCLK has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PS2_MSCLK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[0\] a permanently disabled " "Info: Pin GPIO0_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1093 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[1\] a permanently disabled " "Info: Pin GPIO0_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1094 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[2\] a permanently disabled " "Info: Pin GPIO0_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1095 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[3\] a permanently disabled " "Info: Pin GPIO0_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1096 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[4\] a permanently disabled " "Info: Pin GPIO0_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1097 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[5\] a permanently disabled " "Info: Pin GPIO0_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1098 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[6\] a permanently disabled " "Info: Pin GPIO0_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1099 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[7\] a permanently disabled " "Info: Pin GPIO0_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[8\] a permanently disabled " "Info: Pin GPIO0_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[9\] a permanently disabled " "Info: Pin GPIO0_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[10\] a permanently disabled " "Info: Pin GPIO0_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[11\] a permanently disabled " "Info: Pin GPIO0_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[12\] a permanently disabled " "Info: Pin GPIO0_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[13\] a permanently disabled " "Info: Pin GPIO0_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[14\] a permanently disabled " "Info: Pin GPIO0_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[15\] a permanently disabled " "Info: Pin GPIO0_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[16\] a permanently disabled " "Info: Pin GPIO0_D\[16\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[16] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[17\] a permanently disabled " "Info: Pin GPIO0_D\[17\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[17] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[18\] a permanently disabled " "Info: Pin GPIO0_D\[18\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[18] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[19\] a permanently disabled " "Info: Pin GPIO0_D\[19\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[19] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[20\] a permanently disabled " "Info: Pin GPIO0_D\[20\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[20] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[21\] a permanently disabled " "Info: Pin GPIO0_D\[21\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[21] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[22\] a permanently disabled " "Info: Pin GPIO0_D\[22\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[22] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[23\] a permanently disabled " "Info: Pin GPIO0_D\[23\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[23] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[24\] a permanently disabled " "Info: Pin GPIO0_D\[24\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[24] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[25\] a permanently disabled " "Info: Pin GPIO0_D\[25\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[25] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[26\] a permanently disabled " "Info: Pin GPIO0_D\[26\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[26] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[27\] a permanently disabled " "Info: Pin GPIO0_D\[27\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[27] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[28\] a permanently disabled " "Info: Pin GPIO0_D\[28\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[28] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[29\] a permanently disabled " "Info: Pin GPIO0_D\[29\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[29] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[30\] a permanently disabled " "Info: Pin GPIO0_D\[30\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[30] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[31\] a permanently disabled " "Info: Pin GPIO0_D\[31\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[31] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[0\] a permanently disabled " "Info: Pin GPIO1_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[1\] a permanently disabled " "Info: Pin GPIO1_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[2\] a permanently disabled " "Info: Pin GPIO1_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[3\] a permanently disabled " "Info: Pin GPIO1_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[4\] a permanently disabled " "Info: Pin GPIO1_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[5\] a permanently disabled " "Info: Pin GPIO1_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[6\] a permanently disabled " "Info: Pin GPIO1_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[7\] a permanently disabled " "Info: Pin GPIO1_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[8\] a permanently disabled " "Info: Pin GPIO1_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[9\] a permanently disabled " "Info: Pin GPIO1_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[10\] a permanently disabled " "Info: Pin GPIO1_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[11\] a permanently disabled " "Info: Pin GPIO1_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[12\] a permanently disabled " "Info: Pin GPIO1_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[13\] a permanently disabled " "Info: Pin GPIO1_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[14\] a permanently disabled " "Info: Pin GPIO1_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[15\] a permanently disabled " "Info: Pin GPIO1_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[16\] a permanently disabled " "Info: Pin GPIO1_D\[16\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[16] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[17\] a permanently disabled " "Info: Pin GPIO1_D\[17\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[17] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[18\] a permanently disabled " "Info: Pin GPIO1_D\[18\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[18] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[19\] a permanently disabled " "Info: Pin GPIO1_D\[19\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[19] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[20\] a permanently disabled " "Info: Pin GPIO1_D\[20\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[20] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[21\] a permanently disabled " "Info: Pin GPIO1_D\[21\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[21] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[22\] a permanently disabled " "Info: Pin GPIO1_D\[22\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[22] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[23\] a permanently disabled " "Info: Pin GPIO1_D\[23\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[23] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[24\] a permanently disabled " "Info: Pin GPIO1_D\[24\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[24] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[25\] a permanently disabled " "Info: Pin GPIO1_D\[25\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[25] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[26\] a permanently disabled " "Info: Pin GPIO1_D\[26\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[26] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[27\] a permanently disabled " "Info: Pin GPIO1_D\[27\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[27] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[28\] a permanently disabled " "Info: Pin GPIO1_D\[28\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[28] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[29\] a permanently disabled " "Info: Pin GPIO1_D\[29\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[29] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[30\] a permanently disabled " "Info: Pin GPIO1_D\[30\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[30] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[31\] a permanently disabled " "Info: Pin GPIO1_D\[31\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[31] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } } { "FinalProject.v" "" { Text "C:/Users/user/Desktop/FinalProject/FinalProject.v" 79 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/FinalProject/" 0 { } { { 0 { 0 ""} 0 1160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Info: Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 15:16:37 2023 " "Info: Processing ended: Mon May 29 15:16:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Info: Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 15:16:38 2023 " "Info: Processing started: Mon May 29 15:16:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 15:16:38 2023 " "Info: Processing started: Mon May 29 15:16:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Info: Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divn:u0\|clk_p divn:u0\|clk_p " "Info: create_clock -period 1.000 -name divn:u0\|clk_p divn:u0\|clk_p" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_hs vga_hs " "Info: create_clock -period 1.000 -name vga_hs vga_hs" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 15:16:39 2023 " "Info: Processing ended: Mon May 29 15:16:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -104.104 " "Info: Worst-case setup slack is -104.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -104.104    -78600.276 divn:u0\|clk_p  " "Info:  -104.104    -78600.276 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.254       -33.542 CLOCK_50  " "Info:    -2.254       -33.542 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.614       -36.058 vga_hs  " "Info:    -1.614       -36.058 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.255 " "Info: Worst-case hold slack is -0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255        -0.255 divn:u0\|clk_p  " "Info:    -0.255        -0.255 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 vga_hs  " "Info:     0.338         0.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371         0.000 CLOCK_50  " "Info:     0.371         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -30.000 CLOCK_50  " "Info:    -3.000       -30.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -818.000 divn:u0\|clk_p  " "Info:    -1.000      -818.000 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -23.000 vga_hs  " "Info:    -1.000       -23.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -92.514 " "Info: Worst-case setup slack is -92.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -92.514    -69822.419 divn:u0\|clk_p  " "Info:   -92.514    -69822.419 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971       -26.563 CLOCK_50  " "Info:    -1.971       -26.563 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.356       -30.328 vga_hs  " "Info:    -1.356       -30.328 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.207 " "Info: Worst-case hold slack is -0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207        -0.207 divn:u0\|clk_p  " "Info:    -0.207        -0.207 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293         0.000 vga_hs  " "Info:     0.293         0.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327         0.000 CLOCK_50  " "Info:     0.327         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -30.000 CLOCK_50  " "Info:    -3.000       -30.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -818.000 divn:u0\|clk_p  " "Info:    -1.000      -818.000 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -23.000 vga_hs  " "Info:    -1.000       -23.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -59.744 " "Info: Worst-case setup slack is -59.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -59.744    -45062.666 divn:u0\|clk_p  " "Info:   -59.744    -45062.666 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836        -8.005 CLOCK_50  " "Info:    -0.836        -8.005 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423        -9.111 vga_hs  " "Info:    -0.423        -9.111 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.160 " "Info: Worst-case hold slack is -0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160        -0.160 divn:u0\|clk_p  " "Info:    -0.160        -0.160 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166         0.000 vga_hs  " "Info:     0.166         0.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 CLOCK_50  " "Info:     0.186         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.871 CLOCK_50  " "Info:    -3.000       -37.871 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -818.000 divn:u0\|clk_p  " "Info:    -1.000      -818.000 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -23.000 vga_hs  " "Info:    -1.000       -23.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Info: Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 15:17:12 2023 " "Info: Processing ended: Mon May 29 15:17:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Info: Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 15:17:13 2023 " "Info: Processing started: Mon May 29 15:17:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_6_1200mv_85c_slow.vo C:/Users/user/Desktop/FinalProject/simulation/modelsim/ simulation " "Info: Generated file FinalProject_6_1200mv_85c_slow.vo in folder \"C:/Users/user/Desktop/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_6_1200mv_0c_slow.vo C:/Users/user/Desktop/FinalProject/simulation/modelsim/ simulation " "Info: Generated file FinalProject_6_1200mv_0c_slow.vo in folder \"C:/Users/user/Desktop/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_min_1200mv_0c_fast.vo C:/Users/user/Desktop/FinalProject/simulation/modelsim/ simulation " "Info: Generated file FinalProject_min_1200mv_0c_fast.vo in folder \"C:/Users/user/Desktop/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject.vo C:/Users/user/Desktop/FinalProject/simulation/modelsim/ simulation " "Info: Generated file FinalProject.vo in folder \"C:/Users/user/Desktop/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_6_1200mv_85c_v_slow.sdo C:/Users/user/Desktop/FinalProject/simulation/modelsim/ simulation " "Info: Generated file FinalProject_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/user/Desktop/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_6_1200mv_0c_v_slow.sdo C:/Users/user/Desktop/FinalProject/simulation/modelsim/ simulation " "Info: Generated file FinalProject_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/user/Desktop/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_min_1200mv_0c_v_fast.sdo C:/Users/user/Desktop/FinalProject/simulation/modelsim/ simulation " "Info: Generated file FinalProject_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/user/Desktop/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_v.sdo C:/Users/user/Desktop/FinalProject/simulation/modelsim/ simulation " "Info: Generated file FinalProject_v.sdo in folder \"C:/Users/user/Desktop/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 15:17:20 2023 " "Info: Processing ended: Mon May 29 15:17:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 270 s " "Info: Quartus II Full Compilation was successful. 0 errors, 270 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
