#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 29 14:29:38 2025
# Process ID: 17248
# Current directory: D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project_fpga_yjl/DLA_lstm/lstm_hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2018/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22108 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 529.188 ; gain = 137.406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_LSTM_Top_0_0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_LSTM_Top_0_0/synth/design_1_LSTM_Top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'LSTM_Top' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/LSTM_Top.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/LSTM_Top.v:275]
INFO: [Synth 8-6157] synthesizing module 'mnist_lstm' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/mnist_lstm.v:10]
INFO: [Synth 8-6157] synthesizing module 'mnist_lstm_img_dat' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/mnist_lstm_img_dat.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 224 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mnist_lstm_img_dat_memcore' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/mnist_lstm_img_dat_memcore.v:61]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 448 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mnist_lstm_img_dat_memcore_ram' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/mnist_lstm_img_dat_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 448 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/mnist_lstm_img_dat_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mnist_lstm_img_dat_memcore_ram' (1#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/mnist_lstm_img_dat_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mnist_lstm_img_dat_memcore' (2#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/mnist_lstm_img_dat_memcore.v:61]
INFO: [Synth 8-6155] done synthesizing module 'mnist_lstm_img_dat' (3#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/mnist_lstm_img_dat.v:11]
INFO: [Synth 8-6157] synthesizing module 'mnist_lstm_Loop_1_pr' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/mnist_lstm_Loop_1_pr.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state19 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/mnist_lstm_Loop_1_pr.v:66]
INFO: [Synth 8-6157] synthesizing module 'LSTM_Top_fdiv_32nbkb' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/LSTM_Top_fdiv_32nbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_fdiv_14_no_dsp_32' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fdiv_14_no_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_fdiv_14_no_dsp_32' (17#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'LSTM_Top_fdiv_32nbkb' (18#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/LSTM_Top_fdiv_32nbkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mnist_lstm_Loop_1_pr' (19#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/mnist_lstm_Loop_1_pr.v:10]
INFO: [Synth 8-6157] synthesizing module 'infer' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:10]
	Parameter ap_ST_fsm_state1 bound to: 52'b0000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 52'b0000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 52'b0000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 52'b0000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 52'b0000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 52'b0000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 52'b0000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 52'b0000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 52'b0000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 52'b0000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 52'b0000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 52'b0000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 52'b0000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 52'b0000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 52'b0000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 52'b0000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 52'b0000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 52'b0000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 52'b0000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 52'b0000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 52'b0000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp4_stage1 bound to: 52'b0000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 52'b0000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 52'b0000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 52'b0000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 52'b0000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 52'b0000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage1 bound to: 52'b0000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state168 bound to: 52'b0000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state169 bound to: 52'b0000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage0 bound to: 52'b0000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state178 bound to: 52'b0000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage0 bound to: 52'b0000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage1 bound to: 52'b0000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state210 bound to: 52'b0000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp9_stage0 bound to: 52'b0000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state216 bound to: 52'b0000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp10_stage0 bound to: 52'b0000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state222 bound to: 52'b0000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp11_stage0 bound to: 52'b0000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state231 bound to: 52'b0000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp12_stage0 bound to: 52'b0000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp12_stage1 bound to: 52'b0000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state294 bound to: 52'b0000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp13_stage0 bound to: 52'b0000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state300 bound to: 52'b0000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state301 bound to: 52'b0000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state302 bound to: 52'b0000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state303 bound to: 52'b0001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state304 bound to: 52'b0010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state305 bound to: 52'b0100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state306 bound to: 52'b1000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:115]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_0.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_0_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_0.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_0_0_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_0_rom' (20#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_0' (21#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_0.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_1' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_1.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_1_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_1.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_1.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_0_1_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_1_rom' (22#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_1' (23#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_1.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_2' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_2.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_2_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_2.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_2.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_0_2_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_2_rom' (24#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_2' (25#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_2.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_3' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_3.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_3_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_3.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_3.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_0_3_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_3.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_3_rom' (26#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_3' (27#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_3.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_4' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_4.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_4_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_4.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_4.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_0_4_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_4_rom' (28#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_4' (29#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_4.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_5' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_5.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_5_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_5.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_5.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_0_5_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_5.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_5_rom' (30#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_5' (31#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_5.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_6' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_6.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_6_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_6.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_6.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_0_6_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_6.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_6_rom' (32#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_6' (33#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_6.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_7' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_7.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_7_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_7.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_7.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_0_7_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_7.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_7_rom' (34#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_7' (35#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_7.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_8' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_8.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_8_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_8.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_8.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_0_8_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_8.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_8_rom' (36#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_8' (37#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_8.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_9' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_9.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0_9_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_9.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_9.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_0_9_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_9.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_9_rom' (38#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0_9' (39#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0_9.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0Yie' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0Yie.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0Yie_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0Yie.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0Yie.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_0Yie_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0Yie.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0Yie_rom' (40#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0Yie.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0Yie' (41#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0Yie.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0Zio' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0Zio.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_0Zio_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0Zio.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0Zio.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_0Zio_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0Zio.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0Zio_rom' (42#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0Zio.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_0Zio' (43#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_0Zio.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_00iy' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_00iy.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_00iy_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_00iy.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_00iy.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_00iy_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_00iy.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_00iy_rom' (44#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_00iy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_00iy' (45#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_00iy.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_01iI' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_01iI.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_01iI_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_01iI.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_01iI.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_01iI_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_01iI.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_01iI_rom' (46#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_01iI.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_01iI' (47#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_01iI.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_02iS' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_02iS.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_02iS_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_02iS.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_02iS.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_02iS_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_02iS.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_02iS_rom' (48#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_02iS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_02iS' (49#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_02iS.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_03i2' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_03i2.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_03i2_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_03i2.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_03i2.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_03i2_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_03i2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_03i2_rom' (50#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_03i2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_03i2' (51#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_03i2.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_04jc' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_04jc.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_04jc_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_04jc.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_04jc.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_04jc_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_04jc.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_04jc_rom' (52#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_04jc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_04jc' (53#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_04jc.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_05jm' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_05jm.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_05jm_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_05jm.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_05jm.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_05jm_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_05jm.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_05jm_rom' (54#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_05jm.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_05jm' (55#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_05jm.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_06jw' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_06jw.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_06jw_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_06jw.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_06jw.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_06jw_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_06jw.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_06jw_rom' (56#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_06jw.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_06jw' (57#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_06jw.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_07jG' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_07jG.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_07jG_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_07jG.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_07jG.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_07jG_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_07jG.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_07jG_rom' (58#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_07jG.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_07jG' (59#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_07jG.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_0.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_0_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_0.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1_0_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_0_rom' (60#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_0' (61#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_0.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_1' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_1.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_1_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_1.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_1.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1_1_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_1_rom' (62#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_1' (63#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_1.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_2' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_2.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_2_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_2.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_2.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1_2_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_2_rom' (64#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_2' (65#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_2.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_3' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_3.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_3_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_3.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_3.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1_3_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_3.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_3_rom' (66#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_3' (67#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_3.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_4' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_4.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_4_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_4.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_4.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1_4_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_4_rom' (68#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_4' (69#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_4.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_5' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_5.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_5_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_5.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_5.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1_5_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_5.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_5_rom' (70#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_5' (71#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_5.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_6' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_6.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_6_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_6.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_6.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1_6_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_6.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_6_rom' (72#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_6' (73#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_6.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_7' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_7.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_7_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_7.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_7.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1_7_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_7.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_7_rom' (74#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_7' (75#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_7.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_8' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_8.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_8_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_8.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_8.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1_8_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_8.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_8_rom' (76#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_8' (77#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_8.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_9' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_9.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1_9_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_9.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_9.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1_9_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_9.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_9_rom' (78#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1_9' (79#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1_9.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_18jQ' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_18jQ.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_18jQ_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_18jQ.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_18jQ.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_18jQ_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_18jQ.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_18jQ_rom' (80#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_18jQ.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_18jQ' (81#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_18jQ.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_19j0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_19j0.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_19j0_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_19j0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_19j0.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_19j0_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_19j0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_19j0_rom' (82#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_19j0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_19j0' (83#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_19j0.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bak' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bak.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bak_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bak.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bak.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1bak_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bak.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bak_rom' (84#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bak.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bak' (85#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bak.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bbk' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bbk.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bbk_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bbk.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bbk.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1bbk_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bbk.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bbk_rom' (86#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bbk.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bbk' (87#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bbk.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bck' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bck.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bck_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bck.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bck.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1bck_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bck.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bck_rom' (88#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bck.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bck' (89#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bck.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bdk' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bdk.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bdk_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bdk.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bdk.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1bdk_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bdk.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bdk_rom' (90#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bdk.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bdk' (91#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bdk.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bek' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bek.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bek_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bek.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bek.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1bek_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bek.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bek_rom' (92#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bek.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bek' (93#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bek.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bfk' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bfk.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bfk_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bfk.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bfk.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1bfk_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bfk.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bfk_rom' (94#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bfk.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bfk' (95#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bfk.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bgk' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bgk.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bgk_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bgk.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bgk.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1bgk_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bgk.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bgk_rom' (96#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bgk.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bgk' (97#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bgk.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bhl' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bhl.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_f_1bhl_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bhl.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bhl.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_f_1bhl_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bhl.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bhl_rom' (98#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bhl.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_f_1bhl' (99#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_f_1bhl.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Bias0_f_0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_f_0.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Bias0_f_0_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_f_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_f_0.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Bias0_f_0_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_f_0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Bias0_f_0_rom' (100#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_f_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Bias0_f_0' (101#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_f_0.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Bias0_f_1' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_f_1.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Bias0_f_1_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_f_1.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_f_1.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Bias0_f_1_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_f_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Bias0_f_1_rom' (102#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_f_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Bias0_f_1' (103#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_f_1.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_i_0_0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_0.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_i_0_0_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_0.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0_0_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_i_0_0_rom' (104#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_i_0_0' (105#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_0.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_i_0_1' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_1.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_i_0_1_rom' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_1.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_1.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0_1_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_i_0_1_rom' (106#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_i_0_1' (107#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_1.v:42]
INFO: [Synth 8-6157] synthesizing module 'infer_Weight0_i_0_2' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_2.v:42]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_2.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0_2_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_i_0_2_rom' (108#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_i_0_2' (109#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_2.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_3.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0_3_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_3.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_i_0_3_rom' (110#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_i_0_3' (111#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_3.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_4.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0_4_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_i_0_4_rom' (112#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_i_0_4' (113#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_4.v:42]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_5.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0_5_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_5.v:24]
INFO: [Synth 8-6155] done synthesizing module 'infer_Weight0_i_0_5_rom' (114#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_5.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_6.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0_6_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_6.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_7.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0_7_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_7.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_8.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0_8_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_8.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_9.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0_9_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0_9.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bil.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0bil_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bil.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bjl.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0bjl_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bjl.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bkl.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0bkl_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bkl.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bll.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0bll_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bll.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bml.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0bml_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bml.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bnm.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0bnm_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bnm.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bom.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0bom_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bom.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bpm.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0bpm_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bpm.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bqm.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0bqm_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0bqm.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0brm.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_0brm_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_0brm.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_0.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1_0_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_0.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_1.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1_1_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_1.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_2.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1_2_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_2.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_3.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1_3_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_3.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_4.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1_4_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_4.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_5.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1_5_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_5.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_6.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1_6_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_6.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_7.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1_7_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_7.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_8.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1_8_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_8.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_9.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1_9_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1_9.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bsm.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1bsm_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bsm.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1btn.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1btn_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1btn.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bun.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1bun_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bun.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bvn.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1bvn_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bvn.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bwn.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1bwn_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bwn.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bxn.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1bxn_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bxn.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1byn.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1byn_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1byn.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bzo.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1bzo_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bzo.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bAo.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1bAo_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bAo.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bBo.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_i_1bBo_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_i_1bBo.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_i_0.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Bias0_i_0_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_i_0.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_i_1.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Bias0_i_1_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Bias0_i_1.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_0.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0_0_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_0.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_1.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0_1_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_1.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_2.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0_2_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_2.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_3.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0_3_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_3.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_4.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0_4_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_4.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_5.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0_5_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_5.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_6.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0_6_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_6.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_7.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0_7_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_7.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_8.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0_8_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_8.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_9.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0_9_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0_9.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0bCo.v:21]
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0bCo_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0bCo.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0bDo.v:21]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0bDo_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0bDo.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0bEo_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0bEo.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0bFp_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0bFp.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0bGp_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0bGp.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './infer_Weight0_c_0bHp_rom.dat' is read successfully [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer_Weight0_c_0bHp.v:24]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state42 bound to: 12'b100000000000 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_fadd_3_full_dsp_32' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fadd_3_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_fadd_3_full_dsp_32' (439#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_fmul_2_max_dsp_32' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fmul_2_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_fmul_2_max_dsp_32' (447#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fmul_2_max_dsp_32.vhd:72]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/gemvm_out.v:3316]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/gemvm_out.v:3318]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
	Parameter DataWidth bound to: 58 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 58 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
	Parameter DataWidth bound to: 26 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 26 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
	Parameter DataWidth bound to: 42 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 42 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 72 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 84 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 36 - type: integer 
	Parameter din1_WIDTH bound to: 43 - type: integer 
	Parameter dout_WIDTH bound to: 79 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 44 - type: integer 
	Parameter din1_WIDTH bound to: 49 - type: integer 
	Parameter dout_WIDTH bound to: 93 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 50 - type: integer 
	Parameter din1_WIDTH bound to: 50 - type: integer 
	Parameter dout_WIDTH bound to: 100 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/exp_generic_double_s.v:1150]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/exp_generic_double_s.v:1206]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/exp_generic_double_s.v:1232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/exp_generic_double_s.v:1234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/exp_generic_double_s.v:1246]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/exp_generic_double_s.v:1248]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/exp_generic_double_s.v:1352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/exp_generic_double_s.v:1372]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/exp_generic_double_s.v:1376]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/exp_generic_double_s.v:1378]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/exp_generic_double_s.v:1384]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/exp_generic_double_s.v:1392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/exp_generic_double_s.v:1414]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_faddfsub_3_full_dsp_32' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_faddfsub_3_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_faddfsub_3_full_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_faddfsub_3_full_dsp_32' (467#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_faddfsub_3_full_dsp_32.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_fsub_3_full_dsp_32' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fsub_3_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_fsub_3_full_dsp_32' (469#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_fptrunc_0_no_dsp_64' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fptrunc_0_no_dsp_64.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_fptrunc_0_no_dsp_64' (474#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_fpext_0_no_dsp_32' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_fpext_0_no_dsp_32' (476#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_fcmp_0_no_dsp_32' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_fcmp_0_no_dsp_32' (480#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_dadd_3_full_dsp_64' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_dadd_3_full_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_dadd_3_full_dsp_64' (493#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_dadd_3_full_dsp_64.vhd:72]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/generic_tanh_float_s.v:3296]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/generic_tanh_float_s.v:3302]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/generic_tanh_float_s.v:3350]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state46 bound to: 12'b100000000000 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_fexp_7_full_dsp_32' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fexp_7_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 7 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fexp_7_full_dsp_32.vhd:198]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_fexp_7_full_dsp_32' (506#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_fexp_7_full_dsp_32.vhd:70]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LSTM_Top_ap_drecip_9_full_dsp_64' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_drecip_9_full_dsp_64.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 1 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 9 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_drecip_9_full_dsp_64.vhd:198]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module flt_recip_approx 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'LSTM_Top_ap_drecip_9_full_dsp_64' (521#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/ip/LSTM_Top_ap_drecip_9_full_dsp_64.vhd:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12146]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/mnist_lstm_Loop_2_pr.v:354]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
WARNING: [Synth 8-350] instance 'LSTM_Top_0' of module 'design_1_LSTM_Top_0_0' requires 20 connections, but only 16 given [D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:208]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'd:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:21562' bound to instance 'U0' of component 'axi_dma' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:377]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:21907]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (532#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (533#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (534#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2160]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2162]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2315]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:3057]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:3057]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (535#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:3987]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:3988]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:3576]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (536#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:5623]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:5624]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:4673]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (537#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
WARNING: [Synth 8-3848] Net s2mm_tailpntr_updated_pkt in module/entity axi_dma_reg_module does not have driver. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:8214]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (538#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:14908]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:11704]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (539#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:11704]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:13690]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (540#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:13690]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:14005]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (541#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:14005]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:14825]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (542#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:14908]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:11173]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (543#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:11173]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:20294]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:18558]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (544#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:18558]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:18988]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (545#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:18988]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:20425]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (546#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:20294]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (547#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 71 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (548#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (548#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (549#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (550#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (551#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (551#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (552#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (553#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (554#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (555#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (556#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (556#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (557#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (558#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (558#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (558#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (558#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (558#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (559#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
	Parameter C_SF_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (559#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (559#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (559#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (559#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 39 - type: integer 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 12 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_READ_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2627]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 2048 - type: integer 
	Parameter FIFO_SIZE bound to: 79872 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 11 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 2043 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 2043 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 79872 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 39 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 39 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 39 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (566#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (567#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (568#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (569#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (570#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 35 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (570#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (570#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (570#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (570#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (570#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (570#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (570#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (570#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (570#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (570#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (570#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (571#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 11 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (572#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (572#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (572#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (572#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (572#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (573#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (574#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (575#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (575#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (575#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (575#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (575#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (575#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (576#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (577#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
	Parameter C_SF_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 11 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (578#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 13 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 13 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 13 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 13 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 13 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2627]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 13 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 13 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 13 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 13 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 208 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 208 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 13 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 13 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 13 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 13 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 13 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 13 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 13 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 13 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 13 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 13 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 13 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-226] default block is never used [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (578#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (578#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 12 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_READ_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2627]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 2048 - type: integer 
	Parameter FIFO_SIZE bound to: 77824 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 11 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 2043 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 2043 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 77824 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 38 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 38 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 38 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-226] default block is never used [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (578#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (578#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (578#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (579#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (579#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (579#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (579#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (579#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (579#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (580#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
	Parameter C_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (581#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (582#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (583#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (584#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:21752]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:21778]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:22468]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:22461]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:22370]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:22441]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:22370]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (585#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:21907]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (586#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 59 given [D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:225]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'E:/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (589#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (590#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (591#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (592#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (593#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (594#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_afc3_psr_aclk_0' requires 10 connections, but only 6 given [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:990]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_5Y9LOC does not have driver. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:969]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 6 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 6 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 6 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 6 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 6 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 6 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2688 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 84 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 84 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 84 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 84 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 84 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 84 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 84 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 84 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 84 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 84 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 84 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 84 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 84 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3392 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 106 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 106 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 106 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_afc3_s00tr_0' requires 38 connections, but only 36 given [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1920]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4416 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 138 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 138 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 138 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 138 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 138 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 138 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 138 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 138 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 138 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3264 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 102 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 102 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 102 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 102 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 102 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 102 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 102 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 102 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 102 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 102 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 102 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 102 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 102 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-350] instance 's01_transaction_regulator' of module 'bd_afc3_s01tr_0' requires 46 connections, but only 44 given [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2386]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 24 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 24 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 24 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 88 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 88 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 88 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 88 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 88 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 88 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-350] instance 'switchboards' of module 'switchboards_imp_4N4PBE' requires 77 connections, but only 66 given [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:880]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 107 connections, but only 101 given [D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:354]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 59 connections, but only 56 given [D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:1057]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'E:/Vivado2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (690#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (690#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_50M_0' (691#1) [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' requires 10 connections, but only 6 given [D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:517]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axi_register_slice__parameterized0 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axi_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1176.602 ; gain = 784.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1176.602 ; gain = 784.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1176.602 ; gain = 784.820
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2193.699 ; gain = 1.188
Parsing XDC File [D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2196.797 ; gain = 0.000
Parsing XDC File [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2196.797 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2198.586 ; gain = 0.297
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  FDE => FDRE: 90 instances
  FDR => FDRE: 36 instances
  SRL16 => SRL16E: 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2198.586 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.334 . Memory (MB): peak = 2198.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:10 ; elapsed = 00:02:11 . Memory (MB): peak = 2200.402 ; gain = 1808.621
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:10 ; elapsed = 00:02:11 . Memory (MB): peak = 2200.402 ; gain = 1808.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.runs/synth_1/dont_touch.xdc, line 115).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0. (constraint file  D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.runs/synth_1/dont_touch.xdc, line 120).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M/U0. (constraint file  D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.runs/synth_1/dont_touch.xdc, line 170).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/LSTM_Top_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:11 . Memory (MB): peak = 2200.402 ; gain = 1808.621
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_i_i_fu_100_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Common 17-14] Message 'Synth 8-5547' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_1013_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_1013_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "b_0_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'ret_V_8_reg_1424_reg' and it is trimmed from '59' to '57' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/exp_generic_double_s.v:849]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_25_reg_1294_reg' and it is trimmed from '71' to '58' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/exp_generic_double_s.v:902]
INFO: [Synth 8-5546] ROM "tmp_16_fu_507_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_331_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i1_fu_295_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'abst_in_reg_336_pp0_iter1_reg_reg[31:31]' into 'abst_in_reg_336_reg[31:31]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/generic_tanh_float_s.v:3354]
INFO: [Synth 8-4471] merging register 'abst_in_reg_336_pp0_iter2_reg_reg[31:31]' into 'abst_in_reg_336_reg[31:31]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/generic_tanh_float_s.v:3355]
INFO: [Synth 8-4471] merging register 'abst_in_reg_336_pp0_iter3_reg_reg[31:31]' into 'abst_in_reg_336_reg[31:31]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/generic_tanh_float_s.v:3356]
INFO: [Synth 8-4471] merging register 'abst_in_reg_336_pp0_iter4_reg_reg[31:31]' into 'abst_in_reg_336_reg[31:31]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/generic_tanh_float_s.v:3357]
INFO: [Synth 8-5546] ROM "tmp_i_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_145_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_227_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_215_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1803_pp0_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/gemvm_lstm.v:921]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1803_pp0_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/gemvm_lstm.v:920]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1803_pp0_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/gemvm_lstm.v:919]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1803_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/gemvm_lstm.v:918]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_1803_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/gemvm_lstm.v:937]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "b_0_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "divide_by_zero_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'C_t_1_addr_3_reg_3303_reg[3:0]' into 'C_t_0_addr_3_reg_3292_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6834]
INFO: [Synth 8-4471] merging register 'C_t_1_addr_3_reg_3303_pp11_iter1_reg_reg[3:0]' into 'C_t_0_addr_3_reg_3292_pp11_iter1_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6841]
INFO: [Synth 8-4471] merging register 'C_t_1_addr_3_reg_3303_pp11_iter2_reg_reg[3:0]' into 'C_t_0_addr_3_reg_3292_pp11_iter2_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6854]
INFO: [Synth 8-4471] merging register 'C_t_1_addr_3_reg_3303_pp11_iter3_reg_reg[3:0]' into 'C_t_0_addr_3_reg_3292_pp11_iter3_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6855]
INFO: [Synth 8-4471] merging register 'C_t_1_addr_3_reg_3303_pp11_iter4_reg_reg[3:0]' into 'C_t_0_addr_3_reg_3292_pp11_iter4_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6856]
INFO: [Synth 8-4471] merging register 'C_t_1_addr_3_reg_3303_pp11_iter5_reg_reg[3:0]' into 'C_t_0_addr_3_reg_3292_pp11_iter5_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6857]
INFO: [Synth 8-4471] merging register 'C_t_1_addr_3_reg_3303_pp11_iter6_reg_reg[3:0]' into 'C_t_0_addr_3_reg_3292_pp11_iter6_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6858]
INFO: [Synth 8-4471] merging register 'gate_f_1_addr_1_reg_2955_reg[3:0]' into 'gate_f_0_addr_1_reg_2944_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7349]
INFO: [Synth 8-4471] merging register 'gate_f_1_addr_2_reg_2986_reg[3:0]' into 'gate_f_0_addr_2_reg_2980_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7356]
INFO: [Synth 8-4471] merging register 'gate_i_1_addr_1_reg_3027_reg[3:0]' into 'gate_i_0_addr_1_reg_3016_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7363]
INFO: [Synth 8-4471] merging register 'gate_i_1_addr_2_reg_3058_reg[3:0]' into 'gate_i_0_addr_2_reg_3052_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7370]
INFO: [Synth 8-4471] merging register 'gate_o_1_addr_1_reg_3161_reg[3:0]' into 'gate_o_0_addr_1_reg_3150_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7377]
INFO: [Synth 8-4471] merging register 'gate_o_1_addr_2_reg_3192_reg[3:0]' into 'gate_o_0_addr_2_reg_3186_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7384]
INFO: [Synth 8-4471] merging register 'stat_C_1_addr_1_reg_3099_reg[3:0]' into 'stat_C_0_addr_1_reg_3088_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7519]
INFO: [Synth 8-4471] merging register 'stat_C_1_addr_2_reg_3130_reg[3:0]' into 'stat_C_0_addr_2_reg_3124_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7526]
INFO: [Synth 8-4471] merging register 'newIndex35_i_reg_3217_pp9_iter1_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12365]
INFO: [Synth 8-4471] merging register 'newIndex35_i_reg_3217_pp9_iter2_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12366]
INFO: [Synth 8-4471] merging register 'newIndex35_i_reg_3217_pp9_iter3_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12367]
INFO: [Synth 8-4471] merging register 'newIndex37_i_reg_3252_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12368]
INFO: [Synth 8-4471] merging register 'newIndex37_i_reg_3252_pp10_iter1_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12369]
INFO: [Synth 8-4471] merging register 'newIndex37_i_reg_3252_pp10_iter2_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12370]
INFO: [Synth 8-4471] merging register 'newIndex37_i_reg_3252_pp10_iter3_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12371]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12372]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter1_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12373]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter2_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12374]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter3_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12375]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter4_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12376]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter5_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12377]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter6_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12378]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter7_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12379]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter8_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12380]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter9_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12381]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter10_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12382]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter11_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12383]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter12_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12384]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter13_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12385]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter14_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12386]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter15_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12387]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter16_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12388]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter17_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12389]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter18_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12390]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter19_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12391]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter20_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12392]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter21_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12393]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter22_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12394]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter23_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12395]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter24_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12396]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter25_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12397]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter26_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12398]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter27_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12399]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter28_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12400]
INFO: [Synth 8-4471] merging register 'newIndex41_i_reg_3318_pp12_iter30_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12402]
INFO: [Synth 8-4471] merging register 'newIndex43_i_reg_3343_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12403]
INFO: [Synth 8-4471] merging register 'newIndex43_i_reg_3343_pp13_iter1_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12404]
INFO: [Synth 8-4471] merging register 'newIndex43_i_reg_3343_pp13_iter2_reg_reg[63:5]' into 'newIndex35_i_reg_3217_reg[63:5]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:12405]
INFO: [Synth 8-4471] merging register 'gate_f_1_addr_1_reg_2955_pp1_iter1_reg_reg[3:0]' into 'gate_f_0_addr_1_reg_2944_pp1_iter1_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6872]
INFO: [Synth 8-4471] merging register 'gate_f_1_addr_2_reg_2986_pp2_iter1_reg_reg[3:0]' into 'gate_f_0_addr_2_reg_2980_pp2_iter1_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7019]
INFO: [Synth 8-4471] merging register 'gate_i_1_addr_1_reg_3027_pp3_iter1_reg_reg[3:0]' into 'gate_i_0_addr_1_reg_3016_pp3_iter1_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6959]
INFO: [Synth 8-4471] merging register 'gate_i_1_addr_2_reg_3058_pp4_iter1_reg_reg[3:0]' into 'gate_i_0_addr_2_reg_3052_pp4_iter1_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7067]
INFO: [Synth 8-4471] merging register 'gate_o_1_addr_1_reg_3161_pp7_iter1_reg_reg[3:0]' into 'gate_o_0_addr_1_reg_3150_pp7_iter1_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6901]
INFO: [Synth 8-4471] merging register 'gate_o_1_addr_2_reg_3192_pp8_iter1_reg_reg[3:0]' into 'gate_o_0_addr_2_reg_3186_pp8_iter1_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7210]
INFO: [Synth 8-4471] merging register 'stat_C_1_addr_1_reg_3099_pp5_iter1_reg_reg[3:0]' into 'stat_C_0_addr_1_reg_3088_pp5_iter1_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6930]
INFO: [Synth 8-4471] merging register 'stat_C_1_addr_2_reg_3130_pp6_iter1_reg_reg[3:0]' into 'stat_C_0_addr_2_reg_3124_pp6_iter1_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7151]
INFO: [Synth 8-4471] merging register 'gate_f_1_addr_1_reg_2955_pp1_iter2_reg_reg[3:0]' into 'gate_f_0_addr_1_reg_2944_pp1_iter2_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6888]
INFO: [Synth 8-4471] merging register 'gate_f_1_addr_2_reg_2986_pp2_iter2_reg_reg[3:0]' into 'gate_f_0_addr_2_reg_2980_pp2_iter2_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7020]
INFO: [Synth 8-4471] merging register 'gate_i_1_addr_1_reg_3027_pp3_iter2_reg_reg[3:0]' into 'gate_i_0_addr_1_reg_3016_pp3_iter2_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6975]
INFO: [Synth 8-4471] merging register 'gate_i_1_addr_2_reg_3058_pp4_iter2_reg_reg[3:0]' into 'gate_i_0_addr_2_reg_3052_pp4_iter2_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7068]
INFO: [Synth 8-4471] merging register 'gate_o_1_addr_1_reg_3161_pp7_iter2_reg_reg[3:0]' into 'gate_o_0_addr_1_reg_3150_pp7_iter2_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6917]
INFO: [Synth 8-4471] merging register 'gate_o_1_addr_2_reg_3192_pp8_iter2_reg_reg[3:0]' into 'gate_o_0_addr_2_reg_3186_pp8_iter2_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7211]
INFO: [Synth 8-4471] merging register 'stat_C_1_addr_1_reg_3099_pp5_iter2_reg_reg[3:0]' into 'stat_C_0_addr_1_reg_3088_pp5_iter2_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6946]
INFO: [Synth 8-4471] merging register 'stat_C_1_addr_2_reg_3130_pp6_iter2_reg_reg[3:0]' into 'stat_C_0_addr_2_reg_3124_pp6_iter2_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7162]
INFO: [Synth 8-4471] merging register 'gate_f_1_addr_1_reg_2955_pp1_iter3_reg_reg[3:0]' into 'gate_f_0_addr_1_reg_2944_pp1_iter3_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6889]
INFO: [Synth 8-4471] merging register 'gate_f_1_addr_2_reg_2986_pp2_iter3_reg_reg[3:0]' into 'gate_f_0_addr_2_reg_2980_pp2_iter3_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7021]
INFO: [Synth 8-4471] merging register 'gate_i_1_addr_1_reg_3027_pp3_iter3_reg_reg[3:0]' into 'gate_i_0_addr_1_reg_3016_pp3_iter3_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6976]
INFO: [Synth 8-4471] merging register 'gate_i_1_addr_2_reg_3058_pp4_iter3_reg_reg[3:0]' into 'gate_i_0_addr_2_reg_3052_pp4_iter3_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7069]
INFO: [Synth 8-4471] merging register 'gate_o_1_addr_1_reg_3161_pp7_iter3_reg_reg[3:0]' into 'gate_o_0_addr_1_reg_3150_pp7_iter3_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6918]
INFO: [Synth 8-4471] merging register 'gate_o_1_addr_2_reg_3192_pp8_iter3_reg_reg[3:0]' into 'gate_o_0_addr_2_reg_3186_pp8_iter3_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7212]
INFO: [Synth 8-4471] merging register 'stat_C_1_addr_1_reg_3099_pp5_iter3_reg_reg[3:0]' into 'stat_C_0_addr_1_reg_3088_pp5_iter3_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6947]
INFO: [Synth 8-4471] merging register 'stat_C_1_addr_2_reg_3130_pp6_iter3_reg_reg[3:0]' into 'stat_C_0_addr_2_reg_3124_pp6_iter3_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7164]
INFO: [Synth 8-4471] merging register 'gate_f_1_addr_1_reg_2955_pp1_iter4_reg_reg[3:0]' into 'gate_f_0_addr_1_reg_2944_pp1_iter4_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6890]
INFO: [Synth 8-4471] merging register 'gate_f_1_addr_2_reg_2986_pp2_iter4_reg_reg[3:0]' into 'gate_f_0_addr_2_reg_2980_pp2_iter4_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7022]
INFO: [Synth 8-4471] merging register 'gate_i_1_addr_1_reg_3027_pp3_iter4_reg_reg[3:0]' into 'gate_i_0_addr_1_reg_3016_pp3_iter4_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6977]
INFO: [Synth 8-4471] merging register 'gate_i_1_addr_2_reg_3058_pp4_iter4_reg_reg[3:0]' into 'gate_i_0_addr_2_reg_3052_pp4_iter4_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7070]
INFO: [Synth 8-4471] merging register 'gate_o_1_addr_1_reg_3161_pp7_iter4_reg_reg[3:0]' into 'gate_o_0_addr_1_reg_3150_pp7_iter4_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6919]
INFO: [Synth 8-4471] merging register 'gate_o_1_addr_2_reg_3192_pp8_iter4_reg_reg[3:0]' into 'gate_o_0_addr_2_reg_3186_pp8_iter4_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7213]
INFO: [Synth 8-4471] merging register 'stat_C_1_addr_1_reg_3099_pp5_iter4_reg_reg[3:0]' into 'stat_C_0_addr_1_reg_3088_pp5_iter4_reg_reg[3:0]' [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:6948]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex43_i_reg_3343_pp13_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7335]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex43_i_reg_3343_pp13_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7334]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex43_i_reg_3343_pp13_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7326]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex43_i_reg_3343_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7450]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter30_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7311]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter29_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7309]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter28_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7308]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter27_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7307]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter26_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7306]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter25_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7305]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter24_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7304]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter23_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7303]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter22_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7302]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter21_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7301]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter20_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7300]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter19_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7298]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter18_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7297]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter17_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7296]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter16_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7295]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter15_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7294]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter14_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7293]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter13_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7292]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter12_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7291]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter11_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7290]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter10_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7289]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter9_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7289]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter8_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7317]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter7_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7316]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter6_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7315]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter5_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7314]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7313]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7312]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7310]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_pp12_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7299]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex41_i_reg_3318_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7444]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex37_i_reg_3252_pp10_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7252]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex37_i_reg_3252_pp10_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7251]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex37_i_reg_3252_pp10_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7243]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex37_i_reg_3252_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7438]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex35_i_reg_3217_pp9_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7235]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex35_i_reg_3217_pp9_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7234]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex35_i_reg_3217_pp9_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7226]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex35_i_reg_3217_reg' and it is trimmed from '5' to '4' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/infer.v:7432]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_7_i_fu_2055_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_i_fu_2087_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_i_fu_2119_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_i_fu_2151_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_i_fu_2183_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_2215_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i_fu_2221_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i_i_fu_2245_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_i_fu_2338_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i1_i_fu_2368_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_i_fu_2426_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i2_i_fu_2456_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_i_fu_2514_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i3_i_fu_2544_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_i_fu_2572_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i4_i_fu_2602_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i5_i_fu_2660_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i6_i_fu_2690_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_i_fu_2720_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i7_i_fu_2750_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i8_i_fu_2778_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_2267_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_7_i_fu_2055_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_i_fu_2087_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_i_fu_2119_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_i_fu_2151_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_i_fu_2183_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_2215_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i_fu_2221_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i_i_fu_2245_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_i_fu_2338_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i1_i_fu_2368_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_i_fu_2426_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i2_i_fu_2456_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_i_fu_2514_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i3_i_fu_2544_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_i_fu_2572_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i4_i_fu_2602_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i5_i_fu_2660_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i6_i_fu_2690_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_i_fu_2720_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i7_i_fu_2750_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i8_i_fu_2778_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_2267_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_i_fu_119_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_assign_fu_131_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-5544] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc3_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc2_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_xfer_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:21645]
INFO: [Synth 8-5544] ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18758]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18182]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-5544] ROM "sig_btt_upper_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_halt_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado2018/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 2200.402 ; gain = 1808.621
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fdiv_32nbkb:/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_fdiv_32nbkb:/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fdiv_32nbkb:/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_fdiv_32nbkb:/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fdiv_32nbkb:/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_fdiv_32nbkb:/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fdiv_32nbkb:/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (floating_point_v7_1_7_delay__parameterized26) to 'LSTM_Top_fdiv_32nbkb:/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fdiv_32nbkb:/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (floating_point_v7_1_7_delay__parameterized26) to 'LSTM_Top_fdiv_32nbkb:/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fadd_32ncud:/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_fadd_32ncud:/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fadd_32ncud:/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_fadd_32ncud:/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (floating_point_v7_1_7_delay__parameterized2) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fmul_32ndEe:/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_fmul_32ndEe:/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fmul_32ndEe:/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_fmul_32ndEe:/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_7_delay__parameterized2) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_7_delay__parameterized2) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_faddfsubmb6_U79/LSTM_Top_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_7_delay__parameterized2) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_7_delay__parameterized2) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fsub_32nncg_U82/LSTM_Top_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fptrunc_ocq:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_fptrunc_ocq:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fptrunc_ocq:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_fptrunc_ocq:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fptrunc_ocq:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_fptrunc_ocq:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fptrunc_ocq:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_fptrunc_ocq:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fptrunc_ocq:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_fptrunc_ocq:/LSTM_Top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fpext_32pcA:/LSTM_Top_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_fpext_32pcA:/LSTM_Top_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fpext_32pcA:/LSTM_Top_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_fpext_32pcA:/LSTM_Top_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_fpext_32pcA:/LSTM_Top_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_fpext_32pcA:/LSTM_Top_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fcmp_32nqcK_U87/LSTM_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_7_delay__parameterized2) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fcmp_32nqcK_U87/LSTM_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fcmp_32nqcK_U87/LSTM_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_7_delay__parameterized2) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fcmp_32nqcK_U87/LSTM_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fcmp_32nqcK_U87/LSTM_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_7_delay__parameterized2) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fcmp_32nqcK_U87/LSTM_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fcmp_32nqcK_U87/LSTM_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_7_delay__parameterized2) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/grp_generic_tanh_float_s_fu_1589/LSTM_Top_fcmp_32nqcK_U87/LSTM_Top_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_dadd_64nrcU:/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_dadd_64nrcU:/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_dadd_64nrcU:/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_dadd_64nrcU:/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_dadd_64nrcU:/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_dadd_64nrcU:/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_dadd_64nrcU:/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_dadd_64nrcU:/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'LSTM_Top_dadd_64nrcU:/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (floating_point_v7_1_7_delay__parameterized2) to 'LSTM_Top_dadd_64nrcU:/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_7_delay__parameterized2) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_7_delay__parameterized2) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_7_delay__parameterized2) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (floating_point_v7_1_7_delay__parameterized2) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (floating_point_v7_1_7_delay__parameterized2) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (floating_point_v7_1_7_delay__parameterized8) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (floating_point_v7_1_7_delay__parameterized48) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (floating_point_v7_1_7_delay__parameterized48) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/DELAY_OVERFLOW' (floating_point_v7_1_7_delay__parameterized2) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/DELAY_OVERFLOW' (floating_point_v7_1_7_delay__parameterized2) to 'design_1_i/LSTM_Top_0/inst/grp_mnist_lstm_fu_456/infer_U0/LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |infer__GB0                             |           1|     38211|
|2     |infer__GB1                             |           1|     11520|
|3     |infer__GB2                             |           1|      9832|
|4     |infer__GB3                             |           1|     31075|
|5     |infer__GB4                             |           1|     36118|
|6     |mnist_lstm__GC0                        |           1|      5983|
|7     |LSTM_Top__GC0                          |           1|       789|
|8     |sc_util_v1_0_4_axi_reg_stall           |          21|      6610|
|9     |sc_exit_v1_0_8_axi3_conv__GC0          |           1|      4812|
|10    |sc_exit_v1_0_8_splitter__GC0           |           1|        18|
|11    |sc_exit_v1_0_8_top__GC0                |           1|       533|
|12    |sc_mmu_v1_0_7_top__GC0                 |           1|      2088|
|13    |s00_entry_pipeline_imp_USCCV8__GC0     |           1|       242|
|14    |sc_mmu_v1_0_7_top__parameterized0__GC0 |           1|      2088|
|15    |s01_entry_pipeline_imp_1W4H5O0__GC0    |           1|       242|
|16    |bd_afc3__GC0                           |           1|     14970|
|17    |design_1__GC0                          |           1|     13943|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element img_dat_U/mnist_lstm_img_dat_memcore_U/mnist_lstm_img_dat_memcore_ram_U/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Fr_less_than_one_at_res_exp/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/infer_U0i_16_2/\LSTM_Top_fexp_32ncgu_U168/LSTM_Top_ap_fexp_7_full_dsp_32_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[0]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[0]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[1]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[1]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[2]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[2]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[3]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[3]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[4]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[4]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[5]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[5]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[6]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[6]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[7]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[7]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[8]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[8]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[9]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[9]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[10]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[10]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[11]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[11]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[12]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[12]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[13]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[13]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[14]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[14]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[15]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[15]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[16]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[16]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[17]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[17]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[18]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[18]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[19]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[19]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[20]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[20]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[21]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[21]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[22]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[22]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[23]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[23]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[24]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[24]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[25]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[25]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[26]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[26]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[27]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[27]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/infer_U0i_16_2/\reg_1927_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/infer_U0i_16_2/\reg_1922_reg[28] )
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[59]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[60]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[59]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[60]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[60]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1927_reg[61]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[60]' (FDE) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/reg_1922_reg[61]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[63]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[0]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[1]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[2]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[3]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[4]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[5]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[6]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[7]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[8]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[9]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[10]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[11]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[12]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[13]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[14]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[15]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[16]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[17]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[18]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[19]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[20]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[21]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[22]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[23]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[24]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[25]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[26]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[27]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[28]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[29]' (FD) to 'design_1_i/LSTM_Top_0/infer_U0i_16_2/LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/infer_U0i_16_2/\LSTM_Top_dadd_64nrcU_U169/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/infer_U0i_16_2/\LSTM_Top_drecip_6chv_U170/LSTM_Top_ap_drecip_9_full_dsp_64_u/U0 /i_synth/\RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_extra_dsp_adder.concat_delay_balance/i_pipe/opt_has_pipe.first_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/LSTM_Top_0/infer_U0i_16_2/\LSTM_Top_drecip_6chv_U170/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/infer_U0i_16_2/\reg_1917_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/infer_U0i_16_2/\LSTM_Top_dadd_64nrcU_U169/din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/infer_U0i_16_2/\LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/infer_U0i_16_2/\reg_1927_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/infer_U0i_16_2/\reg_1922_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/infer_U0i_16_2/\LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/infer_U0i_16_2/\LSTM_Top_dadd_64nrcU_U169/din0_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/infer_U0i_16_2/\LSTM_Top_dadd_64nrcU_U169/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/LSTM_Top_0/grp_mnist_lstm_fu_456i_16_5/\mnist_lstm_Loop_1_pr_U0/LSTM_Top_fdiv_32nbkb_U1/LSTM_Top_ap_fdiv_14_no_dsp_32_u/U0 /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__4.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3971] The signal C_t_1_U/infer_gate_f_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal C_t_0_U/infer_gate_f_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal stat_C_1_U/infer_gate_f_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal stat_C_0_U/infer_gate_f_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gate_o_1_U/infer_gate_f_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gate_o_0_U/infer_gate_f_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gate_i_1_U/infer_gate_f_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gate_i_0_U/infer_gate_f_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gate_f_1_U/infer_gate_f_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gate_f_0_U/infer_gate_f_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__6.
INFO: [Synth 8-5545] ROM "tmp_i1_fu_295_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/LSTM_Top_mul_72nshbi.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/LSTM_Top_mul_36nsibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/LSTM_Top_mul_44nsjbC.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/LSTM_Top_mul_50nskbM.v:20]
WARNING: [Synth 8-6014] Unused sequential element LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg was removed.  [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/7e28/hdl/verilog/LSTM_Top_mul_72nshbi.v:31]
DSP Report: Generating DSP LSTM_Top_mac_mulalbW_U69/LSTM_Top_mac_mulalbW_DSP48_0_U/p, operation Mode is: C+(A:0x5c55)*B2.
DSP Report: register m_fix_hi_V_reg_1259_reg is absorbed into DSP LSTM_Top_mac_mulalbW_U69/LSTM_Top_mac_mulalbW_DSP48_0_U/p.
DSP Report: operator LSTM_Top_mac_mulalbW_U69/LSTM_Top_mac_mulalbW_DSP48_0_U/p is absorbed into DSP LSTM_Top_mac_mulalbW_U69/LSTM_Top_mac_mulalbW_DSP48_0_U/p.
DSP Report: operator LSTM_Top_mac_mulalbW_U69/LSTM_Top_mac_mulalbW_DSP48_0_U/m is absorbed into DSP LSTM_Top_mac_mulalbW_U69/LSTM_Top_mac_mulalbW_DSP48_0_U/p.
DSP Report: Generating DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register r_exp_V_3_reg_1277_reg is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg.
DSP Report: register LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/b_reg0_reg is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg.
DSP Report: register LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg.
DSP Report: operator LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg.
DSP Report: operator LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register r_exp_V_3_reg_1277_reg is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg.
DSP Report: register LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/b_reg0_reg is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg.
DSP Report: register LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg.
DSP Report: register LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg.
DSP Report: operator LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg.
DSP Report: operator LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/b_reg0_reg is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product.
DSP Report: register LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product.
DSP Report: register LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product.
DSP Report: register LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product.
DSP Report: operator LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product.
DSP Report: operator LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*BCIN)'.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg.
DSP Report: register LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff0_reg is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg.
DSP Report: register LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg.
DSP Report: register LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg.
DSP Report: operator LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg.
DSP Report: operator LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/tmp_product is absorbed into DSP LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product.
DSP Report: operator LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product.
DSP Report: operator LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: register LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: operator LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: operator LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: Generating DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product.
DSP Report: operator LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product.
DSP Report: operator LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: register LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: operator LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: operator LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: Generating DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product.
DSP Report: operator LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product.
DSP Report: operator LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: register LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: operator LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: operator LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/tmp_product is absorbed into DSP LSTM_Top_mul_36nsibs_U66/LSTM_Top_mul_36nsibs_MulnS_1_U/p_reg.
DSP Report: Generating DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product, operation Mode is: PCIN+A''*B2.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: register LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: Generating DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product, operation Mode is: PCIN+A2*B''.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg, operation Mode is: (PCIN+A''*B2)'.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: register LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: Generating DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: register LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: operator LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/tmp_product is absorbed into DSP LSTM_Top_mul_44nsjbC_U67/LSTM_Top_mul_44nsjbC_MulnS_2_U/p_reg.
DSP Report: Generating DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product, operation Mode is: PCIN+A''*B2.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: register LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product, operation Mode is: PCIN+A2*B''.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg, operation Mode is: (PCIN+A''*B2)'.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: register LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: Generating DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product.
DSP Report: Generating DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: register B is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: register A is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: register LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
DSP Report: operator LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/tmp_product is absorbed into DSP LSTM_Top_mul_50nskbM_U68/LSTM_Top_mul_50nskbM_MulnS_3_U/p_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[12]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[11]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[10]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[9]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[8]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[7]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[6]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[5]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[4]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[3]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[2]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[1]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff1_reg[0]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module exp_generic_double_s.
WARNING: [Synth 8-3332] Sequential element (LSTM_Top_mul_72nshbi_U65/LSTM_Top_mul_72nshbi_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module exp_generic_double_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__parameterized1__18.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:11867]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:11867]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 39 bits, new ram width 38 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:59 ; elapsed = 00:03:02 . Memory (MB): peak = 2200.402 ; gain = 1808.621
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_0/Weight0_f_0_0_U/infer_Weight0_f_0_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_0/Weight0_f_0_0_U/infer_Weight0_f_0_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_1/Weight0_f_0_1_U/infer_Weight0_f_0_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_1/Weight0_f_0_1_U/infer_Weight0_f_0_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_2/Weight0_f_0_2_U/infer_Weight0_f_0_2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_2/Weight0_f_0_2_U/infer_Weight0_f_0_2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_3/Weight0_f_0_3_U/infer_Weight0_f_0_3_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_3/Weight0_f_0_3_U/infer_Weight0_f_0_3_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_4/Weight0_f_0_4_U/infer_Weight0_f_0_4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_4/Weight0_f_0_4_U/infer_Weight0_f_0_4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_5/Weight0_f_0_5_U/infer_Weight0_f_0_5_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_5/Weight0_f_0_5_U/infer_Weight0_f_0_5_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_6/Weight0_f_0_6_U/infer_Weight0_f_0_6_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_6/Weight0_f_0_6_U/infer_Weight0_f_0_6_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_7/Weight0_f_0_7_U/infer_Weight0_f_0_7_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_7/Weight0_f_0_7_U/infer_Weight0_f_0_7_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_8/Weight0_f_0_8_U/infer_Weight0_f_0_8_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_8/Weight0_f_0_8_U/infer_Weight0_f_0_8_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_9/Weight0_f_0_9_U/infer_Weight0_f_0_9_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_9/Weight0_f_0_9_U/infer_Weight0_f_0_9_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_10/Weight0_f_0_10_U/infer_Weight0_f_0Yie_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_10/Weight0_f_0_10_U/infer_Weight0_f_0Yie_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_11/Weight0_f_0_11_U/infer_Weight0_f_0Zio_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_11/Weight0_f_0_11_U/infer_Weight0_f_0Zio_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_12/Weight0_f_0_12_U/infer_Weight0_f_00iy_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_12/Weight0_f_0_12_U/infer_Weight0_f_00iy_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_13/Weight0_f_0_13_U/infer_Weight0_f_01iI_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_13/Weight0_f_0_13_U/infer_Weight0_f_01iI_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_14/Weight0_f_0_14_U/infer_Weight0_f_02iS_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_14/Weight0_f_0_14_U/infer_Weight0_f_02iS_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_15/Weight0_f_0_15_U/infer_Weight0_f_03i2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_15/Weight0_f_0_15_U/infer_Weight0_f_03i2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_16/Weight0_f_0_16_U/infer_Weight0_f_04jc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_16/Weight0_f_0_16_U/infer_Weight0_f_04jc_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_17/Weight0_f_0_17_U/infer_Weight0_f_05jm_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_17/Weight0_f_0_17_U/infer_Weight0_f_05jm_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_18/Weight0_f_0_18_U/infer_Weight0_f_06jw_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_18/Weight0_f_0_18_U/infer_Weight0_f_06jw_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_19/Weight0_f_0_19_U/infer_Weight0_f_07jG_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_19/Weight0_f_0_19_U/infer_Weight0_f_07jG_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_20/Weight0_f_1_0_U/infer_Weight0_f_1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_20/Weight0_f_1_0_U/infer_Weight0_f_1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_21/Weight0_f_1_1_U/infer_Weight0_f_1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_21/Weight0_f_1_1_U/infer_Weight0_f_1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_22/Weight0_f_1_2_U/infer_Weight0_f_1_2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_22/Weight0_f_1_2_U/infer_Weight0_f_1_2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_23/Weight0_f_1_3_U/infer_Weight0_f_1_3_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_23/Weight0_f_1_3_U/infer_Weight0_f_1_3_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_24/Weight0_f_1_4_U/infer_Weight0_f_1_4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_24/Weight0_f_1_4_U/infer_Weight0_f_1_4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_25/Weight0_f_1_5_U/infer_Weight0_f_1_5_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_25/Weight0_f_1_5_U/infer_Weight0_f_1_5_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_26/Weight0_f_1_6_U/infer_Weight0_f_1_6_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_26/Weight0_f_1_6_U/infer_Weight0_f_1_6_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_27/Weight0_f_1_7_U/infer_Weight0_f_1_7_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_27/Weight0_f_1_7_U/infer_Weight0_f_1_7_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_28/Weight0_f_1_8_U/infer_Weight0_f_1_8_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_28/Weight0_f_1_8_U/infer_Weight0_f_1_8_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_29/Weight0_f_1_9_U/infer_Weight0_f_1_9_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_29/Weight0_f_1_9_U/infer_Weight0_f_1_9_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_30/Weight0_f_1_10_U/infer_Weight0_f_18jQ_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_30/Weight0_f_1_10_U/infer_Weight0_f_18jQ_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_31/Weight0_f_1_11_U/infer_Weight0_f_19j0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_31/Weight0_f_1_11_U/infer_Weight0_f_19j0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_32/Weight0_f_1_12_U/infer_Weight0_f_1bak_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_32/Weight0_f_1_12_U/infer_Weight0_f_1bak_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_33/Weight0_f_1_13_U/infer_Weight0_f_1bbk_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_33/Weight0_f_1_13_U/infer_Weight0_f_1bbk_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_34/Weight0_f_1_14_U/infer_Weight0_f_1bck_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_34/Weight0_f_1_14_U/infer_Weight0_f_1bck_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_35/Weight0_f_1_15_U/infer_Weight0_f_1bdk_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_35/Weight0_f_1_15_U/infer_Weight0_f_1bdk_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_36/Weight0_f_1_16_U/infer_Weight0_f_1bek_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_36/Weight0_f_1_16_U/infer_Weight0_f_1bek_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_37/Weight0_f_1_17_U/infer_Weight0_f_1bfk_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_37/Weight0_f_1_17_U/infer_Weight0_f_1bfk_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_38/Weight0_f_1_18_U/infer_Weight0_f_1bgk_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_38/Weight0_f_1_18_U/infer_Weight0_f_1bgk_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_39/Weight0_f_1_19_U/infer_Weight0_f_1bhl_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_39/Weight0_f_1_19_U/infer_Weight0_f_1bhl_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_40/Weight0_i_0_0_U/infer_Weight0_i_0_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_40/Weight0_i_0_0_U/infer_Weight0_i_0_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_41/Weight0_i_0_1_U/infer_Weight0_i_0_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_41/Weight0_i_0_1_U/infer_Weight0_i_0_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_42/Weight0_i_0_2_U/infer_Weight0_i_0_2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_42/Weight0_i_0_2_U/infer_Weight0_i_0_2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_43/Weight0_i_0_3_U/infer_Weight0_i_0_3_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_43/Weight0_i_0_3_U/infer_Weight0_i_0_3_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_44/Weight0_i_0_4_U/infer_Weight0_i_0_4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_44/Weight0_i_0_4_U/infer_Weight0_i_0_4_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_45/Weight0_i_0_5_U/infer_Weight0_i_0_5_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_45/Weight0_i_0_5_U/infer_Weight0_i_0_5_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_46/Weight0_i_0_6_U/infer_Weight0_i_0_6_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_46/Weight0_i_0_6_U/infer_Weight0_i_0_6_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_47/Weight0_i_0_7_U/infer_Weight0_i_0_7_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_47/Weight0_i_0_7_U/infer_Weight0_i_0_7_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_48/Weight0_i_0_8_U/infer_Weight0_i_0_8_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_48/Weight0_i_0_8_U/infer_Weight0_i_0_8_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_49/Weight0_i_0_9_U/infer_Weight0_i_0_9_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/LSTM_Top_0/infer_U0i_16_0/i_16_49/Weight0_i_0_9_U/infer_Weight0_i_0_9_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |infer__GB0                             |           1|     36628|
|2     |infer__GB1                             |           1|     10572|
|3     |infer__GB2                             |           1|      6435|
|4     |infer__GB3                             |           1|     20307|
|5     |infer__GB4                             |           1|     25134|
|6     |mnist_lstm__GC0                        |           1|      4126|
|7     |LSTM_Top__GC0                          |           1|       557|
|8     |sc_util_v1_0_4_axi_reg_stall           |           1|       342|
|9     |sc_exit_v1_0_8_axi3_conv__GC0          |           1|       950|
|10    |sc_exit_v1_0_8_splitter__GC0           |           1|        19|
|11    |sc_exit_v1_0_8_top__GC0                |           1|       237|
|12    |sc_mmu_v1_0_7_top__GC0                 |           1|       306|
|13    |s00_entry_pipeline_imp_USCCV8__GC0     |           1|        39|
|14    |sc_mmu_v1_0_7_top__parameterized0__GC0 |           1|       282|
|15    |s01_entry_pipeline_imp_1W4H5O0__GC0    |           1|       194|
|16    |bd_afc3__GC0                           |           1|      8580|
|17    |design_1__GC0                          |           1|      9382|
|18    |sc_util_v1_0_4_axi_reg_stall__1        |           1|       377|
|19    |sc_util_v1_0_4_axi_reg_stall__2        |           2|       292|
|20    |sc_util_v1_0_4_axi_reg_stall__3        |           1|       412|
|21    |sc_util_v1_0_4_axi_reg_stall__4        |           1|       382|
|22    |sc_util_v1_0_4_axi_reg_stall__5        |           1|        57|
|23    |sc_util_v1_0_4_axi_reg_stall__6        |           2|       334|
|24    |sc_util_v1_0_4_axi_reg_stall__7        |           1|        41|
|25    |sc_util_v1_0_4_axi_reg_stall__8        |           2|       332|
|26    |sc_util_v1_0_4_axi_reg_stall__9        |           1|        30|
|27    |sc_util_v1_0_4_axi_reg_stall__10       |           1|        30|
|28    |sc_util_v1_0_4_axi_reg_stall__11       |           1|       222|
|29    |sc_util_v1_0_4_axi_reg_stall__12       |           1|        28|
|30    |sc_util_v1_0_4_axi_reg_stall__13       |           1|        41|
|31    |sc_util_v1_0_4_axi_reg_stall__14       |           1|        30|
|32    |sc_util_v1_0_4_axi_reg_stall__15       |           1|       232|
|33    |sc_util_v1_0_4_axi_reg_stall__16       |           1|        28|
|34    |sc_util_v1_0_4_axi_reg_stall__17       |           1|        57|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:07 ; elapsed = 00:03:10 . Memory (MB): peak = 2200.402 ; gain = 1808.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:14 ; elapsed = 00:03:18 . Memory (MB): peak = 2200.402 ; gain = 1808.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |infer__GB0                             |           1|     36628|
|2     |infer__GB1                             |           1|     10525|
|3     |infer__GB2                             |           1|      6435|
|4     |infer__GB3                             |           1|     20307|
|5     |infer__GB4                             |           1|     25128|
|6     |mnist_lstm__GC0                        |           1|      4126|
|7     |LSTM_Top__GC0                          |           1|       557|
|8     |sc_util_v1_0_4_axi_reg_stall           |           1|       342|
|9     |sc_exit_v1_0_8_axi3_conv__GC0          |           1|       950|
|10    |sc_exit_v1_0_8_splitter__GC0           |           1|        19|
|11    |sc_exit_v1_0_8_top__GC0                |           1|       237|
|12    |sc_mmu_v1_0_7_top__GC0                 |           1|       306|
|13    |s00_entry_pipeline_imp_USCCV8__GC0     |           1|        39|
|14    |sc_mmu_v1_0_7_top__parameterized0__GC0 |           1|       282|
|15    |s01_entry_pipeline_imp_1W4H5O0__GC0    |           1|       194|
|16    |bd_afc3__GC0                           |           1|      8566|
|17    |design_1__GC0                          |           1|      9382|
|18    |sc_util_v1_0_4_axi_reg_stall__1        |           1|       377|
|19    |sc_util_v1_0_4_axi_reg_stall__2        |           2|       292|
|20    |sc_util_v1_0_4_axi_reg_stall__3        |           1|       412|
|21    |sc_util_v1_0_4_axi_reg_stall__4        |           1|       382|
|22    |sc_util_v1_0_4_axi_reg_stall__5        |           1|        57|
|23    |sc_util_v1_0_4_axi_reg_stall__6        |           2|       334|
|24    |sc_util_v1_0_4_axi_reg_stall__7        |           1|        41|
|25    |sc_util_v1_0_4_axi_reg_stall__8        |           2|       332|
|26    |sc_util_v1_0_4_axi_reg_stall__9        |           1|        30|
|27    |sc_util_v1_0_4_axi_reg_stall__10       |           1|        30|
|28    |sc_util_v1_0_4_axi_reg_stall__11       |           1|       222|
|29    |sc_util_v1_0_4_axi_reg_stall__12       |           1|        28|
|30    |sc_util_v1_0_4_axi_reg_stall__13       |           1|        41|
|31    |sc_util_v1_0_4_axi_reg_stall__14       |           1|        30|
|32    |sc_util_v1_0_4_axi_reg_stall__15       |           1|       232|
|33    |sc_util_v1_0_4_axi_reg_stall__16       |           1|        28|
|34    |sc_util_v1_0_4_axi_reg_stall__17       |           1|        57|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:25 ; elapsed = 00:03:35 . Memory (MB): peak = 2200.402 ; gain = 1808.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |infer__GB0                             |           1|     12520|
|2     |infer__GB1                             |           1|      5501|
|3     |infer__GB2                             |           1|      4262|
|4     |infer__GB3                             |           1|     14370|
|5     |infer__GB4                             |           1|     16097|
|6     |mnist_lstm__GC0                        |           1|      3494|
|7     |LSTM_Top__GC0                          |           1|       272|
|8     |sc_util_v1_0_4_axi_reg_stall           |           1|       187|
|9     |sc_exit_v1_0_8_axi3_conv__GC0          |           1|       548|
|10    |sc_exit_v1_0_8_splitter__GC0           |           1|        16|
|11    |sc_exit_v1_0_8_top__GC0                |           1|       137|
|12    |sc_mmu_v1_0_7_top__GC0                 |           1|       156|
|13    |s00_entry_pipeline_imp_USCCV8__GC0     |           1|        17|
|14    |sc_mmu_v1_0_7_top__parameterized0__GC0 |           1|       125|
|15    |s01_entry_pipeline_imp_1W4H5O0__GC0    |           1|       110|
|16    |bd_afc3__GC0                           |           1|      3477|
|17    |design_1__GC0                          |           1|      5385|
|18    |sc_util_v1_0_4_axi_reg_stall__1        |           1|       208|
|19    |sc_util_v1_0_4_axi_reg_stall__2        |           1|       157|
|20    |sc_util_v1_0_4_axi_reg_stall__3        |           1|       229|
|21    |sc_util_v1_0_4_axi_reg_stall__4        |           1|       211|
|22    |sc_util_v1_0_4_axi_reg_stall__5        |           1|        17|
|23    |sc_util_v1_0_4_axi_reg_stall__6        |           1|       182|
|24    |sc_util_v1_0_4_axi_reg_stall__7        |           1|         9|
|25    |sc_util_v1_0_4_axi_reg_stall__8        |           1|       181|
|26    |sc_util_v1_0_4_axi_reg_stall__9        |           1|         6|
|27    |sc_util_v1_0_4_axi_reg_stall__10       |           1|         6|
|28    |sc_util_v1_0_4_axi_reg_stall__11       |           1|       115|
|29    |sc_util_v1_0_4_axi_reg_stall__12       |           1|         6|
|30    |sc_util_v1_0_4_axi_reg_stall__13       |           1|         9|
|31    |sc_util_v1_0_4_axi_reg_stall__14       |           1|         6|
|32    |sc_util_v1_0_4_axi_reg_stall__15       |           1|       121|
|33    |sc_util_v1_0_4_axi_reg_stall__16       |           1|         6|
|34    |sc_util_v1_0_4_axi_reg_stall__17       |           1|        17|
|35    |sc_util_v1_0_4_axi_reg_stall__18       |           1|       157|
|36    |sc_util_v1_0_4_axi_reg_stall__19       |           1|       182|
|37    |sc_util_v1_0_4_axi_reg_stall__20       |           1|       181|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \inst/grp_mnist_lstm_fu_456/infer_U0/Weight0_c_0_19_ce0  is driving 80 big block pins (URAM, BRAM and DSP loads). Created 40 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/grp_mnist_lstm_fu_456/infer_U0/Weight0_i_0_19_ce0  is driving 80 big block pins (URAM, BRAM and DSP loads). Created 40 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/grp_mnist_lstm_fu_456/infer_U0/Weight0_f_0_19_ce0  is driving 80 big block pins (URAM, BRAM and DSP loads). Created 40 replicas of its driver. 
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:29 ; elapsed = 00:03:40 . Memory (MB): peak = 2200.402 ; gain = 1808.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:30 ; elapsed = 00:03:40 . Memory (MB): peak = 2200.402 ; gain = 1808.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:38 ; elapsed = 00:03:48 . Memory (MB): peak = 2200.402 ; gain = 1808.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:38 ; elapsed = 00:03:49 . Memory (MB): peak = 2200.402 ; gain = 1808.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:39 ; elapsed = 00:03:49 . Memory (MB): peak = 2200.402 ; gain = 1808.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:39 ; elapsed = 00:03:50 . Memory (MB): peak = 2200.402 ; gain = 1808.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |BIBUF        |   130|
|2     |BUFG         |     1|
|3     |CARRY4       |   465|
|4     |DSP48E1      |    26|
|5     |DSP48E1_1    |    26|
|6     |DSP48E1_10   |     2|
|7     |DSP48E1_11   |     1|
|8     |DSP48E1_12   |     1|
|9     |DSP48E1_13   |     1|
|10    |DSP48E1_14   |     1|
|11    |DSP48E1_15   |     1|
|12    |DSP48E1_16   |     1|
|13    |DSP48E1_17   |     4|
|14    |DSP48E1_18   |     1|
|15    |DSP48E1_19   |     1|
|16    |DSP48E1_2    |    23|
|17    |DSP48E1_20   |     1|
|18    |DSP48E1_23   |     1|
|19    |DSP48E1_24   |     5|
|20    |DSP48E1_25   |     5|
|21    |DSP48E1_26   |     2|
|22    |DSP48E1_27   |     2|
|23    |DSP48E1_28   |     8|
|24    |DSP48E1_29   |     2|
|25    |DSP48E1_3    |    23|
|26    |DSP48E1_30   |     1|
|27    |DSP48E1_31   |     1|
|28    |DSP48E1_32   |     1|
|29    |DSP48E1_33   |     1|
|30    |DSP48E1_4    |    31|
|31    |DSP48E1_6    |     1|
|32    |DSP48E1_7    |     1|
|33    |DSP48E1_8    |     1|
|34    |DSP48E1_9    |     1|
|35    |LUT1         |   639|
|36    |LUT2         |  3020|
|37    |LUT3         |  8745|
|38    |LUT4         |  3879|
|39    |LUT5         |  5422|
|40    |LUT6         |  6838|
|41    |MUXCY        |  3591|
|42    |MUXF7        |   355|
|43    |MUXF8        |     4|
|44    |PS7          |     1|
|45    |RAM16X1D     |   194|
|46    |RAM16X1S     |    64|
|47    |RAM32M       |   187|
|48    |RAM32X1D     |     5|
|49    |RAMB18E1     |     1|
|50    |RAMB18E1_1   |     1|
|51    |RAMB18E1_10  |     1|
|52    |RAMB18E1_100 |     1|
|53    |RAMB18E1_101 |     1|
|54    |RAMB18E1_102 |     1|
|55    |RAMB18E1_103 |     1|
|56    |RAMB18E1_104 |     1|
|57    |RAMB18E1_105 |     1|
|58    |RAMB18E1_106 |     1|
|59    |RAMB18E1_107 |     1|
|60    |RAMB18E1_108 |     1|
|61    |RAMB18E1_109 |     1|
|62    |RAMB18E1_11  |     1|
|63    |RAMB18E1_110 |     1|
|64    |RAMB18E1_111 |     1|
|65    |RAMB18E1_112 |     1|
|66    |RAMB18E1_113 |     1|
|67    |RAMB18E1_114 |     1|
|68    |RAMB18E1_115 |     1|
|69    |RAMB18E1_116 |     1|
|70    |RAMB18E1_117 |     1|
|71    |RAMB18E1_118 |     1|
|72    |RAMB18E1_119 |     1|
|73    |RAMB18E1_12  |     1|
|74    |RAMB18E1_120 |     1|
|75    |RAMB18E1_121 |     1|
|76    |RAMB18E1_122 |     1|
|77    |RAMB18E1_123 |     1|
|78    |RAMB18E1_124 |     1|
|79    |RAMB18E1_125 |     1|
|80    |RAMB18E1_126 |     1|
|81    |RAMB18E1_127 |     1|
|82    |RAMB18E1_128 |     1|
|83    |RAMB18E1_129 |     1|
|84    |RAMB18E1_13  |     1|
|85    |RAMB18E1_130 |     1|
|86    |RAMB18E1_131 |     1|
|87    |RAMB18E1_132 |     1|
|88    |RAMB18E1_133 |     1|
|89    |RAMB18E1_134 |     1|
|90    |RAMB18E1_135 |     1|
|91    |RAMB18E1_136 |     1|
|92    |RAMB18E1_137 |     1|
|93    |RAMB18E1_138 |     1|
|94    |RAMB18E1_139 |     1|
|95    |RAMB18E1_14  |     1|
|96    |RAMB18E1_140 |     1|
|97    |RAMB18E1_141 |     1|
|98    |RAMB18E1_142 |     1|
|99    |RAMB18E1_143 |     1|
|100   |RAMB18E1_144 |     1|
|101   |RAMB18E1_145 |     1|
|102   |RAMB18E1_146 |     1|
|103   |RAMB18E1_147 |     1|
|104   |RAMB18E1_148 |     1|
|105   |RAMB18E1_149 |     1|
|106   |RAMB18E1_15  |     1|
|107   |RAMB18E1_150 |     1|
|108   |RAMB18E1_151 |     1|
|109   |RAMB18E1_152 |     1|
|110   |RAMB18E1_153 |     1|
|111   |RAMB18E1_154 |     1|
|112   |RAMB18E1_155 |     1|
|113   |RAMB18E1_156 |     1|
|114   |RAMB18E1_157 |     1|
|115   |RAMB18E1_158 |     1|
|116   |RAMB18E1_159 |     1|
|117   |RAMB18E1_16  |     1|
|118   |RAMB18E1_160 |     1|
|119   |RAMB18E1_161 |     1|
|120   |RAMB18E1_162 |     2|
|121   |RAMB18E1_163 |     1|
|122   |RAMB18E1_165 |     1|
|123   |RAMB18E1_167 |     2|
|124   |RAMB18E1_168 |     1|
|125   |RAMB18E1_17  |     1|
|126   |RAMB18E1_18  |     1|
|127   |RAMB18E1_19  |     1|
|128   |RAMB18E1_2   |     1|
|129   |RAMB18E1_20  |     1|
|130   |RAMB18E1_21  |     1|
|131   |RAMB18E1_22  |     1|
|132   |RAMB18E1_23  |     1|
|133   |RAMB18E1_24  |     1|
|134   |RAMB18E1_25  |     1|
|135   |RAMB18E1_26  |     1|
|136   |RAMB18E1_27  |     1|
|137   |RAMB18E1_28  |     1|
|138   |RAMB18E1_29  |     1|
|139   |RAMB18E1_3   |     1|
|140   |RAMB18E1_30  |     1|
|141   |RAMB18E1_31  |     1|
|142   |RAMB18E1_32  |     1|
|143   |RAMB18E1_33  |     1|
|144   |RAMB18E1_34  |     1|
|145   |RAMB18E1_35  |     1|
|146   |RAMB18E1_36  |     1|
|147   |RAMB18E1_37  |     1|
|148   |RAMB18E1_38  |     1|
|149   |RAMB18E1_39  |     1|
|150   |RAMB18E1_4   |     1|
|151   |RAMB18E1_40  |     1|
|152   |RAMB18E1_41  |     1|
|153   |RAMB18E1_42  |     1|
|154   |RAMB18E1_43  |     1|
|155   |RAMB18E1_44  |     1|
|156   |RAMB18E1_45  |     1|
|157   |RAMB18E1_46  |     1|
|158   |RAMB18E1_47  |     1|
|159   |RAMB18E1_48  |     1|
|160   |RAMB18E1_49  |     1|
|161   |RAMB18E1_5   |     1|
|162   |RAMB18E1_50  |     1|
|163   |RAMB18E1_51  |     1|
|164   |RAMB18E1_52  |     1|
|165   |RAMB18E1_53  |     1|
|166   |RAMB18E1_54  |     1|
|167   |RAMB18E1_55  |     1|
|168   |RAMB18E1_56  |     1|
|169   |RAMB18E1_57  |     1|
|170   |RAMB18E1_58  |     1|
|171   |RAMB18E1_59  |     1|
|172   |RAMB18E1_6   |     1|
|173   |RAMB18E1_60  |     1|
|174   |RAMB18E1_61  |     1|
|175   |RAMB18E1_62  |     1|
|176   |RAMB18E1_63  |     1|
|177   |RAMB18E1_64  |     1|
|178   |RAMB18E1_65  |     1|
|179   |RAMB18E1_66  |     1|
|180   |RAMB18E1_67  |     1|
|181   |RAMB18E1_68  |     1|
|182   |RAMB18E1_69  |     1|
|183   |RAMB18E1_7   |     1|
|184   |RAMB18E1_70  |     1|
|185   |RAMB18E1_71  |     1|
|186   |RAMB18E1_72  |     1|
|187   |RAMB18E1_73  |     1|
|188   |RAMB18E1_74  |     1|
|189   |RAMB18E1_75  |     1|
|190   |RAMB18E1_76  |     1|
|191   |RAMB18E1_77  |     1|
|192   |RAMB18E1_78  |     1|
|193   |RAMB18E1_79  |     1|
|194   |RAMB18E1_8   |     1|
|195   |RAMB18E1_80  |     1|
|196   |RAMB18E1_81  |     1|
|197   |RAMB18E1_82  |     1|
|198   |RAMB18E1_83  |     1|
|199   |RAMB18E1_84  |     1|
|200   |RAMB18E1_85  |     1|
|201   |RAMB18E1_86  |     1|
|202   |RAMB18E1_87  |     1|
|203   |RAMB18E1_88  |     1|
|204   |RAMB18E1_89  |     1|
|205   |RAMB18E1_9   |     1|
|206   |RAMB18E1_90  |     1|
|207   |RAMB18E1_91  |     1|
|208   |RAMB18E1_92  |     1|
|209   |RAMB18E1_93  |     1|
|210   |RAMB18E1_94  |     1|
|211   |RAMB18E1_95  |     1|
|212   |RAMB18E1_96  |     1|
|213   |RAMB18E1_97  |     1|
|214   |RAMB18E1_98  |     1|
|215   |RAMB18E1_99  |     1|
|216   |RAMB36E1     |    10|
|217   |RAMB36E1_2   |     4|
|218   |SRL16        |     2|
|219   |SRL16E       |   807|
|220   |SRLC32E      |   130|
|221   |XORCY        |  2147|
|222   |FDE          |    89|
|223   |FDR          |    20|
|224   |FDRE         | 27281|
|225   |FDSE         |   276|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:39 ; elapsed = 00:03:50 . Memory (MB): peak = 2200.402 ; gain = 1808.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5507 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:03:19 . Memory (MB): peak = 2200.402 ; gain = 784.820
Synthesis Optimization Complete : Time (s): cpu = 00:03:39 ; elapsed = 00:03:50 . Memory (MB): peak = 2200.402 ; gain = 1808.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7483 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2200.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1572 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1011 instances
  FDE => FDRE: 89 instances
  FDR => FDRE: 20 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 194 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 187 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1936 Infos, 442 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:53 ; elapsed = 00:04:04 . Memory (MB): peak = 2200.402 ; gain = 1821.371
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2200.402 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Project_fpga_yjl/DLA_lstm/lstm_vivado/lstm_vivado.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2200.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 29 14:33:53 2025...
