Welcome to Verilog Bootcamp

## Lecture Slides ##

### [PDF Slides](https://github.com/fangs-bootcamp/lectures_pdf) 

## Projects ##

<!-- [Vivado Tutorial](projects/P0_Vivado_Tutorial.md) -->
- [P0 Logic Gates](projects/P0_Logic_Gates.md)
- [P1 Demultiplexer](projects/P1_Demultiplexer.md)
- [P2 Arithmetic Logic Unit](projects/P2_Arithmetic_Logic_Unit.md)
- [P3 Saturating Counter](projects/P3_Saturating_Counter.md)
- [P4 Countdown Timer](projects/P4_Countdown_Timer.md)
- [P5 Elevator Control](projects/P5_Elevator_Control.md)
- [P6 UART](projects/P6_UART.md)
- [P7 Postfix Calculator](projects/P7_Postfix_Calculator.md)
- [P8 Pipelined Calculator](projects/P8_Pipelined_Calculator.md)
    
