==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.949 seconds; current allocated memory: 0.430 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.177 seconds; peak allocated memory: 679.941 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.079 seconds; current allocated memory: 676.746 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_conv2D/axi4_conv2D.cpp' ... 
WARNING: [HLS 207-5554] unexpected pragma parameter 's_axi' (axi4_conv2D/axi4_conv2D.cpp:8:23)
WARNING: [HLS 207-5554] unexpected pragma parameter 's_axi' (axi4_conv2D/axi4_conv2D.cpp:9:23)
WARNING: [HLS 207-5554] unexpected pragma parameter 's_axi' (axi4_conv2D/axi4_conv2D.cpp:10:23)
WARNING: [HLS 207-5554] unexpected pragma parameter 's_axi' (axi4_conv2D/axi4_conv2D.cpp:11:23)
WARNING: [HLS 207-5554] unexpected pragma parameter 's_axi' (axi4_conv2D/axi4_conv2D.cpp:12:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.49 seconds; current allocated memory: 678.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base(int)' into 'ap_uint<14>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<14, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi21ELb1EEC2EDq21_i' into 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<21>::ap_int<32>(ap_int<32> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_uint<14>::ap_uint<46>(ap_int<46> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base(int)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_uint<14>::ap_uint<48>(ap_int<48> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>& ap_int_base<14, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::ap_concat_ref(ap_int_base<14, false>&, ap_int_base<14, false>&)' into 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1285:12)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> >::ap_concat_ref(ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >&, ap_int_base<14, false>&)' into 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:170:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' into 'ap_uint<8>::ap_uint<21>(ap_int<21> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:14:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:15:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::operator long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:38:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:38:25)
INFO: [HLS 214-131] Inlining function 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:33:26)
INFO: [HLS 214-131] Inlining function 'bool operator><21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:31:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:19:57)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:66)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>& ap_int_base<21, true>::operator+=<16, true>(ap_int_base<16, true> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:26:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:26:62)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:26:36)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:23:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:23:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:23:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:22:40)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:19:52)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:15:48)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:14:41)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.988 seconds; current allocated memory: 680.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 680.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 693.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 706.383 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (axi4_conv2D/axi4_conv2D.cpp:16) in function 'axi4_conv2D' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_15_2' (axi4_conv2D/axi4_conv2D.cpp:16) in function 'axi4_conv2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_3' (axi4_conv2D/axi4_conv2D.cpp:16) in function 'axi4_conv2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_x' (axi4_conv2D/axi4_conv2D.cpp:16) in function 'axi4_conv2D' completely with a factor of 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi4_conv2D/axi4_conv2D.cpp:16:21) to (axi4_conv2D/axi4_conv2D.cpp:15:26) in function 'axi4_conv2D'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'axi4_conv2D' (axi4_conv2D/axi4_conv2D.cpp:3:26)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 739.520 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (axi4_conv2D/axi4_conv2D.cpp:14:32) in function 'axi4_conv2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 745.395 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi4_conv2D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('image_in_load_1') on array 'image_in' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_in'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('image_in_load_3') on array 'image_in' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'image_in'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('image_in_load_5') on array 'image_in' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'image_in'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule 'load' operation ('image_in_load_7') on array 'image_in' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'image_in'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 9, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 751.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 753.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 753.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 753.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 756.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_conv2D' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.103 seconds; current allocated memory: 760.391 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 764.168 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 767.375 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_conv2D.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_conv2D.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.507 seconds; current allocated memory: 90.953 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 32.673 seconds; peak allocated memory: 767.762 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.169 seconds; current allocated memory: 681.938 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_conv2D/axi4_conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.655 seconds; current allocated memory: 683.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base(int)' into 'ap_uint<14>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<14, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi21ELb1EEC2EDq21_i' into 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<21>::ap_int<32>(ap_int<32> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_uint<14>::ap_uint<46>(ap_int<46> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base(int)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_uint<14>::ap_uint<48>(ap_int<48> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>& ap_int_base<14, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::ap_concat_ref(ap_int_base<14, false>&, ap_int_base<14, false>&)' into 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1285:12)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> >::ap_concat_ref(ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >&, ap_int_base<14, false>&)' into 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:170:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' into 'ap_uint<8>::ap_uint<21>(ap_int<21> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:9:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:10:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::operator long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:33:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:33:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:33:25)
INFO: [HLS 214-131] Inlining function 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:28:26)
INFO: [HLS 214-131] Inlining function 'bool operator><21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:26:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:14:57)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:20:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:20:66)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:20:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:20:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:20:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>& ap_int_base<21, true>::operator+=<16, true>(ap_int_base<16, true> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:21:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:21:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:21:62)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:21:36)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:20:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:18:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:18:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:18:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:17:40)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:14:52)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:10:48)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:9:43)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.052 seconds; current allocated memory: 685.289 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 685.289 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 699.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 712.105 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_2' (axi4_conv2D/axi4_conv2D.cpp:11) in function 'axi4_conv2D' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_10_2' (axi4_conv2D/axi4_conv2D.cpp:11) in function 'axi4_conv2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_14_3' (axi4_conv2D/axi4_conv2D.cpp:11) in function 'axi4_conv2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_x' (axi4_conv2D/axi4_conv2D.cpp:11) in function 'axi4_conv2D' completely with a factor of 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi4_conv2D/axi4_conv2D.cpp:11:21) to (axi4_conv2D/axi4_conv2D.cpp:10:26) in function 'axi4_conv2D'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'axi4_conv2D' (axi4_conv2D/axi4_conv2D.cpp:3:26)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 744.887 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_1' (axi4_conv2D/axi4_conv2D.cpp:9:34) in function 'axi4_conv2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 751.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi4_conv2D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'): Unable to schedule 'load' operation ('image_in_load_1') on array 'image_in' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_in'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'): Unable to schedule 'load' operation ('image_in_load_3') on array 'image_in' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'image_in'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'): Unable to schedule 'load' operation ('image_in_load_5') on array 'image_in' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'image_in'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'): Unable to schedule 'load' operation ('image_in_load_7') on array 'image_in' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'image_in'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 9, loop 'VITIS_LOOP_9_1_VITIS_LOOP_10_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 757.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 758.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 758.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 759.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline 'VITIS_LOOP_9_1_VITIS_LOOP_10_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 762.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_conv2D' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.859 seconds; current allocated memory: 766.070 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 770.160 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 773.082 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_conv2D.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_conv2D.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.23 seconds; current allocated memory: 91.547 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 30.594 seconds; peak allocated memory: 773.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./axi4_conv2D/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_conv2D axi4_conv2D 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.079 seconds; current allocated memory: 690.223 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_conv2D/axi4_conv2D.cpp' ... 
WARNING: [HLS 207-5554] unexpected pragma parameter 's_axi' (axi4_conv2D/axi4_conv2D.cpp:8:23)
WARNING: [HLS 207-5554] unexpected pragma parameter 's_axi' (axi4_conv2D/axi4_conv2D.cpp:9:23)
WARNING: [HLS 207-5554] unexpected pragma parameter 's_axi' (axi4_conv2D/axi4_conv2D.cpp:10:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.505 seconds; current allocated memory: 690.797 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base(int)' into 'ap_uint<14>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<14, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi21ELb1EEC2EDq21_i' into 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<21>::ap_int<32>(ap_int<32> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_uint<14>::ap_uint<46>(ap_int<46> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base(int)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_uint<14>::ap_uint<48>(ap_int<48> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>& ap_int_base<14, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::ap_concat_ref(ap_int_base<14, false>&, ap_int_base<14, false>&)' into 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1285:12)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> >::ap_concat_ref(ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >&, ap_int_base<14, false>&)' into 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:170:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' into 'ap_uint<8>::ap_uint<21>(ap_int<21> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:12:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:13:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::operator long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:36:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:36:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:36:25)
INFO: [HLS 214-131] Inlining function 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:31:26)
INFO: [HLS 214-131] Inlining function 'bool operator><21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:29:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:17:57)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:23:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:23:66)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:23:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:23:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:23:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>& ap_int_base<21, true>::operator+=<16, true>(ap_int_base<16, true> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:62)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:36)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:23:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:21:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:21:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:21:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:20:40)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:17:52)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:13:48)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:12:41)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.465 seconds; current allocated memory: 692.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 692.910 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 706.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 719.340 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_2' (axi4_conv2D/axi4_conv2D.cpp:14) in function 'axi4_conv2D' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_13_2' (axi4_conv2D/axi4_conv2D.cpp:14) in function 'axi4_conv2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_17_3' (axi4_conv2D/axi4_conv2D.cpp:14) in function 'axi4_conv2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_x' (axi4_conv2D/axi4_conv2D.cpp:14) in function 'axi4_conv2D' completely with a factor of 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi4_conv2D/axi4_conv2D.cpp:14:21) to (axi4_conv2D/axi4_conv2D.cpp:13:26) in function 'axi4_conv2D'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'axi4_conv2D' (axi4_conv2D/axi4_conv2D.cpp:3:26)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 752.164 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (axi4_conv2D/axi4_conv2D.cpp:12:32) in function 'axi4_conv2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 757.996 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi4_conv2D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2'): Unable to schedule 'load' operation ('image_in_load_1') on array 'image_in' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_in'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2'): Unable to schedule 'load' operation ('image_in_load_3') on array 'image_in' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'image_in'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2'): Unable to schedule 'load' operation ('image_in_load_5') on array 'image_in' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'image_in'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2'): Unable to schedule 'load' operation ('image_in_load_7') on array 'image_in' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'image_in'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 9, loop 'VITIS_LOOP_12_1_VITIS_LOOP_13_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 764.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 765.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 765.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.148 seconds; current allocated memory: 765.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'axi4_conv2D_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_13_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 768.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_conv2D' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 772.543 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 776.754 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 779.980 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_conv2D.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_conv2D.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.946 seconds; current allocated memory: 90.102 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 34.051 seconds; peak allocated memory: 780.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./axi4_conv2D/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_conv2D axi4_conv2D 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.046 seconds; current allocated memory: 681.965 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_conv2D/axi4_conv2D.cpp' ... 
WARNING: [HLS 207-5554] unexpected pragma parameter 's_axi' (axi4_conv2D/axi4_conv2D.cpp:8:23)
WARNING: [HLS 207-5554] unexpected pragma parameter 's_axi' (axi4_conv2D/axi4_conv2D.cpp:9:23)
WARNING: [HLS 207-5554] unexpected pragma parameter 's_axi' (axi4_conv2D/axi4_conv2D.cpp:10:23)
WARNING: [HLS 207-5554] unexpected pragma parameter 's_axi' (axi4_conv2D/axi4_conv2D.cpp:11:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.99 seconds; current allocated memory: 682.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base(int)' into 'ap_uint<14>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<14, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi21ELb1EEC2EDq21_i' into 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<21>::ap_int<32>(ap_int<32> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_uint<14>::ap_uint<46>(ap_int<46> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base(int)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_uint<14>::ap_uint<48>(ap_int<48> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>& ap_int_base<14, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::ap_concat_ref(ap_int_base<14, false>&, ap_int_base<14, false>&)' into 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1285:12)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> >::ap_concat_ref(ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >&, ap_int_base<14, false>&)' into 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:170:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' into 'ap_uint<8>::ap_uint<21>(ap_int<21> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:13:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:14:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::operator long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:37:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:37:25)
INFO: [HLS 214-131] Inlining function 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:32:26)
INFO: [HLS 214-131] Inlining function 'bool operator><21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:30:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:18:57)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:66)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>& ap_int_base<21, true>::operator+=<16, true>(ap_int_base<16, true> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:62)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:36)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:22:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:22:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:22:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:21:40)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:18:52)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:14:48)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:13:41)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.238 seconds; current allocated memory: 684.699 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 684.711 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 698.961 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 711.328 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (axi4_conv2D/axi4_conv2D.cpp:15) in function 'axi4_conv2D' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_14_2' (axi4_conv2D/axi4_conv2D.cpp:15) in function 'axi4_conv2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_18_3' (axi4_conv2D/axi4_conv2D.cpp:15) in function 'axi4_conv2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_x' (axi4_conv2D/axi4_conv2D.cpp:15) in function 'axi4_conv2D' completely with a factor of 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi4_conv2D/axi4_conv2D.cpp:15:21) to (axi4_conv2D/axi4_conv2D.cpp:14:26) in function 'axi4_conv2D'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'axi4_conv2D' (axi4_conv2D/axi4_conv2D.cpp:3:26)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 744.027 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (axi4_conv2D/axi4_conv2D.cpp:13:32) in function 'axi4_conv2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 750.844 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi4_conv2D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule 'load' operation ('image_in_load_1') on array 'image_in' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_in'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule 'load' operation ('image_in_load_3') on array 'image_in' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'image_in'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule 'load' operation ('image_in_load_5') on array 'image_in' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'image_in'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule 'load' operation ('image_in_load_7') on array 'image_in' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'image_in'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 9, loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 756.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 758.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 758.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 758.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' pipeline 'VITIS_LOOP_13_1_VITIS_LOOP_14_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 761.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_conv2D' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.611 seconds; current allocated memory: 765.324 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.38 seconds; current allocated memory: 769.133 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 772.500 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_conv2D.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_conv2D.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.832 seconds; current allocated memory: 90.871 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.978 seconds; peak allocated memory: 772.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./axi4_conv2D/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_conv2D axi4_conv2D 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.037 seconds; current allocated memory: 682.391 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_conv2D/axi4_conv2D.cpp' ... 
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (axi4_conv2D/axi4_conv2D.cpp:8:34)
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (axi4_conv2D/axi4_conv2D.cpp:12:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.014 seconds; current allocated memory: 683.438 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base(int)' into 'ap_uint<14>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<14, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi21ELb1EEC2EDq21_i' into 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<21>::ap_int<32>(ap_int<32> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_uint<14>::ap_uint<46>(ap_int<46> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base(int)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_uint<14>::ap_uint<48>(ap_int<48> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>& ap_int_base<14, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::ap_concat_ref(ap_int_base<14, false>&, ap_int_base<14, false>&)' into 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1285:12)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> >::ap_concat_ref(ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >&, ap_int_base<14, false>&)' into 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:170:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' into 'ap_uint<8>::ap_uint<21>(ap_int<21> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:14:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:15:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::operator long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:38:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:38:25)
INFO: [HLS 214-131] Inlining function 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:33:26)
INFO: [HLS 214-131] Inlining function 'bool operator><21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:31:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:19:57)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:66)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>& ap_int_base<21, true>::operator+=<16, true>(ap_int_base<16, true> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:26:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:26:62)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:26:36)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:23:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:23:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:23:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:22:40)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:19:52)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:15:48)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:14:41)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 8 in loop 'VITIS_LOOP_14_1'(axi4_conv2D/axi4_conv2D.cpp:14:19) has been inferred on bundle 'BUS1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (axi4_conv2D/axi4_conv2D.cpp:14:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.819 seconds; current allocated memory: 685.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 686.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 700.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 712.555 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (axi4_conv2D/axi4_conv2D.cpp:16) in function 'axi4_conv2D' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_15_2' (axi4_conv2D/axi4_conv2D.cpp:16) in function 'axi4_conv2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_3' (axi4_conv2D/axi4_conv2D.cpp:16) in function 'axi4_conv2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_x' (axi4_conv2D/axi4_conv2D.cpp:16) in function 'axi4_conv2D' completely with a factor of 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi4_conv2D/axi4_conv2D.cpp:16:21) to (axi4_conv2D/axi4_conv2D.cpp:15:26) in function 'axi4_conv2D'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'axi4_conv2D' (axi4_conv2D/axi4_conv2D.cpp:3:26)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 746.562 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (axi4_conv2D/axi4_conv2D.cpp:14:32) in function 'axi4_conv2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 751.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi4_conv2D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule bus request operation ('BUS1_load_1_req') on port 'BUS1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule bus request operation ('BUS1_load_2_req') on port 'BUS1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule bus request operation ('BUS1_load_3_req') on port 'BUS1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule bus request operation ('BUS1_load_4_req') on port 'BUS1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule bus request operation ('BUS1_load_11_req') on port 'BUS1' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule bus request operation ('BUS1_load_15_req') on port 'BUS1' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule bus request operation ('BUS1_load_17_req') on port 'BUS1' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 31, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.599 seconds; current allocated memory: 759.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 760.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 760.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 760.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_BUS1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_BUS1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_BUS1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_BUS1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_BUS1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_BUS1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_BUS1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_BUS1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_BUS1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_BUS1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_BUS1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_BUS1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_BUS1_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 763.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/BUS1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_conv2D' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_in', 'image_out' and 'weights' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.005 seconds; current allocated memory: 768.594 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 772.473 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 778.492 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_conv2D.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_conv2D.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 12.489 seconds; current allocated memory: 96.113 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 25.542 seconds; peak allocated memory: 778.625 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./axi4_conv2D/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_conv2D axi4_conv2D 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.041 seconds; current allocated memory: 682.203 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_conv2D/axi4_conv2D.cpp' ... 
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (axi4_conv2D/axi4_conv2D.cpp:8:34)
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (axi4_conv2D/axi4_conv2D.cpp:12:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.972 seconds; current allocated memory: 683.648 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base(int)' into 'ap_uint<14>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<14, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi21ELb1EEC2EDq21_i' into 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<21>::ap_int<32>(ap_int<32> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_uint<14>::ap_uint<46>(ap_int<46> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base(int)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_uint<14>::ap_uint<48>(ap_int<48> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>& ap_int_base<14, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::ap_concat_ref(ap_int_base<14, false>&, ap_int_base<14, false>&)' into 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1285:12)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> >::ap_concat_ref(ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >&, ap_int_base<14, false>&)' into 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:170:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' into 'ap_uint<8>::ap_uint<21>(ap_int<21> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:14:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:15:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::operator long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:38:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:38:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:38:25)
INFO: [HLS 214-131] Inlining function 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:33:26)
INFO: [HLS 214-131] Inlining function 'bool operator><21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:31:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:19:57)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:66)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>& ap_int_base<21, true>::operator+=<16, true>(ap_int_base<16, true> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:26:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:26:62)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:26:36)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:23:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:23:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:23:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:22:40)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:19:52)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:15:48)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:14:41)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 8 in loop 'VITIS_LOOP_14_1'(axi4_conv2D/axi4_conv2D.cpp:14:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (axi4_conv2D/axi4_conv2D.cpp:14:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.341 seconds; current allocated memory: 686.168 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 686.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 700.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 712.863 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (axi4_conv2D/axi4_conv2D.cpp:16) in function 'axi4_conv2D' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_15_2' (axi4_conv2D/axi4_conv2D.cpp:16) in function 'axi4_conv2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_3' (axi4_conv2D/axi4_conv2D.cpp:16) in function 'axi4_conv2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_x' (axi4_conv2D/axi4_conv2D.cpp:16) in function 'axi4_conv2D' completely with a factor of 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi4_conv2D/axi4_conv2D.cpp:16:21) to (axi4_conv2D/axi4_conv2D.cpp:15:26) in function 'axi4_conv2D'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'axi4_conv2D' (axi4_conv2D/axi4_conv2D.cpp:3:26)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 746.070 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (axi4_conv2D/axi4_conv2D.cpp:14:32) in function 'axi4_conv2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 751.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi4_conv2D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule bus request operation ('gmem_load_1_req') on port 'gmem' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule bus request operation ('gmem_load_2_req') on port 'gmem' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule bus request operation ('gmem_load_3_req') on port 'gmem' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule bus request operation ('gmem_load_4_req') on port 'gmem' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule bus request operation ('gmem_load_11_req') on port 'gmem' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule bus request operation ('gmem_load_15_req') on port 'gmem' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'): Unable to schedule bus request operation ('gmem_load_17_req') on port 'gmem' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 31, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 758.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 760.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 760.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 760.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 763.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_conv2D' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_in', 'image_out' and 'weights' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 768.395 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.593 seconds; current allocated memory: 772.410 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 778.254 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_conv2D.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_conv2D.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.994 seconds; current allocated memory: 96.641 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 25.938 seconds; peak allocated memory: 778.902 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./axi4_conv2D/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name axi4_conv2D axi4_conv2D 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.045 seconds; current allocated memory: 682.395 MB.
INFO: [HLS 200-10] Analyzing design file 'axi4_conv2D/axi4_conv2D.cpp' ... 
WARNING: [HLS 207-5557] Unsupported interface port data type in '#pragma HLS interface m_axi' (axi4_conv2D/axi4_conv2D.cpp:11:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.877 seconds; current allocated memory: 683.449 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base(int)' into 'ap_uint<14>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<14, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi21ELb1EEC2EDq21_i' into 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int<21>::ap_int<32>(ap_int<32> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi46ELb1EEC2EDq46_i' into 'ap_int_base<46, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<32, true>::mult operator*<14, false, 32, true>(ap_int_base<14, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_uint<14>::ap_uint<46>(ap_int<46> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi15ELb0EEC2EDq15_j' into 'ap_int_base<15, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base(int)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<15, false>(ap_int_base<15, false> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<32, true>::mult operator*<15, false, 32, true>(ap_int_base<15, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<47, true>(ap_int_base<47, true> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base(int)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi14ELb0EEC2EDq14_j' into 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_uint<14>::ap_uint<48>(ap_int<48> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base(int)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>& ap_int_base<14, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<14, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::ap_concat_ref(ap_int_base<14, false>&, ap_int_base<14, false>&)' into 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1285:12)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> >::ap_concat_ref(ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >&, ap_int_base<14, false>&)' into 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:170:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, true>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<21, true>(ap_int_base<21, true> const&)' into 'ap_uint<8>::ap_uint<21>(ap_int<21> const&)'
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi47ELb1EEC2EDq47_i' into 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<46, true>(ap_int_base<46, true> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base(int)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::ap_int_base<14, false>(ap_int_base<14, false> const&)' into 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:13:56)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:14:63)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::operator long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:37:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<46, true>::RType<14, false>::plus operator+<46, true, 14, false>(ap_int_base<46, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:37:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:37:25)
INFO: [HLS 214-131] Inlining function 'bool operator<<21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:32:26)
INFO: [HLS 214-131] Inlining function 'bool operator><21, true>(ap_int_base<21, true> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:30:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:18:57)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<28, ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >, 14, ap_int_base<14, false> > ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> >::operator,<14, false>(ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:66)
INFO: [HLS 214-131] Inlining function 'ap_concat_ref<14, ap_int_base<14, false>, 14, ap_int_base<14, false> > ap_int_base<14, false>::operator,<14, false>(ap_int_base<14, false> const&) const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator++(int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>& ap_int_base<21, true>::operator+=<16, true>(ap_int_base<16, true> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, false>::mult operator*<8, true, 8, false>(ap_int_base<8, true> const&, ap_int_base<8, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:62)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::operator unsigned long long() const' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:25:36)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:24:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<47, true>::RType<14, false>::plus operator+<47, true, 14, false>(ap_int_base<47, true> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:22:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, false>::RType<($_0)32, true>::mult operator*<15, false>(ap_int_base<15, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:22:45)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<14, false>::plus operator+<14, false, 14, false>(ap_int_base<14, false> const&, ap_int_base<14, false> const&)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:22:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, false>::RType<($_0)32, true>::mult operator*<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:21:40)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:18:52)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:14:48)
INFO: [HLS 214-131] Inlining function 'bool operator<<14, false>(ap_int_base<14, false> const&, int)' into 'axi4_conv2D(ap_uint<8>*, ap_uint<8>*, ap_int<8>*, ap_int<32>)' (axi4_conv2D/axi4_conv2D.cpp:13:41)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 8 in loop 'VITIS_LOOP_13_1'(axi4_conv2D/axi4_conv2D.cpp:13:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (axi4_conv2D/axi4_conv2D.cpp:13:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.172 seconds; current allocated memory: 686.320 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 686.328 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 701.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 713.266 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_2' (axi4_conv2D/axi4_conv2D.cpp:15) in function 'axi4_conv2D' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_14_2' (axi4_conv2D/axi4_conv2D.cpp:15) in function 'axi4_conv2D' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_18_3' (axi4_conv2D/axi4_conv2D.cpp:15) in function 'axi4_conv2D' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_x' (axi4_conv2D/axi4_conv2D.cpp:15) in function 'axi4_conv2D' completely with a factor of 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (axi4_conv2D/axi4_conv2D.cpp:15:21) to (axi4_conv2D/axi4_conv2D.cpp:14:26) in function 'axi4_conv2D'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'axi4_conv2D' (axi4_conv2D/axi4_conv2D.cpp:3:26)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 746.203 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_1' (axi4_conv2D/axi4_conv2D.cpp:13:32) in function 'axi4_conv2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 751.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi4_conv2D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus request operation ('gmem_load_1_req') on port 'gmem' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus request operation ('gmem_load_2_req') on port 'gmem' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus request operation ('gmem_load_3_req') on port 'gmem' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus request operation ('gmem_load_4_req') on port 'gmem' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus request operation ('gmem_load_11_req') on port 'gmem' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus request operation ('gmem_load_15_req') on port 'gmem' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' (loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'): Unable to schedule bus request operation ('gmem_load_17_req') on port 'gmem' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 31, loop 'VITIS_LOOP_13_1_VITIS_LOOP_14_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 758.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 759.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.305 seconds; current allocated memory: 760.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 760.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2' pipeline 'VITIS_LOOP_13_1_VITIS_LOOP_14_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 764.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi4_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/image_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi4_conv2D/bias' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi4_conv2D' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_in', 'image_out' and 'weights' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi4_conv2D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 769.277 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 773.199 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 778.930 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi4_conv2D.
INFO: [VLOG 209-307] Generating Verilog RTL for axi4_conv2D.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 12.802 seconds; current allocated memory: 96.934 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 25.844 seconds; peak allocated memory: 779.375 MB.
