#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Tue Nov 19 13:33:50 2024
# Process ID: 41176
# Current directory: c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex
# Command line: vivado.exe -notrace -source c:/Users/jaeho/junior_fall/hardware/proj2/project_2/project_2.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_ex.tcl
# Log file: c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/vivado.log
# Journal file: c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex\vivado.jou
# Running On        :MSI
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-11800H @ 2.30GHz
# CPU Frequency     :2304 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16866 MB
# Swap memory       :25769 MB
# Total Virtual     :42636 MB
# Available Virtual :16909 MB
#-----------------------------------------------------------
start_gui
source c:/Users/jaeho/junior_fall/hardware/proj2/project_2/project_2.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.7/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
create_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1563.727 ; gain = 433.660
INFO: [open_example_project] Setting board_part_repo_paths...
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'axi_quad_spi_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'axi_quad_spi_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'axi_quad_spi_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'axi_quad_spi_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: top_set.tcl
get_ipdefs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1591.027 ; gain = 6.062
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
create_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2004.668 ; gain = 413.641
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/qspi_data_1.coe' provided. It will be converted relative to IP Instance files '../../../../imports/qspi_data_1.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/qspi_addr_1.coe' provided. It will be converted relative to IP Instance files '../../../../imports/qspi_addr_1.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/qspi_mask_1.coe' provided. It will be converted relative to IP Instance files '../../../../imports/qspi_mask_1.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/qspi_ctrl_1.coe' provided. It will be converted relative to IP Instance files '../../../../imports/qspi_ctrl_1.coe'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_traffic_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_traffic_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_traffic_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_traffic_gen_1'...
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/qspi_data_2.coe' provided. It will be converted relative to IP Instance files '../../../../imports/qspi_data_2.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/qspi_addr_2.coe' provided. It will be converted relative to IP Instance files '../../../../imports/qspi_addr_2.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/qspi_mask_2.coe' provided. It will be converted relative to IP Instance files '../../../../imports/qspi_mask_2.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/qspi_ctrl_2.coe' provided. It will be converted relative to IP Instance files '../../../../imports/qspi_ctrl_2.coe'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_traffic_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_traffic_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_traffic_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_traffic_gen_2'...
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/qspi_data_3.coe' provided. It will be converted relative to IP Instance files '../../../../imports/qspi_data_3.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/qspi_addr_3.coe' provided. It will be converted relative to IP Instance files '../../../../imports/qspi_addr_3.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/qspi_mask_3.coe' provided. It will be converted relative to IP Instance files '../../../../imports/qspi_mask_3.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/qspi_ctrl_3.coe' provided. It will be converted relative to IP Instance files '../../../../imports/qspi_ctrl_3.coe'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_traffic_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_traffic_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_traffic_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_traffic_gen_3'...
INFO: [open_example_project] Rebuilding top IP...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Xilinx/Vivado/2024.1/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/axi_quad_spi_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xsim/mode_1_memory_3_sp.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/axi_quad_spi_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/modelsim/mode_1_memory_3_sp.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/axi_quad_spi_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/questa/mode_1_memory_3_sp.mem'
INFO: [exportsim-Tcl-5] Generating 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/axi_quad_spi_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/xcelium/mode_1_memory_3_sp.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/axi_quad_spi_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/vcs/mode_1_memory_3_sp.mem'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/riviera/axi_quad_spi_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_quad_spi_0/activehdl/axi_quad_spi_0.sh'
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Xilinx/Vivado/2024.1/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_3/xsim/axi_traffic_gen_3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_3/modelsim/axi_traffic_gen_3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_3/questa/axi_traffic_gen_3.sh'
INFO: [exportsim-Tcl-5] Generating 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_3/xcelium/axi_traffic_gen_3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_3/vcs/axi_traffic_gen_3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_3/riviera/axi_traffic_gen_3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_3/activehdl/axi_traffic_gen_3.sh'
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Xilinx/Vivado/2024.1/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_2/xsim/axi_traffic_gen_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_2/modelsim/axi_traffic_gen_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_2/questa/axi_traffic_gen_2.sh'
INFO: [exportsim-Tcl-5] Generating 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_2/xcelium/axi_traffic_gen_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_2/vcs/axi_traffic_gen_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_2/riviera/axi_traffic_gen_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_2/activehdl/axi_traffic_gen_2.sh'
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Xilinx/Vivado/2024.1/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xsim/axi_traffic_gen_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/modelsim/axi_traffic_gen_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/questa/axi_traffic_gen_1.sh'
INFO: [exportsim-Tcl-5] Generating 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/xcelium/axi_traffic_gen_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/vcs/axi_traffic_gen_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/riviera/axi_traffic_gen_1.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/axi_traffic_gen_1/activehdl/axi_traffic_gen_1.sh'
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Xilinx/Vivado/2024.1/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/clk_wiz_0/xsim/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/clk_wiz_0/modelsim/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/clk_wiz_0/questa/clk_wiz_0.sh'
INFO: [exportsim-Tcl-5] Generating 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/clk_wiz_0/xcelium/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/clk_wiz_0/vcs/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/clk_wiz_0/riviera/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.ip_user_files/sim_scripts/clk_wiz_0/activehdl/clk_wiz_0.sh'
export_ip_user_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2103.008 ; gain = 65.059
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'axi_quad_spi_0_exdes_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'axi_quad_spi_0_exdes_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/qspi_data_1.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/qspi_addr_1.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/qspi_mask_1.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/qspi_ctrl_1.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/default_prm.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_1_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/default_adr.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_1_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/default_mst.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_1_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_1_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_1_addr.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_1_data.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_1_ctrl.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_1_mask.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/qspi_data_2.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/qspi_addr_2.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/qspi_mask_2.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/qspi_ctrl_2.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/default_prm.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_2_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/default_adr.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_2_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/default_mst.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_2_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_2_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_2_addr.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_2_data.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_2_ctrl.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_2_mask.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/qspi_data_3.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/qspi_addr_3.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/qspi_mask_3.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/qspi_ctrl_3.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/default_prm.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_3_default_prmram.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/default_adr.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_3_default_addrram.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/default_mst.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_3_default_mstram.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/default_cmd.coe'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_3_default_cmdram.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_3_addr.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_3_data.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_3_ctrl.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/axi_traffic_gen_3_mask.mem'
INFO: [SIM-utils-43] Exported 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/init_data.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj axi_quad_spi_0_exdes_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.gen/sources_1/ip/axi_traffic_gen_3/sim/axi_traffic_gen_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_traffic_gen_3
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.gen/sources_1/ip/axi_traffic_gen_2/sim/axi_traffic_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_traffic_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.gen/sources_1/ip/axi_traffic_gen_1/sim/axi_traffic_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_traffic_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj axi_quad_spi_0_exdes_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.gen/sources_1/ip/axi_quad_spi_0/sim/axi_quad_spi_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_quad_spi_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/axi_quad_spi_0_exdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_quad_spi_0_exdes'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/memory_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_model'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/axi_quad_spi_0_exdes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_quad_spi_0_exdes_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.008 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L lib_pkg_v1_0_4 -L lib_cdc_v1_0_3 -L lib_srl_fifo_v1_0_4 -L fifo_generator_v13_2_10 -L lib_fifo_v1_0_19 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_5 -L axi_quad_spi_v3_2_31 -L blk_mem_gen_v8_4_8 -L lib_bmg_v1_0_17 -L axi_traffic_gen_v3_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_quad_spi_0_exdes_tb_behav xil_defaultlib.axi_quad_spi_0_exdes_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L lib_pkg_v1_0_4 -L lib_cdc_v1_0_3 -L lib_srl_fifo_v1_0_4 -L fifo_generator_v13_2_10 -L lib_fifo_v1_0_19 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_5 -L axi_quad_spi_v3_2_31 -L blk_mem_gen_v8_4_8 -L lib_bmg_v1_0_17 -L axi_traffic_gen_v3_0_18 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axi_quad_spi_0_exdes_tb_behav xil_defaultlib.axi_quad_spi_0_exdes_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [/wrk/ci/prod/2024.1.2/sw/continuous/775/packages/customer/vivado/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/axi_traffic_gen_v3_0_rfs.v:14018]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.env
Compiling package unisim.vcomponents
Compiling package xpm.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture imp of entity xil_defaultlib.memory_model [\memory_model(c_fifo_depth=16,c_...]
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7)(1,4)\]
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_asynch_r...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=1,c_mtb...]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=819...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=819...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=819...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=819...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_static_c...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_top(C_FA...
Compiling module xil_defaultlib.axi_traffic_gen_1
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=819...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=819...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=819...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=819...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_top(C_FA...
Compiling module xil_defaultlib.axi_traffic_gen_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=819...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=819...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=819...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=819...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_systemin...
Compiling module axi_traffic_gen_v3_0_18.axi_traffic_gen_v3_0_18_top(C_FA...
Compiling module xil_defaultlib.axi_traffic_gen_3
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=7,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=7,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=7,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=7,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR(init='1')\]
Compiling architecture imp of entity axi_quad_spi_v3_2_31.cross_clk_sync_fifo_1 [\cross_clk_sync_fifo_1(c_family=...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=1)\]
Compiling architecture imp of entity axi_quad_spi_v3_2_31.counter_f [\counter_f(c_num_bits=4)(1,8)\]
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling architecture implementation of entity lib_fifo_v1_0_19.async_fifo_fg [\async_fifo_fg(c_allow_2n_depth=...]
Compiling architecture imp of entity axi_quad_spi_v3_2_31.qspi_fifo_ifmodule [\qspi_fifo_ifmodule(c_num_transf...]
Compiling architecture imp of entity axi_quad_spi_v3_2_31.qspi_occupancy_reg [\qspi_occupancy_reg(c_occupancy_...]
Compiling architecture startupe2_v of entity unisim.STARTUPE2 [\STARTUPE2(1,5)\]
Compiling architecture imp of entity axi_quad_spi_v3_2_31.qspi_startup_block [\qspi_startup_block(c_sub_family...]
Compiling architecture fd_v of entity unisim.FD [\FD(init='1')\]
Compiling architecture imp of entity axi_quad_spi_v3_2_31.qspi_mode_0_module [\qspi_mode_0_module(c_sck_ratio=...]
Compiling architecture imp of entity axi_quad_spi_v3_2_31.qspi_status_slave_sel_reg [\qspi_status_slave_sel_reg(c_spi...]
Compiling architecture imp of entity axi_quad_spi_v3_2_31.reset_sync_module [reset_sync_module_default]
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling architecture imp of entity axi_quad_spi_v3_2_31.qspi_cntrl_reg [\qspi_cntrl_reg(c_s_axi_data_wid...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity axi_quad_spi_v3_2_31.soft_reset [\soft_reset(c_reset_width=16)\]
Compiling architecture implementation of entity interrupt_control_v3_1_5.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_quad_spi_v3_2_31.qspi_core_interface [\qspi_core_interface(c_family="z...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture imp of entity axi_quad_spi_v3_2_31.axi_quad_spi_top [\axi_quad_spi_top(c_family="zynq...]
Compiling architecture imp of entity axi_quad_spi_v3_2_31.axi_quad_spi [\axi_quad_spi(c_family="zynq",c_...]
Compiling architecture axi_quad_spi_0_arch of entity xil_defaultlib.axi_quad_spi_0 [axi_quad_spi_0_default]
Compiling architecture impl of entity xil_defaultlib.axi_quad_spi_0_exdes [axi_quad_spi_0_exdes_default]
Compiling architecture tb of entity xil_defaultlib.axi_quad_spi_0_exdes_tb
Built simulation snapshot axi_quad_spi_0_exdes_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2103.008 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/axi_quad_spi_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "axi_quad_spi_0_exdes_tb_behav -key {Behavioral:sim_1:Functional:axi_quad_spi_0_exdes_tb} -tclbatch {axi_quad_spi_0_exdes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source axi_quad_spi_0_exdes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: EXAMPLE DESIGN NOT SUPPORTED WHEN STARTUP = 1,Test Completed Successfully
Time: 0 ps  Iteration: 0  Process: /axi_quad_spi_0_exdes_tb/line__195  File: c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/axi_quad_spi_0_exdes_tb.vhd
$finish called at time : 0 fs : File "c:/Users/jaeho/junior_fall/hardware/proj2/axi_quad_spi_0_ex/imports/axi_quad_spi_0_exdes_tb.vhd" Line 199
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axi_quad_spi_0_exdes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 2129.605 ; gain = 26.598
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 13:43:08 2024...
