<module name="CORE_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PM_CORE_PWRSTCTRL" acronym="PM_CORE_PWRSTCTRL" offset="0x0" width="32" description="This register controls the CORE power state to reach upon a domain sleep transition">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_NRET_BANK_ONSTATE" width="2" begin="25" end="24" resetval="0x3" description="OCP_WP bank and DMM bank2 state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="MEM_ON" token="OCP_NRET_BANK_ONSTATE_3" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="IPU_UNICACHE_ONSTATE" width="2" begin="23" end="22" resetval="0x3" description="IPU UNICACHE bank state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="MEM_ON" token="IPU_UNICACHE_ONSTATE_3" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="IPU_L2RAM_ONSTATE" width="2" begin="21" end="20" resetval="0x3" description="IPU L2 bank state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="MEM_ON" token="IPU_L2RAM_ONSTATE_3" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="CORE_OCMRAM_ONSTATE" width="2" begin="19" end="18" resetval="0x3" description="OCMRAM bank state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="MEM_ON" token="CORE_OCMRAM_ONSTATE_3" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="CORE_OTHER_BANK_ONSTATE" width="2" begin="17" end="16" resetval="0x3" description="DMA/ICR bank and DMM bank1 state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="MEM_ON" token="CORE_OTHER_BANK_ONSTATE_3" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_NRET_BANK_RETSTATE" width="1" begin="12" end="12" resetval="0x0" description="OCP_WP bank and DMM bank2 state when domain is RETENTION." range="" rwaccess="R">
      <bitenum value="0" id="MEM_OFF" token="OCP_NRET_BANK_RETSTATE_0" description="Memory bank is off when the domain is in the RETENTION state."/>
    </bitfield>
    <bitfield id="IPU_UNICACHE_RETSTATE" width="1" begin="11" end="11" resetval="0x1" description="IPU UNICACHE bank state when domain is RETENTION." range="" rwaccess="RW">
      <bitenum value="0" id="MEM_OFF" token="IPU_UNICACHE_RETSTATE_0" description="Memory bank is off when the domain is in the RETENTION state."/>
      <bitenum value="1" id="MEM_RET" token="IPU_UNICACHE_RETSTATE_1" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="IPU_L2RAM_RETSTATE" width="1" begin="10" end="10" resetval="0x1" description="IPU L2 bank state when domain is RETENTION." range="" rwaccess="RW">
      <bitenum value="0" id="MEM_OFF" token="IPU_L2RAM_RETSTATE_0" description="Memory bank is off when the domain is in the RETENTION state."/>
      <bitenum value="1" id="MEM_RET" token="IPU_L2RAM_RETSTATE_1" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="CORE_OCMRAM_RETSTATE" width="1" begin="9" end="9" resetval="0x1" description="OCMRAM bank state when domain is RETENTION." range="" rwaccess="R">
      <bitenum value="1" id="MEM_RET" token="CORE_OCMRAM_RETSTATE_1" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="CORE_OTHER_BANK_RETSTATE" width="1" begin="8" end="8" resetval="0x1" description="DMA/ICR bank and DMM bank1 state when domain is RETENTION." range="" rwaccess="R">
      <bitenum value="1" id="MEM_RET" token="CORE_OTHER_BANK_RETSTATE_1" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOWPOWERSTATECHANGE" width="1" begin="4" end="4" resetval="0x0" description="Power state change request when domain has already performed a sleep transition. Allows going into deeper low power state without waking up the power domain." range="" rwaccess="RW">
      <bitenum value="0" id="DIS" token="LOWPOWERSTATECHANGE_0" description="Do not request a low power state change."/>
      <bitenum value="1" id="EN" token="LOWPOWERSTATECHANGE_1" description="Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICRETSTATE" width="1" begin="2" end="2" resetval="0x1" description="Logic state when power domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" id="LOGIC_OFF" token="LOGICRETSTATE_0" description="Only retention registers are retained and remaing logic is off when the domain is in RETENTION state."/>
      <bitenum value="1" id="LOGIC_RET" token="LOGICRETSTATE_1" description="Whole logic is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x3" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" id="RESERVED" token="POWERSTATE_0" description="Reserved"/>
      <bitenum value="1" id="RET" token="POWERSTATE_1" description="RETENTION state"/>
      <bitenum value="2" id="INACT" token="POWERSTATE_2" description="INACTIVE state"/>
      <bitenum value="3" id="ON" token="POWERSTATE_3" description="ON State"/>
    </bitfield>
  </register>
  <register id="PM_CORE_PWRSTST" acronym="PM_CORE_PWRSTST" offset="0x4" width="32" description="This register provides a status on the current CORE power domain state. [warm reset insensitive]">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="25" end="24" resetval="0x0" description="Last low power state entered. Set to 0x3 upon write of the same only. This register is intended for debug purpose only." range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="LASTPOWERSTATEENTERED_0" description="Power domain was previously OFF"/>
      <bitenum value="1" id="RET" token="LASTPOWERSTATEENTERED_1" description="Power domain was previously in RETENTION"/>
      <bitenum value="2" id="INACTIVE" token="LASTPOWERSTATEENTERED_2" description="Power domain was previously ON-INACTIVE"/>
      <bitenum value="3" id="ON" token="LASTPOWERSTATEENTERED_3" description="Power domain was previously ON-ACTIVE"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0x0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" id="NO" token="INTRANSITION_0" description="No on-going transition on power domain"/>
      <bitenum value="1" id="ONGOING" token="INTRANSITION_1" description="Power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="19" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OCP_NRET_BANK_STATEST" width="2" begin="13" end="12" resetval="0x3" description="OCP_WP bank and DMM bank2 state status" range="" rwaccess="R">
      <bitenum value="0" id="MEM_OFF" token="OCP_NRET_BANK_STATEST_0" description="Memory is OFF"/>
      <bitenum value="1" id="RESERVED1" token="OCP_NRET_BANK_STATEST_1" description="Reserved"/>
      <bitenum value="2" id="RESERVED" token="OCP_NRET_BANK_STATEST_2" description="Reserved"/>
      <bitenum value="3" id="MEM_ON" token="OCP_NRET_BANK_STATEST_3" description="Memory is ON"/>
    </bitfield>
    <bitfield id="IPU_UNICACHE_STATEST" width="2" begin="11" end="10" resetval="0x3" description="IPU UNICACHE bank state status" range="" rwaccess="R">
      <bitenum value="0" id="MEM_OFF" token="IPU_UNICACHE_STATEST_0" description="Memory is OFF"/>
      <bitenum value="1" id="MEM_RET" token="IPU_UNICACHE_STATEST_1" description="Memory is RETENTION"/>
      <bitenum value="2" id="RESERVED" token="IPU_UNICACHE_STATEST_2" description="Reserved"/>
      <bitenum value="3" id="MEM_ON" token="IPU_UNICACHE_STATEST_3" description="Memory is ON"/>
    </bitfield>
    <bitfield id="IPU_L2RAM_STATEST" width="2" begin="9" end="8" resetval="0x3" description="IPU L2 bank state status" range="" rwaccess="R">
      <bitenum value="0" id="MEM_OFF" token="IPU_L2RAM_STATEST_0" description="Memory is OFF"/>
      <bitenum value="1" id="MEM_RET" token="IPU_L2RAM_STATEST_1" description="Memory is RETENTION"/>
      <bitenum value="2" id="RESERVED" token="IPU_L2RAM_STATEST_2" description="Reserved"/>
      <bitenum value="3" id="MEM_ON" token="IPU_L2RAM_STATEST_3" description="Memory is ON"/>
    </bitfield>
    <bitfield id="CORE_OCMRAM_STATEST" width="2" begin="7" end="6" resetval="0x3" description="OCMRAM bank state status" range="" rwaccess="R">
      <bitenum value="0" id="MEM_OFF" token="CORE_OCMRAM_STATEST_0" description="Memory is OFF"/>
      <bitenum value="1" id="MEM_RET" token="CORE_OCMRAM_STATEST_1" description="Memory is RETENTION"/>
      <bitenum value="2" id="RESERVED" token="CORE_OCMRAM_STATEST_2" description="Reserved"/>
      <bitenum value="3" id="MEM_ON" token="CORE_OCMRAM_STATEST_3" description="Memory is ON"/>
    </bitfield>
    <bitfield id="CORE_OTHER_BANK_STATEST" width="2" begin="5" end="4" resetval="0x3" description="DMA/ICR bank and DMM bank1 state status" range="" rwaccess="R">
      <bitenum value="0" id="MEM_OFF" token="CORE_OTHER_BANK_STATEST_0" description="Memory is OFF"/>
      <bitenum value="1" id="MEM_RET" token="CORE_OTHER_BANK_STATEST_1" description="Memory is RETENTION"/>
      <bitenum value="2" id="RESERVED" token="CORE_OTHER_BANK_STATEST_2" description="Reserved"/>
      <bitenum value="3" id="MEM_ON" token="CORE_OTHER_BANK_STATEST_3" description="Memory is ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICSTATEST" width="1" begin="2" end="2" resetval="0x1" description="Logic state status" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="LOGICSTATEST_0" description="Logic in domain is OFF"/>
      <bitenum value="1" id="ON" token="LOGICSTATEST_1" description="Logic in domain is ON"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" id="RESERVED" token="POWERSTATEST_0" description="Reserved"/>
      <bitenum value="1" id="RET" token="POWERSTATEST_1" description="Power domain is in RETENTION"/>
      <bitenum value="2" id="INACTIVE" token="POWERSTATEST_2" description="Power domain is ON-INACTIVE"/>
      <bitenum value="3" id="ON" token="POWERSTATEST_3" description="Power domain is ON-ACTIVE"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_L3_MAIN_1_CONTEXT" acronym="RM_L3MAIN1_L3_MAIN_1_CONTEXT" offset="0x24" width="32" description="This register contains dedicated L3_MAIN_1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_GPMC_CONTEXT" acronym="RM_L3MAIN1_GPMC_CONTEXT" offset="0x2C" width="32" description="This register contains dedicated GPMC context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L3MAIN1_MMU_EDMA_CONTEXT" acronym="RM_L3MAIN1_MMU_EDMA_CONTEXT" offset="0x34" width="32" description="This register contains dedicated MMU context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L3MAIN1_MMU_PCIESS_CONTEXT" acronym="RM_L3MAIN1_MMU_PCIESS_CONTEXT" offset="0x4C" width="32" description="This register contains dedicated MMU context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L3MAIN1_OCMC_RAM1_WKDEP" acronym="PM_L3MAIN1_OCMC_RAM1_WKDEP" offset="0x50" width="32" description="This register controls wakeup dependency based on OCMC_RAM1 service requests.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_OCMC_RAM1_EVE4" width="1" begin="9" end="9" resetval="0x0" description="Wakeup dependency from OCMC_RAM1 module (SWakeup signal) towards EVE4 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM1_EVE4_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM1_EVE4_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM1_EVE3" width="1" begin="8" end="8" resetval="0x0" description="Wakeup dependency from OCMC_RAM1 module (SWakeup signal) towards EVE3 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM1_EVE3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM1_EVE3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM1_EVE2" width="1" begin="7" end="7" resetval="0x0" description="Wakeup dependency from OCMC_RAM1 module (SWakeup signal) towards EVE2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM1_EVE2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM1_EVE2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM1_EVE1" width="1" begin="6" end="6" resetval="0x0" description="Wakeup dependency from OCMC_RAM1 module (SWakeup signal) towards EVE1 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM1_EVE1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM1_EVE1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM1_DSP2" width="1" begin="5" end="5" resetval="0x0" description="Wakeup dependency from OCMC_RAM1 module (SWakeup signal) towards DSP2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM1_DSP2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM1_DSP2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM1_IPU1" width="1" begin="4" end="4" resetval="0x0" description="Wakeup dependency from OCMC_RAM1 module (SWakeup signal) towards IPU1 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM1_IPU1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM1_IPU1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_OCMC_RAM1_DSP1" width="1" begin="2" end="2" resetval="0x0" description="Wakeup dependency from OCMC_RAM1 module (SWakeup signal) towards DSP + L3MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM1_DSP1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM1_DSP1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM1_IPU2" width="1" begin="1" end="1" resetval="0x0" description="Wakeup dependency from OCMC_RAM1 module (SWakeup signal) towards IPU2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM1_IPU2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM1_IPU2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM1_MPU" width="1" begin="0" end="0" resetval="0x0" description="Wakeup dependency from OCMC_RAM1 module (SWakeup signal) towards MPU + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_OCMC_RAM1_CONTEXT" acronym="RM_L3MAIN1_OCMC_RAM1_CONTEXT" offset="0x54" width="32" description="This register contains dedicated OCMC_RAM1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CORE_OCMRAM" width="1" begin="8" end="8" resetval="0x1" description="Specify if memory-based context in CORE_OCMRAM memory bank has been lost due to a previous power transition or other reset source (not affected by a global warm reset)." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_CORE_OCMRAM_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_CORE_OCMRAM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L3MAIN1_OCMC_RAM2_WKDEP" acronym="PM_L3MAIN1_OCMC_RAM2_WKDEP" offset="0x58" width="32" description="This register controls wakeup dependency based on OCMC_RAM2 service requests.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_OCMC_RAM2_EVE4" width="1" begin="9" end="9" resetval="0x0" description="Wakeup dependency from OCMC_RAM2 module (SWakeup signal) towards EVE4 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM2_EVE4_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM2_EVE4_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM2_EVE3" width="1" begin="8" end="8" resetval="0x0" description="Wakeup dependency from OCMC_RAM2 module (SWakeup signal) towards EVE3 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM2_EVE3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM2_EVE3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM2_EVE2" width="1" begin="7" end="7" resetval="0x0" description="Wakeup dependency from OCMC_RAM2 module (SWakeup signal) towards EVE2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM2_EVE2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM2_EVE2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM2_EVE1" width="1" begin="6" end="6" resetval="0x0" description="Wakeup dependency from OCMC_RAM2 module (SWakeup signal) towards EVE1 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM2_EVE1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM2_EVE1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM2_DSP2" width="1" begin="5" end="5" resetval="0x0" description="Wakeup dependency from OCMC_RAM2 module (SWakeup signal) towards DSP2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM2_DSP2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM2_DSP2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM2_IPU1" width="1" begin="4" end="4" resetval="0x0" description="Wakeup dependency from OCMC_RAM2 module (SWakeup signal) towards IPU1 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM2_IPU1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM2_IPU1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_OCMC_RAM2_DSP1" width="1" begin="2" end="2" resetval="0x0" description="Wakeup dependency from OCMC_RAM2 module (SWakeup signal) towards DSP + L3MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM2_DSP1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM2_DSP1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM2_IPU2" width="1" begin="1" end="1" resetval="0x0" description="Wakeup dependency from OCMC_RAM2 module (SWakeup signal) towards IPU2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM2_IPU2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM2_IPU2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM2_MPU" width="1" begin="0" end="0" resetval="0x0" description="Wakeup dependency from OCMC_RAM2 module (SWakeup signal) towards MPU + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM2_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM2_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_OCMC_RAM2_CONTEXT" acronym="RM_L3MAIN1_OCMC_RAM2_CONTEXT" offset="0x5C" width="32" description="This register contains dedicated OCMC_RAM2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CORE_OCMRAM" width="1" begin="8" end="8" resetval="0x1" description="Specify if memory-based context in CORE_OCMRAM memory bank has been lost due to a previous power transition or other reset source (not affected by a global warm reset)." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_CORE_OCMRAM_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_CORE_OCMRAM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L3MAIN1_OCMC_RAM3_WKDEP" acronym="PM_L3MAIN1_OCMC_RAM3_WKDEP" offset="0x60" width="32" description="This register controls wakeup dependency based on OCMC_RAM3 service requests.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_OCMC_RAM3_EVE4" width="1" begin="9" end="9" resetval="0x0" description="Wakeup dependency from OCMC_RAM3 module (SWakeup signal) towards EVE4 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM3_EVE4_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM3_EVE4_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM3_EVE3" width="1" begin="8" end="8" resetval="0x0" description="Wakeup dependency from OCMC_RAM3 module (SWakeup signal) towards EVE3 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM3_EVE3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM3_EVE3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM3_EVE2" width="1" begin="7" end="7" resetval="0x0" description="Wakeup dependency from OCMC_RAM3 module (SWakeup signal) towards EVE2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM3_EVE2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM3_EVE2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM3_EVE1" width="1" begin="6" end="6" resetval="0x0" description="Wakeup dependency from OCMC_RAM3 module (SWakeup signal) towards EVE1 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM3_EVE1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM3_EVE1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM3_DSP2" width="1" begin="5" end="5" resetval="0x0" description="Wakeup dependency from OCMC_RAM3 module (SWakeup signal) towards DSP2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM3_DSP2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM3_DSP2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM3_IPU1" width="1" begin="4" end="4" resetval="0x0" description="Wakeup dependency from OCMC_RAM3 module (SWakeup signal) towards IPU1 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM3_IPU1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM3_IPU1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_OCMC_RAM3_DSP1" width="1" begin="2" end="2" resetval="0x0" description="Wakeup dependency from OCMC_RAM3 module (SWakeup signal) towards DSP + L3MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM3_DSP1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM3_DSP1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM3_IPU2" width="1" begin="1" end="1" resetval="0x0" description="Wakeup dependency from OCMC_RAM3 module (SWakeup signal) towards IPU2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM3_IPU2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM3_IPU2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_OCMC_RAM3_MPU" width="1" begin="0" end="0" resetval="0x0" description="Wakeup dependency from OCMC_RAM3 module (SWakeup signal) towards MPU + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_OCMC_RAM3_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_OCMC_RAM3_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_OCMC_RAM3_CONTEXT" acronym="RM_L3MAIN1_OCMC_RAM3_CONTEXT" offset="0x64" width="32" description="This register contains dedicated OCMC_RAM3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CORE_OCMRAM" width="1" begin="8" end="8" resetval="0x1" description="Specify if memory-based context in CORE_OCMRAM memory bank has been lost due to a previous power transition or other reset source (not affected by a global warm reset)." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_CORE_OCMRAM_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_CORE_OCMRAM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_OCMC_ROM_CONTEXT" acronym="RM_L3MAIN1_OCMC_ROM_CONTEXT" offset="0x6C" width="32" description="This register contains dedicated OCMC_ROM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CORE_OCMROM" width="1" begin="8" end="8" resetval="0x1" description="Specify if memory-based context in CORE_OCMROM memory bank has been lost due to a previous power transition or other reset source (not affected by a global warm reset)." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_CORE_OCMROM_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_CORE_OCMROM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="PM_L3MAIN1_TPCC_WKDEP" acronym="PM_L3MAIN1_TPCC_WKDEP" offset="0x70" width="32" description="This register controls wakeup dependency based on TPCC service requests.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_TPCC_EVE4" width="1" begin="9" end="9" resetval="0x0" description="Wakeup dependency from TPCC module (SWakeup signal) towards EVE4 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPCC_EVE4_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPCC_EVE4_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPCC_EVE3" width="1" begin="8" end="8" resetval="0x0" description="Wakeup dependency from TPCC module (SWakeup signal) towards EVE3 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPCC_EVE3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPCC_EVE3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPCC_EVE2" width="1" begin="7" end="7" resetval="0x0" description="Wakeup dependency from TPCC module (SWakeup signal) towards EVE2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPCC_EVE2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPCC_EVE2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPCC_EVE1" width="1" begin="6" end="6" resetval="0x0" description="Wakeup dependency from TPCC module (SWakeup signal) towards EVE1 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPCC_EVE1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPCC_EVE1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPCC_DSP2" width="1" begin="5" end="5" resetval="0x0" description="Wakeup dependency from TPCC module (SWakeup signal) towards DSP2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPCC_DSP2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPCC_DSP2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPCC_IPU1" width="1" begin="4" end="4" resetval="0x0" description="Wakeup dependency from TPCC module (SWakeup signal) towards IPU1 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPCC_IPU1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPCC_IPU1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_TPCC_DSP1" width="1" begin="2" end="2" resetval="0x0" description="Wakeup dependency from TPCC module (SWakeup signal) towards DSP + L3MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPCC_DSP1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPCC_DSP1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPCC_IPU2" width="1" begin="1" end="1" resetval="0x0" description="Wakeup dependency from TPCC module (SWakeup signal) towards IPU2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPCC_IPU2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPCC_IPU2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPCC_MPU" width="1" begin="0" end="0" resetval="0x0" description="Wakeup dependency from TPCC module (SWakeup signal) towards MPU + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPCC_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPCC_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_TPCC_CONTEXT" acronym="RM_L3MAIN1_TPCC_CONTEXT" offset="0x74" width="32" description="This register contains dedicated TPCC context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_TPCC_BANK" width="1" begin="8" end="8" resetval="0x1" description="Specify if memory-based context in TPCC_MEM memory bank has been lost due to a previous power transition or other reset source (not affected by a global warm reset)." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_TPCC_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_TPCC_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L3MAIN1_TPTC1_WKDEP" acronym="PM_L3MAIN1_TPTC1_WKDEP" offset="0x78" width="32" description="This register controls wakeup dependency based on TPTC service requests.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_TPTC1_EVE4" width="1" begin="9" end="9" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards EVE4 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC1_EVE4_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC1_EVE4_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPTC1_EVE3" width="1" begin="8" end="8" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards EVE3 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC1_EVE3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC1_EVE3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPTC1_EVE2" width="1" begin="7" end="7" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards EVE2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC1_EVE2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC1_EVE2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPTC1_EVE1" width="1" begin="6" end="6" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards EVE1 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC1_EVE1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC1_EVE1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPTC1_DSP2" width="1" begin="5" end="5" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards DSP2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC1_DSP2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC1_DSP2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPTC1_IPU1" width="1" begin="4" end="4" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards IPU1 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC1_IPU1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC1_IPU1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_TPTC1_DSP1" width="1" begin="2" end="2" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards DSP + L3MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC1_DSP1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC1_DSP1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPTC1_IPU2" width="1" begin="1" end="1" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards IPU2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC1_IPU2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC1_IPU2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPTC1_MPU" width="1" begin="0" end="0" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards MPU + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC1_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC1_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_TPTC1_CONTEXT" acronym="RM_L3MAIN1_TPTC1_CONTEXT" offset="0x7C" width="32" description="This register contains dedicated TPTC1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_TPTC_BANK" width="1" begin="8" end="8" resetval="0x1" description="Specify if memory-based context in TPTC_MEM memory bank has been lost due to a previous power transition or other reset source (not affected by a global warm reset)." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_TPTC_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_TPTC_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PM_L3MAIN1_TPTC2_WKDEP" acronym="PM_L3MAIN1_TPTC2_WKDEP" offset="0x80" width="32" description="This register controls wakeup dependency based on TPTC service requests.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_TPTC2_EVE4" width="1" begin="9" end="9" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards EVE4 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC2_EVE4_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC2_EVE4_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPTC2_EVE3" width="1" begin="8" end="8" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards EVE3 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC2_EVE3_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC2_EVE3_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPTC2_EVE2" width="1" begin="7" end="7" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards EVE2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC2_EVE2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC2_EVE2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPTC2_EVE1" width="1" begin="6" end="6" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards EVE1 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC2_EVE1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC2_EVE1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPTC2_DSP2" width="1" begin="5" end="5" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards DSP2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC2_DSP2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC2_DSP2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPTC2_IPU1" width="1" begin="4" end="4" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards IPU1 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC2_IPU1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC2_IPU1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPDEP_TPTC2_DSP1" width="1" begin="2" end="2" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards DSP + L3MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC2_DSP1_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC2_DSP1_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPTC2_IPU2" width="1" begin="1" end="1" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards IPU2 + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC2_IPU2_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC2_IPU2_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="WKUPDEP_TPTC2_MPU" width="1" begin="0" end="0" resetval="0x0" description="Wakeup dependency from TPTC module (SWakeup signal) towards MPU + L3_MAIN1 + L4PER1 + L4PER2 + L4PER3 domains" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPDEP_TPTC2_MPU_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPDEP_TPTC2_MPU_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_TPTC2_CONTEXT" acronym="RM_L3MAIN1_TPTC2_CONTEXT" offset="0x84" width="32" description="This register contains dedicated TPTC2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_TPTC_BANK" width="1" begin="8" end="8" resetval="0x1" description="Specify if memory-based context in TPTC_MEM memory bank has been lost due to a previous power transition or other reset source (not affected by a global warm reset)." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_TPTC_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_TPTC_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L3MAIN1_VCP1_CONTEXT" acronym="RM_L3MAIN1_VCP1_CONTEXT" offset="0x8C" width="32" description="This register contains dedicated VCP1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_VCP_BANK" width="1" begin="8" end="8" resetval="0x1" description="Specify if memory-based context in VCP memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_VCP_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_VCP_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_VCP2_CONTEXT" acronym="RM_L3MAIN1_VCP2_CONTEXT" offset="0x94" width="32" description="This register contains dedicated VCP2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_VCP_BANK" width="1" begin="8" end="8" resetval="0x1" description="Specify if memory-based context in VCP memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_VCP_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_VCP_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_SPARE_CME_CONTEXT" acronym="RM_L3MAIN1_SPARE_CME_CONTEXT" offset="0x9C" width="32" description="This register contains dedicated SPARE_CME context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_SPARE_HDMI_CONTEXT" acronym="RM_L3MAIN1_SPARE_HDMI_CONTEXT" offset="0xA4" width="32" description="This register contains dedicated SPARE_HDMI context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_SPARE_ICM_CONTEXT" acronym="RM_L3MAIN1_SPARE_ICM_CONTEXT" offset="0xAC" width="32" description="This register contains dedicated SPARE_ICM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_SPARE_IVA2_CONTEXT" acronym="RM_L3MAIN1_SPARE_IVA2_CONTEXT" offset="0xB4" width="32" description="This register contains dedicated SPARE_IVA2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_SPARE_SATA2_CONTEXT" acronym="RM_L3MAIN1_SPARE_SATA2_CONTEXT" offset="0xBC" width="32" description="This register contains dedicated SPARE_SATA2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_SPARE_UNKNOWN4_CONTEXT" acronym="RM_L3MAIN1_SPARE_UNKNOWN4_CONTEXT" offset="0xC4" width="32" description="This register contains dedicated SPARE_UNKNOWN4 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_SPARE_UNKNOWN5_CONTEXT" acronym="RM_L3MAIN1_SPARE_UNKNOWN5_CONTEXT" offset="0xCC" width="32" description="This register contains dedicated SPARE_UNKNOWN5 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_SPARE_UNKNOWN6_CONTEXT" acronym="RM_L3MAIN1_SPARE_UNKNOWN6_CONTEXT" offset="0xD4" width="32" description="This register contains dedicated SPARE_UNKNOWN6 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_SPARE_VIDEOPLL1_CONTEXT" acronym="RM_L3MAIN1_SPARE_VIDEOPLL1_CONTEXT" offset="0xDC" width="32" description="This register contains dedicated SPARE_VIDEOPLL1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_SPARE_VIDEOPLL2_CONTEXT" acronym="RM_L3MAIN1_SPARE_VIDEOPLL2_CONTEXT" offset="0xF4" width="32" description="This register contains dedicated SPARE_VIDEOPLL2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3MAIN1_SPARE_VIDEOPLL3_CONTEXT" acronym="RM_L3MAIN1_SPARE_VIDEOPLL3_CONTEXT" offset="0xFC" width="32" description="This register contains dedicated SPARE_VIDEOPLL3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_IPU2_RSTCTRL" acronym="RM_IPU2_RSTCTRL" offset="0x210" width="32" description="This register controls the release of the IPU2 sub-system resets.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RST_IPU" width="1" begin="2" end="2" resetval="0x1" description="IPU system reset control." range="" rwaccess="RW">
      <bitenum value="0" id="CLEAR" token="RST_IPU_0" description="Reset is cleared for IPU CACHE and MMU"/>
      <bitenum value="1" id="ASSERT" token="RST_IPU_1" description="Reset is asserted for the IPU CACHE and MMU"/>
    </bitfield>
    <bitfield id="RST_CPU1" width="1" begin="1" end="1" resetval="0x1" description="IPU Cortex M4 CPU1 reset control" range="" rwaccess="RW">
      <bitenum value="0" id="CLEAR" token="RST_CPU1_0" description="Reset is cleared for the IPU Cortex M4 CPU1"/>
      <bitenum value="1" id="ASSERT" token="RST_CPU1_1" description="Reset is asserted for the IPU Cortex M4 CPU1"/>
    </bitfield>
    <bitfield id="RST_CPU0" width="1" begin="0" end="0" resetval="0x1" description="IPU Cortex M4 CPU0 reset control." range="" rwaccess="RW">
      <bitenum value="0" id="CLEAR" token="RST_CPU0_0" description="Reset is cleared for the IPU Cortex M4 CPU0"/>
      <bitenum value="1" id="ASSERT" token="RST_CPU0_1" description="Reset is asserted for the IPU Cortex M4 CPU0"/>
    </bitfield>
  </register>
  <register id="RM_IPU2_RSTST" acronym="RM_IPU2_RSTST" offset="0x214" width="32" description="This register logs the different reset sources of the IPU2 SS. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RST_ICECRUSHER_CPU1" width="1" begin="6" end="6" resetval="0x0" description="Cortex M4 CPU1 has been reset due to IPU ICECRUSHER1 reset source" range="" rwaccess="RW">
      <bitenum value="0" id="RESET_NO" token="RST_ICECRUSHER_CPU1_0" description="No icecrusher reset"/>
      <bitenum value="1" id="RESET_YES" token="RST_ICECRUSHER_CPU1_1" description="CPU1 has been reset upon icecrusher reset"/>
    </bitfield>
    <bitfield id="RST_ICECRUSHER_CPU0" width="1" begin="5" end="5" resetval="0x0" description="Cortex M4 CPU0 has been reset due to IPU ICECRUSHER0 reset source" range="" rwaccess="RW">
      <bitenum value="0" id="RESET_NO" token="RST_ICECRUSHER_CPU0_0" description="No icecrusher reset"/>
      <bitenum value="1" id="RESET_YES" token="RST_ICECRUSHER_CPU0_1" description="CPU0 has been reset upon icecrusher reset"/>
    </bitfield>
    <bitfield id="RST_EMULATION_CPU1" width="1" begin="4" end="4" resetval="0x0" description="Cortex M4 CPU1 has been reset due to emulation reset source e.g. assert reset command initiated by the icepick module" range="" rwaccess="RW">
      <bitenum value="0" id="RESET_NO" token="RST_EMULATION_CPU1_0" description="No emulation reset"/>
      <bitenum value="1" id="RESET_YES" token="RST_EMULATION_CPU1_1" description="CPU1 has been reset upon emulation reset"/>
    </bitfield>
    <bitfield id="RST_EMULATION_CPU0" width="1" begin="3" end="3" resetval="0x0" description="Cortex M4 CPU0 has been reset due to emulation reset source e.g. assert reset command initiated by the icepick module" range="" rwaccess="RW">
      <bitenum value="0" id="RESET_NO" token="RST_EMULATION_CPU0_0" description="No emulation reset"/>
      <bitenum value="1" id="RESET_YES" token="RST_EMULATION_CPU0_1" description="CPU0 has been reset upon emulation reset"/>
    </bitfield>
    <bitfield id="RST_IPU" width="1" begin="2" end="2" resetval="0x0" description="IPU system SW reset status" range="" rwaccess="RW">
      <bitenum value="0" id="RESET_NO" token="RST_IPU_0" description="No SW reset occurred"/>
      <bitenum value="1" id="RESET_YES" token="RST_IPU_1" description="IPU MMU and CACHE interface has been reset upon SW reset"/>
    </bitfield>
    <bitfield id="RST_CPU1" width="1" begin="1" end="1" resetval="0x0" description="IPU Cortex-M4 CPU1 SW reset status" range="" rwaccess="RW">
      <bitenum value="0" id="RESET_NO" token="RST_CPU1_0" description="No SW reset occurred"/>
      <bitenum value="1" id="RESET_YES" token="RST_CPU1_1" description="Cortex M4 CPU1 has been reset upon SW reset"/>
    </bitfield>
    <bitfield id="RST_CPU0" width="1" begin="0" end="0" resetval="0x0" description="IPU Cortex-M4 CPU0 SW reset status" range="" rwaccess="RW">
      <bitenum value="0" id="RESET_NO" token="RST_CPU0_0" description="No SW reset occurred"/>
      <bitenum value="1" id="RESET_YES" token="RST_CPU0_1" description="Cortex M4 CPU0 has been reset upon SW reset"/>
    </bitfield>
  </register>
  <register id="RM_IPU2_IPU2_CONTEXT" acronym="RM_IPU2_IPU2_CONTEXT" offset="0x224" width="32" description="This register contains dedicated IPU2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_IPU_L2RAM" width="1" begin="9" end="9" resetval="0x1" description="Specify if memory-based context in IPU_L2RAM memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_IPU_L2RAM_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_IPU_L2RAM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTMEM_IPU_UNICACHE" width="1" begin="8" end="8" resetval="0x1" description="Specify if memory-based context in IPU_UNICACHE memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_IPU_UNICACHE_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_IPU_UNICACHE_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of IPU_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of IPU_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_DMA_DMA_SYSTEM_CONTEXT" acronym="RM_DMA_DMA_SYSTEM_CONTEXT" offset="0x324" width="32" description="This register contains dedicated SDMA context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CORE_OTHER_BANK" width="1" begin="8" end="8" resetval="0x1" description="Specify if memory-based context in CORE_OTHER_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_CORE_OTHER_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_CORE_OTHER_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of DMA_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_EMIF_DMM_CONTEXT" acronym="RM_EMIF_DMM_CONTEXT" offset="0x424" width="32" description="This register contains dedicated DMM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_EMIF_EMIF_OCP_FW_CONTEXT" acronym="RM_EMIF_EMIF_OCP_FW_CONTEXT" offset="0x42C" width="32" description="This register contains dedicated EMIF_OCP_FW context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_EMIF_EMIF1_CONTEXT" acronym="RM_EMIF_EMIF1_CONTEXT" offset="0x434" width="32" description="This register contains dedicated EMIF_1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_EMIF_EMIF2_CONTEXT" acronym="RM_EMIF_EMIF2_CONTEXT" offset="0x43C" width="32" description="This register contains dedicated EMIF_2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_EMIF_EMIF_DLL_CONTEXT" acronym="RM_EMIF_EMIF_DLL_CONTEXT" offset="0x444" width="32" description="This register contains dedicated DLL context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of DLL_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_ATL_ATL_CONTEXT" acronym="RM_ATL_ATL_CONTEXT" offset="0x524" width="32" description="This register contains dedicated ATL context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_ATL_BANK" width="1" begin="8" end="8" resetval="0x1" description="Specify if memory-based context in ATL_MEM memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_ATL_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_ATL_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4CFG_L4_CFG_CONTEXT" acronym="RM_L4CFG_L4_CFG_CONTEXT" offset="0x624" width="32" description="This register contains dedicated L4_CFG context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4CFG_SPINLOCK_CONTEXT" acronym="RM_L4CFG_SPINLOCK_CONTEXT" offset="0x62C" width="32" description="This register contains dedicated HW_SEM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_MAILBOX1_CONTEXT" acronym="RM_L4CFG_MAILBOX1_CONTEXT" offset="0x634" width="32" description="This register contains dedicated MAILBOX1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_SAR_ROM_CONTEXT" acronym="RM_L4CFG_SAR_ROM_CONTEXT" offset="0x63C" width="32" description="This register contains dedicated SAR_ROM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4CFG_OCP2SCP2_CONTEXT" acronym="RM_L4CFG_OCP2SCP2_CONTEXT" offset="0x644" width="32" description="This register contains dedicated OCP2SCP2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4CFG_MAILBOX2_CONTEXT" acronym="RM_L4CFG_MAILBOX2_CONTEXT" offset="0x64C" width="32" description="This register contains dedicated MAILBOX2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_MAILBOX3_CONTEXT" acronym="RM_L4CFG_MAILBOX3_CONTEXT" offset="0x654" width="32" description="This register contains dedicated MAILBOX3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_MAILBOX4_CONTEXT" acronym="RM_L4CFG_MAILBOX4_CONTEXT" offset="0x65C" width="32" description="This register contains dedicated MAILBOX4 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_MAILBOX5_CONTEXT" acronym="RM_L4CFG_MAILBOX5_CONTEXT" offset="0x664" width="32" description="This register contains dedicated MAILBOX5 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_MAILBOX6_CONTEXT" acronym="RM_L4CFG_MAILBOX6_CONTEXT" offset="0x66C" width="32" description="This register contains dedicated MAILBOX6 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_MAILBOX7_CONTEXT" acronym="RM_L4CFG_MAILBOX7_CONTEXT" offset="0x674" width="32" description="This register contains dedicated MAILBOX7 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_MAILBOX8_CONTEXT" acronym="RM_L4CFG_MAILBOX8_CONTEXT" offset="0x67C" width="32" description="This register contains dedicated MAILBOX8 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_MAILBOX9_CONTEXT" acronym="RM_L4CFG_MAILBOX9_CONTEXT" offset="0x684" width="32" description="This register contains dedicated MAILBOX9 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_MAILBOX10_CONTEXT" acronym="RM_L4CFG_MAILBOX10_CONTEXT" offset="0x68C" width="32" description="This register contains dedicated MAILBOX10 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_MAILBOX11_CONTEXT" acronym="RM_L4CFG_MAILBOX11_CONTEXT" offset="0x694" width="32" description="This register contains dedicated MAILBOX11 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_MAILBOX12_CONTEXT" acronym="RM_L4CFG_MAILBOX12_CONTEXT" offset="0x69C" width="32" description="This register contains dedicated MAILBOX12 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_MAILBOX13_CONTEXT" acronym="RM_L4CFG_MAILBOX13_CONTEXT" offset="0x6A4" width="32" description="This register contains dedicated MAILBOX13 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_SPARE_SMARTREFLEX_RTC_CONTEXT" acronym="RM_L4CFG_SPARE_SMARTREFLEX_RTC_CONTEXT" offset="0x6AC" width="32" description="This register contains dedicated SPARE_SMARTREFLEX_RTC context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4CFG_SPARE_SMARTREFLEX_SDRAM_CONTEXT" acronym="RM_L4CFG_SPARE_SMARTREFLEX_SDRAM_CONTEXT" offset="0x6B4" width="32" description="This register contains dedicated SPARE_SMARTREFLEX_SDRAM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4CFG_SPARE_SMARTREFLEX_WKUP_CONTEXT" acronym="RM_L4CFG_SPARE_SMARTREFLEX_WKUP_CONTEXT" offset="0x6BC" width="32" description="This register contains dedicated SPARE_SMARTREFLEX_WKUP context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4CFG_IO_DELAY_BLOCK_CONTEXT" acronym="RM_L4CFG_IO_DELAY_BLOCK_CONTEXT" offset="0x6C4" width="32" description="This register contains dedicated IO_DELAY_BLOCK context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3INSTR_L3_MAIN_2_CONTEXT" acronym="RM_L3INSTR_L3_MAIN_2_CONTEXT" offset="0x724" width="32" description="This register contains dedicated L3_3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3INSTR_L3_INSTR_CONTEXT" acronym="RM_L3INSTR_L3_INSTR_CONTEXT" offset="0x72C" width="32" description="This register contains dedicated L3_INSTR context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3INSTR_OCP_WP_NOC_CONTEXT" acronym="RM_L3INSTR_OCP_WP_NOC_CONTEXT" offset="0x744" width="32" description="This register contains dedicated OCP_WP1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CORE_NRET_BANK" width="1" begin="8" end="8" resetval="0x1" description="Specify if memory-based context in CORE_NRET_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTMEM_CORE_NRET_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTMEM_CORE_NRET_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="0x1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="0x1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW">
      <bitenum value="0" id="MAINTAINED" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="LOST" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
</module>
