[general]
# Name of the folder which will contain output csv files
run_name = dummy

[architecture_presets]

ArrayHeight : 4  
ArrayWidth :  4 

IfmapSramSzkB:   1
FilterSramSzkB:  1
OfmapSramSzkB:   1

# Dataflow can be either one of ws/os/is
Dataflow : ws

# The below numbers represent the address offsets in DRAM
IfmapOffset:    0 
FilterOffset:   100
OfmapOffset:    200

MemoryBanks:   1

# The number of addresses that get fetched from DRAM to SRAM in one cycle
Bandwidth : 50

[sparsity]
# true or false
SparsitySupport : false
# csr, csc or ellpack_block
SparseRep : ellpack_block
# NonZeroElems is N in N:M
NonZeroElems : 1
# BlockSize is M in N:M
BlockSize : 4
# optimization in mapping is set to true or false
OptimizedMapping : false

[run_presets]
# CALC = no memory stalls, USER = memory stalls considered
InterfaceBandwidth: USER 