// Seed: 778608808
module module_0;
  wor id_2, id_3;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri1 id_0
);
  initial $display(-1'b0 == -1 - {id_0, id_0}, id_0 ^ -1);
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  id_2(
      -1, 1
  );
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
endmodule
