0.7
2020.2
Nov  8 2024
22:36:57
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/AESL_autofifo_matrixAStrm.v,1761985863,systemVerilog,,,,AESL_autofifo_matrixAStrm,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/AESL_autofifo_matrixLStrm.v,1761985863,systemVerilog,,,,AESL_autofifo_matrixLStrm,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/csv_file_dump.svh,1761985863,verilog,,,,,,,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/dataflow_monitor.sv,1761985863,systemVerilog,D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/nodf_module_interface.svh;D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/seq_loop_interface.svh;D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/upc_loop_interface.svh,,D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/dump_file_agent.svh;D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/csv_file_dump.svh;D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/sample_agent.svh;D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/loop_sample_agent.svh;D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/sample_manager.svh;D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/nodf_module_interface.svh;D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/nodf_module_monitor.svh;D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/seq_loop_interface.svh;D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/seq_loop_monitor.svh;D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/upc_loop_interface.svh;D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/dump_file_agent.svh,1761985863,verilog,,,,,,,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/fifo_para.vh,1761985863,verilog,,,,,,,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/ip/xil_defaultlib/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.v,1761985874,systemVerilog,,,,kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0.autotb.v,1761985863,systemVerilog,,,D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/fifo_para.vh,apatb_kernel_cholesky_0_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0.v,1761985799,systemVerilog,,,,kernel_cholesky_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_A_re_RAM_AUTO_1R1W.v,1761985799,systemVerilog,,,,kernel_cholesky_0_A_re_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_L_re_RAM_AUTO_1R1W.v,1761985799,systemVerilog,,,,kernel_cholesky_0_L_re_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1.v,1761985795,systemVerilog,,,,kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.v,1761985795,systemVerilog,,,,kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v,1761985795,systemVerilog,,,,kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_ctlz_17_17_1_1.v,1761985795,systemVerilog,,,,kernel_cholesky_0_ctlz_17_17_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_ctlz_34_34_1_1.v,1761985795,systemVerilog,,,,kernel_cholesky_0_ctlz_34_34_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1.v,1761985795,systemVerilog,,,,kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_flow_control_loop_pipe_sequential_init.v,1761985799,systemVerilog,,,,kernel_cholesky_0_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.v,1761985794,systemVerilog,,,,kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.v,1761985798,systemVerilog,,,,kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_mul_16s_16s_32_2_1.v,1761985795,systemVerilog,,,,kernel_cholesky_0_mul_16s_16s_32_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_mul_2s_2s_2_1_1.v,1761985795,systemVerilog,,,,kernel_cholesky_0_mul_2s_2s_2_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_mul_2s_2s_3_1_1.v,1761985795,systemVerilog,,,,kernel_cholesky_0_mul_2s_2s_3_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_mul_34s_33s_67_3_1.v,1761985795,systemVerilog,,,,kernel_cholesky_0_mul_34s_33s_67_3_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v,1761985795,systemVerilog,,,,kernel_cholesky_0_sdiv_34ns_19s_34_38_1;kernel_cholesky_0_sdiv_34ns_19s_34_38_1_divider,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_sparsemux_7_2_16_1_1.v,1761985795,systemVerilog,,,,kernel_cholesky_0_sparsemux_7_2_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_sparsemux_7_2_17_1_1.v,1761985795,systemVerilog,,,,kernel_cholesky_0_sparsemux_7_2_17_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_sparsemux_7_2_1_1_1.v,1761985795,systemVerilog,,,,kernel_cholesky_0_sparsemux_7_2_1_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/kernel_cholesky_0_sparsemux_7_2_34_1_1.v,1761985795,systemVerilog,,,,kernel_cholesky_0_sparsemux_7_2_34_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/loop_sample_agent.svh,1761985863,verilog,,,,,,,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/nodf_module_interface.svh,1761985863,verilog,,,,nodf_module_intf,,,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/nodf_module_monitor.svh,1761985863,verilog,,,,,,,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/sample_agent.svh,1761985863,verilog,,,,,,,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/sample_manager.svh,1761985863,verilog,,,,,,,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/seq_loop_interface.svh,1761985863,verilog,,,,seq_loop_intf,,,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/seq_loop_monitor.svh,1761985863,verilog,,,,,,,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/upc_loop_interface.svh,1761985863,verilog,,,,upc_loop_intf,,,,,,,,
D:/Xillinx_Project/PROJECT/cholesky_test/kernel_cholesky_0/hls/sim/verilog/upc_loop_monitor.svh,1761985863,verilog,,,,,,,,,,,,
