{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 22:29:15 2013 " "Info: Processing started: Tue Aug 27 22:29:15 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Contador -c Contador --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Contador -c Contador --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "contador.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/contador.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "flip_flop_D:Contador_5\|q_not " "Info: Detected ripple clock \"flip_flop_D:Contador_5\|q_not\" as buffer" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "flip_flop_D:Contador_5\|q_not" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "flip_flop_D:Contador_4\|q_not " "Info: Detected ripple clock \"flip_flop_D:Contador_4\|q_not\" as buffer" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "flip_flop_D:Contador_4\|q_not" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "flip_flop_D:Contador_3\|q_not " "Info: Detected ripple clock \"flip_flop_D:Contador_3\|q_not\" as buffer" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "flip_flop_D:Contador_3\|q_not" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "flip_flop_D:Contador_2\|q_not " "Info: Detected ripple clock \"flip_flop_D:Contador_2\|q_not\" as buffer" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "flip_flop_D:Contador_2\|q_not" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "flip_flop_D:Contador_1\|q_not " "Info: Detected ripple clock \"flip_flop_D:Contador_1\|q_not\" as buffer" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "flip_flop_D:Contador_1\|q_not" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register flip_flop_D:Contador_4\|q_not flip_flop_D:Contador_4\|q 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"flip_flop_D:Contador_4\|q_not\" and destination register \"flip_flop_D:Contador_4\|q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.530 ns + Longest register register " "Info: + Longest register to register delay is 0.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flip_flop_D:Contador_4\|q_not 1 REG LCFF_X19_Y10_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N23; Fanout = 4; REG Node = 'flip_flop_D:Contador_4\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flip_flop_D:Contador_4|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.053 ns) 0.375 ns flip_flop_D:Contador_4\|q~0 2 COMB LCCOMB_X19_Y10_N20 1 " "Info: 2: + IC(0.322 ns) + CELL(0.053 ns) = 0.375 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 1; COMB Node = 'flip_flop_D:Contador_4\|q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.375 ns" { flip_flop_D:Contador_4|q_not flip_flop_D:Contador_4|q~0 } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.530 ns flip_flop_D:Contador_4\|q 3 REG LCFF_X19_Y10_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.530 ns; Loc. = LCFF_X19_Y10_N21; Fanout = 1; REG Node = 'flip_flop_D:Contador_4\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { flip_flop_D:Contador_4|q~0 flip_flop_D:Contador_4|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 39.25 % ) " "Info: Total cell delay = 0.208 ns ( 39.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.322 ns ( 60.75 % ) " "Info: Total interconnect delay = 0.322 ns ( 60.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { flip_flop_D:Contador_4|q_not flip_flop_D:Contador_4|q~0 flip_flop_D:Contador_4|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.530 ns" { flip_flop_D:Contador_4|q_not {} flip_flop_D:Contador_4|q~0 {} flip_flop_D:Contador_4|q {} } { 0.000ns 0.322ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.647 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 6.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clock 1 CLK PIN_AA7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/contador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.712 ns) 3.269 ns flip_flop_D:Contador_1\|q_not 2 REG LCFF_X14_Y7_N9 4 " "Info: 2: + IC(1.700 ns) + CELL(0.712 ns) = 3.269 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { clock flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.712 ns) 4.217 ns flip_flop_D:Contador_2\|q_not 3 REG LCFF_X14_Y7_N29 4 " "Info: 3: + IC(0.236 ns) + CELL(0.712 ns) = 4.217 ns; Loc. = LCFF_X14_Y7_N29; Fanout = 4; REG Node = 'flip_flop_D:Contador_2\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.712 ns) 5.411 ns flip_flop_D:Contador_3\|q_not 4 REG LCFF_X18_Y7_N21 4 " "Info: 4: + IC(0.482 ns) + CELL(0.712 ns) = 5.411 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 4; REG Node = 'flip_flop_D:Contador_3\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { flip_flop_D:Contador_2|q_not flip_flop_D:Contador_3|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.618 ns) 6.647 ns flip_flop_D:Contador_4\|q 5 REG LCFF_X19_Y10_N21 1 " "Info: 5: + IC(0.618 ns) + CELL(0.618 ns) = 6.647 ns; Loc. = LCFF_X19_Y10_N21; Fanout = 1; REG Node = 'flip_flop_D:Contador_4\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { flip_flop_D:Contador_3|q_not flip_flop_D:Contador_4|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.611 ns ( 54.33 % ) " "Info: Total cell delay = 3.611 ns ( 54.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.036 ns ( 45.67 % ) " "Info: Total interconnect delay = 3.036 ns ( 45.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.647 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not flip_flop_D:Contador_3|q_not flip_flop_D:Contador_4|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.647 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q_not {} flip_flop_D:Contador_3|q_not {} flip_flop_D:Contador_4|q {} } { 0.000ns 0.000ns 1.700ns 0.236ns 0.482ns 0.618ns } { 0.000ns 0.857ns 0.712ns 0.712ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.647 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clock 1 CLK PIN_AA7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/contador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.712 ns) 3.269 ns flip_flop_D:Contador_1\|q_not 2 REG LCFF_X14_Y7_N9 4 " "Info: 2: + IC(1.700 ns) + CELL(0.712 ns) = 3.269 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { clock flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.712 ns) 4.217 ns flip_flop_D:Contador_2\|q_not 3 REG LCFF_X14_Y7_N29 4 " "Info: 3: + IC(0.236 ns) + CELL(0.712 ns) = 4.217 ns; Loc. = LCFF_X14_Y7_N29; Fanout = 4; REG Node = 'flip_flop_D:Contador_2\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.712 ns) 5.411 ns flip_flop_D:Contador_3\|q_not 4 REG LCFF_X18_Y7_N21 4 " "Info: 4: + IC(0.482 ns) + CELL(0.712 ns) = 5.411 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 4; REG Node = 'flip_flop_D:Contador_3\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { flip_flop_D:Contador_2|q_not flip_flop_D:Contador_3|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.618 ns) 6.647 ns flip_flop_D:Contador_4\|q_not 5 REG LCFF_X19_Y10_N23 4 " "Info: 5: + IC(0.618 ns) + CELL(0.618 ns) = 6.647 ns; Loc. = LCFF_X19_Y10_N23; Fanout = 4; REG Node = 'flip_flop_D:Contador_4\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { flip_flop_D:Contador_3|q_not flip_flop_D:Contador_4|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.611 ns ( 54.33 % ) " "Info: Total cell delay = 3.611 ns ( 54.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.036 ns ( 45.67 % ) " "Info: Total interconnect delay = 3.036 ns ( 45.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.647 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not flip_flop_D:Contador_3|q_not flip_flop_D:Contador_4|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.647 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q_not {} flip_flop_D:Contador_3|q_not {} flip_flop_D:Contador_4|q_not {} } { 0.000ns 0.000ns 1.700ns 0.236ns 0.482ns 0.618ns } { 0.000ns 0.857ns 0.712ns 0.712ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.647 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not flip_flop_D:Contador_3|q_not flip_flop_D:Contador_4|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.647 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q_not {} flip_flop_D:Contador_3|q_not {} flip_flop_D:Contador_4|q {} } { 0.000ns 0.000ns 1.700ns 0.236ns 0.482ns 0.618ns } { 0.000ns 0.857ns 0.712ns 0.712ns 0.712ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.647 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not flip_flop_D:Contador_3|q_not flip_flop_D:Contador_4|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.647 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q_not {} flip_flop_D:Contador_3|q_not {} flip_flop_D:Contador_4|q_not {} } { 0.000ns 0.000ns 1.700ns 0.236ns 0.482ns 0.618ns } { 0.000ns 0.857ns 0.712ns 0.712ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { flip_flop_D:Contador_4|q_not flip_flop_D:Contador_4|q~0 flip_flop_D:Contador_4|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.530 ns" { flip_flop_D:Contador_4|q_not {} flip_flop_D:Contador_4|q~0 {} flip_flop_D:Contador_4|q {} } { 0.000ns 0.322ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.647 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not flip_flop_D:Contador_3|q_not flip_flop_D:Contador_4|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.647 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q_not {} flip_flop_D:Contador_3|q_not {} flip_flop_D:Contador_4|q {} } { 0.000ns 0.000ns 1.700ns 0.236ns 0.482ns 0.618ns } { 0.000ns 0.857ns 0.712ns 0.712ns 0.712ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.647 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not flip_flop_D:Contador_3|q_not flip_flop_D:Contador_4|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.647 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q_not {} flip_flop_D:Contador_3|q_not {} flip_flop_D:Contador_4|q_not {} } { 0.000ns 0.000ns 1.700ns 0.236ns 0.482ns 0.618ns } { 0.000ns 0.857ns 0.712ns 0.712ns 0.712ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flip_flop_D:Contador_4|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { flip_flop_D:Contador_4|q {} } {  } {  } "" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "flip_flop_D:Contador_2\|q_not flip_flop_D:Contador_2\|q clock 5.268 ns " "Info: Found hold time violation between source  pin or register \"flip_flop_D:Contador_2\|q_not\" and destination pin or register \"flip_flop_D:Contador_2\|q\" for clock \"clock\" (Hold time is 5.268 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.893 ns + Largest " "Info: + Largest clock skew is 5.893 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.016 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 10.016 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clock 1 CLK PIN_AA7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/contador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.712 ns) 3.269 ns flip_flop_D:Contador_1\|q_not 2 REG LCFF_X14_Y7_N9 4 " "Info: 2: + IC(1.700 ns) + CELL(0.712 ns) = 3.269 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { clock flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.129 ns) + CELL(0.618 ns) 10.016 ns flip_flop_D:Contador_2\|q 3 REG LCFF_X18_Y7_N11 1 " "Info: 3: + IC(6.129 ns) + CELL(0.618 ns) = 10.016 ns; Loc. = LCFF_X18_Y7_N11; Fanout = 1; REG Node = 'flip_flop_D:Contador_2\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.747 ns" { flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 21.84 % ) " "Info: Total cell delay = 2.187 ns ( 21.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.829 ns ( 78.16 % ) " "Info: Total interconnect delay = 7.829 ns ( 78.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.016 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.016 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q {} } { 0.000ns 0.000ns 1.700ns 6.129ns } { 0.000ns 0.857ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 4.123 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 4.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clock 1 CLK PIN_AA7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/contador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.712 ns) 3.269 ns flip_flop_D:Contador_1\|q_not 2 REG LCFF_X14_Y7_N9 4 " "Info: 2: + IC(1.700 ns) + CELL(0.712 ns) = 3.269 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { clock flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.618 ns) 4.123 ns flip_flop_D:Contador_2\|q_not 3 REG LCFF_X14_Y7_N29 4 " "Info: 3: + IC(0.236 ns) + CELL(0.618 ns) = 4.123 ns; Loc. = LCFF_X14_Y7_N29; Fanout = 4; REG Node = 'flip_flop_D:Contador_2\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 53.04 % ) " "Info: Total cell delay = 2.187 ns ( 53.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.936 ns ( 46.96 % ) " "Info: Total interconnect delay = 1.936 ns ( 46.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.123 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.123 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q_not {} } { 0.000ns 0.000ns 1.700ns 0.236ns } { 0.000ns 0.857ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.016 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.016 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q {} } { 0.000ns 0.000ns 1.700ns 6.129ns } { 0.000ns 0.857ns 0.712ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.123 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.123 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q_not {} } { 0.000ns 0.000ns 1.700ns 0.236ns } { 0.000ns 0.857ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns - Shortest register register " "Info: - Shortest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flip_flop_D:Contador_2\|q_not 1 REG LCFF_X14_Y7_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y7_N29; Fanout = 4; REG Node = 'flip_flop_D:Contador_2\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.053 ns) 0.525 ns flip_flop_D:Contador_2\|q~0 2 COMB LCCOMB_X18_Y7_N10 1 " "Info: 2: + IC(0.472 ns) + CELL(0.053 ns) = 0.525 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 1; COMB Node = 'flip_flop_D:Contador_2\|q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { flip_flop_D:Contador_2|q_not flip_flop_D:Contador_2|q~0 } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.680 ns flip_flop_D:Contador_2\|q 3 REG LCFF_X18_Y7_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.680 ns; Loc. = LCFF_X18_Y7_N11; Fanout = 1; REG Node = 'flip_flop_D:Contador_2\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { flip_flop_D:Contador_2|q~0 flip_flop_D:Contador_2|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 30.59 % ) " "Info: Total cell delay = 0.208 ns ( 30.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.472 ns ( 69.41 % ) " "Info: Total interconnect delay = 0.472 ns ( 69.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { flip_flop_D:Contador_2|q_not flip_flop_D:Contador_2|q~0 flip_flop_D:Contador_2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { flip_flop_D:Contador_2|q_not {} flip_flop_D:Contador_2|q~0 {} flip_flop_D:Contador_2|q {} } { 0.000ns 0.472ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.016 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.016 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q {} } { 0.000ns 0.000ns 1.700ns 6.129ns } { 0.000ns 0.857ns 0.712ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.123 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.123 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q_not {} } { 0.000ns 0.000ns 1.700ns 0.236ns } { 0.000ns 0.857ns 0.712ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { flip_flop_D:Contador_2|q_not flip_flop_D:Contador_2|q~0 flip_flop_D:Contador_2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { flip_flop_D:Contador_2|q_not {} flip_flop_D:Contador_2|q~0 {} flip_flop_D:Contador_2|q {} } { 0.000ns 0.472ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "flip_flop_D:Contador_1\|q_not limpa clock 2.576 ns register " "Info: tsu for register \"flip_flop_D:Contador_1\|q_not\" (data pin = \"limpa\", clock pin = \"clock\") is 2.576 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.661 ns + Longest pin register " "Info: + Longest pin to register delay is 5.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns limpa 1 PIN PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; PIN Node = 'limpa'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { limpa } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/contador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.061 ns) + CELL(0.746 ns) 5.661 ns flip_flop_D:Contador_1\|q_not 2 REG LCFF_X14_Y7_N9 4 " "Info: 2: + IC(4.061 ns) + CELL(0.746 ns) = 5.661 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.807 ns" { limpa flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 28.26 % ) " "Info: Total cell delay = 1.600 ns ( 28.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.061 ns ( 71.74 % ) " "Info: Total interconnect delay = 4.061 ns ( 71.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.661 ns" { limpa flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.661 ns" { limpa {} limpa~combout {} flip_flop_D:Contador_1|q_not {} } { 0.000ns 0.000ns 4.061ns } { 0.000ns 0.854ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.175 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clock 1 CLK PIN_AA7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/contador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.618 ns) 3.175 ns flip_flop_D:Contador_1\|q_not 2 REG LCFF_X14_Y7_N9 4 " "Info: 2: + IC(1.700 ns) + CELL(0.618 ns) = 3.175 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clock flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 46.46 % ) " "Info: Total cell delay = 1.475 ns ( 46.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 53.54 % ) " "Info: Total interconnect delay = 1.700 ns ( 53.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { clock flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} } { 0.000ns 0.000ns 1.700ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.661 ns" { limpa flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.661 ns" { limpa {} limpa~combout {} flip_flop_D:Contador_1|q_not {} } { 0.000ns 0.000ns 4.061ns } { 0.000ns 0.854ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { clock flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} } { 0.000ns 0.000ns 1.700ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock saida\[4\] flip_flop_D:Contador_5\|q 14.212 ns register " "Info: tco from clock \"clock\" to destination pin \"saida\[4\]\" through register \"flip_flop_D:Contador_5\|q\" is 14.212 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 10.425 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 10.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clock 1 CLK PIN_AA7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/contador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.712 ns) 3.269 ns flip_flop_D:Contador_1\|q_not 2 REG LCFF_X14_Y7_N9 4 " "Info: 2: + IC(1.700 ns) + CELL(0.712 ns) = 3.269 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { clock flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.712 ns) 4.217 ns flip_flop_D:Contador_2\|q_not 3 REG LCFF_X14_Y7_N29 4 " "Info: 3: + IC(0.236 ns) + CELL(0.712 ns) = 4.217 ns; Loc. = LCFF_X14_Y7_N29; Fanout = 4; REG Node = 'flip_flop_D:Contador_2\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.712 ns) 5.411 ns flip_flop_D:Contador_3\|q_not 4 REG LCFF_X18_Y7_N21 4 " "Info: 4: + IC(0.482 ns) + CELL(0.712 ns) = 5.411 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 4; REG Node = 'flip_flop_D:Contador_3\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { flip_flop_D:Contador_2|q_not flip_flop_D:Contador_3|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.712 ns) 6.741 ns flip_flop_D:Contador_4\|q_not 5 REG LCFF_X19_Y10_N23 4 " "Info: 5: + IC(0.618 ns) + CELL(0.712 ns) = 6.741 ns; Loc. = LCFF_X19_Y10_N23; Fanout = 4; REG Node = 'flip_flop_D:Contador_4\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { flip_flop_D:Contador_3|q_not flip_flop_D:Contador_4|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.066 ns) + CELL(0.618 ns) 10.425 ns flip_flop_D:Contador_5\|q 6 REG LCFF_X25_Y10_N19 1 " "Info: 6: + IC(3.066 ns) + CELL(0.618 ns) = 10.425 ns; Loc. = LCFF_X25_Y10_N19; Fanout = 1; REG Node = 'flip_flop_D:Contador_5\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.684 ns" { flip_flop_D:Contador_4|q_not flip_flop_D:Contador_5|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.323 ns ( 41.47 % ) " "Info: Total cell delay = 4.323 ns ( 41.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.102 ns ( 58.53 % ) " "Info: Total interconnect delay = 6.102 ns ( 58.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.425 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not flip_flop_D:Contador_3|q_not flip_flop_D:Contador_4|q_not flip_flop_D:Contador_5|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.425 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q_not {} flip_flop_D:Contador_3|q_not {} flip_flop_D:Contador_4|q_not {} flip_flop_D:Contador_5|q {} } { 0.000ns 0.000ns 1.700ns 0.236ns 0.482ns 0.618ns 3.066ns } { 0.000ns 0.857ns 0.712ns 0.712ns 0.712ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.693 ns + Longest register pin " "Info: + Longest register to pin delay is 3.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flip_flop_D:Contador_5\|q 1 REG LCFF_X25_Y10_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y10_N19; Fanout = 1; REG Node = 'flip_flop_D:Contador_5\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flip_flop_D:Contador_5|q } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(1.982 ns) 3.693 ns saida\[4\] 2 PIN PIN_A8 0 " "Info: 2: + IC(1.711 ns) + CELL(1.982 ns) = 3.693 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'saida\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.693 ns" { flip_flop_D:Contador_5|q saida[4] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 53.67 % ) " "Info: Total cell delay = 1.982 ns ( 53.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.711 ns ( 46.33 % ) " "Info: Total interconnect delay = 1.711 ns ( 46.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.693 ns" { flip_flop_D:Contador_5|q saida[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.693 ns" { flip_flop_D:Contador_5|q {} saida[4] {} } { 0.000ns 1.711ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.425 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not flip_flop_D:Contador_3|q_not flip_flop_D:Contador_4|q_not flip_flop_D:Contador_5|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.425 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q_not {} flip_flop_D:Contador_3|q_not {} flip_flop_D:Contador_4|q_not {} flip_flop_D:Contador_5|q {} } { 0.000ns 0.000ns 1.700ns 0.236ns 0.482ns 0.618ns 3.066ns } { 0.000ns 0.857ns 0.712ns 0.712ns 0.712ns 0.712ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.693 ns" { flip_flop_D:Contador_5|q saida[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.693 ns" { flip_flop_D:Contador_5|q {} saida[4] {} } { 0.000ns 1.711ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "flip_flop_D:Contador_6\|q_not limpa clock 4.456 ns register " "Info: th for register \"flip_flop_D:Contador_6\|q_not\" (data pin = \"limpa\", clock pin = \"clock\") is 4.456 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.553 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 10.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clock 1 CLK PIN_AA7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/contador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.712 ns) 3.269 ns flip_flop_D:Contador_1\|q_not 2 REG LCFF_X14_Y7_N9 4 " "Info: 2: + IC(1.700 ns) + CELL(0.712 ns) = 3.269 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 4; REG Node = 'flip_flop_D:Contador_1\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { clock flip_flop_D:Contador_1|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.712 ns) 4.217 ns flip_flop_D:Contador_2\|q_not 3 REG LCFF_X14_Y7_N29 4 " "Info: 3: + IC(0.236 ns) + CELL(0.712 ns) = 4.217 ns; Loc. = LCFF_X14_Y7_N29; Fanout = 4; REG Node = 'flip_flop_D:Contador_2\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.712 ns) 5.411 ns flip_flop_D:Contador_3\|q_not 4 REG LCFF_X18_Y7_N21 4 " "Info: 4: + IC(0.482 ns) + CELL(0.712 ns) = 5.411 ns; Loc. = LCFF_X18_Y7_N21; Fanout = 4; REG Node = 'flip_flop_D:Contador_3\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { flip_flop_D:Contador_2|q_not flip_flop_D:Contador_3|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.712 ns) 6.741 ns flip_flop_D:Contador_4\|q_not 5 REG LCFF_X19_Y10_N23 4 " "Info: 5: + IC(0.618 ns) + CELL(0.712 ns) = 6.741 ns; Loc. = LCFF_X19_Y10_N23; Fanout = 4; REG Node = 'flip_flop_D:Contador_4\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { flip_flop_D:Contador_3|q_not flip_flop_D:Contador_4|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.712 ns) 7.689 ns flip_flop_D:Contador_5\|q_not 6 REG LCFF_X19_Y10_N1 3 " "Info: 6: + IC(0.236 ns) + CELL(0.712 ns) = 7.689 ns; Loc. = LCFF_X19_Y10_N1; Fanout = 3; REG Node = 'flip_flop_D:Contador_5\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { flip_flop_D:Contador_4|q_not flip_flop_D:Contador_5|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.000 ns) 9.303 ns flip_flop_D:Contador_5\|q_not~clkctrl 7 COMB CLKCTRL_G13 2 " "Info: 7: + IC(1.614 ns) + CELL(0.000 ns) = 9.303 ns; Loc. = CLKCTRL_G13; Fanout = 2; COMB Node = 'flip_flop_D:Contador_5\|q_not~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { flip_flop_D:Contador_5|q_not flip_flop_D:Contador_5|q_not~clkctrl } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.618 ns) 10.553 ns flip_flop_D:Contador_6\|q_not 8 REG LCFF_X13_Y22_N1 2 " "Info: 8: + IC(0.632 ns) + CELL(0.618 ns) = 10.553 ns; Loc. = LCFF_X13_Y22_N1; Fanout = 2; REG Node = 'flip_flop_D:Contador_6\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { flip_flop_D:Contador_5|q_not~clkctrl flip_flop_D:Contador_6|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.035 ns ( 47.71 % ) " "Info: Total cell delay = 5.035 ns ( 47.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.518 ns ( 52.29 % ) " "Info: Total interconnect delay = 5.518 ns ( 52.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.553 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not flip_flop_D:Contador_3|q_not flip_flop_D:Contador_4|q_not flip_flop_D:Contador_5|q_not flip_flop_D:Contador_5|q_not~clkctrl flip_flop_D:Contador_6|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.553 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q_not {} flip_flop_D:Contador_3|q_not {} flip_flop_D:Contador_4|q_not {} flip_flop_D:Contador_5|q_not {} flip_flop_D:Contador_5|q_not~clkctrl {} flip_flop_D:Contador_6|q_not {} } { 0.000ns 0.000ns 1.700ns 0.236ns 0.482ns 0.618ns 0.236ns 1.614ns 0.632ns } { 0.000ns 0.857ns 0.712ns 0.712ns 0.712ns 0.712ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.246 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns limpa 1 PIN PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; PIN Node = 'limpa'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { limpa } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/contador.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.646 ns) + CELL(0.746 ns) 6.246 ns flip_flop_D:Contador_6\|q_not 2 REG LCFF_X13_Y22_N1 2 " "Info: 2: + IC(4.646 ns) + CELL(0.746 ns) = 6.246 ns; Loc. = LCFF_X13_Y22_N1; Fanout = 2; REG Node = 'flip_flop_D:Contador_6\|q_not'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.392 ns" { limpa flip_flop_D:Contador_6|q_not } "NODE_NAME" } } { "flip_flop_d.vhd" "" { Text "C:/Users/Jean/Desktop/Contadora/flip_flop_d.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 25.62 % ) " "Info: Total cell delay = 1.600 ns ( 25.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.646 ns ( 74.38 % ) " "Info: Total interconnect delay = 4.646 ns ( 74.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.246 ns" { limpa flip_flop_D:Contador_6|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.246 ns" { limpa {} limpa~combout {} flip_flop_D:Contador_6|q_not {} } { 0.000ns 0.000ns 4.646ns } { 0.000ns 0.854ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.553 ns" { clock flip_flop_D:Contador_1|q_not flip_flop_D:Contador_2|q_not flip_flop_D:Contador_3|q_not flip_flop_D:Contador_4|q_not flip_flop_D:Contador_5|q_not flip_flop_D:Contador_5|q_not~clkctrl flip_flop_D:Contador_6|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.553 ns" { clock {} clock~combout {} flip_flop_D:Contador_1|q_not {} flip_flop_D:Contador_2|q_not {} flip_flop_D:Contador_3|q_not {} flip_flop_D:Contador_4|q_not {} flip_flop_D:Contador_5|q_not {} flip_flop_D:Contador_5|q_not~clkctrl {} flip_flop_D:Contador_6|q_not {} } { 0.000ns 0.000ns 1.700ns 0.236ns 0.482ns 0.618ns 0.236ns 1.614ns 0.632ns } { 0.000ns 0.857ns 0.712ns 0.712ns 0.712ns 0.712ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.246 ns" { limpa flip_flop_D:Contador_6|q_not } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.246 ns" { limpa {} limpa~combout {} flip_flop_D:Contador_6|q_not {} } { 0.000ns 0.000ns 4.646ns } { 0.000ns 0.854ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 22:29:15 2013 " "Info: Processing ended: Tue Aug 27 22:29:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
