{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1462069758349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462069758349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 19:29:18 2016 " "Processing started: Sat Apr 30 19:29:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462069758349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069758349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_dataflow_test -c alu_dataflow_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_dataflow_test -c alu_dataflow_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069758349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1462069758689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/shared_modules/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/shared_modules/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../../alu_gate/shared_modules/mux_2to1.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/shared_modules/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462069766286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069766286 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexEncoder.v(36) " "Verilog HDL warning at HexEncoder.v(36): extended using \"x\" or \"z\"" {  } { { "../../Hex_Encoder/HexEncoder.v" "" { Text "C:/git/EE469/Lab3/verilog/Hex_Encoder/HexEncoder.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1462069766296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/hex_encoder/hexencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/hex_encoder/hexencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexEncoder " "Found entity 1: HexEncoder" {  } { { "../../Hex_Encoder/HexEncoder.v" "" { Text "C:/git/EE469/Lab3/verilog/Hex_Encoder/HexEncoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462069766296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069766296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/subtract_gate/subtract_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract_gate " "Found entity 1: subtract_gate" {  } { { "../../alu_gate/subtract_gate/subtract_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462069766296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069766296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/subtract_gate/one_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/subtract_gate/one_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_complement " "Found entity 1: one_complement" {  } { { "../../alu_gate/subtract_gate/one_complement.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/subtract_gate/one_complement.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462069766296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069766296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "valid_less_than VALID_LESS_THAN slt_gate.v(22) " "Verilog HDL Declaration information at slt_gate.v(22): object \"valid_less_than\" differs only in case from object \"VALID_LESS_THAN\" in the same scope" {  } { { "../../alu_gate/slt_gate/slt_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/slt_gate/slt_gate.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462069766296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/slt_gate/slt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/slt_gate/slt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 slt_gate " "Found entity 1: slt_gate" {  } { { "../../alu_gate/slt_gate/slt_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/slt_gate/slt_gate.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462069766296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069766296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/sll_gate/sll_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/sll_gate/sll_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_gate " "Found entity 1: sll_gate" {  } { { "../../alu_gate/sll_gate/sll_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/sll_gate/sll_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462069766296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069766296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/adder_gate/full_adder_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/adder_gate/full_adder_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../alu_gate/adder_gate/full_adder_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/adder_gate/full_adder_gate.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462069766296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069766296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/adder_gate/adder_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/adder_gate/adder_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_gate " "Found entity 1: adder_gate" {  } { { "../../alu_gate/adder_gate/adder_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/adder_gate/adder_gate.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462069766296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069766296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_dataflow/and_dataflow/and_32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_dataflow/and_dataflow/and_32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_32_Data " "Found entity 1: AND_32_Data" {  } { { "../and_dataflow/AND_32_Data.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/and_dataflow/AND_32_Data.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462069766296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069766296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_dataflow/or_dataflow/or_32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_dataflow/or_dataflow/or_32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_32_Data " "Found entity 1: OR_32_Data" {  } { { "../or_dataflow/OR_32_Data.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/or_dataflow/OR_32_Data.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462069766296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069766296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_dataflow/xor_dataflow/xor_32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_dataflow/xor_dataflow/xor_32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_32_Data " "Found entity 1: XOR_32_Data" {  } { { "../xor_dataflow/XOR_32_Data.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/xor_dataflow/XOR_32_Data.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462069766296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069766296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_dataflow/alu_dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_dataflow/alu_dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dataflow " "Found entity 1: alu_dataflow" {  } { { "../alu_dataflow.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462069766306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069766306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 alu_dataflow_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_dataflow_de1soc_test.v(14): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462069766306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 alu_dataflow_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_dataflow_de1soc_test.v(14): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462069766306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 alu_dataflow_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_dataflow_de1soc_test.v(14): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462069766306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 alu_dataflow_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_dataflow_de1soc_test.v(14): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462069766306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 alu_dataflow_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_dataflow_de1soc_test.v(14): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462069766306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dataflow_de1soc_test.v 2 2 " "Found 2 design units, including 2 entities, in source file alu_dataflow_de1soc_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dataflow_de1soc_test " "Found entity 1: alu_dataflow_de1soc_test" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462069766306 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clock " "Found entity 2: div_clock" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462069766306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069766306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_dataflow_de1soc_test " "Elaborating entity \"alu_dataflow_de1soc_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1462069766326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 alu_dataflow_de1soc_test.v(50) " "Verilog HDL assignment warning at alu_dataflow_de1soc_test.v(50): truncated value with size 3 to match size of target (2)" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462069766326 "|alu_dataflow_de1soc_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] alu_dataflow_de1soc_test.v(13) " "Output port \"LEDR\[9\]\" at alu_dataflow_de1soc_test.v(13) has no driver" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462069766326 "|alu_dataflow_de1soc_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "alu_dataflow_de1soc_test.v" "clock_divider" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462069766346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_dataflow alu_dataflow:alu " "Elaborating entity \"alu_dataflow\" for hierarchy \"alu_dataflow:alu\"" {  } { { "alu_dataflow_de1soc_test.v" "alu" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462069766356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_gate alu_dataflow:alu\|adder_gate:adder_module " "Elaborating entity \"adder_gate\" for hierarchy \"alu_dataflow:alu\|adder_gate:adder_module\"" {  } { { "../alu_dataflow.v" "adder_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462069766356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu_dataflow:alu\|adder_gate:adder_module\|full_adder:bit0_summation " "Elaborating entity \"full_adder\" for hierarchy \"alu_dataflow:alu\|adder_gate:adder_module\|full_adder:bit0_summation\"" {  } { { "../../alu_gate/adder_gate/adder_gate.v" "bit0_summation" { Text "C:/git/EE469/Lab3/verilog/alu_gate/adder_gate/adder_gate.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462069766356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract_gate alu_dataflow:alu\|subtract_gate:subtract_module " "Elaborating entity \"subtract_gate\" for hierarchy \"alu_dataflow:alu\|subtract_gate:subtract_module\"" {  } { { "../alu_dataflow.v" "subtract_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462069766376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_complement alu_dataflow:alu\|subtract_gate:subtract_module\|one_complement:negate_value " "Elaborating entity \"one_complement\" for hierarchy \"alu_dataflow:alu\|subtract_gate:subtract_module\|one_complement:negate_value\"" {  } { { "../../alu_gate/subtract_gate/subtract_gate.v" "negate_value" { Text "C:/git/EE469/Lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462069766376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_32_Data alu_dataflow:alu\|AND_32_Data:and_module " "Elaborating entity \"AND_32_Data\" for hierarchy \"alu_dataflow:alu\|AND_32_Data:and_module\"" {  } { { "../alu_dataflow.v" "and_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462069766386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_32_Data alu_dataflow:alu\|OR_32_Data:or_module " "Elaborating entity \"OR_32_Data\" for hierarchy \"alu_dataflow:alu\|OR_32_Data:or_module\"" {  } { { "../alu_dataflow.v" "or_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462069766386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_32_Data alu_dataflow:alu\|XOR_32_Data:xor_module " "Elaborating entity \"XOR_32_Data\" for hierarchy \"alu_dataflow:alu\|XOR_32_Data:xor_module\"" {  } { { "../alu_dataflow.v" "xor_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462069766386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_gate alu_dataflow:alu\|slt_gate:slt_module " "Elaborating entity \"slt_gate\" for hierarchy \"alu_dataflow:alu\|slt_gate:slt_module\"" {  } { { "../alu_dataflow.v" "slt_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462069766386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_gate alu_dataflow:alu\|sll_gate:sll_module " "Elaborating entity \"sll_gate\" for hierarchy \"alu_dataflow:alu\|sll_gate:sll_module\"" {  } { { "../alu_dataflow.v" "sll_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462069766396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 alu_dataflow:alu\|sll_gate:sll_module\|mux_2to1:FILTER_SHIFT\[0\].filter_mux " "Elaborating entity \"mux_2to1\" for hierarchy \"alu_dataflow:alu\|sll_gate:sll_module\|mux_2to1:FILTER_SHIFT\[0\].filter_mux\"" {  } { { "../../alu_gate/sll_gate/sll_gate.v" "FILTER_SHIFT\[0\].filter_mux" { Text "C:/git/EE469/Lab3/verilog/alu_gate/sll_gate/sll_gate.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462069766396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexEncoder HexEncoder:hex5 " "Elaborating entity \"HexEncoder\" for hierarchy \"HexEncoder:hex5\"" {  } { { "alu_dataflow_de1soc_test.v" "hex5" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462069766456 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1462069766836 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1462069766836 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462069767336 "|alu_dataflow_de1soc_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462069767336 "|alu_dataflow_de1soc_test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462069767336 "|alu_dataflow_de1soc_test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462069767336 "|alu_dataflow_de1soc_test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462069767336 "|alu_dataflow_de1soc_test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462069767336 "|alu_dataflow_de1soc_test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462069767336 "|alu_dataflow_de1soc_test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462069767336 "|alu_dataflow_de1soc_test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462069767336 "|alu_dataflow_de1soc_test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462069767336 "|alu_dataflow_de1soc_test|HEX4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1462069767336 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1462069767406 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/output_files/alu_dataflow_test.map.smsg " "Generated suppressed messages file C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/output_files/alu_dataflow_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069768106 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1462069768246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462069768246 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "alu_dataflow_de1soc_test.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow_test/alu_dataflow_de1soc_test.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462069768306 "|alu_dataflow_de1soc_test|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1462069768306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "411 " "Implemented 411 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1462069768306 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1462069768306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "344 " "Implemented 344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1462069768306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1462069768306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462069768336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 19:29:28 2016 " "Processing ended: Sat Apr 30 19:29:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462069768336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462069768336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462069768336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1462069768336 ""}
