

================================================================
== Vivado HLS Report for 'des_dec'
================================================================
* Date:           Sun Dec 20 01:55:57 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       Allocation_lshr_lim1
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.991|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5237|  5237|  5237|  5237|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   128|   128|         2|          -|          -|    64|    no    |
        |- Loop 2     |   112|   112|         2|          -|          -|    56|    no    |
        |- Loop 3     |  1584|  1584|        99|          -|          -|    16|    no    |
        | + Loop 3.1  |    96|    96|         2|          -|          -|    48|    no    |
        |- Loop 4     |  3280|  3280|       205|          -|          -|    16|    no    |
        | + Loop 4.1  |    96|    96|         2|          -|          -|    48|    no    |
        | + Loop 4.2  |    40|    40|         5|          -|          -|     8|    no    |
        | + Loop 4.3  |    64|    64|         2|          -|          -|    32|    no    |
        |- Loop 5     |   128|   128|         2|          -|          -|    64|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|   1024|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        3|      -|     38|     33|    0|
|Multiplexer      |        -|      -|      -|    434|    -|
|Register         |        -|      -|   1280|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        3|      0|   1318|   1491|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        3|      0|      3|      7|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |E_U        |des_dec_E        |        0|  6|   5|    0|    48|    6|     1|          288|
    |IP_U       |des_dec_IP       |        0|  7|   7|    0|    64|    7|     1|          448|
    |P_U        |des_dec_P        |        0|  6|   3|    0|    32|    6|     1|          192|
    |PC1_U      |des_dec_PC1      |        0|  6|   6|    0|    56|    6|     1|          336|
    |PC2_U      |des_dec_PC2      |        0|  6|   5|    0|    48|    6|     1|          288|
    |PI_U       |des_dec_PI       |        0|  7|   7|    0|    64|    7|     1|          448|
    |S_U        |des_dec_S        |        1|  0|   0|    0|   512|    4|     1|         2048|
    |sub_key_U  |des_dec_sub_key  |        2|  0|   0|    0|    16|   64|     1|         1024|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                 |        3| 38|  33|    0|   840|  106|     8|         5072|
    +-----------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |add_ln246_1_fu_1136_p2  |     +    |      0|  0|   18|          11|          11|
    |add_ln246_fu_1114_p2    |     +    |      0|  0|   16|           9|           9|
    |i_5_fu_562_p2           |     +    |      0|  0|   15|           6|           1|
    |i_7_fu_633_p2           |     +    |      0|  0|   15|           5|           1|
    |i_8_fu_1219_p2          |     +    |      0|  0|   15|           7|           1|
    |i_9_fu_852_p2           |     +    |      0|  0|   15|           5|           1|
    |i_fu_505_p2             |     +    |      0|  0|   15|           7|           1|
    |j_4_fu_809_p2           |     +    |      0|  0|   15|           6|           1|
    |j_5_fu_955_p2           |     +    |      0|  0|   13|           4|           1|
    |j_6_fu_1170_p2          |     +    |      0|  0|   15|           6|           1|
    |j_fu_872_p2             |     +    |      0|  0|   15|           6|           1|
    |sub_ln174_fu_534_p2     |     -    |      0|  0|   15|           8|           7|
    |sub_ln184_fu_605_p2     |     -    |      0|  0|   15|           8|           7|
    |sub_ln218_fu_824_p2     |     -    |      0|  0|   15|           5|           6|
    |sub_ln229_fu_894_p2     |     -    |      0|  0|   15|           7|           6|
    |sub_ln232_fu_883_p2     |     -    |      0|  0|   15|           4|           5|
    |sub_ln240_1_fu_1024_p2  |     -    |      0|  0|    8|           6|           6|
    |sub_ln240_2_fu_1030_p2  |     -    |      0|  0|    8|           6|           6|
    |sub_ln240_fu_991_p2     |     -    |      0|  0|   15|           7|           7|
    |sub_ln243_1_fu_1047_p2  |     -    |      0|  0|    8|           6|           6|
    |sub_ln243_fu_1041_p2    |     -    |      0|  0|    8|           6|           6|
    |sub_ln254_fu_1191_p2    |     -    |      0|  0|   15|           7|           6|
    |sub_ln270_fu_1234_p2    |     -    |      0|  0|   15|           8|           7|
    |and_ln240_fu_1006_p2    |    and   |      0|  0|   48|          48|          48|
    |and_ln243_fu_1082_p2    |    and   |      0|  0|   47|          47|          47|
    |empty_11_fu_639_p2      |   icmp   |      0|  0|   11|           5|           4|
    |empty_12_fu_645_p2      |   icmp   |      0|  0|   11|           5|           4|
    |empty_14_fu_657_p2      |   icmp   |      0|  0|   11|           5|           1|
    |empty_16_fu_669_p2      |   icmp   |      0|  0|   11|           5|           1|
    |icmp_ln171_fu_499_p2    |   icmp   |      0|  0|   11|           7|           8|
    |icmp_ln182_fu_556_p2    |   icmp   |      0|  0|   11|           6|           5|
    |icmp_ln192_fu_627_p2    |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln216_fu_803_p2    |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln223_fu_846_p2    |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln227_fu_866_p2    |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln235_fu_949_p2    |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln252_fu_1164_p2   |   icmp   |      0|  0|   11|           6|           7|
    |icmp_ln267_fu_1213_p2   |   icmp   |      0|  0|   11|           7|           8|
    |grp_fu_478_p2           |   lshr   |      0|  0|  182|          64|          64|
    |grp_fu_484_p2           |   lshr   |      0|  0|  150|          48|          48|
    |empty_13_fu_651_p2      |    or    |      0|  0|    2|           1|           1|
    |empty_15_fu_663_p2      |    or    |      0|  0|    2|           1|           1|
    |empty_17_fu_675_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln241_fu_1067_p2     |    or    |      0|  0|    2|           1|           1|
    |R_1_fu_1185_p2          |    xor   |      0|  0|   32|          32|          32|
    |xor_ln232_1_fu_943_p2   |    xor   |      0|  0|   48|          48|          48|
    |xor_ln232_fu_937_p2     |    xor   |      0|  0|   47|          47|          47|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0| 1024|         560|         509|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |C_1_fu_154                   |   15|          3|   28|         84|
    |D_fu_158                     |   15|          3|   28|         84|
    |L_0_reg_375                  |    9|          2|   32|         64|
    |ap_NS_fsm                    |  109|         23|    1|         23|
    |f_function_res_0_reg_433     |    9|          2|   32|         64|
    |grp_fu_478_p0                |   44|          9|   64|        576|
    |grp_fu_478_p1                |   44|          9|   64|        576|
    |grp_fu_484_p0                |   15|          3|   48|        144|
    |grp_fu_484_p1                |   15|          3|   48|        144|
    |i_0_reg_298                  |    9|          2|    7|         14|
    |i_1_reg_320                  |    9|          2|    6|         12|
    |i_2_reg_331                  |    9|          2|    5|         10|
    |i_3_reg_386                  |    9|          2|    5|         10|
    |i_4_reg_455                  |    9|          2|    7|         14|
    |init_perm_res_0_reg_287      |    9|          2|   64|        128|
    |inv_init_perm_res_0_reg_466  |    9|          2|   64|        128|
    |j_0_reg_354                  |    9|          2|    6|         12|
    |j_1_reg_410                  |    9|          2|    6|         12|
    |j_2_reg_421                  |    9|          2|    4|          8|
    |j_3_reg_444                  |    9|          2|    6|         12|
    |permuted_choice_1_0_reg_309  |    9|          2|   64|        128|
    |s_input_0_reg_398            |    9|          2|   64|        128|
    |s_output_1_fu_162            |    9|          2|   32|         64|
    |sub_key_address0             |   15|          3|    4|         12|
    |sub_key_load_1_reg_342       |    9|          2|   64|        128|
    |temp_reg_365                 |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  434|         92|  785|       2643|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |C_1_fu_154                   |  28|   0|   28|          0|
    |D_fu_158                     |  28|   0|   28|          0|
    |L_0_reg_375                  |  32|   0|   32|          0|
    |L_reg_1284                   |  32|   0|   32|          0|
    |R_reg_1289                   |  32|   0|   32|          0|
    |ap_CS_fsm                    |  22|   0|   22|          0|
    |f_function_res_0_reg_433     |  32|   0|   32|          0|
    |i_0_reg_298                  |   7|   0|    7|          0|
    |i_1_reg_320                  |   6|   0|    6|          0|
    |i_2_reg_331                  |   5|   0|    5|          0|
    |i_3_reg_386                  |   5|   0|    5|          0|
    |i_4_reg_455                  |   7|   0|    7|          0|
    |i_5_reg_1302                 |   6|   0|    6|          0|
    |i_7_reg_1341                 |   5|   0|    5|          0|
    |i_8_reg_1496                 |   7|   0|    7|          0|
    |i_9_reg_1392                 |   5|   0|    5|          0|
    |i_reg_1269                   |   7|   0|    7|          0|
    |init_perm_res_0_reg_287      |  64|   0|   64|          0|
    |inv_init_perm_res_0_reg_466  |  64|   0|   64|          0|
    |j_0_reg_354                  |   6|   0|    6|          0|
    |j_1_reg_410                  |   6|   0|    6|          0|
    |j_2_reg_421                  |   4|   0|    4|          0|
    |j_3_reg_444                  |   6|   0|    6|          0|
    |j_4_reg_1369                 |   6|   0|    6|          0|
    |j_5_reg_1438                 |   4|   0|    4|          0|
    |j_6_reg_1468                 |   6|   0|    6|          0|
    |j_reg_1405                   |   6|   0|    6|          0|
    |lshr_ln240_1_reg_1448        |  48|   0|   48|          0|
    |permuted_choice_1_0_reg_309  |  64|   0|   64|          0|
    |pre_output_reg_1397          |  64|   0|   64|          0|
    |s_input_0_reg_398            |  64|   0|   64|          0|
    |s_output_1_fu_162            |  32|   0|   32|          0|
    |sext_ln240_reg_1443          |  31|   0|   32|          1|
    |sub_key_addr_reg_1349        |   4|   0|    4|          0|
    |sub_key_load_1_reg_342       |  64|   0|   64|          0|
    |sub_ln243_1_reg_1455         |   5|   0|    6|          1|
    |temp_reg_365                 |  32|   0|   32|          0|
    |tmp_7_reg_1361               |  56|   0|   56|          0|
    |trunc_ln174_1_reg_1279       |  63|   0|   63|          0|
    |trunc_ln184_1_reg_1312       |  63|   0|   63|          0|
    |trunc_ln218_1_reg_1379       |  63|   0|   63|          0|
    |trunc_ln254_1_reg_1478       |  31|   0|   31|          0|
    |trunc_ln270_1_reg_1506       |  63|   0|   63|          0|
    |xor_ln232_1_reg_1430         |  48|   0|   48|          0|
    |xor_ln232_reg_1425           |  47|   0|   47|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1280|   0| 1282|          2|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    des_dec   | return value |
|ap_return  | out |   64| ap_ctrl_hs |    des_dec   | return value |
|input_r    |  in |   64|   ap_none  |    input_r   |    scalar    |
|key        |  in |   64|   ap_none  |      key     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

