// Seed: 3948140764
module module_0 ();
  logic [7:0] id_2;
  assign id_2[1] = id_1;
  supply1 id_3 = 1;
  supply1 id_4 = 1 & 1;
  tri1 id_5;
  id_6(
      .id_0(id_3), .id_1(!id_5), .id_2(1), .id_3(id_4)
  );
  generate
    assign id_5 = 'b0;
    wire id_7;
    wire id_8 = 1;
  endgenerate
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri id_2,
    output supply0 id_3,
    output tri id_4,
    output wor id_5
);
  module_0 modCall_1 ();
endmodule
