
*** Running vivado
    with args -log soc_up_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_up_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source soc_up_top.tcl -notrace
Command: synth_design -top soc_up_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2187724 
WARNING: [Synth 8-2306] macro ORDER_REG_ADDR redefined [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/CONFREG/confreg.v:34]
WARNING: [Synth 8-2306] macro ORDER_REG_ADDR redefined [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/TOP/config.h:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.688 ; gain = 207.656 ; free physical = 229 ; free virtual = 32375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_up_top' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/TOP/soc_up_top.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/TOP/soc_up_top.v:555]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/TOP/soc_up_top.v:559]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/TOP/soc_up_top.v:560]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/TOP/soc_up_top.v:561]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/TOP/soc_up_top.v:562]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/data/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/data/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:32418]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_0' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/axi_crossbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_0' (2#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/axi_crossbar_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'myCPU' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:8167]
INFO: [Synth 8-6157] synthesizing module 'alu' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'br' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'br' (4#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:63]
INFO: [Synth 8-6157] synthesizing module 'cfu' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:80]
INFO: [Synth 8-6155] done synthesizing module 'cfu' (5#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:80]
INFO: [Synth 8-6157] synthesizing module 'cp0' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:229]
INFO: [Synth 8-6155] done synthesizing module 'cp0' (6#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:229]
INFO: [Synth 8-6157] synthesizing module 'cu' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:735]
INFO: [Synth 8-6155] done synthesizing module 'cu' (7#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:735]
INFO: [Synth 8-6157] synthesizing module 'dmem' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:1009]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (8#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:1009]
INFO: [Synth 8-6157] synthesizing module 'dmemreq' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:1069]
INFO: [Synth 8-6155] done synthesizing module 'dmemreq' (9#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:1069]
INFO: [Synth 8-6157] synthesizing module 'ex2mem' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'ex2mem' (10#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:1135]
INFO: [Synth 8-6157] synthesizing module 'hilo' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:1605]
INFO: [Synth 8-6155] done synthesizing module 'hilo' (11#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:1605]
INFO: [Synth 8-6157] synthesizing module 'id2ex' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:1690]
INFO: [Synth 8-6155] done synthesizing module 'id2ex' (12#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:1690]
INFO: [Synth 8-6157] synthesizing module 'if2id' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:2331]
INFO: [Synth 8-6155] done synthesizing module 'if2id' (13#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:2331]
INFO: [Synth 8-6157] synthesizing module 'mem2wb' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:2497]
INFO: [Synth 8-6155] done synthesizing module 'mem2wb' (14#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:2497]
INFO: [Synth 8-6157] synthesizing module 'addr_cal' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:2853]
INFO: [Synth 8-6155] done synthesizing module 'addr_cal' (15#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:2853]
INFO: [Synth 8-6157] synthesizing module 'muldiv' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:2873]
INFO: [Synth 8-6157] synthesizing module 'unsigned_div' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/unsigned_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'unsigned_div' (16#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/unsigned_div_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'signed_div' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/signed_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'signed_div' (17#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/signed_div_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'signed_mul' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/signed_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'signed_mul' (18#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/signed_mul_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'unsigned_mul' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/unsigned_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'unsigned_mul' (19#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/unsigned_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'muldiv' (20#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:2873]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:3209]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (21#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:3209]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4496]
INFO: [Synth 8-6157] synthesizing module 'Look_up_table_read_first_' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4063]
INFO: [Synth 8-6155] done synthesizing module 'Look_up_table_read_first_' (22#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4063]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (23#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4496]
INFO: [Synth 8-6157] synthesizing module 'pc_detail' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4741]
INFO: [Synth 8-6155] done synthesizing module 'pc_detail' (24#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4741]
INFO: [Synth 8-6157] synthesizing module 'branch_prediction_with_blockram' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:7710]
INFO: [Synth 8-6157] synthesizing module 'PHTS_banks_oneissue_block_ram' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:5104]
INFO: [Synth 8-6157] synthesizing module 'PHTS_with_block_ram' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4847]
INFO: [Synth 8-6157] synthesizing module 'pht_data_with_block_ram' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4809]
INFO: [Synth 8-6157] synthesizing module 'pht_data_ram' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/pht_data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pht_data_ram' (25#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/pht_data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pht_data_with_block_ram' (26#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4809]
INFO: [Synth 8-6155] done synthesizing module 'PHTS_with_block_ram' (27#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4847]
INFO: [Synth 8-6155] done synthesizing module 'PHTS_banks_oneissue_block_ram' (28#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:5104]
INFO: [Synth 8-6157] synthesizing module 'BHT_banks_oneissue' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:7286]
INFO: [Synth 8-6157] synthesizing module 'BHT' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:5312]
INFO: [Synth 8-6155] done synthesizing module 'BHT' (29#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:5312]
INFO: [Synth 8-6155] done synthesizing module 'BHT_banks_oneissue' (30#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:7286]
INFO: [Synth 8-6157] synthesizing module 'BTB_banks_oneissue_with_block_ram' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:7468]
INFO: [Synth 8-6157] synthesizing module 'btb_tag_with_block_ram' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:7392]
INFO: [Synth 8-6157] synthesizing module 'btb_tag_ram' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/btb_tag_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'btb_tag_ram' (31#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/btb_tag_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'btb_tag_with_block_ram' (32#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:7392]
INFO: [Synth 8-6157] synthesizing module 'btb_data_with_block_ram' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:7430]
INFO: [Synth 8-6157] synthesizing module 'btb_data_ram' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/btb_data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'btb_data_ram' (33#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/btb_data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'btb_data_with_block_ram' (34#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:7430]
INFO: [Synth 8-6155] done synthesizing module 'BTB_banks_oneissue_with_block_ram' (35#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:7468]
INFO: [Synth 8-6155] done synthesizing module 'branch_prediction_with_blockram' (36#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:7710]
INFO: [Synth 8-6157] synthesizing module 'bru_detail' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:7896]
INFO: [Synth 8-6155] done synthesizing module 'bru_detail' (37#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:7896]
INFO: [Synth 8-6157] synthesizing module 'tlb_data_register' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:8062]
INFO: [Synth 8-6155] done synthesizing module 'tlb_data_register' (38#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:8062]
INFO: [Synth 8-6155] done synthesizing module 'myCPU' (39#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:8167]
INFO: [Synth 8-6157] synthesizing module 'inst_cache' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:16738]
INFO: [Synth 8-6157] synthesizing module 'icache_tag' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:10770]
INFO: [Synth 8-6155] done synthesizing module 'icache_tag' (40#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:10770]
INFO: [Synth 8-6157] synthesizing module 'icache_data' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:16710]
INFO: [Synth 8-6157] synthesizing module 'icache_data_ram' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/icache_data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'icache_data_ram' (41#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/icache_data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'icache_data' (42#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:16710]
INFO: [Synth 8-6155] done synthesizing module 'inst_cache' (43#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:16738]
INFO: [Synth 8-6157] synthesizing module 'data_cache' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:23661]
INFO: [Synth 8-6157] synthesizing module 'dcache_tag' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:20509]
INFO: [Synth 8-6155] done synthesizing module 'dcache_tag' (44#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:20509]
INFO: [Synth 8-6157] synthesizing module 'dcache_data' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:23633]
INFO: [Synth 8-6157] synthesizing module 'dcache_data_ram' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/dcache_data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dcache_data_ram' (45#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/dcache_data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dcache_data' (46#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:23633]
INFO: [Synth 8-6155] done synthesizing module 'data_cache' (47#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:23661]
INFO: [Synth 8-6157] synthesizing module 'double_ports_tlb_for_inst_and_data' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:32177]
INFO: [Synth 8-6157] synthesizing module 'tlb' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:31610]
INFO: [Synth 8-6155] done synthesizing module 'tlb' (48#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:31610]
INFO: [Synth 8-6155] done synthesizing module 'double_ports_tlb_for_inst_and_data' (49#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:32177]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (50#1) [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:32418]
INFO: [Synth 8-6157] synthesizing module 'axi_slave_mux' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/AMBA/axi_mux.v:37]
INFO: [Synth 8-6157] synthesizing module 'nb_sync_fifo_mux' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/AMBA/axi_mux.v:1034]
	Parameter FIFO_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nb_sync_fifo_mux' (51#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/AMBA/axi_mux.v:1034]
WARNING: [Synth 8-6014] Unused sequential element rd_data_pre_sel_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/AMBA/axi_mux.v:987]
INFO: [Synth 8-6155] done synthesizing module 'axi_slave_mux' (52#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/AMBA/axi_mux.v:37]
INFO: [Synth 8-6157] synthesizing module 'spi_flash_ctrl' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:34]
	Parameter S_IDLE bound to: 10'b0000000001 
	Parameter S_IOREAD bound to: 10'b0000000010 
	Parameter S_CSTURN bound to: 10'b0000000100 
	Parameter S_ADDR bound to: 10'b0000001000 
	Parameter S_DATA bound to: 10'b0000010000 
	Parameter S_WAITBUS bound to: 10'b0000100000 
	Parameter S_PDENTER bound to: 10'b0001000000 
	Parameter S_PDEXIT bound to: 10'b0010000000 
	Parameter S_STARTUP bound to: 10'b0100000000 
	Parameter S_PWRDOWN bound to: 10'b1000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:317]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:317]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:434]
INFO: [Synth 8-155] case statement is not full and has no default [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:434]
INFO: [Synth 8-6157] synthesizing module 'simple_spi_top' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:526]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:601]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:601]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo4' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:839]
	Parameter dw bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo4' (53#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:839]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:688]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:688]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:721]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:721]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:779]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:779]
INFO: [Synth 8-226] default block is never used [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:779]
INFO: [Synth 8-6155] done synthesizing module 'simple_spi_top' (54#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:526]
INFO: [Synth 8-6155] done synthesizing module 'spi_flash_ctrl' (55#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/SPI/godson_sbridge_spi.v:34]
INFO: [Synth 8-6157] synthesizing module 'confreg' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/CONFREG/confreg.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/CONFREG/confreg.v:254]
WARNING: [Synth 8-6014] Unused sequential element buf_len_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/CONFREG/confreg.v:212]
WARNING: [Synth 8-6014] Unused sequential element buf_size_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/CONFREG/confreg.v:213]
WARNING: [Synth 8-6014] Unused sequential element buf_burst_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/CONFREG/confreg.v:214]
WARNING: [Synth 8-6014] Unused sequential element buf_lock_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/CONFREG/confreg.v:215]
WARNING: [Synth 8-6014] Unused sequential element buf_cache_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/CONFREG/confreg.v:216]
WARNING: [Synth 8-6014] Unused sequential element buf_prot_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/CONFREG/confreg.v:217]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (56#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/CONFREG/confreg.v:43]
WARNING: [Synth 8-689] width (2) of port connection 's_awlock' does not match port width (1) of module 'confreg' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/TOP/soc_up_top.v:918]
WARNING: [Synth 8-689] width (2) of port connection 's_arlock' does not match port width (1) of module 'confreg' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/TOP/soc_up_top.v:938]
INFO: [Synth 8-6157] synthesizing module 'ethernet_top' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/ethernet_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'mac_top' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/mac_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'RegFile2_64x16' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/mac_top.v:411]
	Parameter BITS bound to: 16 - type: integer 
	Parameter word_depth bound to: 64 - type: integer 
	Parameter addr_width bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegFile2_64x16' (57#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/mac_top.v:411]
INFO: [Synth 8-6157] synthesizing module 'MAC_AXI' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/mac_axi.v:34]
	Parameter MAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter SAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter TFIFODEPTH bound to: 9 - type: integer 
	Parameter RFIFODEPTH bound to: 9 - type: integer 
	Parameter TCDEPTH bound to: 1 - type: integer 
	Parameter RCDEPTH bound to: 2 - type: integer 
	Parameter MAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter SAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6157] synthesizing module 'MAC' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/mac.v:34]
	Parameter CSRWIDTH bound to: 32 - type: integer 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter TFIFODEPTH bound to: 9 - type: integer 
	Parameter RFIFODEPTH bound to: 9 - type: integer 
	Parameter TCDEPTH bound to: 1 - type: integer 
	Parameter RCDEPTH bound to: 2 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6157] synthesizing module 'DMA' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/dma.v:34]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'DMA' (58#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/dma.v:34]
INFO: [Synth 8-6157] synthesizing module 'TLSM' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/tlsm.v:34]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
WARNING: [Synth 8-6014] Unused sequential element ft22_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/tlsm.v:673]
INFO: [Synth 8-6155] done synthesizing module 'TLSM' (59#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/tlsm.v:34]
INFO: [Synth 8-6157] synthesizing module 'TFIFO' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/tfifo.v:34]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter CACHEDEPTH bound to: 1 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
	Parameter CCWIDTH bound to: 48 - type: integer 
	Parameter CSWIDTH bound to: 43 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'TFIFO' (60#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/tfifo.v:34]
INFO: [Synth 8-6157] synthesizing module 'TC' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/tc.v:34]
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'TC' (61#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/tc.v:34]
INFO: [Synth 8-6157] synthesizing module 'BD' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/bd.v:34]
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'BD' (62#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/bd.v:34]
INFO: [Synth 8-6157] synthesizing module 'RC' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/rc.v:34]
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'RC' (63#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/rc.v:34]
INFO: [Synth 8-6157] synthesizing module 'RFIFO' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/rfifo.v:34]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter CACHEDEPTH bound to: 2 - type: integer 
	Parameter CSWIDTH bound to: 23 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wadg_0_r_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/rfifo.v:384]
WARNING: [Synth 8-6014] Unused sequential element wadg_r_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/rfifo.v:385]
WARNING: [Synth 8-6014] Unused sequential element wad_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/rfifo.v:412]
WARNING: [Synth 8-6014] Unused sequential element stat_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/rfifo.v:424]
INFO: [Synth 8-6155] done synthesizing module 'RFIFO' (64#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/rfifo.v:34]
INFO: [Synth 8-6157] synthesizing module 'RLSM' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/rlsm.v:34]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter FIFODEPTH bound to: 9 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'RLSM' (65#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/rlsm.v:34]
INFO: [Synth 8-6157] synthesizing module 'CSR' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/csr.v:34]
	Parameter CSRWIDTH bound to: 32 - type: integer 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter RFIFODEPTH bound to: 9 - type: integer 
	Parameter RCDEPTH bound to: 2 - type: integer 
	Parameter IFS1_TIME bound to: 4'b1110 
	Parameter IFS2_TIME bound to: 4'b0110 
	Parameter SLOT_TIME bound to: 9'b001111111 
	Parameter ATT_MAX bound to: 5'b10000 
	Parameter CRCVAL bound to: -955982469 - type: integer 
	Parameter MIN_FRAME bound to: 7'b1000000 
	Parameter MAX_SIZE bound to: 16'b0000010111011100 
	Parameter MAX_FRAME bound to: 14'b00010111101111 
	Parameter CSR0_ID bound to: 6'b000000 
	Parameter CSR0_RV bound to: -33554432 - type: integer 
	Parameter CSR1_ID bound to: 6'b000010 
	Parameter CSR1_RV bound to: -1 - type: integer 
	Parameter CSR2_ID bound to: 6'b000100 
	Parameter CSR2_RV bound to: -1 - type: integer 
	Parameter CSR3_ID bound to: 6'b000110 
	Parameter CSR3_RV bound to: -1 - type: integer 
	Parameter CSR4_ID bound to: 6'b001000 
	Parameter CSR4_RV bound to: -1 - type: integer 
	Parameter CSR5_ID bound to: 6'b001010 
	Parameter CSR5_RV bound to: -268435456 - type: integer 
	Parameter CSR6_ID bound to: 6'b001100 
	Parameter CSR6_RV bound to: 838860864 - type: integer 
	Parameter CSR7_ID bound to: 6'b001110 
	Parameter CSR7_RV bound to: -201457664 - type: integer 
	Parameter CSR8_ID bound to: 6'b010000 
	Parameter CSR8_RV bound to: -536870912 - type: integer 
	Parameter CSR9_ID bound to: 6'b010010 
	Parameter CSR9_RV bound to: -752641 - type: integer 
	Parameter CSR10_ID bound to: 6'b010100 
	Parameter CSR10_RV bound to: 0 - type: integer 
	Parameter CSR11_ID bound to: 6'b010110 
	Parameter CSR11_RV bound to: -131072 - type: integer 
	Parameter TDES0_RV bound to: 0 - type: integer 
	Parameter SET0_RV bound to: 0 - type: integer 
	Parameter RDES0_RV bound to: 0 - type: integer 
	Parameter CSRDEPTH bound to: 8 - type: integer 
	Parameter ADDRDEPTH bound to: 6 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter FIFODEPTH_MAX bound to: 15 - type: integer 
	Parameter DATADEPTH_MAX bound to: 32 - type: integer 
	Parameter DATAWIDTH_MAX bound to: 32 - type: integer 
	Parameter CSRWIDTH_MAX bound to: 32 - type: integer 
	Parameter MIIWIDTH bound to: 4 - type: integer 
	Parameter MIIWIDTH_MAX bound to: 8 - type: integer 
	Parameter FT_PERFECT bound to: 2'b00 
	Parameter FT_HASH bound to: 2'b01 
	Parameter FT_INVERSE bound to: 2'b10 
	Parameter FT_HONLY bound to: 2'b11 
	Parameter PERF1_ADDR bound to: 6'b100111 
	Parameter JAM_PATTERN bound to: 64'b1010101010101010101010101010101010101010101010101010101010101010 
	Parameter PRE_PATTERN bound to: 64'b0101010101010101010101010101010101010101010101010101010101010101 
	Parameter SFD_PATTERN bound to: 64'b1101010111010101110101011101010111010101110101011101010111010101 
	Parameter PAD_PATTERN bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter EXT_PATTERN bound to: 64'b0000111100001111000011110000111100001111000011110000111100001111 
	Parameter DSM_IDLE bound to: 2'b00 
	Parameter DSM_CH1 bound to: 2'b01 
	Parameter DSM_CH2 bound to: 2'b10 
	Parameter PSM_RUN bound to: 2'b00 
	Parameter PSM_SUSPEND bound to: 2'b01 
	Parameter PSM_STOP bound to: 2'b10 
	Parameter RSM_IDLE bound to: 3'b000 
	Parameter RSM_ACQ1 bound to: 3'b001 
	Parameter RSM_ACQ2 bound to: 3'b010 
	Parameter RSM_REC bound to: 3'b011 
	Parameter RSM_STORE bound to: 3'b100 
	Parameter RSM_STAT bound to: 3'b101 
	Parameter LSM_IDLE bound to: 4'b0000 
	Parameter LSM_DES0P bound to: 4'b0001 
	Parameter LSM_DES0 bound to: 4'b0010 
	Parameter LSM_DES1 bound to: 4'b0011 
	Parameter LSM_DES2 bound to: 4'b0100 
	Parameter LSM_DES3 bound to: 4'b0101 
	Parameter LSM_BUF1 bound to: 4'b0110 
	Parameter LSM_BUF2 bound to: 4'b0111 
	Parameter LSM_STAT bound to: 4'b1000 
	Parameter LSM_FSTAT bound to: 4'b1001 
	Parameter LSM_NXT bound to: 4'b1010 
	Parameter CSM_IDLE bound to: 3'b000 
	Parameter CSM_F bound to: 3'b001 
	Parameter CSM_I bound to: 3'b010 
	Parameter CSM_L bound to: 3'b011 
	Parameter CSM_FL bound to: 3'b100 
	Parameter CSM_SET bound to: 3'b101 
	Parameter CSM_BAD bound to: 3'b110 
	Parameter MSM_IDLE bound to: 2'b00 
	Parameter MSM_REQ bound to: 2'b01 
	Parameter MSM_BURST bound to: 2'b10 
	Parameter RSM_IDLE_RCSMT bound to: 4'b0000 
	Parameter RSM_SFD bound to: 4'b0001 
	Parameter RSM_DEST bound to: 4'b0010 
	Parameter RSM_SOURCE bound to: 4'b0011 
	Parameter RSM_LENGTH bound to: 4'b0100 
	Parameter RSM_INFO bound to: 4'b0101 
	Parameter RSM_SUCC bound to: 4'b0110 
	Parameter RSM_INT bound to: 4'b0111 
	Parameter RSM_INT1 bound to: 4'b1000 
	Parameter RSM_BAD bound to: 4'b1001 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PERF1 bound to: 3'b001 
	Parameter FSM_PERF16 bound to: 3'b010 
	Parameter FSM_HASH bound to: 3'b011 
	Parameter FSM_MATCH bound to: 3'b100 
	Parameter FSM_FAIL bound to: 3'b101 
	Parameter DSM_WAIT bound to: 2'b00 
	Parameter DSM_IFS1 bound to: 2'b01 
	Parameter DSM_IFS2 bound to: 2'b10 
	Parameter TSM_IDLE_TCSMT bound to: 4'b0000 
	Parameter TSM_PREA bound to: 4'b0001 
	Parameter TSM_SFD bound to: 4'b0010 
	Parameter TSM_INFO bound to: 4'b0011 
	Parameter TSM_PAD bound to: 4'b0100 
	Parameter TSM_CRC bound to: 4'b0101 
	Parameter TSM_BURST bound to: 4'b0110 
	Parameter TSM_JAM bound to: 4'b0111 
	Parameter TSM_FLUSH bound to: 4'b1000 
	Parameter TSM_INT bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'CSR' (66#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/csr.v:34]
INFO: [Synth 8-6157] synthesizing module 'RSTC' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/rstc.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RSTC' (67#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/rstc.v:34]
INFO: [Synth 8-6155] done synthesizing module 'MAC' (68#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/mac.v:34]
INFO: [Synth 8-6157] synthesizing module 'MAC2AXI' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/mac2axi.v:34]
	Parameter MAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter MAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter SAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter SAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter MACDATAWIDTH bound to: 32 - type: integer 
	Parameter MACADDRESSWIDTH bound to: 32 - type: integer 
	Parameter CSRDATAWIDTH bound to: 32 - type: integer 
	Parameter CSRADDRESSWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MACDATA2AXI' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/macdata2axi.v:34]
	Parameter MAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter MAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter MACDATAWIDTH bound to: 32 - type: integer 
	Parameter MACADDRESSWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MACDATA2AXI' (69#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/macdata2axi.v:34]
INFO: [Synth 8-6157] synthesizing module 'MACCSR2AXI' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/maccsr2axi.v:34]
	Parameter SAXIDATAWIDTH bound to: 32 - type: integer 
	Parameter SAXIADDRESSWIDTH bound to: 32 - type: integer 
	Parameter CSRDATAWIDTH bound to: 32 - type: integer 
	Parameter CSRADDRESSWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MACCSR2AXI' (70#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/maccsr2axi.v:34]
INFO: [Synth 8-6155] done synthesizing module 'MAC2AXI' (71#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/mac2axi.v:34]
INFO: [Synth 8-6155] done synthesizing module 'MAC_AXI' (72#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/mac_axi.v:34]
INFO: [Synth 8-6155] done synthesizing module 'mac_top' (73#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/mac_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'dpram_512x32' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/dpram_512x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dpram_512x32' (74#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/dpram_512x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_top' (75#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/MAC/ethernet_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'clk_pll_33' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/clk_pll_33_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll_33' (76#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/clk_pll_33_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (77#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_0' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/axi_interconnect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_0' (78#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/axi_interconnect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mig_axi_32' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/mig_axi_32_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_axi_32' (79#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/.Xil/Vivado-2187494-wzy/realtime/mig_axi_32_stub.v:5]
WARNING: [Synth 8-7023] instance 'mig_axi' of module 'mig_axi_32' has 66 connections declared, but only 65 given [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/TOP/soc_up_top.v:1294]
INFO: [Synth 8-6157] synthesizing module 'dma_master' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/DMA/dma.v:39]
	Parameter READ_IDLE bound to: 4'b0000 
	Parameter READ_READY bound to: 4'b0001 
	Parameter GET_ORDER bound to: 4'b0010 
	Parameter READ_ORDER bound to: 4'b0011 
	Parameter FINISH_READ_ORDER bound to: 4'b0100 
	Parameter R_DDR_WAIT bound to: 4'b0101 
	Parameter READ_DDR bound to: 4'b0110 
	Parameter READ_DDR_END bound to: 4'b0111 
	Parameter READ_DEV bound to: 4'b1000 
	Parameter READ_DEV_END bound to: 4'b1001 
	Parameter READ_STEP_END bound to: 4'b1010 
	Parameter WRITE_IDLE bound to: 4'b0000 
	Parameter W_DDR_WAIT bound to: 4'b0001 
	Parameter WRITE_DDR bound to: 4'b0010 
	Parameter WRITE_DDR_END bound to: 4'b0011 
	Parameter W_DMA_WAIT bound to: 4'b0100 
	Parameter WRITE_DMA bound to: 4'b0101 
	Parameter WRITE_DMA_END bound to: 4'b0110 
	Parameter WRITE_STEP_END bound to: 4'b0111 
WARNING: [Synth 8-6014] Unused sequential element write_dma_to_ddr_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/DMA/dma.v:436]
INFO: [Synth 8-6155] done synthesizing module 'dma_master' (80#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/DMA/dma.v:39]
INFO: [Synth 8-6157] synthesizing module 'axi2apb_misc' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/apb_dev_top.v:36]
	Parameter ADDR_APB bound to: 20 - type: integer 
	Parameter DATA_APB bound to: 8 - type: integer 
	Parameter L_ADDR bound to: 64 - type: integer 
	Parameter L_ID bound to: 8 - type: integer 
	Parameter L_DATA bound to: 128 - type: integer 
	Parameter L_MASK bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi2apb_bridge' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/AMBA/axi2apb.v:36]
	Parameter L_ADDR_APB bound to: 20 - type: integer 
	Parameter CSR_RW_SM_IDLE bound to: 4'b0001 
	Parameter CSR_RW_SM_GET_AXI_ADDR bound to: 4'b0010 
	Parameter CSR_RW_SM_SEND_AXI_RSP bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/AMBA/axi2apb.v:233]
WARNING: [Synth 8-6014] Unused sequential element apb_wr_size_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/AMBA/axi2apb.v:201]
INFO: [Synth 8-6155] done synthesizing module 'axi2apb_bridge' (81#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/AMBA/axi2apb.v:36]
INFO: [Synth 8-6157] synthesizing module 'apb_mux2' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/apb_mux2.v:36]
	Parameter ADDR_APB bound to: 20 - type: integer 
	Parameter DATA_APB bound to: 8 - type: integer 
	Parameter DATA_APB_32 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arb_2_1' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/apb_mux2.v:182]
INFO: [Synth 8-6155] done synthesizing module 'arb_2_1' (82#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/apb_mux2.v:182]
INFO: [Synth 8-6155] done synthesizing module 'apb_mux2' (83#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/apb_mux2.v:36]
INFO: [Synth 8-6157] synthesizing module 'UART_TOP' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/uart_top.v:36]
INFO: [Synth 8-6157] synthesizing module 'uart_regs' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/uart_regs.v:39]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/uart_transmitter.v:36]
	Parameter s_idle bound to: 3'b000 
	Parameter s_send_start bound to: 3'b001 
	Parameter s_send_byte bound to: 3'b010 
	Parameter s_send_parity bound to: 3'b011 
	Parameter s_send_stop bound to: 3'b100 
	Parameter s_pop_byte bound to: 3'b101 
	Parameter s_send_guard1 bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'uart_tfifo' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/uart_tfifo.v:36]
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'raminfr' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/raminfr.v:34]
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (84#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/raminfr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (85#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/uart_tfifo.v:36]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (86#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/uart_transmitter.v:36]
INFO: [Synth 8-6157] synthesizing module 'uart_sync_flops' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/uart_sync_flops.v:34]
	Parameter Tp bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'uart_sync_flops' (87#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/uart_sync_flops.v:34]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/uart_receiver.v:36]
	Parameter sr_idle bound to: 4'b0000 
	Parameter sr_rec_start bound to: 4'b0001 
	Parameter sr_rec_bit bound to: 4'b0010 
	Parameter sr_rec_parity bound to: 4'b0011 
	Parameter sr_rec_stop bound to: 4'b0100 
	Parameter sr_check_parity bound to: 4'b0101 
	Parameter sr_rec_prepare bound to: 4'b0110 
	Parameter sr_end_bit bound to: 4'b0111 
	Parameter sr_ca_lc_parity bound to: 4'b1000 
	Parameter sr_wait1 bound to: 4'b1001 
	Parameter sr_push bound to: 4'b1010 
INFO: [Synth 8-6157] synthesizing module 'uart_rfifo' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/uart_rfifo.v:36]
	Parameter fifo_width bound to: 11 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rfifo' (88#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/uart_rfifo.v:36]
WARNING: [Synth 8-6014] Unused sequential element rbit_in_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/uart_receiver.v:115]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (89#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/uart_receiver.v:36]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs' (90#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/uart_regs.v:39]
INFO: [Synth 8-6155] done synthesizing module 'UART_TOP' (91#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/URT/uart_top.v:36]
INFO: [Synth 8-6157] synthesizing module 'nand_module' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/nand_module.v:34]
INFO: [Synth 8-6157] synthesizing module 'NAND_top' [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/NAND/nand.v:34]
	Parameter NAND_IDLE bound to: 5'b00000 
	Parameter COMMAND_IN bound to: 5'b00001 
	Parameter ADDR_4_RD_WR bound to: 5'b00010 
	Parameter ADDR_4_ERASE_ID bound to: 5'b01010 
	Parameter READ_START bound to: 5'b00011 
	Parameter READ_WAIT bound to: 5'b00100 
	Parameter READ_WAIT_2 bound to: 5'b00110 
	Parameter READ_TRANSFER bound to: 5'b00111 
	Parameter WRITE_START bound to: 5'b10000 
	Parameter WRITE_DATA bound to: 5'b10001 
	Parameter PROGRAM bound to: 5'b10010 
	Parameter PROGRAM_FAIL bound to: 5'b10011 
	Parameter READ_ID bound to: 5'b10100 
	Parameter READ_STATUS bound to: 5'b10101 
	Parameter ID_TO_STATUS bound to: 5'b10110 
	Parameter ERASE bound to: 5'b10111 
	Parameter WAIT_ERASE bound to: 5'b11000 
	Parameter ERASE_FAIL bound to: 5'b11001 
	Parameter RESET bound to: 5'b11010 
	Parameter WAIT_RESET bound to: 5'b11011 
WARNING: [Synth 8-6014] Unused sequential element NAND_ACK_reg was removed.  [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/NAND/nand.v:424]
INFO: [Synth 8-6155] done synthesizing module 'NAND_top' (92#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/NAND/nand.v:34]
INFO: [Synth 8-6155] done synthesizing module 'nand_module' (93#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/nand_module.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi2apb_misc' (94#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/APB_DEV/apb_dev_top.v:36]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cpu_mid'. This will prevent further optimization [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/TOP/soc_up_top.v:564]
WARNING: [Synth 8-3848] Net UART_RI in module/entity soc_up_top does not have driver. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/TOP/soc_up_top.v:524]
INFO: [Synth 8-6155] done synthesizing module 'soc_up_top' (95#1) [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/rtl/TOP/soc_up_top.v:36]
WARNING: [Synth 8-3917] design soc_up_top has port EJTAG_TDO driven by constant 0
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[19]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[18]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[17]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[16]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[15]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[14]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[13]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[12]
WARNING: [Synth 8-3331] design nand_module has unconnected port apb_addr[11]
WARNING: [Synth 8-3331] design nand_module has unconnected port nand_dma_ack_i
WARNING: [Synth 8-3331] design uart_receiver has unconnected port lcr[7]
WARNING: [Synth 8-3331] design uart_receiver has unconnected port lcr[6]
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port lcr[7]
WARNING: [Synth 8-3331] design UART_TOP has unconnected port PADDR[7]
WARNING: [Synth 8-3331] design UART_TOP has unconnected port PADDR[6]
WARNING: [Synth 8-3331] design UART_TOP has unconnected port PADDR[5]
WARNING: [Synth 8-3331] design UART_TOP has unconnected port PADDR[4]
WARNING: [Synth 8-3331] design UART_TOP has unconnected port PADDR[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awid[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awid[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awid[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awid[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[31]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[30]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[29]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[28]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[27]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[26]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[25]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[24]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[23]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[22]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[21]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awaddr[20]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlen[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlen[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlen[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlen[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awsize[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awsize[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awsize[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awburst[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awburst[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlock[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awlock[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awcache[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awcache[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awcache[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awcache[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awprot[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awprot[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_awprot[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_wlast
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[31]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[30]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[29]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[28]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[27]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[26]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[25]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[24]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[23]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[22]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[21]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_araddr[20]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlen[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlen[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlen[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlen[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arburst[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arburst[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlock[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arlock[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arcache[3]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arcache[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arcache[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arcache[0]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arprot[2]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arprot[1]
WARNING: [Synth 8-3331] design axi2apb_bridge has unconnected port axi_s_arprot[0]
WARNING: [Synth 8-3331] design dma_master has unconnected port rid[3]
WARNING: [Synth 8-3331] design dma_master has unconnected port rid[2]
WARNING: [Synth 8-3331] design dma_master has unconnected port rid[1]
WARNING: [Synth 8-3331] design dma_master has unconnected port rid[0]
WARNING: [Synth 8-3331] design dma_master has unconnected port bid[3]
WARNING: [Synth 8-3331] design dma_master has unconnected port bid[2]
WARNING: [Synth 8-3331] design dma_master has unconnected port bid[1]
WARNING: [Synth 8-3331] design dma_master has unconnected port bid[0]
WARNING: [Synth 8-3331] design dma_master has unconnected port order_addr_in[1]
WARNING: [Synth 8-3331] design dma_master has unconnected port order_addr_in[0]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awid_i[3]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awid_i[2]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awid_i[1]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awid_i[0]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awlen_i[3]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awlen_i[2]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awlen_i[1]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awlen_i[0]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awsize_i[2]
WARNING: [Synth 8-3331] design MACCSR2AXI has unconnected port awsize_i[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2286.609 ; gain = 480.578 ; free physical = 1181 ; free virtual = 33969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2301.453 ; gain = 495.422 ; free physical = 1450 ; free virtual = 34243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2301.453 ; gain = 495.422 ; free physical = 1450 ; free virtual = 34243
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2311.359 ; gain = 0.000 ; free physical = 2288 ; free virtual = 35088
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_1/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_1/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_2/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_2/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_3/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_3/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_4/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_4/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_5/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_5/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_6/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_6/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_7/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_7/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_8/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_8/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_9/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_9/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_10/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_10/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_11/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_11/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_12/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_12/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_13/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_13/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_14/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_14/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_15/icache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/icache_data_ram/icache_data_ram/icache_data_ram_in_context.xdc] for cell 'cpu_mid/inst_cache/icache_data_15/icache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/xilinx_ip/dpram_512x32/dpram_512x32/dpram_512x32_in_context.xdc] for cell 'ETHERNET_TOP/dpram_512x32_tx'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/xilinx_ip/dpram_512x32/dpram_512x32/dpram_512x32_in_context.xdc] for cell 'ETHERNET_TOP/dpram_512x32_tx'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/xilinx_ip/dpram_512x32/dpram_512x32/dpram_512x32_in_context.xdc] for cell 'ETHERNET_TOP/dpram_512x32_rx'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/xilinx_ip/dpram_512x32/dpram_512x32/dpram_512x32_in_context.xdc] for cell 'ETHERNET_TOP/dpram_512x32_rx'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/xilinx_ip/clk_pll_33/clk_pll_33/clk_pll_33_in_context.xdc] for cell 'clk_pll_33'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/xilinx_ip/clk_pll_33/clk_pll_33/clk_pll_33_in_context.xdc] for cell 'clk_pll_33'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/xilinx_ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_pll_1'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/xilinx_ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_pll_1'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/xilinx_ip/axi_interconnect_0/axi_interconnect_0/axi_interconnect_0_in_context.xdc] for cell 'mig_axi_interconnect'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/xilinx_ip/axi_interconnect_0/axi_interconnect_0/axi_interconnect_0_in_context.xdc] for cell 'mig_axi_interconnect'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc] for cell 'mig_axi'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/mig_axi_32_in_context.xdc] for cell 'mig_axi'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/signed_mul/signed_mul/signed_mul_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/_muldiv/_mul'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/signed_mul/signed_mul/signed_mul_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/_muldiv/_mul'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/unsigned_mul/unsigned_mul/unsigned_mul_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/_muldiv/_umul'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/unsigned_mul/unsigned_mul/unsigned_mul_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/_muldiv/_umul'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc] for cell 'cpu_mid/u_axi_cache_bridge'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc] for cell 'cpu_mid/u_axi_cache_bridge'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_data_ram/btb_data_ram/btb_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_data_with_block_ram/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_data_ram/btb_data_ram/btb_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_data_with_block_ram/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_data_ram/btb_data_ram/btb_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_data_with_block_ram_1/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_data_ram/btb_data_ram/btb_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_data_with_block_ram_1/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_data_ram/btb_data_ram/btb_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_data_with_block_ram_2/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_data_ram/btb_data_ram/btb_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_data_with_block_ram_2/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_data_ram/btb_data_ram/btb_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_data_with_block_ram_3/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_data_ram/btb_data_ram/btb_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_data_with_block_ram_3/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_tag_ram/btb_tag_ram/btb_tag_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_tag_with_block_ram/btb_tag_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_tag_ram/btb_tag_ram/btb_tag_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_tag_with_block_ram/btb_tag_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_tag_ram/btb_tag_ram/btb_tag_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_tag_with_block_ram_1/btb_tag_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_tag_ram/btb_tag_ram/btb_tag_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_tag_with_block_ram_1/btb_tag_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_tag_ram/btb_tag_ram/btb_tag_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_tag_with_block_ram_2/btb_tag_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_tag_ram/btb_tag_ram/btb_tag_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_tag_with_block_ram_2/btb_tag_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_tag_ram/btb_tag_ram/btb_tag_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_tag_with_block_ram_3/btb_tag_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/btb_tag_ram/btb_tag_ram/btb_tag_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_tag_with_block_ram_3/btb_tag_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_1/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_1/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_2/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_2/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_3/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_3/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_4/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_4/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_5/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_5/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_6/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_6/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_7/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_7/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_8/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_8/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_9/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_9/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_10/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_10/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_11/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_11/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_12/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_12/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_13/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_13/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_14/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_14/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_15/dcache_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/dcache_data_ram/dcache_data_ram/dcache_data_ram_in_context.xdc] for cell 'cpu_mid/data_cache/dcache_data_15/dcache_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/signed_div/signed_div/signed_div_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/_muldiv/_div'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/signed_div/signed_div/signed_div_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/_muldiv/_div'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/unsigned_div/unsigned_div/unsigned_div_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/_muldiv/_udiv'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/unsigned_div/unsigned_div/unsigned_div_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/_muldiv/_udiv'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_1/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_1/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_2/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_2/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_3/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_3/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_4/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_4/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_5/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_5/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_6/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_6/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_7/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_7/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_1/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_1/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_2/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_2/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_3/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_3/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_4/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_4/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_5/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_5/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_6/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_6/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_7/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_7/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_1/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_1/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_2/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_2/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_3/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_3/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_4/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_4/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_5/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_5/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_6/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_6/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_7/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_7/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_1/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_1/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_2/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_2/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_3/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_3/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_4/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_4/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_5/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_5/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_6/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_6/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_7/btb_data_ram_0'
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pht_data_ram/pht_data_ram/pht_data_ram_in_context.xdc] for cell 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_7/btb_data_ram_0'
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc]
WARNING: [Vivado 12-507] No nets matched 'EJTAG_TCK_IBUF'. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:186]
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:191]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:191]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:191]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:191]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:192]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:192]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:193]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:193]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:194]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:194]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:195]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:195]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:196]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:196]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_pll_33'. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:197]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc:197]
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/soc_up_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/soc_up.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_up_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_up_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.891 ; gain = 0.000 ; free physical = 1708 ; free virtual = 34529
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2586.891 ; gain = 0.000 ; free physical = 1692 ; free virtual = 34514
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mig_axi_interconnect' at clock pin 'INTERCONNECT_ACLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ETHERNET_TOP/dpram_512x32_rx' at clock pin 'clkb' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ETHERNET_TOP/dpram_512x32_tx' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cpu_mid/u_axi_cache_bridge' at clock pin 'aclk' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data_1/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data_10/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data_11/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data_12/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data_13/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data_14/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data_15/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data_2/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data_3/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data_4/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data_5/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data_6/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data_7/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data_8/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/data_cache/dcache_data_9/dcache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data_1/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data_10/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data_11/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data_12/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data_13/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data_14/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data_15/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data_2/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data_3/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data_4/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data_5/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data_6/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data_7/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data_8/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/inst_cache/icache_data_9/icache_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/_muldiv/_div' at clock pin 'aclk' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/_muldiv/_mul' at clock pin 'CLK' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/_muldiv/_udiv' at clock pin 'aclk' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/_muldiv/_umul' at clock pin 'CLK' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_data_with_block_ram/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_data_with_block_ram_1/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_data_with_block_ram_2/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_data_with_block_ram_3/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_tag_with_block_ram/btb_tag_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_tag_with_block_ram_1/btb_tag_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_tag_with_block_ram_2/btb_tag_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/BTB_banks_oneissue_with_block_ram/btb_tag_with_block_ram_3/btb_tag_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_1/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_2/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_3/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_4/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_5/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_6/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram/pht_data_with_block_ram_7/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_1/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_2/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_3/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_4/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_5/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_6/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_1/pht_data_with_block_ram_7/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_1/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_2/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_3/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_4/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_5/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_6/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_2/pht_data_with_block_ram_7/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_1/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_2/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_3/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_4/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_5/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_6/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cpu_mid/u_mips_cpu/branch_prediction_with_blockram/PHTS_banks_oneissue_block_ram/PHTS_with_block_ram_3/pht_data_with_block_ram_7/btb_data_ram_0' at clock pin 'clka' is different from the actual clock period '15.152', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2611.703 ; gain = 805.672 ; free physical = 2124 ; free virtual = 34959
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LSM_IDLE |                        000000001 |                             0000
                LSM_DES0 |                        000000010 |                             0010
                LSM_DES1 |                        100000000 |                             0011
                LSM_DES2 |                        010000000 |                             0100
                LSM_BUF1 |                        000100000 |                             0110
                LSM_DES3 |                        001000000 |                             0101
                LSM_BUF2 |                        000010000 |                             0111
                 LSM_NXT |                        000001000 |                             1010
                  iSTATE |                        000000100 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lsm_reg' using encoding 'one-hot' in module 'TLSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          TSM_IDLE_TCSMT |                        000000001 |                             0000
                TSM_PREA |                        100000000 |                             0001
                 TSM_SFD |                        010000000 |                             0010
                TSM_INFO |                        001000000 |                             0011
                 TSM_PAD |                        000100000 |                             0100
                 TSM_CRC |                        000010000 |                             0101
                 TSM_JAM |                        000001000 |                             0111
               TSM_FLUSH |                        000000100 |                             1000
                  iSTATE |                        000000010 |                             1001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tsm_reg' using encoding 'one-hot' in module 'TC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          RSM_IDLE_RCSMT |                       0001000000 |                             0000
                 RSM_SFD |                       0010000000 |                             0001
                RSM_DEST |                       0000100000 |                             0010
              RSM_SOURCE |                       0000000001 |                             0011
              RSM_LENGTH |                       0000001000 |                             0100
                RSM_INFO |                       0000010000 |                             0101
                RSM_SUCC |                       0000000010 |                             0110
                 RSM_INT |                       0100000000 |                             0111
                RSM_INT1 |                       1000000000 |                             1000
                  iSTATE |                       0000000100 |                             1001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rsm_reg' using encoding 'one-hot' in module 'RC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                PSM_STOP |                              001 |                               10
                  iSTATE |                              100 |                               00
*
             PSM_SUSPEND |                              010 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tpsm_reg' using encoding 'one-hot' in module 'CSR'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                PSM_STOP |                              001 |                               10
                  iSTATE |                              010 |                               00
*
             PSM_SUSPEND |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rpsm_reg' using encoding 'one-hot' in module 'CSR'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
          CSR_RW_SM_IDLE |                             0001 |                             0001
  CSR_RW_SM_GET_AXI_ADDR |                             0010 |                             0010
  CSR_RW_SM_SEND_AXI_RSP |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'csr_rw_sm_reg' in module 'axi2apb_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
           s_send_guard1 |                              101 |                              110
             s_send_stop |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2611.703 ; gain = 805.672 ; free physical = 281 ; free virtual = 32116
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |Look_up_table_read_first_ |           4|      8509|
|2     |fifo__GC0                 |           1|      1217|
|3     |myCPU__GC0                |           1|     30553|
|4     |mycpu_top__GCB0           |           1|     23764|
|5     |mycpu_top__GCB1           |           1|     15646|
|6     |mycpu_top__GCB2           |           1|     21770|
|7     |soc_up_top__GCB0          |           1|     23743|
|8     |soc_up_top__GCB1          |           1|     15441|
|9     |soc_up_top__GCB3          |           1|     12113|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 15    
	   3 Input     32 Bit       Adders := 8     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 11    
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 13    
	   3 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 21    
	   2 Input      3 Bit       Adders := 23    
	   2 Input      2 Bit       Adders := 17    
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 157   
	   3 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 20    
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 6     
+---XORs : 
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 7     
+---Registers : 
	              136 Bit    Registers := 64    
	               78 Bit    Registers := 33    
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 4     
	               43 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 206   
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 4     
	               21 Bit    Registers := 512   
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 28    
	                8 Bit    Registers := 300   
	                7 Bit    Registers := 21    
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 23    
	                4 Bit    Registers := 54    
	                3 Bit    Registers := 572   
	                2 Bit    Registers := 55    
	                1 Bit    Registers := 1050  
+---RAMs : 
	             1024 Bit         RAMs := 1     
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    136 Bit        Muxes := 61    
	   4 Input    136 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 31    
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     59 Bit        Muxes := 32    
	   9 Input     56 Bit        Muxes := 1     
	   8 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 9     
	  20 Input     48 Bit        Muxes := 1     
	   7 Input     48 Bit        Muxes := 1     
	   6 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 4     
	   5 Input     38 Bit        Muxes := 3     
	   2 Input     38 Bit        Muxes := 14    
	   3 Input     38 Bit        Muxes := 1     
	  20 Input     38 Bit        Muxes := 1     
	   6 Input     36 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 343   
	   4 Input     32 Bit        Muxes := 18    
	  16 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 5     
	  10 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 6     
	  20 Input     32 Bit        Muxes := 1     
	  64 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 4     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   3 Input     23 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	  42 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 31    
	  16 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 20    
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 26    
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 5     
	  11 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 70    
	  10 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 10    
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 43    
	   5 Input      9 Bit        Muxes := 1     
	  26 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 91    
	   4 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	  20 Input      8 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 3     
	  11 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 35    
	   3 Input      7 Bit        Muxes := 11    
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 33    
	   3 Input      6 Bit        Muxes := 4     
	   9 Input      6 Bit        Muxes := 1     
	  17 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 51    
	  19 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 13    
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 3     
	  14 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 99    
	  17 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 16    
	  11 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 126   
	   6 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 18    
	   4 Input      3 Bit        Muxes := 14    
	   5 Input      3 Bit        Muxes := 12    
	   7 Input      3 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 108   
	   4 Input      2 Bit        Muxes := 12    
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 17    
	  20 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1577  
	   3 Input      1 Bit        Muxes := 12    
	  20 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 59    
	   8 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 17    
	  11 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module soc_up_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Look_up_table_read_first_ 
Detailed RTL Component Info : 
+---Registers : 
	              136 Bit    Registers := 16    
+---Muxes : 
	   2 Input    136 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 16    
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input    136 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
Module cfu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 3     
Module cp0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cu 
Detailed RTL Component Info : 
+---Muxes : 
	  64 Input     29 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	  42 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	  16 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	  17 Input      6 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module dmem 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module dmemreq 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ex2mem__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ex2mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hilo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module id2ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module if2id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mem2wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module muldiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 4     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 31    
Module pc_detail__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pc_detail__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pc_detail__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module PHTS_with_block_ram__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module PHTS_with_block_ram__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module PHTS_with_block_ram__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module PHTS_with_block_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module PHTS_banks_oneissue_block_ram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module BHT__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 128   
Module BHT__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 128   
Module BHT__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 128   
Module BHT 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 128   
Module BHT_banks_oneissue 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module BTB_banks_oneissue_with_block_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
Module branch_prediction_with_blockram 
Detailed RTL Component Info : 
+---XORs : 
	                4 Bit    Wide XORs := 3     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pc_detail__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pc_detail__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pc_detail 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module bru_detail__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bru_detail__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bru_detail__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bru_detail__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bru_detail 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tlb_data_register 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 1     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module myCPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
+---XORs : 
	                4 Bit    Wide XORs := 4     
+---Registers : 
	               32 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 43    
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
Module dcache_tag__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 128   
+---Muxes : 
	   2 Input     21 Bit        Muxes := 12    
	   2 Input     20 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 71    
Module dcache_tag 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 128   
+---Muxes : 
	   2 Input     21 Bit        Muxes := 12    
	   2 Input     20 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 71    
Module data_cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 396   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   6 Input      5 Bit        Muxes := 2     
	  14 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 143   
	   3 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
Module tlb__1 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 16    
+---Muxes : 
	   2 Input     78 Bit        Muxes := 15    
	   2 Input     59 Bit        Muxes := 16    
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module tlb 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 16    
+---Muxes : 
	   2 Input     78 Bit        Muxes := 15    
	   2 Input     59 Bit        Muxes := 16    
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module icache_tag__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 128   
	                8 Bit    Registers := 128   
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 130   
Module icache_tag 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 128   
	                8 Bit    Registers := 128   
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 130   
Module inst_cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 135   
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 143   
	   4 Input      1 Bit        Muxes := 1     
Module mycpu_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module nb_sync_fifo_mux__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module nb_sync_fifo_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_slave_mux 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 16    
Module confreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 8     
Module axi2apb_bridge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 7     
Module arb_2_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module apb_mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module raminfr 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module uart_tfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module uart_transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 16    
Module uart_sync_flops 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module raminfr__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module uart_rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 19    
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	  11 Input      4 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 11    
Module uart_regs 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module NAND_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 7     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 7     
	  20 Input     48 Bit        Muxes := 1     
	   5 Input     38 Bit        Muxes := 3     
	   2 Input     38 Bit        Muxes := 14    
	   3 Input     38 Bit        Muxes := 1     
	  20 Input     38 Bit        Muxes := 1     
	   6 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 3     
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 47    
	   5 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	  20 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	  20 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 160   
	  12 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 4     
	  20 Input      1 Bit        Muxes := 27    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module nand_module 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
Module RegFile2_64x16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module DMA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     15 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module TLSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   9 Input     56 Bit        Muxes := 1     
	   8 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 15    
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module TFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               48 Bit    Registers := 2     
	               43 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module TC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  26 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
Module BD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module RC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 61    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 9     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 6     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 43    
+---Muxes : 
	   7 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     44 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 21    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 25    
	   4 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 1     
Module RFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	               23 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module RLSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module CSR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 113   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 18    
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 39    
	   4 Input      1 Bit        Muxes := 2     
Module RSTC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MACDATA2AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MACCSR2AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spi_fifo4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module spi_fifo4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module simple_spi_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  14 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 15    
Module spi_flash_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 40    
	  11 Input     10 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 12    
	   3 Input      7 Bit        Muxes := 9     
	   4 Input      6 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 14    
	   4 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module dma_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 41    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 113   
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 21    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 165   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design soc_up_top has port EJTAG_TDO driven by constant 0
INFO: [Synth 8-4471] merging register 'PHTS_with_block_ram_1/ways_araddr_reg_reg[7:0]' into 'PHTS_with_block_ram/ways_araddr_reg_reg[7:0]' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4915]
INFO: [Synth 8-4471] merging register 'PHTS_with_block_ram_1/raddr_reg_reg[6:0]' into 'PHTS_with_block_ram/raddr_reg_reg[6:0]' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4928]
INFO: [Synth 8-4471] merging register 'PHTS_with_block_ram_2/ways_araddr_reg_reg[7:0]' into 'PHTS_with_block_ram/ways_araddr_reg_reg[7:0]' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4915]
INFO: [Synth 8-4471] merging register 'PHTS_with_block_ram_2/raddr_reg_reg[6:0]' into 'PHTS_with_block_ram/raddr_reg_reg[6:0]' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4928]
INFO: [Synth 8-4471] merging register 'PHTS_with_block_ram_3/ways_araddr_reg_reg[7:0]' into 'PHTS_with_block_ram/ways_araddr_reg_reg[7:0]' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4915]
INFO: [Synth 8-4471] merging register 'PHTS_with_block_ram_3/raddr_reg_reg[6:0]' into 'PHTS_with_block_ram/raddr_reg_reg[6:0]' [/data/longxin/learning/ic_design/chisel-template/mycpu_top.v:4928]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance '_id2ex/BranchJump_JrE_Reg_reg[1]' (FDCE) to '_id2ex/ExceptionTypeE_Reg_reg[1]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[16]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entrylo1_reg[31]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entrylo1_reg[30]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entrylo1_reg[29]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entrylo1_reg[28]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entrylo1_reg[27]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entrylo1_reg[26]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entryhi_reg[8]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entryhi_reg[9]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entryhi_reg[10]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entryhi_reg[11]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entryhi_reg[12]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entrylo0_reg[26]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entrylo0_reg[27]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entrylo0_reg[28]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entrylo0_reg[29]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entrylo0_reg[30]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_entrylo0_reg[31]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[4]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[5]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[6]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[7]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[8]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[9]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[10]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[11]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[12]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[13]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[14]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[15]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[16]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[17]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[18]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[19]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[20]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[21]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[22]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[23]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[24]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[25]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[26]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[27]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[28]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[29]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_index_reg[30]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[16]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[16] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[8]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_ebase_reg[8] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[24]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[24]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[24] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[0]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_ebase_reg[0] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[17]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[17]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[17] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[9]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_ebase_reg[9] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[25]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[25]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[25] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[1]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_ebase_reg[1] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[18]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[18]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[18] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[10]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_ebase_reg[10] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[26]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[26]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_ebase_reg[2] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[19]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[19]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[19] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[11]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_ebase_reg[11] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[27]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[27]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_ebase_reg[3] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[20]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[20]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[20] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[12]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[12] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[28]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[28]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_ebase_reg[4] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[21]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[21]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[21] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[13]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[13] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[29]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[29]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[29] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[5]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_status_reg[5]' (FDCE) to '_cp0/cp0_status_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_ebase_reg[5] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[22]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[22]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[22] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[14]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[14] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[30]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_ebase_reg[30] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[6]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_status_reg[6]' (FDCE) to '_cp0/cp0_status_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_cause_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_ebase_reg[6] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[23]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_status_reg[23]' (FDCE) to '_cp0/cp0_status_reg[7]'
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[23]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[23] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[15]' (FDC) to '_cp0/cp0_random_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_config0_reg[15] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[31]' (FDC) to '_cp0/cp0_random_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (_cp0/\cp0_config0_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (_cp0/\cp0_ebase_reg[31] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_random_reg[7]' (FDC) to '_cp0/plus_200_exception_pc_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_status_reg[7] )
INFO: [Synth 8-3886] merging instance '_cp0/cp0_cause_reg[7]' (FDC) to '_cp0/plus_200_exception_pc_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (_cp0/\cp0_config0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\cp0_ebase_reg[7] )
INFO: [Synth 8-3886] merging instance 'stage_fec_2_bht_0_reg[3]' (FDCE) to 'stage_fec_2_bht_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'stage_fec_2_bht_0_reg[4]' (FDCE) to 'stage_fec_2_bht_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'stage_fec_2_bht_0_reg[5]' (FDCE) to 'stage_fec_2_bht_0_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage_fec_2_bht_0_reg[6] )
INFO: [Synth 8-3886] merging instance '_cp0/plus_200_exception_pc_reg[0]' (FDC) to '_cp0/plus_200_exception_pc_reg[11]'
INFO: [Synth 8-3886] merging instance '_cp0/plus_380_exception_pc_reg[0]' (FDC) to '_cp0/plus_200_exception_pc_reg[11]'
INFO: [Synth 8-3886] merging instance '_cp0/plus_200_exception_pc_reg[1]' (FDC) to '_cp0/plus_200_exception_pc_reg[11]'
INFO: [Synth 8-3886] merging instance '_cp0/plus_380_exception_pc_reg[1]' (FDC) to '_cp0/plus_200_exception_pc_reg[11]'
INFO: [Synth 8-3886] merging instance '_cp0/plus_200_exception_pc_reg[2]' (FDC) to '_cp0/plus_200_exception_pc_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (_cp0/\plus_380_exception_pc_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_cp0/\plus_380_exception_pc_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_id2ex/\ExceptionTypeE_Reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_cache/\stage2_write_en_reg_reg[1] )
INFO: [Synth 8-5544] ROM "uart0/regs/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart0/regs/receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart0/regs/block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\nand_module/NAND /\addr_in_die_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\nand_module/nand_type_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (APB_DEV/\nand_module/nand_type_r1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\nand_module/nand_iordy_r0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\AA_axi2apb_bridge_cpu/csr_rw_sm_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\nand_module/NAND /\nand_command_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\nand_module/nand_type_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (APB_DEV/\nand_module/nand_type_r1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\nand_module/nand_iordy_r0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APB_DEV/\nand_module/NAND /\nand_command_reg[19] )
INFO: [Synth 8-5544] ROM "addv_c" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlev_c" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsm_c" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clkcnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design soc_up_top__GCB1 has port sbresp_o[1] driven by constant 0
WARNING: [Synth 8-3917] design soc_up_top__GCB1 has port sbresp_o[0] driven by constant 0
WARNING: [Synth 8-3917] design soc_up_top__GCB1 has port srresp_o[1] driven by constant 0
WARNING: [Synth 8-3917] design soc_up_top__GCB1 has port srresp_o[0] driven by constant 0
WARNING: [Synth 8-3917] design soc_up_top__GCB1 has port mac_s_rlast driven by constant 1
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg to conserve power
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC /U_TLSM/\fifobe_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC /U_TLSM/\firstbe_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC /U_TC/\brel_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SPI/simple_spi/ack_o_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SPI/simple_spi/spcr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI/pdreq_r_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 2611.703 ; gain = 805.672 ; free physical = 2069 ; free virtual = 31788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|soc_up_top__GCB1 | ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg | 64 x 16(NO_CHANGE)     | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------+----------------------------------------------+-----------+----------------------+-------------+
|Module Name      | RTL Object                                   | Inference | Size (Depth x Width) | Primitives  | 
+-----------------+----------------------------------------------+-----------+----------------------+-------------+
|APB_DEV          | uart0/regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2	 | 
|APB_DEV          | uart0/regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
|soc_up_top__GCB1 | SPI/simple_spi/wfifo/mem_reg                 | Implied   | 4 x 8                | RAM32M x 2	 | 
|soc_up_top__GCB1 | SPI/simple_spi/rfifo/mem_reg                 | Implied   | 4 x 8                | RAM32M x 2	 | 
+-----------------+----------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |Look_up_table_read_first_ |           4|      6717|
|2     |fifo__GC0                 |           1|      1214|
|3     |myCPU__GC0                |           1|     24827|
|4     |mycpu_top__GCB0           |           1|     23094|
|5     |mycpu_top__GCB1           |           1|     12517|
|6     |mycpu_top__GCB2           |           1|     18409|
|7     |soc_up_top__GCB0          |           1|     13041|
|8     |soc_up_top__GCB1          |           1|     11536|
|9     |soc_up_top__GCB3          |           1|     10353|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 2611.703 ; gain = 805.672 ; free physical = 3298 ; free virtual = 34291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu_mid/u_mips_cpui_4/\int_instanceE_reg[4] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 2611.703 ; gain = 805.672 ; free physical = 2940 ; free virtual = 34067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|soc_up_top__GCB1 | ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg | 64 x 16(NO_CHANGE)     | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+-----------------+----------------------------------------------+-----------+----------------------+-------------+
|Module Name      | RTL Object                                   | Inference | Size (Depth x Width) | Primitives  | 
+-----------------+----------------------------------------------+-----------+----------------------+-------------+
|APB_DEV          | uart0/regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2	 | 
|APB_DEV          | uart0/regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
|soc_up_top__GCB1 | SPI/simple_spi/wfifo/mem_reg                 | Implied   | 4 x 8                | RAM32M x 2	 | 
|soc_up_top__GCB1 | SPI/simple_spi/rfifo/mem_reg                 | Implied   | 4 x 8                | RAM32M x 2	 | 
+-----------------+----------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |Look_up_table_read_first_ |           4|      6423|
|2     |fifo__GC0                 |           1|      1161|
|3     |myCPU__GC0                |           1|     24800|
|4     |mycpu_top__GCB0           |           1|     23094|
|5     |mycpu_top__GCB1           |           1|     12504|
|6     |mycpu_top__GCB2           |           1|     18396|
|7     |soc_up_top__GCB0          |           1|     13030|
|8     |soc_up_top__GCB1          |           1|     11462|
|9     |soc_up_top__GCB3          |           1|     10350|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:37 . Memory (MB): peak = 2611.703 ; gain = 805.672 ; free physical = 3140 ; free virtual = 34311
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |Look_up_table_read_first_   |           1|      3788|
|2     |fifo__GC0                   |           1|       305|
|3     |myCPU__GC0                  |           1|     14436|
|4     |mycpu_top__GCB0             |           1|     12640|
|5     |mycpu_top__GCB1             |           1|      4962|
|6     |mycpu_top__GCB2             |           1|     12260|
|7     |soc_up_top__GCB0            |           1|      5855|
|8     |soc_up_top__GCB1            |           1|      5876|
|9     |soc_up_top__GCB3            |           1|      4837|
|10    |Look_up_table_read_first__1 |           1|      3788|
|11    |Look_up_table_read_first__2 |           1|      3788|
|12    |Look_up_table_read_first__3 |           1|      3788|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:45 . Memory (MB): peak = 2611.703 ; gain = 805.672 ; free physical = 2675 ; free virtual = 33983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:45 . Memory (MB): peak = 2611.703 ; gain = 805.672 ; free physical = 2681 ; free virtual = 33991
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:49 . Memory (MB): peak = 2611.703 ; gain = 805.672 ; free physical = 3124 ; free virtual = 34546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:49 . Memory (MB): peak = 2611.703 ; gain = 805.672 ; free physical = 3139 ; free virtual = 34562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:50 . Memory (MB): peak = 2611.703 ; gain = 805.672 ; free physical = 3313 ; free virtual = 34744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:50 . Memory (MB): peak = 2611.703 ; gain = 805.672 ; free physical = 3867 ; free virtual = 35301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |axi_crossbar_0     |         1|
|2     |dcache_data_ram    |        16|
|3     |icache_data_ram    |        16|
|4     |unsigned_div       |         1|
|5     |signed_div         |         1|
|6     |signed_mul         |         1|
|7     |unsigned_mul       |         1|
|8     |btb_data_ram       |         4|
|9     |btb_tag_ram        |         4|
|10    |pht_data_ram       |        32|
|11    |clk_pll_33         |         1|
|12    |clk_wiz_0          |         1|
|13    |mig_axi_32         |         1|
|14    |axi_interconnect_0 |         1|
|15    |dpram_512x32       |         2|
+------+-------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |axi_crossbar_0      |     1|
|2     |axi_interconnect_0  |     1|
|3     |btb_data_ram        |     1|
|4     |btb_data_ram__4     |     1|
|5     |btb_data_ram__5     |     1|
|6     |btb_data_ram__6     |     1|
|7     |btb_tag_ram         |     1|
|8     |btb_tag_ram__4      |     1|
|9     |btb_tag_ram__5      |     1|
|10    |btb_tag_ram__6      |     1|
|11    |clk_pll_33          |     1|
|12    |clk_wiz_0           |     1|
|13    |dcache_data_ram     |     1|
|14    |dcache_data_ram__16 |     1|
|15    |dcache_data_ram__17 |     1|
|16    |dcache_data_ram__18 |     1|
|17    |dcache_data_ram__19 |     1|
|18    |dcache_data_ram__20 |     1|
|19    |dcache_data_ram__21 |     1|
|20    |dcache_data_ram__22 |     1|
|21    |dcache_data_ram__23 |     1|
|22    |dcache_data_ram__24 |     1|
|23    |dcache_data_ram__25 |     1|
|24    |dcache_data_ram__26 |     1|
|25    |dcache_data_ram__27 |     1|
|26    |dcache_data_ram__28 |     1|
|27    |dcache_data_ram__29 |     1|
|28    |dcache_data_ram__30 |     1|
|29    |dpram_512x32        |     1|
|30    |dpram_512x32__2     |     1|
|31    |icache_data_ram     |     1|
|32    |icache_data_ram__16 |     1|
|33    |icache_data_ram__17 |     1|
|34    |icache_data_ram__18 |     1|
|35    |icache_data_ram__19 |     1|
|36    |icache_data_ram__20 |     1|
|37    |icache_data_ram__21 |     1|
|38    |icache_data_ram__22 |     1|
|39    |icache_data_ram__23 |     1|
|40    |icache_data_ram__24 |     1|
|41    |icache_data_ram__25 |     1|
|42    |icache_data_ram__26 |     1|
|43    |icache_data_ram__27 |     1|
|44    |icache_data_ram__28 |     1|
|45    |icache_data_ram__29 |     1|
|46    |icache_data_ram__30 |     1|
|47    |mig_axi_32          |     1|
|48    |pht_data_ram        |     1|
|49    |pht_data_ram__32    |     1|
|50    |pht_data_ram__33    |     1|
|51    |pht_data_ram__34    |     1|
|52    |pht_data_ram__35    |     1|
|53    |pht_data_ram__36    |     1|
|54    |pht_data_ram__37    |     1|
|55    |pht_data_ram__38    |     1|
|56    |pht_data_ram__39    |     1|
|57    |pht_data_ram__40    |     1|
|58    |pht_data_ram__41    |     1|
|59    |pht_data_ram__42    |     1|
|60    |pht_data_ram__43    |     1|
|61    |pht_data_ram__44    |     1|
|62    |pht_data_ram__45    |     1|
|63    |pht_data_ram__46    |     1|
|64    |pht_data_ram__47    |     1|
|65    |pht_data_ram__48    |     1|
|66    |pht_data_ram__49    |     1|
|67    |pht_data_ram__50    |     1|
|68    |pht_data_ram__51    |     1|
|69    |pht_data_ram__52    |     1|
|70    |pht_data_ram__53    |     1|
|71    |pht_data_ram__54    |     1|
|72    |pht_data_ram__55    |     1|
|73    |pht_data_ram__56    |     1|
|74    |pht_data_ram__57    |     1|
|75    |pht_data_ram__58    |     1|
|76    |pht_data_ram__59    |     1|
|77    |pht_data_ram__60    |     1|
|78    |pht_data_ram__61    |     1|
|79    |pht_data_ram__62    |     1|
|80    |signed_div          |     1|
|81    |signed_mul          |     1|
|82    |unsigned_div        |     1|
|83    |unsigned_mul        |     1|
|84    |BUFG                |     2|
|85    |CARRY4              |   597|
|86    |LUT1                |   289|
|87    |LUT2                |  2528|
|88    |LUT3                |  3300|
|89    |LUT4                |  2371|
|90    |LUT5                |  5565|
|91    |LUT6                | 20255|
|92    |MUXF7               |  3248|
|93    |MUXF8               |  1210|
|94    |RAM32M              |     8|
|95    |RAMB18E1_1          |     1|
|96    |FDCE                | 29152|
|97    |FDPE                |    25|
|98    |FDRE                |  4915|
|99    |FDSE                |   728|
|100   |IBUF                |    27|
|101   |IOBUF               |    13|
|102   |OBUF                |    55|
+------+--------------------+------+

Report Instance Areas: 
+------+------------------------------------------+------------------------------------+------+
|      |Instance                                  |Module                              |Cells |
+------+------------------------------------------+------------------------------------+------+
|1     |top                                       |                                    | 76908|
|2     |  cpu_mid                                 |mycpu_top                           | 60193|
|3     |    data_cache                            |data_cache                          | 12462|
|4     |      dcache_data                         |dcache_data__xdcDup__1              |    36|
|5     |      dcache_data_1                       |dcache_data__xdcDup__2              |    92|
|6     |      dcache_data_10                      |dcache_data__xdcDup__11             |    38|
|7     |      dcache_data_11                      |dcache_data__xdcDup__12             |   217|
|8     |      dcache_data_12                      |dcache_data__xdcDup__13             |    38|
|9     |      dcache_data_13                      |dcache_data__xdcDup__14             |    69|
|10    |      dcache_data_14                      |dcache_data__xdcDup__15             |    38|
|11    |      dcache_data_15                      |dcache_data                         |   111|
|12    |      dcache_data_2                       |dcache_data__xdcDup__3              |    36|
|13    |      dcache_data_3                       |dcache_data__xdcDup__4              |   108|
|14    |      dcache_data_4                       |dcache_data__xdcDup__5              |    36|
|15    |      dcache_data_5                       |dcache_data__xdcDup__6              |    65|
|16    |      dcache_data_6                       |dcache_data__xdcDup__7              |    36|
|17    |      dcache_data_7                       |dcache_data__xdcDup__8              |    73|
|18    |      dcache_data_8                       |dcache_data__xdcDup__9              |    38|
|19    |      dcache_data_9                       |dcache_data__xdcDup__10             |   116|
|20    |      dcache_tag                          |dcache_tag                          |  4969|
|21    |      dcache_tag_1                        |dcache_tag_17                       |  4894|
|22    |    double_ports_tlb_for_inst_and_data    |double_ports_tlb_for_inst_and_data  |  4506|
|23    |      tlb                                 |tlb                                 |  1621|
|24    |      tlb_1                               |tlb_16                              |  2884|
|25    |    inst_cache                            |inst_cache                          | 12322|
|26    |      icache_data                         |icache_data__xdcDup__1              |    44|
|27    |      icache_data_1                       |icache_data__xdcDup__2              |    41|
|28    |      icache_data_10                      |icache_data__xdcDup__11             |    41|
|29    |      icache_data_11                      |icache_data__xdcDup__12             |   121|
|30    |      icache_data_12                      |icache_data__xdcDup__13             |    41|
|31    |      icache_data_13                      |icache_data__xdcDup__14             |    41|
|32    |      icache_data_14                      |icache_data__xdcDup__15             |    41|
|33    |      icache_data_15                      |icache_data                         |    90|
|34    |      icache_data_2                       |icache_data__xdcDup__3              |    41|
|35    |      icache_data_3                       |icache_data__xdcDup__4              |   203|
|36    |      icache_data_4                       |icache_data__xdcDup__5              |    41|
|37    |      icache_data_5                       |icache_data__xdcDup__6              |    41|
|38    |      icache_data_6                       |icache_data__xdcDup__7              |    41|
|39    |      icache_data_7                       |icache_data__xdcDup__8              |    81|
|40    |      icache_data_8                       |icache_data__xdcDup__9              |    42|
|41    |      icache_data_9                       |icache_data__xdcDup__10             |    41|
|42    |      icache_tag                          |icache_tag                          |  5545|
|43    |      icache_tag_1                        |icache_tag_15                       |  5337|
|44    |    u_mips_cpu                            |myCPU                               | 30641|
|45    |      _cp0                                |cp0                                 |   504|
|46    |      _ex2mem                             |ex2mem                              |   623|
|47    |      _hilo                               |hilo                                |    64|
|48    |      _id2ex                              |id2ex                               |  2045|
|49    |      _if2id                              |if2id                               |  1060|
|50    |      _mem22wb                            |mem2wb                              |  2008|
|51    |      _mem2mem2                           |ex2mem_3                            |   655|
|52    |      _muldiv                             |muldiv                              |   469|
|53    |      _regfile                            |regfile                             |  2047|
|54    |      branch_prediction_with_blockram     |branch_prediction_with_blockram     |  2832|
|55    |        BHT_banks_oneissue                |BHT_banks_oneissue                  |  2250|
|56    |          BHT                             |BHT                                 |   561|
|57    |          BHT_1                           |BHT_12                              |   561|
|58    |          BHT_2                           |BHT_13                              |   567|
|59    |          BHT_3                           |BHT_14                              |   561|
|60    |        BTB_banks_oneissue_with_block_ram |BTB_banks_oneissue_with_block_ram   |   200|
|61    |          btb_data_with_block_ram         |btb_data_with_block_ram__xdcDup__1  |    32|
|62    |          btb_data_with_block_ram_1       |btb_data_with_block_ram__xdcDup__2  |    32|
|63    |          btb_data_with_block_ram_2       |btb_data_with_block_ram__xdcDup__3  |    64|
|64    |          btb_data_with_block_ram_3       |btb_data_with_block_ram             |    32|
|65    |          btb_tag_with_block_ram          |btb_tag_with_block_ram__xdcDup__1   |     8|
|66    |          btb_tag_with_block_ram_1        |btb_tag_with_block_ram__xdcDup__2   |     8|
|67    |          btb_tag_with_block_ram_2        |btb_tag_with_block_ram__xdcDup__3   |    16|
|68    |          btb_tag_with_block_ram_3        |btb_tag_with_block_ram              |     8|
|69    |        PHTS_banks_oneissue_block_ram     |PHTS_banks_oneissue_block_ram       |   377|
|70    |          PHTS_with_block_ram             |PHTS_with_block_ram__xdcDup__1      |    95|
|71    |            pht_data_with_block_ram       |pht_data_with_block_ram__xdcDup__1  |     8|
|72    |            pht_data_with_block_ram_1     |pht_data_with_block_ram__xdcDup__2  |     8|
|73    |            pht_data_with_block_ram_2     |pht_data_with_block_ram__xdcDup__3  |     8|
|74    |            pht_data_with_block_ram_3     |pht_data_with_block_ram__xdcDup__4  |    26|
|75    |            pht_data_with_block_ram_4     |pht_data_with_block_ram__xdcDup__5  |     8|
|76    |            pht_data_with_block_ram_5     |pht_data_with_block_ram__xdcDup__6  |     8|
|77    |            pht_data_with_block_ram_6     |pht_data_with_block_ram__xdcDup__7  |     8|
|78    |            pht_data_with_block_ram_7     |pht_data_with_block_ram__xdcDup__8  |    16|
|79    |          PHTS_with_block_ram_1           |PHTS_with_block_ram__xdcDup__2      |    90|
|80    |            pht_data_with_block_ram       |pht_data_with_block_ram__xdcDup__9  |     8|
|81    |            pht_data_with_block_ram_1     |pht_data_with_block_ram__xdcDup__10 |     8|
|82    |            pht_data_with_block_ram_2     |pht_data_with_block_ram__xdcDup__11 |     8|
|83    |            pht_data_with_block_ram_3     |pht_data_with_block_ram__xdcDup__12 |    26|
|84    |            pht_data_with_block_ram_4     |pht_data_with_block_ram__xdcDup__13 |     8|
|85    |            pht_data_with_block_ram_5     |pht_data_with_block_ram__xdcDup__14 |     8|
|86    |            pht_data_with_block_ram_6     |pht_data_with_block_ram__xdcDup__15 |     8|
|87    |            pht_data_with_block_ram_7     |pht_data_with_block_ram__xdcDup__16 |    16|
|88    |          PHTS_with_block_ram_2           |PHTS_with_block_ram__xdcDup__3      |   100|
|89    |            pht_data_with_block_ram       |pht_data_with_block_ram__xdcDup__17 |     8|
|90    |            pht_data_with_block_ram_1     |pht_data_with_block_ram__xdcDup__18 |     8|
|91    |            pht_data_with_block_ram_2     |pht_data_with_block_ram__xdcDup__19 |     8|
|92    |            pht_data_with_block_ram_3     |pht_data_with_block_ram__xdcDup__20 |    36|
|93    |            pht_data_with_block_ram_4     |pht_data_with_block_ram__xdcDup__21 |     8|
|94    |            pht_data_with_block_ram_5     |pht_data_with_block_ram__xdcDup__22 |     8|
|95    |            pht_data_with_block_ram_6     |pht_data_with_block_ram__xdcDup__23 |     8|
|96    |            pht_data_with_block_ram_7     |pht_data_with_block_ram__xdcDup__24 |    16|
|97    |          PHTS_with_block_ram_3           |PHTS_with_block_ram                 |    90|
|98    |            pht_data_with_block_ram       |pht_data_with_block_ram__xdcDup__25 |     8|
|99    |            pht_data_with_block_ram_1     |pht_data_with_block_ram__xdcDup__26 |     8|
|100   |            pht_data_with_block_ram_2     |pht_data_with_block_ram__xdcDup__27 |     8|
|101   |            pht_data_with_block_ram_3     |pht_data_with_block_ram__xdcDup__28 |    26|
|102   |            pht_data_with_block_ram_4     |pht_data_with_block_ram__xdcDup__29 |     8|
|103   |            pht_data_with_block_ram_5     |pht_data_with_block_ram__xdcDup__30 |     8|
|104   |            pht_data_with_block_ram_6     |pht_data_with_block_ram__xdcDup__31 |     8|
|105   |            pht_data_with_block_ram_7     |pht_data_with_block_ram             |    16|
|106   |      ex_bru_state                        |bru_detail                          |   106|
|107   |      fifo                                |fifo                                | 15702|
|108   |        Look_up_table_read_first_         |Look_up_table_read_first_           |  3770|
|109   |        Look_up_table_read_first__1       |Look_up_table_read_first__9         |  4075|
|110   |        Look_up_table_read_first__2       |Look_up_table_read_first__10        |  3784|
|111   |        Look_up_table_read_first__3       |Look_up_table_read_first__11        |  3904|
|112   |      id_bru_state                        |bru_detail_4                        |   109|
|113   |      mem2_bru_state                      |bru_detail_5                        |   123|
|114   |      mem_bru_state                       |bru_detail_6                        |   102|
|115   |      stage_fec_1_pc_L                    |pc_detail                           |    86|
|116   |      stage_fec_2_pc_L                    |pc_detail_7                         |    32|
|117   |      tlb_data_register                   |tlb_data_register                   |   157|
|118   |      wb_bru_state                        |bru_detail_8                        |  1598|
|119   |  APB_DEV                                 |axi2apb_misc                        |  4493|
|120   |    AA_apb_mux16                          |apb_mux2                            |   379|
|121   |      arb_2_1                             |arb_2_1                             |   379|
|122   |    AA_axi2apb_bridge_cpu                 |axi2apb_bridge                      |   469|
|123   |    nand_module                           |nand_module                         |  2773|
|124   |      NAND                                |NAND_top                            |  2763|
|125   |    uart0                                 |UART_TOP                            |   872|
|126   |      regs                                |uart_regs                           |   872|
|127   |        i_uart_sync_flops                 |uart_sync_flops                     |     5|
|128   |        receiver                          |uart_receiver                       |   397|
|129   |          fifo_rx                         |uart_rfifo                          |   257|
|130   |            rfifo                         |raminfr_2                           |    31|
|131   |        transmitter                       |uart_transmitter                    |   151|
|132   |          fifo_tx                         |uart_tfifo                          |    64|
|133   |            tfifo                         |raminfr                             |    22|
|134   |  AXI_SLAVE_MUX                           |axi_slave_mux                       |   331|
|135   |    rd_fifo                               |nb_sync_fifo_mux                    |   163|
|136   |    wr_fifo                               |nb_sync_fifo_mux_1                  |   124|
|137   |  CONFREG                                 |confreg                             |  1060|
|138   |  DMA_MASTER0                             |dma_master                          |  4919|
|139   |  ETHERNET_TOP                            |ethernet_top                        |  4653|
|140   |    u_mac_top_0                           |mac_top                             |  4589|
|141   |      u_addr_ram                          |RegFile2_64x16                      |    34|
|142   |      u_mac_axi                           |MAC_AXI                             |  4555|
|143   |        U_MAC                             |MAC                                 |  4323|
|144   |          U_BD                            |BD                                  |   123|
|145   |          U_CSR                           |CSR                                 |   581|
|146   |          U_DMA                           |DMA                                 |   242|
|147   |          U_RC                            |RC                                  |   723|
|148   |          U_RFIFO                         |RFIFO                               |   238|
|149   |          U_RLSM                          |RLSM                                |   650|
|150   |          U_RSTC                          |RSTC                                |    34|
|151   |          U_TC                            |TC                                  |   456|
|152   |          U_TFIFO                         |TFIFO                               |   467|
|153   |          U_TLSM                          |TLSM                                |   809|
|154   |        U_MAC2AXI                         |MAC2AXI                             |   222|
|155   |          U_MACCSR2AXI                    |MACCSR2AXI                          |   166|
|156   |          U_MACDATA2AXI                   |MACDATA2AXI                         |    56|
|157   |  SPI                                     |spi_flash_ctrl                      |   693|
|158   |    simple_spi                            |simple_spi_top                      |   324|
|159   |      rfifo                               |spi_fifo4                           |    44|
|160   |      wfifo                               |spi_fifo4_0                         |    48|
+------+------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:50 . Memory (MB): peak = 2611.703 ; gain = 805.672 ; free physical = 3861 ; free virtual = 35295
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 192 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:48 . Memory (MB): peak = 2611.703 ; gain = 495.422 ; free physical = 7571 ; free virtual = 39039
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:53 . Memory (MB): peak = 2611.703 ; gain = 805.672 ; free physical = 7574 ; free virtual = 39034
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2611.703 ; gain = 0.000 ; free physical = 7070 ; free virtual = 38561
INFO: [Netlist 29-17] Analyzing 5077 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2635.715 ; gain = 0.000 ; free physical = 6635 ; free virtual = 38156
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 13 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
473 Infos, 219 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:02:04 . Memory (MB): peak = 2635.715 ; gain = 1111.285 ; free physical = 6723 ; free virtual = 38278
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.715 ; gain = 0.000 ; free physical = 6718 ; free virtual = 38276
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/data/longxin/BIT_1_huangxingze/display/soc_up_for_system/vivado_xpr/project_1/project_1/project_1.runs/synth_1/soc_up_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2659.727 ; gain = 24.012 ; free physical = 5872 ; free virtual = 37524
INFO: [runtcl-4] Executing : report_utilization -file soc_up_top_utilization_synth.rpt -pb soc_up_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 16 17:25:32 2022...
