// Seed: 1489526303
module module_0;
  id_1(
      1'b0, 1'b0
  ); id_3(
      .id_0(id_1), .id_1(1), .id_2(id_2), .id_3(1), .id_4(id_4)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wand id_3,
    input tri0 id_4,
    input wand id_5,
    input tri id_6,
    input tri1 id_7,
    input wor id_8,
    output tri0 id_9,
    input tri id_10,
    input wire id_11,
    input uwire id_12,
    input wand id_13,
    input wand id_14,
    output tri0 id_15,
    input tri0 id_16,
    output wire id_17,
    input uwire id_18,
    output wor id_19,
    input uwire id_20
    , id_26,
    output tri0 id_21,
    output tri id_22,
    output wor id_23,
    input supply1 id_24
);
  wire id_27;
  always_ff @(1'b0) begin
    return id_24;
  end
  module_0();
  wire id_28;
  always #1;
  wire id_29;
  assign id_23 = id_7;
  wire id_30;
  assign id_22 = id_4;
  nor (id_15, id_16, id_18, id_2, id_20, id_24, id_26, id_27, id_4, id_5, id_6, id_7, id_8);
endmodule
