{
  "projects": {
    "default": "andrew-s-verilog-sim"
  }
}
