
---------- Begin Simulation Statistics ----------
final_tick                                36434774500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66076                       # Simulator instruction rate (inst/s)
host_mem_usage                                8829108                       # Number of bytes of host memory used
host_op_rate                                   104687                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   166.48                       # Real time elapsed on the host
host_tick_rate                              212651547                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000002                       # Number of instructions simulated
sim_ops                                      17427911                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.035401                       # Number of seconds simulated
sim_ticks                                 35401441500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       358125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        720369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          18550518                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18434260                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              15621644                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.080288                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.080288                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            405034                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           405661                       # number of floating regfile writes
system.switch_cpus.idleCycles                   38244                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       176300                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3625726                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.547246                       # Inst execution rate
system.switch_cpus.iew.exec_refs              8028480                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3655486                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3290966                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4685654                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           45                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        59009                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      3992594                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     42998420                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4372994                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       314199                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      38746595                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1966                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         30069                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         265631                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         31467                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         1082                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        65260                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       111040                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          46465125                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              36473216                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.630597                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          29300776                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.515137                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               38675858                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         56217128                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        31023934                       # number of integer regfile writes
system.switch_cpus.ipc                       0.141237                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.141237                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       224288      0.57%      0.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      30447442     77.95%     78.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       258625      0.66%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             7      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          244      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          126      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           16      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          266      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4009015     10.26%     89.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3303590      8.46%     97.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       411589      1.05%     98.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       405590      1.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       39060798                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          960355                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1778766                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       806604                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1581928                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              423438                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010840                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          198489     46.88%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          14453      3.41%     50.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         68050     16.07%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       118070     27.88%     94.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        24375      5.76%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       38299593                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    147537571                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     35666612                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     68794297                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           42997481                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          39060798                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          939                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     27376754                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         6668                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          814                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     21002520                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     70764639                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.551982                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.573023                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     61110374     86.36%     86.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1108049      1.57%     87.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1096085      1.55%     89.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2497681      3.53%     93.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1035731      1.46%     94.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       939509      1.33%     95.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1973914      2.79%     98.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       442785      0.63%     99.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       560511      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     70764639                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.551684                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       394158                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        76697                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4685654                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3992594                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        15638312                       # number of misc regfile reads
system.switch_cpus.numCycles                 70802883                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       367153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          164                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       734468                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            164                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4642886                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4642886                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4739854                       # number of overall hits
system.cpu.dcache.overall_hits::total         4739854                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       371133                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         371133                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       373525                       # number of overall misses
system.cpu.dcache.overall_misses::total        373525                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  29464821497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29464821497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  29464821497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29464821497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      5014019                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5014019                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5113379                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5113379                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.074019                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074019                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.073049                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073049                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79391.542916                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79391.542916                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 78883.130974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78883.130974                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          674                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          523                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.304348                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    65.375000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       364313                       # number of writebacks
system.cpu.dcache.writebacks::total            364313                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         5098                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5098                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         5098                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5098                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       366035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       366723                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       366723                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  29007868997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29007868997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  29050151497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29050151497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.073002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.073002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.071718                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071718                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79248.894223                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79248.894223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79215.515517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79215.515517                       # average overall mshr miss latency
system.cpu.dcache.replacements                 366722                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4001125                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4001125                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         9303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    158496500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    158496500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4010428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4010428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002320                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002320                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17037.138557                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17037.138557                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         5095                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5095                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     63550000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     63550000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15102.186312                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15102.186312                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       641761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         641761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       361830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       361830                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  29306324997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29306324997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1003591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1003591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.360535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.360535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80994.735088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80994.735088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       361827                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       361827                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  28944318997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28944318997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.360532                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.360532                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79994.911925                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79994.911925                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        96968                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         96968                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2392                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2392                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        99360                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        99360                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.024074                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.024074                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          688                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          688                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     42282500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     42282500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.006924                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.006924                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 61457.122093                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61457.122093                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.117295                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5284283                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            367746                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.369383                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   853.650546                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   169.466749                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.833643                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.165495                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          891                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10593481                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10593481                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2365194                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2365194                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2365194                       # number of overall hits
system.cpu.icache.overall_hits::total         2365194                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          778                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            778                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          778                       # number of overall misses
system.cpu.icache.overall_misses::total           778                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     52800000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52800000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     52800000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52800000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2365972                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2365972                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2365972                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2365972                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000329                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000329                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 67866.323907                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67866.323907                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 67866.323907                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67866.323907                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          260                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           65                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          431                       # number of writebacks
system.cpu.icache.writebacks::total               431                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          186                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          592                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          592                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          592                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          592                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     40765000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40765000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     40765000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40765000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 68859.797297                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68859.797297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 68859.797297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68859.797297                       # average overall mshr miss latency
system.cpu.icache.replacements                    431                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2365194                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2365194                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          778                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           778                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     52800000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52800000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2365972                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2365972                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 67866.323907                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67866.323907                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          186                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          592                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          592                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     40765000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40765000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 68859.797297                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68859.797297                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           805.124887                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3617053                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1375                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2630.584000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   740.890413                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    64.234474                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.723526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.062729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.786255                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          944                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4732536                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4732536                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  35401441500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           94                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         4976                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5070                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           94                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         4976                       # number of overall hits
system.l2.overall_hits::total                    5070                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          498                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       361747                       # number of demand (read+write) misses
system.l2.demand_misses::total                 362245                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          498                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       361747                       # number of overall misses
system.l2.overall_misses::total                362245                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     38877000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  28313501000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28352378000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     38877000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  28313501000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28352378000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          592                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       366723                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               367315                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          592                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       366723                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              367315                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.841216                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.986431                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986197                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.841216                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.986431                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986197                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78066.265060                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78268.792830                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78268.514403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78066.265060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78268.792830                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78268.514403                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              357510                       # number of writebacks
system.l2.writebacks::total                    357510                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       361747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            362245                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       361747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           362245                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     33897000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  24696031000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24729928000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     33897000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  24696031000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24729928000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.841216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.986431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986197                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.841216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.986431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986197                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68066.265060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68268.792830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68268.514403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68066.265060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68268.792830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68268.514403                       # average overall mshr miss latency
system.l2.replacements                         358288                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       364313                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           364313                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       364313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       364313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              430                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          430                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          764                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   764                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       361063                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              361063                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  28259690500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28259690500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       361827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            361827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.997888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78268.032172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78268.032172                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       361063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         361063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  24649060500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24649060500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.997888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68268.032172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68268.032172                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           94                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 94                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     38877000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38877000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          592                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            592                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.841216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.841216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78066.265060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78066.265060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          498                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          498                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     33897000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33897000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.841216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.841216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68066.265060                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68066.265060                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          684                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             684                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     53810500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     53810500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         4896                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4896                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.139706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.139706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78670.321637                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78670.321637                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          684                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          684                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     46970500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     46970500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.139706                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.139706                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 68670.321637                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68670.321637                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4290.692133                       # Cycle average of tags in use
system.l2.tags.total_refs                      741377                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    366232                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.024337                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.001367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       938.010848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2484.970996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    64.918187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   800.790736                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.114503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.303341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.007925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.097753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.523766                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7944                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          894                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2511                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.969727                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6237984                       # Number of tag accesses
system.l2.tags.data_accesses                  6237984                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    357510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    361747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001623414500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22340                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22340                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1067902                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             336293                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      362245                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     357510                       # Number of write requests accepted
system.mem_ctrls.readBursts                    362245                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   357510                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                362245                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               357510                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  361991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        22340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.210833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.051517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.158300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         22307     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1      0.00%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             4      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.00%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            3      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22340                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.062733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22318     99.90%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               22      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22340                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                23183680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22880640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    654.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    646.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   35394284000                       # Total gap between requests
system.mem_ctrls.avgGap                      49175.46                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        31872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     23151808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     22878976                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 900302.322435090668                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 653979245.449652075768                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 646272440.629289150238                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          498                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       361747                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       357510                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     13421250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   9765083000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 871571305500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     26950.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     26994.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2437893.50                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        31872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     23151808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      23183680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        31872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     22880640                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     22880640                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          498                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       361747                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         362245                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       357510                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        357510                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       900302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    653979245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        654879548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       900302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       900302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    646319444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       646319444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    646319444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       900302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    653979245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1301198992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               362245                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              357484                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        22571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        22646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        22593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        22500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        22754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        22827                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        22744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        22687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        22655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        22536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        22335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        22366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        22334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        22333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        22337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        22347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        22328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        22330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        22330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        22347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        22398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        22329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        22359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        22341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        22331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        22339                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2986410500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1811225000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9778504250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8244.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26994.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              313663                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             308832                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.59                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.39                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        97234                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   473.729930                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   440.193045                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   115.148853                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5094      5.24%      5.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1546      1.59%      6.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2510      2.58%      9.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5480      5.64%     15.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        82394     84.74%     99.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           28      0.03%     99.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           23      0.02%     99.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           15      0.02%     99.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          144      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        97234                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              23183680                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           22878976                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              654.879548                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              646.272441                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.17                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       345940140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       183871545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1290754920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     932866200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2794153440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14094998190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1724675520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   21367259955                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   603.570336                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4370120500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1181960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29849361000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       348310620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       185131485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1295674380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     933200280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2794153440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14021026440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1786962720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   21364459365                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   603.491227                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4530712500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1181960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  29688769000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1182                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       357510                       # Transaction distribution
system.membus.trans_dist::CleanEvict              614                       # Transaction distribution
system.membus.trans_dist::ReadExReq            361063                       # Transaction distribution
system.membus.trans_dist::ReadExResp           361063                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1182                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1082614                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1082614                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1082614                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     46064320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     46064320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                46064320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            362245                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  362245    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              362245                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          2330548000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1911499500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         4746252                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      4322534                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       158915                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      4178133                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         4175605                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.939495                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           17421                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        18381                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        15073                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         3308                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          860                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     27099211                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          125                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       158568                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     67292105                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.232147                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.082892                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     62497013     92.87%     92.87% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1624046      2.41%     95.29% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       973557      1.45%     96.73% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       749742      1.11%     97.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       277430      0.41%     98.26% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       128157      0.19%     98.45% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       113930      0.17%     98.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        58667      0.09%     98.71% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       869563      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     67292105                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000001                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       15621644                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             2595425                       # Number of memory references committed
system.switch_cpus.commit.loads               1593724                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  24                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1415906                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating              83836                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            15601961                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls          9655                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass        19201      0.12%      0.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     12750913     81.62%     81.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult       255685      1.64%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            7      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd          164      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu           38      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt           16      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc          195      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      1552130      9.94%     93.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       959935      6.14%     99.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        41594      0.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        41766      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     15621644                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       869563                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          2072127                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      60709921                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           6893573                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        823382                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         265631                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      3734504                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           394                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       45276687                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          1983                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             4375896                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             3657425                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                   222                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses               2052599                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      2508226                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               30594456                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             4746252                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      4208099                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              67989966                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          532036                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           49                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          331                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           2365972                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         42349                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     70764639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.716330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.113936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         60888754     86.04%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          2711797      3.83%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           345202      0.49%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           566638      0.80%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           446776      0.63%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           638932      0.90%     92.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           223592      0.32%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           278208      0.39%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          4664740      6.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     70764639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.067035                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.432107                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2366024                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                    92                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              265888                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         3091928                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         2809                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         1082                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        2990892                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             31                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  36434774500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         265631                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          2476994                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        59252356                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           7297394                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1472259                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       44196181                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        269410                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         601216                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents            684                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         556507                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     58297315                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           106777527                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         67576068                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            422236                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21895928                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         36401328                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2518599                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                107763590                       # The number of ROB reads
system.switch_cpus.rob.writes                88915471                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           15621644                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp              5488                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       721823                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           361827                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          361827                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           592                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4896                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1615                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1100168                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1101783                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        65472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     46786304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               46851776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          358288                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22880640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           725603                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000230                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015169                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 725436     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    167      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             725603                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  36434774500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          731978000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            888000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         550084500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
