#contributor : Aaron , generated by script from template provided by Xilinx
#name : V4_BUFGCE_1
#key:V4_BUFGCE_1
# --

BUFGCE_1 U_BUFGCE_1 (
   .O(O),   // Clock buffer output
   .CE(CE), // Clock enable input
   .I(I)    // Clock buffer input
);

