AR register_file behavioral //tholos.itserv.scss.tcd.ie/ugrad/agnewl/Project-1-Datapath-Design-Part-A-2/register_file.vhd sub00/vhpl09 1455638200
AR mux2_16bit behavioral //tholos.itserv.scss.tcd.ie/ugrad/agnewl/Project-1-Datapath-Design-Part-A-2/mux2_16bit.vhd sub00/vhpl05 1455638196
EN decoder_3_to_8 NULL //tholos.itserv.scss.tcd.ie/ugrad/agnewl/Project-1-Datapath-Design-Part-A-2/decoder_3_to_8.vhd sub00/vhpl02 1455638193
AR decoder_3_to_8 dataflow_1 //tholos.itserv.scss.tcd.ie/ugrad/agnewl/Project-1-Datapath-Design-Part-A-2/decoder_3_to_8.vhd sub00/vhpl03 1455638194
EN reg16 NULL //tholos.itserv.scss.tcd.ie/ugrad/agnewl/Project-1-Datapath-Design-Part-A-2/reg16.vhd sub00/vhpl00 1455638191
AR reg16 behavioral //tholos.itserv.scss.tcd.ie/ugrad/agnewl/Project-1-Datapath-Design-Part-A-2/reg16.vhd sub00/vhpl01 1455638192
EN register_file NULL //tholos.itserv.scss.tcd.ie/ugrad/agnewl/Project-1-Datapath-Design-Part-A-2/register_file.vhd sub00/vhpl08 1455638199
AR mux8_16bit behavioral //tholos.itserv.scss.tcd.ie/ugrad/agnewl/Project-1-Datapath-Design-Part-A-2/mux8_16bit.vhd sub00/vhpl07 1455638198
EN mux8_16bit NULL //tholos.itserv.scss.tcd.ie/ugrad/agnewl/Project-1-Datapath-Design-Part-A-2/mux8_16bit.vhd sub00/vhpl06 1455638197
EN mux2_16bit NULL //tholos.itserv.scss.tcd.ie/ugrad/agnewl/Project-1-Datapath-Design-Part-A-2/mux2_16bit.vhd sub00/vhpl04 1455638195
