```verilog
module mod_a ( input in1, input in2, output out );
// Module functionality not specified
endmodule

module top_module ( input a, input b, output out );
    mod_a instance_name (
        .in1(a),
        .in2(b),
        .out(out)
    );
endmodule
```