--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 38404555 paths analyzed, 237 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.053ns.
--------------------------------------------------------------------------------
Slack:                  0.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_3 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.417ns (Levels of Logic = 8)
  Clock Path Skew:      -0.601ns (0.296 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_3 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_inp_b_q_3
    SLICE_X12Y53.D5      net (fanout=1)        1.508   M_inp_b_q[3]
    SLICE_X12Y53.CMUX    Topdc                 0.456   M_alu_b[2]
                                                       Mmux_M_alu_b10_SW0_F
                                                       Mmux_M_alu_b10_SW0
    SLICE_X12Y51.B2      net (fanout=2)        0.770   N53
    SLICE_X12Y51.B       Tilo                  0.254   N227
                                                       Mmux_M_alu_b10_1
    DSP48_X0Y11.A3       net (fanout=6)        1.291   Mmux_M_alu_b10
    DSP48_X0Y11.M2       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X11Y43.A4      net (fanout=1)        1.125   alu/n0010[2]
    SLICE_X11Y43.A       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       alu/Mmux_out107
    SLICE_X15Y41.B5      net (fanout=12)       1.221   M_alu_out[2]
    SLICE_X15Y41.B       Tilo                  0.259   alu/Mmux_out53
                                                       M_alu_out[15]_GND_1_o_equal_51_o<15>111
    SLICE_X7Y49.B5       net (fanout=10)       1.600   M_alu_out[15]_GND_1_o_equal_51_o<15>11
    SLICE_X7Y49.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o
                                                       M_alu_out[15]_PWR_1_o_equal_43_o<15>1
    SLICE_X9Y44.A1       net (fanout=3)        1.527   M_alu_out[15]_PWR_1_o_equal_43_o
    SLICE_X9Y44.A        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_57_o<15>1
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A6      net (fanout=1)        1.214   M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A       Tilo                  0.235   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X17Y49.BX      net (fanout=3)        1.023   M_state_q_FSM_FFd4-In
    SLICE_X17Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.417ns (7.138ns logic, 11.279ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_3 (FF)
  Destination:          M_state_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.414ns (Levels of Logic = 9)
  Clock Path Skew:      -0.601ns (0.296 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_3 to M_state_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_inp_b_q_3
    SLICE_X12Y53.D5      net (fanout=1)        1.508   M_inp_b_q[3]
    SLICE_X12Y53.CMUX    Topdc                 0.456   M_alu_b[2]
                                                       Mmux_M_alu_b10_SW0_F
                                                       Mmux_M_alu_b10_SW0
    SLICE_X12Y51.B2      net (fanout=2)        0.770   N53
    SLICE_X12Y51.B       Tilo                  0.254   N227
                                                       Mmux_M_alu_b10_1
    DSP48_X0Y11.A3       net (fanout=6)        1.291   Mmux_M_alu_b10
    DSP48_X0Y11.M12      Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y44.B2       net (fanout=17)       0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y44.B        Tilo                  0.254   M_alu_out[15]_PWR_1_o_equal_93_o
                                                       M_state_q_FSM_FFd5-In121
    SLICE_X7Y45.A2       net (fanout=2)        1.157   M_state_q_FSM_FFd5-In12
    SLICE_X7Y45.A        Tilo                  0.259   N387
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A2       net (fanout=1)        1.068   M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A        Tilo                  0.235   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X15Y48.CX      net (fanout=3)        1.087   M_state_q_FSM_FFd5-In
    SLICE_X15Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                     18.414ns (7.392ns logic, 11.022ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  0.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_3 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.411ns (Levels of Logic = 9)
  Clock Path Skew:      -0.601ns (0.296 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_3 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_inp_b_q_3
    SLICE_X12Y53.D5      net (fanout=1)        1.508   M_inp_b_q[3]
    SLICE_X12Y53.CMUX    Topdc                 0.456   M_alu_b[2]
                                                       Mmux_M_alu_b10_SW0_F
                                                       Mmux_M_alu_b10_SW0
    SLICE_X12Y51.B2      net (fanout=2)        0.770   N53
    SLICE_X12Y51.B       Tilo                  0.254   N227
                                                       Mmux_M_alu_b10_1
    DSP48_X0Y11.A3       net (fanout=6)        1.291   Mmux_M_alu_b10
    DSP48_X0Y11.M12      Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y44.B2       net (fanout=17)       0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y44.B        Tilo                  0.254   M_alu_out[15]_PWR_1_o_equal_93_o
                                                       M_state_q_FSM_FFd5-In121
    SLICE_X7Y45.A2       net (fanout=2)        1.157   M_state_q_FSM_FFd5-In12
    SLICE_X7Y45.A        Tilo                  0.259   N387
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A2       net (fanout=1)        1.068   M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A        Tilo                  0.235   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X15Y48.BX      net (fanout=3)        1.084   M_state_q_FSM_FFd5-In
    SLICE_X15Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     18.411ns (7.392ns logic, 11.019ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_3 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.957ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.663 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_3 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.CQ       Tcko                  0.430   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    SLICE_X22Y55.C1      net (fanout=19)       2.479   M_state_q_FSM_FFd6_3
    SLICE_X22Y55.CMUX    Tilo                  0.403   N142
                                                       Mmux_M_alu_a5_SW0_SW1_G
                                                       Mmux_M_alu_a5_SW0_SW1
    SLICE_X17Y49.D6      net (fanout=1)        0.978   N142
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_alu_a5
    DSP48_X0Y11.B13      net (fanout=16)       1.419   M_alu_a[13]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X11Y43.A4      net (fanout=1)        1.125   alu/n0010[2]
    SLICE_X11Y43.A       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       alu/Mmux_out107
    SLICE_X15Y41.B5      net (fanout=12)       1.221   M_alu_out[2]
    SLICE_X15Y41.B       Tilo                  0.259   alu/Mmux_out53
                                                       M_alu_out[15]_GND_1_o_equal_51_o<15>111
    SLICE_X7Y49.B5       net (fanout=10)       1.600   M_alu_out[15]_GND_1_o_equal_51_o<15>11
    SLICE_X7Y49.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o
                                                       M_alu_out[15]_PWR_1_o_equal_43_o<15>1
    SLICE_X9Y44.A1       net (fanout=3)        1.527   M_alu_out[15]_PWR_1_o_equal_43_o
    SLICE_X9Y44.A        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_57_o<15>1
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A6      net (fanout=1)        1.214   M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A       Tilo                  0.235   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X17Y49.BX      net (fanout=3)        1.023   M_state_q_FSM_FFd4-In
    SLICE_X17Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.957ns (6.371ns logic, 12.586ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  0.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_3 (FF)
  Destination:          M_state_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.954ns (Levels of Logic = 9)
  Clock Path Skew:      -0.053ns (0.663 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_3 to M_state_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.CQ       Tcko                  0.430   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    SLICE_X22Y55.C1      net (fanout=19)       2.479   M_state_q_FSM_FFd6_3
    SLICE_X22Y55.CMUX    Tilo                  0.403   N142
                                                       Mmux_M_alu_a5_SW0_SW1_G
                                                       Mmux_M_alu_a5_SW0_SW1
    SLICE_X17Y49.D6      net (fanout=1)        0.978   N142
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_alu_a5
    DSP48_X0Y11.B13      net (fanout=16)       1.419   M_alu_a[13]
    DSP48_X0Y11.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y44.B2       net (fanout=17)       0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y44.B        Tilo                  0.254   M_alu_out[15]_PWR_1_o_equal_93_o
                                                       M_state_q_FSM_FFd5-In121
    SLICE_X7Y45.A2       net (fanout=2)        1.157   M_state_q_FSM_FFd5-In12
    SLICE_X7Y45.A        Tilo                  0.259   N387
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A2       net (fanout=1)        1.068   M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A        Tilo                  0.235   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X15Y48.CX      net (fanout=3)        1.087   M_state_q_FSM_FFd5-In
    SLICE_X15Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                     18.954ns (6.625ns logic, 12.329ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  0.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_3 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.951ns (Levels of Logic = 9)
  Clock Path Skew:      -0.053ns (0.663 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_3 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.CQ       Tcko                  0.430   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    SLICE_X22Y55.C1      net (fanout=19)       2.479   M_state_q_FSM_FFd6_3
    SLICE_X22Y55.CMUX    Tilo                  0.403   N142
                                                       Mmux_M_alu_a5_SW0_SW1_G
                                                       Mmux_M_alu_a5_SW0_SW1
    SLICE_X17Y49.D6      net (fanout=1)        0.978   N142
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_alu_a5
    DSP48_X0Y11.B13      net (fanout=16)       1.419   M_alu_a[13]
    DSP48_X0Y11.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y44.B2       net (fanout=17)       0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y44.B        Tilo                  0.254   M_alu_out[15]_PWR_1_o_equal_93_o
                                                       M_state_q_FSM_FFd5-In121
    SLICE_X7Y45.A2       net (fanout=2)        1.157   M_state_q_FSM_FFd5-In12
    SLICE_X7Y45.A        Tilo                  0.259   N387
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A2       net (fanout=1)        1.068   M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A        Tilo                  0.235   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X15Y48.BX      net (fanout=3)        1.084   M_state_q_FSM_FFd5-In
    SLICE_X15Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     18.951ns (6.625ns logic, 12.326ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  1.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_3 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.297ns (Levels of Logic = 8)
  Clock Path Skew:      -0.601ns (0.296 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_3 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_inp_b_q_3
    SLICE_X12Y53.D5      net (fanout=1)        1.508   M_inp_b_q[3]
    SLICE_X12Y53.CMUX    Topdc                 0.456   M_alu_b[2]
                                                       Mmux_M_alu_b10_SW0_F
                                                       Mmux_M_alu_b10_SW0
    SLICE_X12Y51.B2      net (fanout=2)        0.770   N53
    SLICE_X12Y51.B       Tilo                  0.254   N227
                                                       Mmux_M_alu_b10_1
    DSP48_X0Y11.A3       net (fanout=6)        1.291   Mmux_M_alu_b10
    DSP48_X0Y11.M8       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X13Y42.A3      net (fanout=1)        1.445   alu/n0010[8]
    SLICE_X13Y42.A       Tilo                  0.259   alu/N105
                                                       alu/Mmux_out168
    SLICE_X15Y41.B1      net (fanout=13)       0.781   M_alu_out[8]
    SLICE_X15Y41.B       Tilo                  0.259   alu/Mmux_out53
                                                       M_alu_out[15]_GND_1_o_equal_51_o<15>111
    SLICE_X7Y49.B5       net (fanout=10)       1.600   M_alu_out[15]_GND_1_o_equal_51_o<15>11
    SLICE_X7Y49.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o
                                                       M_alu_out[15]_PWR_1_o_equal_43_o<15>1
    SLICE_X9Y44.A1       net (fanout=3)        1.527   M_alu_out[15]_PWR_1_o_equal_43_o
    SLICE_X9Y44.A        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_57_o<15>1
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A6      net (fanout=1)        1.214   M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A       Tilo                  0.235   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X17Y49.BX      net (fanout=3)        1.023   M_state_q_FSM_FFd4-In
    SLICE_X17Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.297ns (7.138ns logic, 11.159ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  1.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_3 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.837ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.663 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_3 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.CQ       Tcko                  0.430   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    SLICE_X22Y55.C1      net (fanout=19)       2.479   M_state_q_FSM_FFd6_3
    SLICE_X22Y55.CMUX    Tilo                  0.403   N142
                                                       Mmux_M_alu_a5_SW0_SW1_G
                                                       Mmux_M_alu_a5_SW0_SW1
    SLICE_X17Y49.D6      net (fanout=1)        0.978   N142
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_alu_a5
    DSP48_X0Y11.B13      net (fanout=16)       1.419   M_alu_a[13]
    DSP48_X0Y11.M8       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X13Y42.A3      net (fanout=1)        1.445   alu/n0010[8]
    SLICE_X13Y42.A       Tilo                  0.259   alu/N105
                                                       alu/Mmux_out168
    SLICE_X15Y41.B1      net (fanout=13)       0.781   M_alu_out[8]
    SLICE_X15Y41.B       Tilo                  0.259   alu/Mmux_out53
                                                       M_alu_out[15]_GND_1_o_equal_51_o<15>111
    SLICE_X7Y49.B5       net (fanout=10)       1.600   M_alu_out[15]_GND_1_o_equal_51_o<15>11
    SLICE_X7Y49.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o
                                                       M_alu_out[15]_PWR_1_o_equal_43_o<15>1
    SLICE_X9Y44.A1       net (fanout=3)        1.527   M_alu_out[15]_PWR_1_o_equal_43_o
    SLICE_X9Y44.A        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_57_o<15>1
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A6      net (fanout=1)        1.214   M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A       Tilo                  0.235   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X17Y49.BX      net (fanout=3)        1.023   M_state_q_FSM_FFd4-In
    SLICE_X17Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.837ns (6.371ns logic, 12.466ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  1.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_3 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.277ns (Levels of Logic = 8)
  Clock Path Skew:      -0.601ns (0.296 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_3 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_inp_b_q_3
    SLICE_X12Y53.D5      net (fanout=1)        1.508   M_inp_b_q[3]
    SLICE_X12Y53.CMUX    Topdc                 0.456   M_alu_b[2]
                                                       Mmux_M_alu_b10_SW0_F
                                                       Mmux_M_alu_b10_SW0
    SLICE_X12Y51.B2      net (fanout=2)        0.770   N53
    SLICE_X12Y51.B       Tilo                  0.254   N227
                                                       Mmux_M_alu_b10_1
    DSP48_X0Y11.A3       net (fanout=6)        1.291   Mmux_M_alu_b10
    DSP48_X0Y11.M9       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X18Y41.A6      net (fanout=2)        1.257   alu/n0010[9]
    SLICE_X18Y41.A       Tilo                  0.235   alu/N215
                                                       alu/Mmux_out176
    SLICE_X15Y41.B2      net (fanout=9)        0.973   M_alu_out[9]
    SLICE_X15Y41.B       Tilo                  0.259   alu/Mmux_out53
                                                       M_alu_out[15]_GND_1_o_equal_51_o<15>111
    SLICE_X7Y49.B5       net (fanout=10)       1.600   M_alu_out[15]_GND_1_o_equal_51_o<15>11
    SLICE_X7Y49.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o
                                                       M_alu_out[15]_PWR_1_o_equal_43_o<15>1
    SLICE_X9Y44.A1       net (fanout=3)        1.527   M_alu_out[15]_PWR_1_o_equal_43_o
    SLICE_X9Y44.A        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_57_o<15>1
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A6      net (fanout=1)        1.214   M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A       Tilo                  0.235   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X17Y49.BX      net (fanout=3)        1.023   M_state_q_FSM_FFd4-In
    SLICE_X17Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.277ns (7.114ns logic, 11.163ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  1.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_3 (FF)
  Destination:          M_state_q_FSM_FFd6_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.270ns (Levels of Logic = 8)
  Clock Path Skew:      -0.604ns (0.293 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_3 to M_state_q_FSM_FFd6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_inp_b_q_3
    SLICE_X12Y53.D5      net (fanout=1)        1.508   M_inp_b_q[3]
    SLICE_X12Y53.CMUX    Topdc                 0.456   M_alu_b[2]
                                                       Mmux_M_alu_b10_SW0_F
                                                       Mmux_M_alu_b10_SW0
    SLICE_X12Y51.B2      net (fanout=2)        0.770   N53
    SLICE_X12Y51.B       Tilo                  0.254   N227
                                                       Mmux_M_alu_b10_1
    DSP48_X0Y11.A3       net (fanout=6)        1.291   Mmux_M_alu_b10
    DSP48_X0Y11.M12      Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X9Y46.A2       net (fanout=17)       1.569   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X9Y46.A        Tilo                  0.259   M_state_q_FSM_FFd6-In7
                                                       M_state_q_FSM_FFd6-In11_SW2
    SLICE_X9Y48.A2       net (fanout=1)        1.648   N182
    SLICE_X9Y48.A        Tilo                  0.259   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6-In12
    SLICE_X19Y51.AX      net (fanout=4)        1.144   M_state_q_FSM_FFd6-In
    SLICE_X19Y51.CLK     Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_1
    -------------------------------------------------  ---------------------------
    Total                                     18.270ns (7.162ns logic, 11.108ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  1.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_3 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.817ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.663 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_3 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.CQ       Tcko                  0.430   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    SLICE_X22Y55.C1      net (fanout=19)       2.479   M_state_q_FSM_FFd6_3
    SLICE_X22Y55.CMUX    Tilo                  0.403   N142
                                                       Mmux_M_alu_a5_SW0_SW1_G
                                                       Mmux_M_alu_a5_SW0_SW1
    SLICE_X17Y49.D6      net (fanout=1)        0.978   N142
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_alu_a5
    DSP48_X0Y11.B13      net (fanout=16)       1.419   M_alu_a[13]
    DSP48_X0Y11.M9       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X18Y41.A6      net (fanout=2)        1.257   alu/n0010[9]
    SLICE_X18Y41.A       Tilo                  0.235   alu/N215
                                                       alu/Mmux_out176
    SLICE_X15Y41.B2      net (fanout=9)        0.973   M_alu_out[9]
    SLICE_X15Y41.B       Tilo                  0.259   alu/Mmux_out53
                                                       M_alu_out[15]_GND_1_o_equal_51_o<15>111
    SLICE_X7Y49.B5       net (fanout=10)       1.600   M_alu_out[15]_GND_1_o_equal_51_o<15>11
    SLICE_X7Y49.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o
                                                       M_alu_out[15]_PWR_1_o_equal_43_o<15>1
    SLICE_X9Y44.A1       net (fanout=3)        1.527   M_alu_out[15]_PWR_1_o_equal_43_o
    SLICE_X9Y44.A        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_57_o<15>1
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A6      net (fanout=1)        1.214   M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A       Tilo                  0.235   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X17Y49.BX      net (fanout=3)        1.023   M_state_q_FSM_FFd4-In
    SLICE_X17Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.817ns (6.347ns logic, 12.470ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  1.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_3 (FF)
  Destination:          M_state_q_FSM_FFd6_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.810ns (Levels of Logic = 8)
  Clock Path Skew:      -0.056ns (0.660 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_3 to M_state_q_FSM_FFd6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.CQ       Tcko                  0.430   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    SLICE_X22Y55.C1      net (fanout=19)       2.479   M_state_q_FSM_FFd6_3
    SLICE_X22Y55.CMUX    Tilo                  0.403   N142
                                                       Mmux_M_alu_a5_SW0_SW1_G
                                                       Mmux_M_alu_a5_SW0_SW1
    SLICE_X17Y49.D6      net (fanout=1)        0.978   N142
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_alu_a5
    DSP48_X0Y11.B13      net (fanout=16)       1.419   M_alu_a[13]
    DSP48_X0Y11.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X9Y46.A2       net (fanout=17)       1.569   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X9Y46.A        Tilo                  0.259   M_state_q_FSM_FFd6-In7
                                                       M_state_q_FSM_FFd6-In11_SW2
    SLICE_X9Y48.A2       net (fanout=1)        1.648   N182
    SLICE_X9Y48.A        Tilo                  0.259   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6-In12
    SLICE_X19Y51.AX      net (fanout=4)        1.144   M_state_q_FSM_FFd6-In
    SLICE_X19Y51.CLK     Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_1
    -------------------------------------------------  ---------------------------
    Total                                     18.810ns (6.395ns logic, 12.415ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_3 (FF)
  Destination:          M_state_q_FSM_FFd6_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.255ns (Levels of Logic = 9)
  Clock Path Skew:      -0.604ns (0.293 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_3 to M_state_q_FSM_FFd6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_inp_b_q_3
    SLICE_X12Y53.D5      net (fanout=1)        1.508   M_inp_b_q[3]
    SLICE_X12Y53.CMUX    Topdc                 0.456   M_alu_b[2]
                                                       Mmux_M_alu_b10_SW0_F
                                                       Mmux_M_alu_b10_SW0
    SLICE_X12Y51.B2      net (fanout=2)        0.770   N53
    SLICE_X12Y51.B       Tilo                  0.254   N227
                                                       Mmux_M_alu_b10_1
    DSP48_X0Y11.A3       net (fanout=6)        1.291   Mmux_M_alu_b10
    DSP48_X0Y11.M8       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X13Y42.A3      net (fanout=1)        1.445   alu/n0010[8]
    SLICE_X13Y42.A       Tilo                  0.259   alu/N105
                                                       alu/Mmux_out168
    SLICE_X6Y44.C1       net (fanout=13)       1.760   M_alu_out[8]
    SLICE_X6Y44.C        Tilo                  0.235   N153
                                                       M_alu_out[15]_GND_1_o_equal_57_o<15>21
    SLICE_X7Y43.D1       net (fanout=3)        0.728   M_alu_out[15]_GND_1_o_equal_57_o<15>2
    SLICE_X7Y43.D        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_57_o
                                                       M_alu_out[15]_GND_1_o_equal_57_o<15>1
    SLICE_X6Y45.B3       net (fanout=2)        0.623   M_alu_out[15]_GND_1_o_equal_57_o
    SLICE_X6Y45.B        Tilo                  0.235   M_state_q_FSM_FFd6-In11
                                                       M_state_q_FSM_FFd6-In10
    SLICE_X6Y45.D1       net (fanout=2)        0.555   M_state_q_FSM_FFd6-In11
    SLICE_X6Y45.CMUX     Topdc                 0.402   M_state_q_FSM_FFd6-In11
                                                       M_state_q_FSM_FFd6-In11_SW1_F
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y48.A6       net (fanout=1)        0.915   N181
    SLICE_X9Y48.A        Tilo                  0.259   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6-In12
    SLICE_X19Y51.AX      net (fanout=4)        1.144   M_state_q_FSM_FFd6-In
    SLICE_X19Y51.CLK     Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_1
    -------------------------------------------------  ---------------------------
    Total                                     18.255ns (7.516ns logic, 10.739ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  1.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_3 (FF)
  Destination:          M_state_q_FSM_FFd6_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.795ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (0.660 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_3 to M_state_q_FSM_FFd6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.CQ       Tcko                  0.430   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6_3
    SLICE_X22Y55.C1      net (fanout=19)       2.479   M_state_q_FSM_FFd6_3
    SLICE_X22Y55.CMUX    Tilo                  0.403   N142
                                                       Mmux_M_alu_a5_SW0_SW1_G
                                                       Mmux_M_alu_a5_SW0_SW1
    SLICE_X17Y49.D6      net (fanout=1)        0.978   N142
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_alu_a5
    DSP48_X0Y11.B13      net (fanout=16)       1.419   M_alu_a[13]
    DSP48_X0Y11.M8       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X13Y42.A3      net (fanout=1)        1.445   alu/n0010[8]
    SLICE_X13Y42.A       Tilo                  0.259   alu/N105
                                                       alu/Mmux_out168
    SLICE_X6Y44.C1       net (fanout=13)       1.760   M_alu_out[8]
    SLICE_X6Y44.C        Tilo                  0.235   N153
                                                       M_alu_out[15]_GND_1_o_equal_57_o<15>21
    SLICE_X7Y43.D1       net (fanout=3)        0.728   M_alu_out[15]_GND_1_o_equal_57_o<15>2
    SLICE_X7Y43.D        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_57_o
                                                       M_alu_out[15]_GND_1_o_equal_57_o<15>1
    SLICE_X6Y45.B3       net (fanout=2)        0.623   M_alu_out[15]_GND_1_o_equal_57_o
    SLICE_X6Y45.B        Tilo                  0.235   M_state_q_FSM_FFd6-In11
                                                       M_state_q_FSM_FFd6-In10
    SLICE_X6Y45.D1       net (fanout=2)        0.555   M_state_q_FSM_FFd6-In11
    SLICE_X6Y45.CMUX     Topdc                 0.402   M_state_q_FSM_FFd6-In11
                                                       M_state_q_FSM_FFd6-In11_SW1_F
                                                       M_state_q_FSM_FFd6-In11_SW1
    SLICE_X9Y48.A6       net (fanout=1)        0.915   N181
    SLICE_X9Y48.A        Tilo                  0.259   M_state_q_FSM_FFd6_3
                                                       M_state_q_FSM_FFd6-In12
    SLICE_X19Y51.AX      net (fanout=4)        1.144   M_state_q_FSM_FFd6-In
    SLICE_X19Y51.CLK     Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_1
    -------------------------------------------------  ---------------------------
    Total                                     18.795ns (6.749ns logic, 12.046ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  1.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.250ns (Levels of Logic = 7)
  Clock Path Skew:      -0.598ns (0.296 - 0.894)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X18Y53.B3      net (fanout=1)        1.448   M_inp_a_q[10]
    SLICE_X18Y53.B       Tilo                  0.235   N218
                                                       Mmux_M_alu_a21
    DSP48_X0Y11.B10      net (fanout=15)       1.800   M_alu_a[10]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X11Y43.A4      net (fanout=1)        1.125   alu/n0010[2]
    SLICE_X11Y43.A       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       alu/Mmux_out107
    SLICE_X15Y41.B5      net (fanout=12)       1.221   M_alu_out[2]
    SLICE_X15Y41.B       Tilo                  0.259   alu/Mmux_out53
                                                       M_alu_out[15]_GND_1_o_equal_51_o<15>111
    SLICE_X7Y49.B5       net (fanout=10)       1.600   M_alu_out[15]_GND_1_o_equal_51_o<15>11
    SLICE_X7Y49.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o
                                                       M_alu_out[15]_PWR_1_o_equal_43_o<15>1
    SLICE_X9Y44.A1       net (fanout=3)        1.527   M_alu_out[15]_PWR_1_o_equal_43_o
    SLICE_X9Y44.A        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_57_o<15>1
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A6      net (fanout=1)        1.214   M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A       Tilo                  0.235   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X17Y49.BX      net (fanout=3)        1.023   M_state_q_FSM_FFd4-In
    SLICE_X17Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.250ns (7.292ns logic, 10.958ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.247ns (Levels of Logic = 8)
  Clock Path Skew:      -0.598ns (0.296 - 0.894)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X18Y53.B3      net (fanout=1)        1.448   M_inp_a_q[10]
    SLICE_X18Y53.B       Tilo                  0.235   N218
                                                       Mmux_M_alu_a21
    DSP48_X0Y11.B10      net (fanout=15)       1.800   M_alu_a[10]
    DSP48_X0Y11.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y44.B2       net (fanout=17)       0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y44.B        Tilo                  0.254   M_alu_out[15]_PWR_1_o_equal_93_o
                                                       M_state_q_FSM_FFd5-In121
    SLICE_X7Y45.A2       net (fanout=2)        1.157   M_state_q_FSM_FFd5-In12
    SLICE_X7Y45.A        Tilo                  0.259   N387
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A2       net (fanout=1)        1.068   M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A        Tilo                  0.235   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X15Y48.CX      net (fanout=3)        1.087   M_state_q_FSM_FFd5-In
    SLICE_X15Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                     18.247ns (7.546ns logic, 10.701ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  1.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_13 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.255ns (Levels of Logic = 8)
  Clock Path Skew:      -0.588ns (0.296 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_13 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_inp_a_q_13
    SLICE_X22Y55.C5      net (fanout=2)        0.429   M_inp_a_q[13]
    SLICE_X22Y55.CMUX    Tilo                  0.403   N142
                                                       Mmux_M_alu_a5_SW0_SW1_G
                                                       Mmux_M_alu_a5_SW0_SW1
    SLICE_X17Y49.D6      net (fanout=1)        0.978   N142
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_alu_a5
    DSP48_X0Y11.B13      net (fanout=16)       1.419   M_alu_a[13]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X11Y43.A4      net (fanout=1)        1.125   alu/n0010[2]
    SLICE_X11Y43.A       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       alu/Mmux_out107
    SLICE_X15Y41.B5      net (fanout=12)       1.221   M_alu_out[2]
    SLICE_X15Y41.B       Tilo                  0.259   alu/Mmux_out53
                                                       M_alu_out[15]_GND_1_o_equal_51_o<15>111
    SLICE_X7Y49.B5       net (fanout=10)       1.600   M_alu_out[15]_GND_1_o_equal_51_o<15>11
    SLICE_X7Y49.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o
                                                       M_alu_out[15]_PWR_1_o_equal_43_o<15>1
    SLICE_X9Y44.A1       net (fanout=3)        1.527   M_alu_out[15]_PWR_1_o_equal_43_o
    SLICE_X9Y44.A        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_57_o<15>1
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A6      net (fanout=1)        1.214   M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A       Tilo                  0.235   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X17Y49.BX      net (fanout=3)        1.023   M_state_q_FSM_FFd4-In
    SLICE_X17Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.255ns (7.719ns logic, 10.536ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.244ns (Levels of Logic = 8)
  Clock Path Skew:      -0.598ns (0.296 - 0.894)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X18Y53.B3      net (fanout=1)        1.448   M_inp_a_q[10]
    SLICE_X18Y53.B       Tilo                  0.235   N218
                                                       Mmux_M_alu_a21
    DSP48_X0Y11.B10      net (fanout=15)       1.800   M_alu_a[10]
    DSP48_X0Y11.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y44.B2       net (fanout=17)       0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y44.B        Tilo                  0.254   M_alu_out[15]_PWR_1_o_equal_93_o
                                                       M_state_q_FSM_FFd5-In121
    SLICE_X7Y45.A2       net (fanout=2)        1.157   M_state_q_FSM_FFd5-In12
    SLICE_X7Y45.A        Tilo                  0.259   N387
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A2       net (fanout=1)        1.068   M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A        Tilo                  0.235   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X15Y48.BX      net (fanout=3)        1.084   M_state_q_FSM_FFd5-In
    SLICE_X15Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     18.244ns (7.546ns logic, 10.698ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  1.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_13 (FF)
  Destination:          M_state_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.252ns (Levels of Logic = 9)
  Clock Path Skew:      -0.588ns (0.296 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_13 to M_state_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_inp_a_q_13
    SLICE_X22Y55.C5      net (fanout=2)        0.429   M_inp_a_q[13]
    SLICE_X22Y55.CMUX    Tilo                  0.403   N142
                                                       Mmux_M_alu_a5_SW0_SW1_G
                                                       Mmux_M_alu_a5_SW0_SW1
    SLICE_X17Y49.D6      net (fanout=1)        0.978   N142
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_alu_a5
    DSP48_X0Y11.B13      net (fanout=16)       1.419   M_alu_a[13]
    DSP48_X0Y11.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y44.B2       net (fanout=17)       0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y44.B        Tilo                  0.254   M_alu_out[15]_PWR_1_o_equal_93_o
                                                       M_state_q_FSM_FFd5-In121
    SLICE_X7Y45.A2       net (fanout=2)        1.157   M_state_q_FSM_FFd5-In12
    SLICE_X7Y45.A        Tilo                  0.259   N387
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A2       net (fanout=1)        1.068   M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A        Tilo                  0.235   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X15Y48.CX      net (fanout=3)        1.087   M_state_q_FSM_FFd5-In
    SLICE_X15Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                     18.252ns (7.973ns logic, 10.279ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  1.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_13 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.249ns (Levels of Logic = 9)
  Clock Path Skew:      -0.588ns (0.296 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_13 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_inp_a_q_13
    SLICE_X22Y55.C5      net (fanout=2)        0.429   M_inp_a_q[13]
    SLICE_X22Y55.CMUX    Tilo                  0.403   N142
                                                       Mmux_M_alu_a5_SW0_SW1_G
                                                       Mmux_M_alu_a5_SW0_SW1
    SLICE_X17Y49.D6      net (fanout=1)        0.978   N142
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_alu_a5
    DSP48_X0Y11.B13      net (fanout=16)       1.419   M_alu_a[13]
    DSP48_X0Y11.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y44.B2       net (fanout=17)       0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y44.B        Tilo                  0.254   M_alu_out[15]_PWR_1_o_equal_93_o
                                                       M_state_q_FSM_FFd5-In121
    SLICE_X7Y45.A2       net (fanout=2)        1.157   M_state_q_FSM_FFd5-In12
    SLICE_X7Y45.A        Tilo                  0.259   N387
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A2       net (fanout=1)        1.068   M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A        Tilo                  0.235   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X15Y48.BX      net (fanout=3)        1.084   M_state_q_FSM_FFd5-In
    SLICE_X15Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     18.249ns (7.973ns logic, 10.276ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_3 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.780ns (Levels of Logic = 8)
  Clock Path Skew:      -0.050ns (0.663 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_3 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.CQ      Tcko                  0.476   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_3
    SLICE_X18Y54.C4      net (fanout=15)       1.776   M_state_q_FSM_FFd4_3
    SLICE_X18Y54.C       Tilo                  0.235   _n0237
                                                       _n0274<5>1
    SLICE_X13Y50.B2      net (fanout=7)        1.255   _n0274
    SLICE_X13Y50.B       Tilo                  0.259   N226
                                                       Mmux_M_alu_a111
    DSP48_X0Y11.B4       net (fanout=17)       1.790   M_alu_a[4]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X11Y43.A4      net (fanout=1)        1.125   alu/n0010[2]
    SLICE_X11Y43.A       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       alu/Mmux_out107
    SLICE_X15Y41.B5      net (fanout=12)       1.221   M_alu_out[2]
    SLICE_X15Y41.B       Tilo                  0.259   alu/Mmux_out53
                                                       M_alu_out[15]_GND_1_o_equal_51_o<15>111
    SLICE_X7Y49.B5       net (fanout=10)       1.600   M_alu_out[15]_GND_1_o_equal_51_o<15>11
    SLICE_X7Y49.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o
                                                       M_alu_out[15]_PWR_1_o_equal_43_o<15>1
    SLICE_X9Y44.A1       net (fanout=3)        1.527   M_alu_out[15]_PWR_1_o_equal_43_o
    SLICE_X9Y44.A        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_57_o<15>1
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A6      net (fanout=1)        1.214   M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A       Tilo                  0.235   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X17Y49.BX      net (fanout=3)        1.023   M_state_q_FSM_FFd4-In
    SLICE_X17Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.780ns (6.249ns logic, 12.531ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  1.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_3 (FF)
  Destination:          M_state_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.777ns (Levels of Logic = 9)
  Clock Path Skew:      -0.050ns (0.663 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_3 to M_state_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.CQ      Tcko                  0.476   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_3
    SLICE_X18Y54.C4      net (fanout=15)       1.776   M_state_q_FSM_FFd4_3
    SLICE_X18Y54.C       Tilo                  0.235   _n0237
                                                       _n0274<5>1
    SLICE_X13Y50.B2      net (fanout=7)        1.255   _n0274
    SLICE_X13Y50.B       Tilo                  0.259   N226
                                                       Mmux_M_alu_a111
    DSP48_X0Y11.B4       net (fanout=17)       1.790   M_alu_a[4]
    DSP48_X0Y11.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y44.B2       net (fanout=17)       0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y44.B        Tilo                  0.254   M_alu_out[15]_PWR_1_o_equal_93_o
                                                       M_state_q_FSM_FFd5-In121
    SLICE_X7Y45.A2       net (fanout=2)        1.157   M_state_q_FSM_FFd5-In12
    SLICE_X7Y45.A        Tilo                  0.259   N387
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A2       net (fanout=1)        1.068   M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A        Tilo                  0.235   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X15Y48.CX      net (fanout=3)        1.087   M_state_q_FSM_FFd5-In
    SLICE_X15Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                     18.777ns (6.503ns logic, 12.274ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_3 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.774ns (Levels of Logic = 9)
  Clock Path Skew:      -0.050ns (0.663 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_3 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.CQ      Tcko                  0.476   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4_3
    SLICE_X18Y54.C4      net (fanout=15)       1.776   M_state_q_FSM_FFd4_3
    SLICE_X18Y54.C       Tilo                  0.235   _n0237
                                                       _n0274<5>1
    SLICE_X13Y50.B2      net (fanout=7)        1.255   _n0274
    SLICE_X13Y50.B       Tilo                  0.259   N226
                                                       Mmux_M_alu_a111
    DSP48_X0Y11.B4       net (fanout=17)       1.790   M_alu_a[4]
    DSP48_X0Y11.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y44.B2       net (fanout=17)       0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y44.B        Tilo                  0.254   M_alu_out[15]_PWR_1_o_equal_93_o
                                                       M_state_q_FSM_FFd5-In121
    SLICE_X7Y45.A2       net (fanout=2)        1.157   M_state_q_FSM_FFd5-In12
    SLICE_X7Y45.A        Tilo                  0.259   N387
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A2       net (fanout=1)        1.068   M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A        Tilo                  0.235   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X15Y48.BX      net (fanout=3)        1.084   M_state_q_FSM_FFd5-In
    SLICE_X15Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     18.774ns (6.503ns logic, 12.271ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_12 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.205ns (Levels of Logic = 8)
  Clock Path Skew:      -0.588ns (0.296 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_12 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y51.Q4     Tickq                 1.778   io_dip_12_IBUF
                                                       M_inp_a_q_12
    SLICE_X18Y50.D5      net (fanout=1)        1.055   M_inp_a_q[12]
    SLICE_X18Y50.CMUX    Topdc                 0.402   M_alu_a[12]
                                                       Mmux_M_alu_a4_SW0_SW0_F
                                                       Mmux_M_alu_a4_SW0_SW0
    SLICE_X18Y50.B6      net (fanout=1)        0.167   N223
    SLICE_X18Y50.B       Tilo                  0.235   M_alu_a[12]
                                                       Mmux_M_alu_a4
    DSP48_X0Y11.B12      net (fanout=16)       1.579   M_alu_a[12]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X11Y43.A4      net (fanout=1)        1.125   alu/n0010[2]
    SLICE_X11Y43.A       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       alu/Mmux_out107
    SLICE_X15Y41.B5      net (fanout=12)       1.221   M_alu_out[2]
    SLICE_X15Y41.B       Tilo                  0.259   alu/Mmux_out53
                                                       M_alu_out[15]_GND_1_o_equal_51_o<15>111
    SLICE_X7Y49.B5       net (fanout=10)       1.600   M_alu_out[15]_GND_1_o_equal_51_o<15>11
    SLICE_X7Y49.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o
                                                       M_alu_out[15]_PWR_1_o_equal_43_o<15>1
    SLICE_X9Y44.A1       net (fanout=3)        1.527   M_alu_out[15]_PWR_1_o_equal_43_o
    SLICE_X9Y44.A        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_57_o<15>1
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A6      net (fanout=1)        1.214   M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A       Tilo                  0.235   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X17Y49.BX      net (fanout=3)        1.023   M_state_q_FSM_FFd4-In
    SLICE_X17Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.205ns (7.694ns logic, 10.511ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  1.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_12 (FF)
  Destination:          M_state_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.202ns (Levels of Logic = 9)
  Clock Path Skew:      -0.588ns (0.296 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_12 to M_state_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y51.Q4     Tickq                 1.778   io_dip_12_IBUF
                                                       M_inp_a_q_12
    SLICE_X18Y50.D5      net (fanout=1)        1.055   M_inp_a_q[12]
    SLICE_X18Y50.CMUX    Topdc                 0.402   M_alu_a[12]
                                                       Mmux_M_alu_a4_SW0_SW0_F
                                                       Mmux_M_alu_a4_SW0_SW0
    SLICE_X18Y50.B6      net (fanout=1)        0.167   N223
    SLICE_X18Y50.B       Tilo                  0.235   M_alu_a[12]
                                                       Mmux_M_alu_a4
    DSP48_X0Y11.B12      net (fanout=16)       1.579   M_alu_a[12]
    DSP48_X0Y11.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y44.B2       net (fanout=17)       0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y44.B        Tilo                  0.254   M_alu_out[15]_PWR_1_o_equal_93_o
                                                       M_state_q_FSM_FFd5-In121
    SLICE_X7Y45.A2       net (fanout=2)        1.157   M_state_q_FSM_FFd5-In12
    SLICE_X7Y45.A        Tilo                  0.259   N387
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A2       net (fanout=1)        1.068   M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A        Tilo                  0.235   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X15Y48.CX      net (fanout=3)        1.087   M_state_q_FSM_FFd5-In
    SLICE_X15Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                     18.202ns (7.948ns logic, 10.254ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  1.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_12 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.199ns (Levels of Logic = 9)
  Clock Path Skew:      -0.588ns (0.296 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_12 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y51.Q4     Tickq                 1.778   io_dip_12_IBUF
                                                       M_inp_a_q_12
    SLICE_X18Y50.D5      net (fanout=1)        1.055   M_inp_a_q[12]
    SLICE_X18Y50.CMUX    Topdc                 0.402   M_alu_a[12]
                                                       Mmux_M_alu_a4_SW0_SW0_F
                                                       Mmux_M_alu_a4_SW0_SW0
    SLICE_X18Y50.B6      net (fanout=1)        0.167   N223
    SLICE_X18Y50.B       Tilo                  0.235   M_alu_a[12]
                                                       Mmux_M_alu_a4
    DSP48_X0Y11.B12      net (fanout=16)       1.579   M_alu_a[12]
    DSP48_X0Y11.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y44.B2       net (fanout=17)       0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y44.B        Tilo                  0.254   M_alu_out[15]_PWR_1_o_equal_93_o
                                                       M_state_q_FSM_FFd5-In121
    SLICE_X7Y45.A2       net (fanout=2)        1.157   M_state_q_FSM_FFd5-In12
    SLICE_X7Y45.A        Tilo                  0.259   N387
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A2       net (fanout=1)        1.068   M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A        Tilo                  0.235   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X15Y48.BX      net (fanout=3)        1.084   M_state_q_FSM_FFd5-In
    SLICE_X15Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     18.199ns (7.948ns logic, 10.251ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  1.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_13 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.171ns (Levels of Logic = 8)
  Clock Path Skew:      -0.588ns (0.296 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_13 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_inp_a_q_13
    SLICE_X22Y55.D6      net (fanout=2)        0.346   M_inp_a_q[13]
    SLICE_X22Y55.CMUX    Topdc                 0.402   N142
                                                       Mmux_M_alu_a5_SW0_SW1_F
                                                       Mmux_M_alu_a5_SW0_SW1
    SLICE_X17Y49.D6      net (fanout=1)        0.978   N142
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_alu_a5
    DSP48_X0Y11.B13      net (fanout=16)       1.419   M_alu_a[13]
    DSP48_X0Y11.M2       Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X11Y43.A4      net (fanout=1)        1.125   alu/n0010[2]
    SLICE_X11Y43.A       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       alu/Mmux_out107
    SLICE_X15Y41.B5      net (fanout=12)       1.221   M_alu_out[2]
    SLICE_X15Y41.B       Tilo                  0.259   alu/Mmux_out53
                                                       M_alu_out[15]_GND_1_o_equal_51_o<15>111
    SLICE_X7Y49.B5       net (fanout=10)       1.600   M_alu_out[15]_GND_1_o_equal_51_o<15>11
    SLICE_X7Y49.B        Tilo                  0.259   M_alu_out[15]_PWR_1_o_equal_43_o
                                                       M_alu_out[15]_PWR_1_o_equal_43_o<15>1
    SLICE_X9Y44.A1       net (fanout=3)        1.527   M_alu_out[15]_PWR_1_o_equal_43_o
    SLICE_X9Y44.A        Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_57_o<15>1
                                                       M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A6      net (fanout=1)        1.214   M_state_q_FSM_FFd4-In3
    SLICE_X10Y50.A       Tilo                  0.235   M_state_q_FSM_FFd4_3
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X17Y49.BX      net (fanout=3)        1.023   M_state_q_FSM_FFd4-In
    SLICE_X17Y49.CLK     Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     18.171ns (7.718ns logic, 10.453ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  1.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_13 (FF)
  Destination:          M_state_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.168ns (Levels of Logic = 9)
  Clock Path Skew:      -0.588ns (0.296 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_13 to M_state_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_inp_a_q_13
    SLICE_X22Y55.D6      net (fanout=2)        0.346   M_inp_a_q[13]
    SLICE_X22Y55.CMUX    Topdc                 0.402   N142
                                                       Mmux_M_alu_a5_SW0_SW1_F
                                                       Mmux_M_alu_a5_SW0_SW1
    SLICE_X17Y49.D6      net (fanout=1)        0.978   N142
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_alu_a5
    DSP48_X0Y11.B13      net (fanout=16)       1.419   M_alu_a[13]
    DSP48_X0Y11.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y44.B2       net (fanout=17)       0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y44.B        Tilo                  0.254   M_alu_out[15]_PWR_1_o_equal_93_o
                                                       M_state_q_FSM_FFd5-In121
    SLICE_X7Y45.A2       net (fanout=2)        1.157   M_state_q_FSM_FFd5-In12
    SLICE_X7Y45.A        Tilo                  0.259   N387
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A2       net (fanout=1)        1.068   M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A        Tilo                  0.235   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X15Y48.CX      net (fanout=3)        1.087   M_state_q_FSM_FFd5-In
    SLICE_X15Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                     18.168ns (7.972ns logic, 10.196ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  1.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_13 (FF)
  Destination:          M_state_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.165ns (Levels of Logic = 9)
  Clock Path Skew:      -0.588ns (0.296 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_13 to M_state_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_inp_a_q_13
    SLICE_X22Y55.D6      net (fanout=2)        0.346   M_inp_a_q[13]
    SLICE_X22Y55.CMUX    Topdc                 0.402   N142
                                                       Mmux_M_alu_a5_SW0_SW1_F
                                                       Mmux_M_alu_a5_SW0_SW1
    SLICE_X17Y49.D6      net (fanout=1)        0.978   N142
    SLICE_X17Y49.D       Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_alu_a5
    DSP48_X0Y11.B13      net (fanout=16)       1.419   M_alu_a[13]
    DSP48_X0Y11.M12      Tdspdo_B_M            3.894   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X17Y41.C6      net (fanout=1)        1.249   alu/n0010[12]
    SLICE_X17Y41.C       Tilo                  0.259   alu/Mmux_out55
                                                       alu/Mmux_out58
    SLICE_X11Y43.B2      net (fanout=17)       1.444   M_alu_out[12]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y44.B2       net (fanout=17)       0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y44.B        Tilo                  0.254   M_alu_out[15]_PWR_1_o_equal_93_o
                                                       M_state_q_FSM_FFd5-In121
    SLICE_X7Y45.A2       net (fanout=2)        1.157   M_state_q_FSM_FFd5-In12
    SLICE_X7Y45.A        Tilo                  0.259   N387
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A2       net (fanout=1)        1.068   M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A        Tilo                  0.235   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X15Y48.BX      net (fanout=3)        1.084   M_state_q_FSM_FFd5-In
    SLICE_X15Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     18.165ns (7.972ns logic, 10.193ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_3 (FF)
  Destination:          M_state_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.148ns (Levels of Logic = 9)
  Clock Path Skew:      -0.601ns (0.296 - 0.897)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_3 to M_state_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_inp_b_q_3
    SLICE_X12Y53.D5      net (fanout=1)        1.508   M_inp_b_q[3]
    SLICE_X12Y53.CMUX    Topdc                 0.456   M_alu_b[2]
                                                       Mmux_M_alu_b10_SW0_F
                                                       Mmux_M_alu_b10_SW0
    SLICE_X12Y51.B2      net (fanout=2)        0.770   N53
    SLICE_X12Y51.B       Tilo                  0.254   N227
                                                       Mmux_M_alu_b10_1
    DSP48_X0Y11.A3       net (fanout=6)        1.291   Mmux_M_alu_b10
    DSP48_X0Y11.M8       Tdspdo_A_M            3.265   alu/aluadder/Mmult_n0010
                                                       alu/aluadder/Mmult_n0010
    SLICE_X13Y42.A3      net (fanout=1)        1.445   alu/n0010[8]
    SLICE_X13Y42.A       Tilo                  0.259   alu/N105
                                                       alu/Mmux_out168
    SLICE_X11Y43.B1      net (fanout=13)       0.982   M_alu_out[8]
    SLICE_X11Y43.B       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_63_o
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>121
    SLICE_X11Y45.A5      net (fanout=9)        0.485   M_alu_out[15]_GND_1_o_equal_107_o<15>12
    SLICE_X11Y45.A       Tilo                  0.259   M_state_q_FSM_FFd4-In6
                                                       M_alu_out[15]_GND_1_o_equal_107_o<15>11
    SLICE_X8Y44.B2       net (fanout=17)       0.963   M_alu_out[15]_GND_1_o_equal_107_o<15>1
    SLICE_X8Y44.B        Tilo                  0.254   M_alu_out[15]_PWR_1_o_equal_93_o
                                                       M_state_q_FSM_FFd5-In121
    SLICE_X7Y45.A2       net (fanout=2)        1.157   M_state_q_FSM_FFd5-In12
    SLICE_X7Y45.A        Tilo                  0.259   N387
                                                       M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A2       net (fanout=1)        1.068   M_state_q_FSM_FFd5-In7
    SLICE_X6Y47.A        Tilo                  0.235   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X15Y48.CX      net (fanout=3)        1.087   M_state_q_FSM_FFd5-In
    SLICE_X15Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                     18.148ns (7.392ns logic, 10.756ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: M_inp_b_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: M_inp_b_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: M_inp_b_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: M_inp_b_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: M_inp_b_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: M_inp_b_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: M_inp_b_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: M_inp_b_q_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: M_inp_b_q_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: M_inp_b_q_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: M_inp_a_q_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: M_inp_a_q_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: M_inp_a_q_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: M_inp_a_q_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: M_inp_a_q_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: M_inp_a_q_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.053|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 38404555 paths, 0 nets, and 3198 connections

Design statistics:
   Minimum period:  19.053ns{1}   (Maximum frequency:  52.485MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 21:08:56 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



