
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1559 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Semestre_9/Sistemas_Digitales_Avanzados/sisdig_final/Final_project/pa.fromNetlist.tcl
# create_project -name Final_project -dir "D:/Semestre_9/Sistemas_Digitales_Avanzados/sisdig_final/Final_project/planAhead_run_3" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Semestre_9/Sistemas_Digitales_Avanzados/sisdig_final/Final_project/Top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Semestre_9/Sistemas_Digitales_Avanzados/sisdig_final/Final_project} {ipcore_dir} }
# add_files [list {ipcore_dir/ROM_1.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Top.ucf" [current_fileset -constrset]
Adding file 'D:/Semestre_9/Sistemas_Digitales_Avanzados/sisdig_final/Final_project/Top.ucf' to fileset 'constrs_1'
# add_files [list {Top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Top.ngc ...
WARNING:NetListWriters:298 - No output is written to Top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Top.edif ...
ngc2edif: Total memory usage is 4313940 kilobytes

Parsing EDIF File [./planAhead_run_3/Final_project.data/cache/Top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/Final_project.data/cache/Top_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ROM_1.ngc ...
WARNING:NetListWriters:298 - No output is written to ROM_1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ROM_1.edif ...
ngc2edif: Total memory usage is 4313492 kilobytes

Reading core file 'D:/Semestre_9/Sistemas_Digitales_Avanzados/sisdig_final/Final_project/ipcore_dir/ROM_1.ngc' for (cell view 'ROM_1', library 'Top_lib', file 'Top.ngc')
Parsing EDIF File [./planAhead_run_3/Final_project.data/cache/ROM_1_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/Final_project.data/cache/ROM_1_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Semestre_9/Sistemas_Digitales_Avanzados/sisdig_final/Final_project/ipcore_dir/ROM_1.ncf]
Finished Parsing UCF File [D:/Semestre_9/Sistemas_Digitales_Avanzados/sisdig_final/Final_project/ipcore_dir/ROM_1.ncf]
Parsing UCF File [D:/Semestre_9/Sistemas_Digitales_Avanzados/sisdig_final/Final_project/Top.ucf]
Finished Parsing UCF File [D:/Semestre_9/Sistemas_Digitales_Avanzados/sisdig_final/Final_project/Top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 20b42986
link_design: Time (s): elapsed = 00:00:18 . Memory (MB): peak = 629.148 ; gain = 163.230
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Dec 07 11:02:14 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
