#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2054e0 .scope module, "uart_rx_tb" "uart_rx_tb" 2 1;
 .timescale 0 0;
v0x22e1f0_0 .var "clk", 0 0;
v0x22e290_0 .var "rx", 0 0;
S_0x2055a8 .scope module, "INST" "uart_rx_buffer" 2 4, 3 1 0, S_0x2054e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "uartClk"
    .port_info 1 /INPUT 1 "rx"
    .port_info 2 /OUTPUT 80 "buffer"
    .port_info 3 /OUTPUT 1 "byteClk"
P_0x205670 .param/l "N" 0 3 7, +C4<00000000000000000000000000001010>;
L_0x1fbd88 .functor NOT 1, v0x22dbd8_0, C4<0>, C4<0>, C4<0>;
v0x22dfa0_0 .var "buffer", 80 1;
v0x22e028_0 .net "byteClk", 0 0, L_0x1fbd88;  1 drivers
v0x22e090_0 .net "currentClk", 0 0, v0x22dbd8_0;  1 drivers
v0x22e0e8_0 .net "currentData", 7 0, v0x22db38_0;  1 drivers
v0x22e140_0 .net "rx", 0 0, v0x22e290_0;  1 drivers
v0x22e198_0 .net "uartClk", 0 0, v0x22e1f0_0;  1 drivers
E_0x205730 .event posedge, v0x22dbd8_0;
S_0x205758 .scope module, "rx_inst" "uart_rx" 3 14, 3 25 0, S_0x2055a8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "uartClk"
    .port_info 1 /INPUT 1 "rx"
    .port_info 2 /OUTPUT 8 "dataOut"
    .port_info 3 /OUTPUT 1 "dataOutClk"
L_0xb6c76010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x22e368 .functor XNOR 1, v0x22de28_0, L_0xb6c76010, C4<0>, C4<0>;
L_0xb6c76038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x22e3f0 .functor XNOR 1, v0x22de90_0, L_0xb6c76038, C4<0>, C4<0>;
v0x22d968_0 .net/2u *"_s0", 0 0, L_0xb6c76010;  1 drivers
v0x22d9f0_0 .net/2u *"_s4", 0 0, L_0xb6c76038;  1 drivers
v0x22da68_0 .var "abandoned", 0 0;
v0x22dac0_0 .var "data", 7 0;
v0x22db38_0 .var "dataOut", 7 0;
v0x22dbd8_0 .var "dataOutClk", 0 0;
v0x22dc40_0 .net "hasValidStartBit", 0 0, L_0x22e368;  1 drivers
v0x22dca8_0 .net "hasValidStopBit", 0 0, L_0x22e3f0;  1 drivers
v0x22dd10_0 .var "resetRequested", 0 0;
v0x22ddc0_0 .net "rx", 0 0, v0x22e290_0;  alias, 1 drivers
v0x22de28_0 .var "startBit", 0 0;
v0x22de90_0 .var "stopBit", 0 0;
v0x22def8_0 .net "uartClk", 0 0, v0x22e1f0_0;  alias, 1 drivers
E_0x205880 .event negedge, v0x22def8_0;
E_0x2058a8 .event posedge, v0x22def8_0;
S_0x2058d0 .scope function, "reverseBitOrder" "reverseBitOrder" 3 41, 3 41 0, S_0x205758;
 .timescale 0 0;
v0x205ab0_0 .var "data", 7 0;
v0x22d888_0 .var/i "i", 31 0;
v0x22d900_0 .var "reverseBitOrder", 7 0;
TD_uart_rx_tb.INST.rx_inst.reverseBitOrder ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x22d888_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x22d888_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %fork t_1, S_0x2059c0;
    %jmp t_0;
    .scope S_0x2059c0;
t_1 ;
    %load/vec4 v0x205ab0_0;
    %load/vec4 v0x22d888_0;
    %part/s 1;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x22d888_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0x22d900_0, 4, 1;
    %end;
    .scope S_0x2058d0;
t_0 %join;
    %load/vec4 v0x22d888_0;
    %addi 1, 0, 32;
    %store/vec4 v0x22d888_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x2059c0 .scope begin, "reverse" "reverse" 3 44, 3 44 0, S_0x2058d0;
 .timescale 0 0;
    .scope S_0x205758;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22dd10_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x205758;
T_2 ;
    %wait E_0x2058a8;
    %load/vec4 v0x22dc40_0;
    %load/vec4 v0x22dca8_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x22dac0_0;
    %store/vec4 v0x205ab0_0, 0, 8;
    %fork TD_uart_rx_tb.INST.rx_inst.reverseBitOrder, S_0x2058d0;
    %join;
    %load/vec4  v0x22d900_0;
    %concati/vec4 1, 0, 1;
    %split/vec4 1;
    %assign/vec4 v0x22dbd8_0, 0;
    %assign/vec4 v0x22db38_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22dd10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x22dbd8_0, 0;
    %assign/vec4 v0x22dd10_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x205758;
T_3 ;
    %wait E_0x205880;
    %load/vec4 v0x22dd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 511, 0, 9;
    %load/vec4 v0x22ddc0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x22de90_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x22dac0_0, 0;
    %assign/vec4 v0x22de28_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x22de28_0;
    %load/vec4 v0x22dac0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x22de90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x22ddc0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x22de90_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x22dac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22de28_0, 0;
    %assign/vec4 v0x22da68_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2055a8;
T_4 ;
    %pushi/vec4 0, 0, 80;
    %store/vec4 v0x22dfa0_0, 0, 80;
    %end;
    .thread T_4;
    .scope S_0x2055a8;
T_5 ;
    %wait E_0x205730;
    %load/vec4 v0x22dfa0_0;
    %parti/s 72, 0, 2;
    %load/vec4 v0x22e0e8_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x22dfa0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2054e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e1f0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x2054e0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x2054e0;
T_8 ;
    %delay 2, 0;
    %load/vec4 v0x22e1f0_0;
    %inv;
    %store/vec4 v0x22e1f0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x2054e0;
T_9 ;
    %vpi_call 2 12 "$dumpfile", "uart_rx_tb.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %delay 9, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22e290_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "uart_rx_tb.v";
    "uart_rx.v";
