<proc _t="proc_cfg"><periph_data _t="dict"><TIM2 _t="periph_obj" n="TIM2"><t _t="struct_descr" n="TIM" rn="TIM_TypeDef"><l _t="i" v="84" /><t _t="dict"><CR1 _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></CR1><CR2 _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></CR2><SMCR _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></SMCR><DIER _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></DIER><SR _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></SR><EGR _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></EGR><CCMR1 _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></CCMR1><CCMR2 _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></CCMR2><CCER _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></CCER><CNT _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></CNT><PSC _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></PSC><ARR _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></ARR><RCR _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></RCR><CCR1 _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></CCR1><CCR2 _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></CCR2><CCR3 _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></CCR3><CCR4 _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></CCR4><BDTR _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></BDTR><DCR _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></DCR><DMAR _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></DMAR><OR _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></OR></t><tt _t="list"><l _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></l><l _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></l><l _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></l><l _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></l><l _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></l><l _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></l><l _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></l><l _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></l><l _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></l><l _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></l><l _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></l><l _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></l><l _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></l><l _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></l><l _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></l><l _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></l><l _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></l><l _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></l><l _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></l></tt></t><a _t="i" v="1073741824" /></TIM2><TIM3 _t="periph_obj" n="TIM3"><t _t="struct_descr" n="TIM" rn="TIM_TypeDef"><l _t="i" v="84" /><t _t="dict"><CR1 _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></CR1><CR2 _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></CR2><SMCR _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></SMCR><DIER _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></DIER><SR _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></SR><EGR _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></EGR><CCMR1 _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></CCMR1><CCMR2 _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></CCMR2><CCER _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></CCER><CNT _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></CNT><PSC _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></PSC><ARR _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></ARR><RCR _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></RCR><CCR1 _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></CCR1><CCR2 _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></CCR2><CCR3 _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></CCR3><CCR4 _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></CCR4><BDTR _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></BDTR><DCR _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></DCR><DMAR _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></DMAR><OR _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></OR></t><tt _t="list"><l _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></l><l _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></l><l _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></l><l _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></l><l _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></l><l _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></l><l _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></l><l _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></l><l _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></l><l _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></l><l _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></l><l _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></l><l _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></l><l _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></l><l _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></l><l _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></l><l _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></l><l _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></l><l _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></l></tt></t><a _t="i" v="1073742848" /></TIM3><TIM4 _t="periph_obj" n="TIM4"><t _t="struct_descr" n="TIM" rn="TIM_TypeDef"><l _t="i" v="84" /><t _t="dict"><CR1 _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></CR1><CR2 _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></CR2><SMCR _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></SMCR><DIER _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></DIER><SR _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></SR><EGR _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></EGR><CCMR1 _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></CCMR1><CCMR2 _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></CCMR2><CCER _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></CCER><CNT _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></CNT><PSC _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></PSC><ARR _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></ARR><RCR _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></RCR><CCR1 _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></CCR1><CCR2 _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></CCR2><CCR3 _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></CCR3><CCR4 _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></CCR4><BDTR _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></BDTR><DCR _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></DCR><DMAR _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></DMAR><OR _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></OR></t><tt _t="list"><l _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></l><l _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></l><l _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></l><l _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></l><l _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></l><l _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></l><l _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></l><l _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></l><l _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></l><l _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></l><l _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></l><l _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></l><l _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></l><l _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></l><l _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></l><l _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></l><l _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></l><l _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></l><l _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></l></tt></t><a _t="i" v="1073743872" /></TIM4><TIM5 _t="periph_obj" n="TIM5"><t _t="struct_descr" n="TIM" rn="TIM_TypeDef"><l _t="i" v="84" /><t _t="dict"><CR1 _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></CR1><CR2 _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></CR2><SMCR _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></SMCR><DIER _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></DIER><SR _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></SR><EGR _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></EGR><CCMR1 _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></CCMR1><CCMR2 _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></CCMR2><CCER _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></CCER><CNT _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></CNT><PSC _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></PSC><ARR _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></ARR><RCR _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></RCR><CCR1 _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></CCR1><CCR2 _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></CCR2><CCR3 _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></CCR3><CCR4 _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></CCR4><BDTR _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></BDTR><DCR _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></DCR><DMAR _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></DMAR><OR _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></OR></t><tt _t="list"><l _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></l><l _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></l><l _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></l><l _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></l><l _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></l><l _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></l><l _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></l><l _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></l><l _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></l><l _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></l><l _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></l><l _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></l><l _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></l><l _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></l><l _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></l><l _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></l><l _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></l><l _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></l><l _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></l></tt></t><a _t="i" v="1073744896" /></TIM5><TIM6 _t="periph_obj" n="TIM6"><t _t="struct_descr" n="TIM" rn="TIM_TypeDef"><l _t="i" v="84" /><t _t="dict"><CR1 _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></CR1><CR2 _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></CR2><SMCR _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></SMCR><DIER _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></DIER><SR _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></SR><EGR _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></EGR><CCMR1 _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></CCMR1><CCMR2 _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></CCMR2><CCER _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></CCER><CNT _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></CNT><PSC _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></PSC><ARR _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></ARR><RCR _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></RCR><CCR1 _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></CCR1><CCR2 _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></CCR2><CCR3 _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></CCR3><CCR4 _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></CCR4><BDTR _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></BDTR><DCR _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></DCR><DMAR _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></DMAR><OR _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></OR></t><tt _t="list"><l _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></l><l _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></l><l _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></l><l _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></l><l _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></l><l _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></l><l _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></l><l _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></l><l _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></l><l _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></l><l _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></l><l _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></l><l _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></l><l _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></l><l _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></l><l _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></l><l _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></l><l _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></l><l _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></l></tt></t><a _t="i" v="1073745920" /></TIM6><TIM7 _t="periph_obj" n="TIM7"><t _t="struct_descr" n="TIM" rn="TIM_TypeDef"><l _t="i" v="84" /><t _t="dict"><CR1 _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></CR1><CR2 _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></CR2><SMCR _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></SMCR><DIER _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></DIER><SR _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></SR><EGR _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></EGR><CCMR1 _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></CCMR1><CCMR2 _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></CCMR2><CCER _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></CCER><CNT _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></CNT><PSC _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></PSC><ARR _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></ARR><RCR _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></RCR><CCR1 _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></CCR1><CCR2 _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></CCR2><CCR3 _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></CCR3><CCR4 _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></CCR4><BDTR _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></BDTR><DCR _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></DCR><DMAR _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></DMAR><OR _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></OR></t><tt _t="list"><l _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></l><l _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></l><l _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></l><l _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></l><l _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></l><l _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></l><l _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></l><l _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></l><l _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></l><l _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></l><l _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></l><l _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></l><l _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></l><l _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></l><l _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></l><l _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></l><l _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></l><l _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></l><l _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></l></tt></t><a _t="i" v="1073746944" /></TIM7><TIM12 _t="periph_obj" n="TIM12"><t _t="struct_descr" n="TIM" rn="TIM_TypeDef"><l _t="i" v="84" /><t _t="dict"><CR1 _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></CR1><CR2 _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></CR2><SMCR _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></SMCR><DIER _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></DIER><SR _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></SR><EGR _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></EGR><CCMR1 _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></CCMR1><CCMR2 _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></CCMR2><CCER _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></CCER><CNT _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></CNT><PSC _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></PSC><ARR _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></ARR><RCR _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></RCR><CCR1 _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></CCR1><CCR2 _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></CCR2><CCR3 _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></CCR3><CCR4 _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></CCR4><BDTR _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></BDTR><DCR _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></DCR><DMAR _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></DMAR><OR _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></OR></t><tt _t="list"><l _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></l><l _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></l><l _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></l><l _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></l><l _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></l><l _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></l><l _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></l><l _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></l><l _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></l><l _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></l><l _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></l><l _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></l><l _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></l><l _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></l><l _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></l><l _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></l><l _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></l><l _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></l><l _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></l></tt></t><a _t="i" v="1073747968" /></TIM12><TIM13 _t="periph_obj" n="TIM13"><t _t="struct_descr" n="TIM" rn="TIM_TypeDef"><l _t="i" v="84" /><t _t="dict"><CR1 _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></CR1><CR2 _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></CR2><SMCR _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></SMCR><DIER _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></DIER><SR _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></SR><EGR _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></EGR><CCMR1 _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></CCMR1><CCMR2 _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></CCMR2><CCER _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></CCER><CNT _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></CNT><PSC _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></PSC><ARR _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></ARR><RCR _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></RCR><CCR1 _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></CCR1><CCR2 _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></CCR2><CCR3 _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></CCR3><CCR4 _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></CCR4><BDTR _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></BDTR><DCR _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></DCR><DMAR _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></DMAR><OR _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></OR></t><tt _t="list"><l _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></l><l _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></l><l _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></l><l _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></l><l _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></l><l _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></l><l _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></l><l _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></l><l _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></l><l _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></l><l _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></l><l _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></l><l _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></l><l _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></l><l _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></l><l _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></l><l _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></l><l _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></l><l _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></l></tt></t><a _t="i" v="1073748992" /></TIM13><TIM14 _t="periph_obj" n="TIM14"><t _t="struct_descr" n="TIM" rn="TIM_TypeDef"><l _t="i" v="84" /><t _t="dict"><CR1 _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></CR1><CR2 _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></CR2><SMCR _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></SMCR><DIER _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></DIER><SR _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></SR><EGR _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></EGR><CCMR1 _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></CCMR1><CCMR2 _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></CCMR2><CCER _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></CCER><CNT _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></CNT><PSC _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></PSC><ARR _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></ARR><RCR _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></RCR><CCR1 _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></CCR1><CCR2 _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></CCR2><CCR3 _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></CCR3><CCR4 _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></CCR4><BDTR _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></BDTR><DCR _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></DCR><DMAR _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></DMAR><OR _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></OR></t><tt _t="list"><l _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></l><l _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></l><l _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></l><l _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></l><l _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></l><l _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></l><l _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></l><l _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></l><l _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></l><l _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></l><l _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></l><l _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></l><l _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></l><l _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></l><l _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></l><l _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></l><l _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></l><l _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></l><l _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></l></tt></t><a _t="i" v="1073750016" /></TIM14><RTC _t="periph_obj" n="RTC"><t _t="struct_descr" n="RTC" rn="RTC_TypeDef"><l _t="i" v="160" /><t _t="dict"><TR _t="struct_field" doc="RTC time register, Address offset: 0x00" l="4" n="TR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /></v></TR><DR _t="struct_field" doc="RTC date register, Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DU" /><l _t="reg_bit" b="4" e="5" n="DT" /><l _t="reg_bit" b="8" e="11" n="MU" /><l _t="reg_bit" b="12" n="MT" /><l _t="reg_bit" b="13" e="15" n="WDU" /><l _t="reg_bit" b="16" e="19" n="YU" /><l _t="reg_bit" b="20" e="23" n="YT" /></v></DR><CR _t="struct_field" doc="RTC control register,  Address offset: 0x08" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="WUCKSEL" /><l _t="reg_bit" b="3" n="TSEDGE" /><l _t="reg_bit" b="4" n="REFCKON" /><l _t="reg_bit" b="5" n="BYPSHAD" /><l _t="reg_bit" b="6" n="FMT" /><l _t="reg_bit" b="7" n="DCE" /><l _t="reg_bit" b="8" n="ALRAE" /><l _t="reg_bit" b="9" n="ALRBE" /><l _t="reg_bit" b="10" n="WUTE" /><l _t="reg_bit" b="11" n="TSE" /><l _t="reg_bit" b="12" n="ALRAIE" /><l _t="reg_bit" b="13" n="ALRBIE" /><l _t="reg_bit" b="14" n="WUTIE" /><l _t="reg_bit" b="15" n="TSIE" /><l _t="reg_bit" b="16" n="ADD1H" /><l _t="reg_bit" b="17" n="SUB1H" /><l _t="reg_bit" b="18" n="BCK" /><l _t="reg_bit" b="19" n="COSEL" /><l _t="reg_bit" b="20" n="POL" /><l _t="reg_bit" b="21" e="22" n="OSEL" /><l _t="reg_bit" b="23" n="COE" /></v></CR><ISR _t="struct_field" doc="RTC initialization and status register,  Address offset: 0x0C" l="4" n="ISR"><v _t="list"><l _t="reg_bit" b="0" n="ALRAWF" /><l _t="reg_bit" b="1" n="ALRBWF" /><l _t="reg_bit" b="2" n="WUTWF" /><l _t="reg_bit" b="3" n="SHPF" /><l _t="reg_bit" b="4" n="INITS" /><l _t="reg_bit" b="5" n="RSF" /><l _t="reg_bit" b="6" n="INITF" /><l _t="reg_bit" b="7" n="INIT" /><l _t="reg_bit" b="8" n="ALRAF" /><l _t="reg_bit" b="9" n="ALRBF" /><l _t="reg_bit" b="10" n="WUTF" /><l _t="reg_bit" b="11" n="TSF" /><l _t="reg_bit" b="12" n="TSOVF" /><l _t="reg_bit" b="13" n="TAMP1F" /><l _t="reg_bit" b="14" n="TAMP2F" /><l _t="reg_bit" b="16" n="RECALPF" /></v></ISR><PRER _t="struct_field" doc="RTC prescaler register,  Address offset: 0x10" l="4" n="PRER"><v _t="list" /></PRER><WUTR _t="struct_field" doc="RTC wakeup timer register, Address offset: 0x14" l="4" n="WUTR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="WUT" /></v></WUTR><CALIBR _t="struct_field" doc="RTC calibration register,  Address offset: 0x18" l="4" n="CALIBR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DC" /><l _t="reg_bit" b="7" n="DCS" /></v></CALIBR><ALRMAR _t="struct_field" doc="RTC alarm A register,  Address offset: 0x1C" l="4" n="ALRMAR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="7" n="MSK1" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="15" n="MSK2" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /><l _t="reg_bit" b="23" n="MSK3" /><l _t="reg_bit" b="24" e="27" n="DU" /><l _t="reg_bit" b="28" e="29" n="DT" /><l _t="reg_bit" b="30" n="WDSEL" /><l _t="reg_bit" b="31" n="MSK4" /></v></ALRMAR><ALRMBR _t="struct_field" doc="RTC alarm B register,  Address offset: 0x20" l="4" n="ALRMBR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="7" n="MSK1" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="15" n="MSK2" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /><l _t="reg_bit" b="23" n="MSK3" /><l _t="reg_bit" b="24" e="27" n="DU" /><l _t="reg_bit" b="28" e="29" n="DT" /><l _t="reg_bit" b="30" n="WDSEL" /><l _t="reg_bit" b="31" n="MSK4" /></v></ALRMBR><WPR _t="struct_field" doc="RTC write protection register, Address offset: 0x24" l="4" n="WPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="KEY" /></v></WPR><SSR _t="struct_field" doc="RTC sub second register, Address offset: 0x28" l="4" n="SSR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="SS" /></v></SSR><SHIFTR _t="struct_field" doc="RTC shift control register,  Address offset: 0x2C" l="4" n="SHIFTR"><v _t="list"><l _t="reg_bit" b="0" e="14" n="SUBFS" /><l _t="reg_bit" b="31" n="ADD1S" /></v></SHIFTR><TSTR _t="struct_field" doc="RTC time stamp time register,  Address offset: 0x30" l="4" n="TSTR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /></v></TSTR><TSDR _t="struct_field" doc="RTC time stamp date register,  Address offset: 0x34" l="4" n="TSDR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DU" /><l _t="reg_bit" b="4" e="5" n="DT" /><l _t="reg_bit" b="8" e="11" n="MU" /><l _t="reg_bit" b="12" n="MT" /><l _t="reg_bit" b="13" e="15" n="WDU" /></v></TSDR><TSSSR _t="struct_field" doc="RTC time-stamp sub second register,  Address offset: 0x38" l="4" n="TSSSR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="SS" /></v></TSSSR><CALR _t="struct_field" doc="RTC calibration register,  Address offset: 0x3C" l="4" n="CALR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="CALM" /><l _t="reg_bit" b="13" n="CALW16" /><l _t="reg_bit" b="14" n="CALW8" /><l _t="reg_bit" b="15" n="CALP" /></v></CALR><TAFCR _t="struct_field" doc="RTC tamper and alternate function configuration register, Address offset: 0x40" l="4" n="TAFCR"><v _t="list"><l _t="reg_bit" b="0" n="TAMP1E" /><l _t="reg_bit" b="1" n="TAMP1TRG" /><l _t="reg_bit" b="2" n="TAMPIE" /><l _t="reg_bit" b="3" n="TAMP2E" /><l _t="reg_bit" b="4" n="TAMP2TRG" /><l _t="reg_bit" b="7" n="TAMPTS" /><l _t="reg_bit" b="8" e="10" n="TAMPFREQ" /><l _t="reg_bit" b="11" e="12" n="TAMPFLT" /><l _t="reg_bit" b="13" e="14" n="TAMPPRCH" /><l _t="reg_bit" b="15" n="TAMPPUDIS" /><l _t="reg_bit" b="16" n="TAMPINSEL" /><l _t="reg_bit" b="17" n="TSINSEL" /><l _t="reg_bit" b="18" n="ALARMOUTTYPE" /></v></TAFCR><ALRMASSR _t="struct_field" doc="RTC alarm A sub second register, Address offset: 0x44" l="4" n="ALRMASSR"><v _t="list"><l _t="reg_bit" b="0" e="14" n="SS" /><l _t="reg_bit" b="24" e="27" n="MASKSS" /></v></ALRMASSR><ALRMBSSR _t="struct_field" doc="RTC alarm B sub second register, Address offset: 0x48" l="4" n="ALRMBSSR"><v _t="list"><l _t="reg_bit" b="0" e="14" n="SS" /><l _t="reg_bit" b="24" e="27" n="MASKSS" /></v></ALRMBSSR><RESERVED7 _t="struct_field" doc="Reserved, 0x4C" l="4" n="RESERVED7"><v _t="list" /></RESERVED7><BKP0R _t="struct_field" doc="RTC backup register 1, Address offset: 0x50" l="4" n="BKP0R"><v _t="list" /></BKP0R><BKP1R _t="struct_field" doc="RTC backup register 1, Address offset: 0x54" l="4" n="BKP1R"><v _t="list" /></BKP1R><BKP2R _t="struct_field" doc="RTC backup register 2, Address offset: 0x58" l="4" n="BKP2R"><v _t="list" /></BKP2R><BKP3R _t="struct_field" doc="RTC backup register 3, Address offset: 0x5C" l="4" n="BKP3R"><v _t="list" /></BKP3R><BKP4R _t="struct_field" doc="RTC backup register 4, Address offset: 0x60" l="4" n="BKP4R"><v _t="list" /></BKP4R><BKP5R _t="struct_field" doc="RTC backup register 5, Address offset: 0x64" l="4" n="BKP5R"><v _t="list" /></BKP5R><BKP6R _t="struct_field" doc="RTC backup register 6, Address offset: 0x68" l="4" n="BKP6R"><v _t="list" /></BKP6R><BKP7R _t="struct_field" doc="RTC backup register 7, Address offset: 0x6C" l="4" n="BKP7R"><v _t="list" /></BKP7R><BKP8R _t="struct_field" doc="RTC backup register 8, Address offset: 0x70" l="4" n="BKP8R"><v _t="list" /></BKP8R><BKP9R _t="struct_field" doc="RTC backup register 9, Address offset: 0x74" l="4" n="BKP9R"><v _t="list" /></BKP9R><BKP10R _t="struct_field" doc="RTC backup register 10,  Address offset: 0x78" l="4" n="BKP10R"><v _t="list" /></BKP10R><BKP11R _t="struct_field" doc="RTC backup register 11,  Address offset: 0x7C" l="4" n="BKP11R"><v _t="list" /></BKP11R><BKP12R _t="struct_field" doc="RTC backup register 12,  Address offset: 0x80" l="4" n="BKP12R"><v _t="list" /></BKP12R><BKP13R _t="struct_field" doc="RTC backup register 13,  Address offset: 0x84" l="4" n="BKP13R"><v _t="list" /></BKP13R><BKP14R _t="struct_field" doc="RTC backup register 14,  Address offset: 0x88" l="4" n="BKP14R"><v _t="list" /></BKP14R><BKP15R _t="struct_field" doc="RTC backup register 15,  Address offset: 0x8C" l="4" n="BKP15R"><v _t="list" /></BKP15R><BKP16R _t="struct_field" doc="RTC backup register 16,  Address offset: 0x90" l="4" n="BKP16R"><v _t="list" /></BKP16R><BKP17R _t="struct_field" doc="RTC backup register 17,  Address offset: 0x94" l="4" n="BKP17R"><v _t="list" /></BKP17R><BKP18R _t="struct_field" doc="RTC backup register 18,  Address offset: 0x98" l="4" n="BKP18R"><v _t="list" /></BKP18R><BKP19R _t="struct_field" doc="RTC backup register 19,  Address offset: 0x9C" l="4" n="BKP19R"><v _t="list" /></BKP19R></t><tt _t="list"><l _t="struct_field" doc="RTC time register, Address offset: 0x00" l="4" n="TR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /></v></l><l _t="struct_field" doc="RTC date register, Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DU" /><l _t="reg_bit" b="4" e="5" n="DT" /><l _t="reg_bit" b="8" e="11" n="MU" /><l _t="reg_bit" b="12" n="MT" /><l _t="reg_bit" b="13" e="15" n="WDU" /><l _t="reg_bit" b="16" e="19" n="YU" /><l _t="reg_bit" b="20" e="23" n="YT" /></v></l><l _t="struct_field" doc="RTC control register,  Address offset: 0x08" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="WUCKSEL" /><l _t="reg_bit" b="3" n="TSEDGE" /><l _t="reg_bit" b="4" n="REFCKON" /><l _t="reg_bit" b="5" n="BYPSHAD" /><l _t="reg_bit" b="6" n="FMT" /><l _t="reg_bit" b="7" n="DCE" /><l _t="reg_bit" b="8" n="ALRAE" /><l _t="reg_bit" b="9" n="ALRBE" /><l _t="reg_bit" b="10" n="WUTE" /><l _t="reg_bit" b="11" n="TSE" /><l _t="reg_bit" b="12" n="ALRAIE" /><l _t="reg_bit" b="13" n="ALRBIE" /><l _t="reg_bit" b="14" n="WUTIE" /><l _t="reg_bit" b="15" n="TSIE" /><l _t="reg_bit" b="16" n="ADD1H" /><l _t="reg_bit" b="17" n="SUB1H" /><l _t="reg_bit" b="18" n="BCK" /><l _t="reg_bit" b="19" n="COSEL" /><l _t="reg_bit" b="20" n="POL" /><l _t="reg_bit" b="21" e="22" n="OSEL" /><l _t="reg_bit" b="23" n="COE" /></v></l><l _t="struct_field" doc="RTC initialization and status register,  Address offset: 0x0C" l="4" n="ISR"><v _t="list"><l _t="reg_bit" b="0" n="ALRAWF" /><l _t="reg_bit" b="1" n="ALRBWF" /><l _t="reg_bit" b="2" n="WUTWF" /><l _t="reg_bit" b="3" n="SHPF" /><l _t="reg_bit" b="4" n="INITS" /><l _t="reg_bit" b="5" n="RSF" /><l _t="reg_bit" b="6" n="INITF" /><l _t="reg_bit" b="7" n="INIT" /><l _t="reg_bit" b="8" n="ALRAF" /><l _t="reg_bit" b="9" n="ALRBF" /><l _t="reg_bit" b="10" n="WUTF" /><l _t="reg_bit" b="11" n="TSF" /><l _t="reg_bit" b="12" n="TSOVF" /><l _t="reg_bit" b="13" n="TAMP1F" /><l _t="reg_bit" b="14" n="TAMP2F" /><l _t="reg_bit" b="16" n="RECALPF" /></v></l><l _t="struct_field" doc="RTC prescaler register,  Address offset: 0x10" l="4" n="PRER"><v _t="list" /></l><l _t="struct_field" doc="RTC wakeup timer register, Address offset: 0x14" l="4" n="WUTR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="WUT" /></v></l><l _t="struct_field" doc="RTC calibration register,  Address offset: 0x18" l="4" n="CALIBR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DC" /><l _t="reg_bit" b="7" n="DCS" /></v></l><l _t="struct_field" doc="RTC alarm A register,  Address offset: 0x1C" l="4" n="ALRMAR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="7" n="MSK1" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="15" n="MSK2" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /><l _t="reg_bit" b="23" n="MSK3" /><l _t="reg_bit" b="24" e="27" n="DU" /><l _t="reg_bit" b="28" e="29" n="DT" /><l _t="reg_bit" b="30" n="WDSEL" /><l _t="reg_bit" b="31" n="MSK4" /></v></l><l _t="struct_field" doc="RTC alarm B register,  Address offset: 0x20" l="4" n="ALRMBR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="7" n="MSK1" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="15" n="MSK2" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /><l _t="reg_bit" b="23" n="MSK3" /><l _t="reg_bit" b="24" e="27" n="DU" /><l _t="reg_bit" b="28" e="29" n="DT" /><l _t="reg_bit" b="30" n="WDSEL" /><l _t="reg_bit" b="31" n="MSK4" /></v></l><l _t="struct_field" doc="RTC write protection register, Address offset: 0x24" l="4" n="WPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="KEY" /></v></l><l _t="struct_field" doc="RTC sub second register, Address offset: 0x28" l="4" n="SSR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="SS" /></v></l><l _t="struct_field" doc="RTC shift control register,  Address offset: 0x2C" l="4" n="SHIFTR"><v _t="list"><l _t="reg_bit" b="0" e="14" n="SUBFS" /><l _t="reg_bit" b="31" n="ADD1S" /></v></l><l _t="struct_field" doc="RTC time stamp time register,  Address offset: 0x30" l="4" n="TSTR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /></v></l><l _t="struct_field" doc="RTC time stamp date register,  Address offset: 0x34" l="4" n="TSDR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DU" /><l _t="reg_bit" b="4" e="5" n="DT" /><l _t="reg_bit" b="8" e="11" n="MU" /><l _t="reg_bit" b="12" n="MT" /><l _t="reg_bit" b="13" e="15" n="WDU" /></v></l><l _t="struct_field" doc="RTC time-stamp sub second register,  Address offset: 0x38" l="4" n="TSSSR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="SS" /></v></l><l _t="struct_field" doc="RTC calibration register,  Address offset: 0x3C" l="4" n="CALR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="CALM" /><l _t="reg_bit" b="13" n="CALW16" /><l _t="reg_bit" b="14" n="CALW8" /><l _t="reg_bit" b="15" n="CALP" /></v></l><l _t="struct_field" doc="RTC tamper and alternate function configuration register, Address offset: 0x40" l="4" n="TAFCR"><v _t="list"><l _t="reg_bit" b="0" n="TAMP1E" /><l _t="reg_bit" b="1" n="TAMP1TRG" /><l _t="reg_bit" b="2" n="TAMPIE" /><l _t="reg_bit" b="3" n="TAMP2E" /><l _t="reg_bit" b="4" n="TAMP2TRG" /><l _t="reg_bit" b="7" n="TAMPTS" /><l _t="reg_bit" b="8" e="10" n="TAMPFREQ" /><l _t="reg_bit" b="11" e="12" n="TAMPFLT" /><l _t="reg_bit" b="13" e="14" n="TAMPPRCH" /><l _t="reg_bit" b="15" n="TAMPPUDIS" /><l _t="reg_bit" b="16" n="TAMPINSEL" /><l _t="reg_bit" b="17" n="TSINSEL" /><l _t="reg_bit" b="18" n="ALARMOUTTYPE" /></v></l><l _t="struct_field" doc="RTC alarm A sub second register, Address offset: 0x44" l="4" n="ALRMASSR"><v _t="list"><l _t="reg_bit" b="0" e="14" n="SS" /><l _t="reg_bit" b="24" e="27" n="MASKSS" /></v></l><l _t="struct_field" doc="RTC alarm B sub second register, Address offset: 0x48" l="4" n="ALRMBSSR"><v _t="list"><l _t="reg_bit" b="0" e="14" n="SS" /><l _t="reg_bit" b="24" e="27" n="MASKSS" /></v></l><l _t="struct_field" doc="Reserved, 0x4C" l="4" n="RESERVED7"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 1, Address offset: 0x50" l="4" n="BKP0R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 1, Address offset: 0x54" l="4" n="BKP1R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 2, Address offset: 0x58" l="4" n="BKP2R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 3, Address offset: 0x5C" l="4" n="BKP3R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 4, Address offset: 0x60" l="4" n="BKP4R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 5, Address offset: 0x64" l="4" n="BKP5R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 6, Address offset: 0x68" l="4" n="BKP6R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 7, Address offset: 0x6C" l="4" n="BKP7R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 8, Address offset: 0x70" l="4" n="BKP8R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 9, Address offset: 0x74" l="4" n="BKP9R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 10,  Address offset: 0x78" l="4" n="BKP10R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 11,  Address offset: 0x7C" l="4" n="BKP11R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 12,  Address offset: 0x80" l="4" n="BKP12R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 13,  Address offset: 0x84" l="4" n="BKP13R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 14,  Address offset: 0x88" l="4" n="BKP14R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 15,  Address offset: 0x8C" l="4" n="BKP15R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 16,  Address offset: 0x90" l="4" n="BKP16R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 17,  Address offset: 0x94" l="4" n="BKP17R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 18,  Address offset: 0x98" l="4" n="BKP18R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 19,  Address offset: 0x9C" l="4" n="BKP19R"><v _t="list" /></l></tt></t><a _t="i" v="1073752064" /></RTC><WWDG _t="periph_obj" n="WWDG"><t _t="struct_descr" n="WWDG" rn="WWDG_TypeDef"><l _t="i" v="12" /><t _t="dict"><CR _t="struct_field" doc="WWDG Control register,  Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" e="6" n="T" /><l _t="reg_bit" b="0" n="T0" /><l _t="reg_bit" b="1" n="T1" /><l _t="reg_bit" b="2" n="T2" /><l _t="reg_bit" b="3" n="T3" /><l _t="reg_bit" b="4" n="T4" /><l _t="reg_bit" b="5" n="T5" /><l _t="reg_bit" b="6" n="T6" /><l _t="reg_bit" b="7" n="WDGA" /></v></CR><CFR _t="struct_field" doc="WWDG Configuration register, Address offset: 0x04" l="4" n="CFR"><v _t="list"><l _t="reg_bit" b="0" e="6" n="W" /><l _t="reg_bit" b="0" n="W0" /><l _t="reg_bit" b="1" n="W1" /><l _t="reg_bit" b="2" n="W2" /><l _t="reg_bit" b="3" n="W3" /><l _t="reg_bit" b="4" n="W4" /><l _t="reg_bit" b="5" n="W5" /><l _t="reg_bit" b="6" n="W6" /><l _t="reg_bit" b="7" e="8" n="WDGTB" /><l _t="reg_bit" b="7" n="WDGTB0" /><l _t="reg_bit" b="8" n="WDGTB1" /><l _t="reg_bit" b="9" n="EWI" /></v></CFR><SR _t="struct_field" doc="WWDG Status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="EWIF" /></v></SR></t><tt _t="list"><l _t="struct_field" doc="WWDG Control register,  Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" e="6" n="T" /><l _t="reg_bit" b="0" n="T0" /><l _t="reg_bit" b="1" n="T1" /><l _t="reg_bit" b="2" n="T2" /><l _t="reg_bit" b="3" n="T3" /><l _t="reg_bit" b="4" n="T4" /><l _t="reg_bit" b="5" n="T5" /><l _t="reg_bit" b="6" n="T6" /><l _t="reg_bit" b="7" n="WDGA" /></v></l><l _t="struct_field" doc="WWDG Configuration register, Address offset: 0x04" l="4" n="CFR"><v _t="list"><l _t="reg_bit" b="0" e="6" n="W" /><l _t="reg_bit" b="0" n="W0" /><l _t="reg_bit" b="1" n="W1" /><l _t="reg_bit" b="2" n="W2" /><l _t="reg_bit" b="3" n="W3" /><l _t="reg_bit" b="4" n="W4" /><l _t="reg_bit" b="5" n="W5" /><l _t="reg_bit" b="6" n="W6" /><l _t="reg_bit" b="7" e="8" n="WDGTB" /><l _t="reg_bit" b="7" n="WDGTB0" /><l _t="reg_bit" b="8" n="WDGTB1" /><l _t="reg_bit" b="9" n="EWI" /></v></l><l _t="struct_field" doc="WWDG Status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="EWIF" /></v></l></tt></t><a _t="i" v="1073753088" /></WWDG><IWDG _t="periph_obj" n="IWDG"><t _t="struct_descr" n="IWDG" rn="IWDG_TypeDef"><l _t="i" v="16" /><t _t="dict"><KR _t="struct_field" doc="IWDG Key register,  Address offset: 0x00" l="4" n="KR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="KEY" /></v></KR><PR _t="struct_field" doc="IWDG Prescaler register, Address offset: 0x04" l="4" n="PR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="PR" /></v></PR><RLR _t="struct_field" doc="IWDG Reload register, Address offset: 0x08" l="4" n="RLR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="RL" /></v></RLR><SR _t="struct_field" doc="IWDG Status register, Address offset: 0x0C" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PVU" /><l _t="reg_bit" b="1" n="RVU" /></v></SR></t><tt _t="list"><l _t="struct_field" doc="IWDG Key register,  Address offset: 0x00" l="4" n="KR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="KEY" /></v></l><l _t="struct_field" doc="IWDG Prescaler register, Address offset: 0x04" l="4" n="PR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="PR" /></v></l><l _t="struct_field" doc="IWDG Reload register, Address offset: 0x08" l="4" n="RLR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="RL" /></v></l><l _t="struct_field" doc="IWDG Status register, Address offset: 0x0C" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PVU" /><l _t="reg_bit" b="1" n="RVU" /></v></l></tt></t><a _t="i" v="1073754112" /></IWDG><I2S2ext _t="periph_obj" n="I2S2ext"><t _t="struct_descr" n="SPI" rn="SPI_TypeDef"><l _t="i" v="36" /><t _t="dict"><CR1 _t="struct_field" doc="SPI control register 1 (not used in I2S mode), Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CPHA" /><l _t="reg_bit" b="1" n="CPOL" /><l _t="reg_bit" b="2" n="MSTR" /><l _t="reg_bit" b="3" e="5" n="BR" /><l _t="reg_bit" b="6" n="SPE" /><l _t="reg_bit" b="7" n="LSBFIRST" /><l _t="reg_bit" b="8" n="SSI" /><l _t="reg_bit" b="9" n="SSM" /><l _t="reg_bit" b="10" n="RXONLY" /><l _t="reg_bit" b="11" n="DFF" /><l _t="reg_bit" b="12" n="CRCNEXT" /><l _t="reg_bit" b="13" n="CRCEN" /><l _t="reg_bit" b="14" n="BIDIOE" /><l _t="reg_bit" b="15" n="BIDIMODE" /></v></CR1><CR2 _t="struct_field" doc="SPI control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="RXDMAEN" /><l _t="reg_bit" b="1" n="TXDMAEN" /><l _t="reg_bit" b="2" n="SSOE" /><l _t="reg_bit" b="4" n="FRF" /><l _t="reg_bit" b="5" n="ERRIE" /><l _t="reg_bit" b="6" n="RXNEIE" /><l _t="reg_bit" b="7" n="TXEIE" /></v></CR2><SR _t="struct_field" doc="SPI status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="RXNE" /><l _t="reg_bit" b="1" n="TXE" /><l _t="reg_bit" b="2" n="CHSIDE" /><l _t="reg_bit" b="3" n="UDR" /><l _t="reg_bit" b="4" n="CRCERR" /><l _t="reg_bit" b="5" n="MODF" /><l _t="reg_bit" b="6" n="OVR" /><l _t="reg_bit" b="7" n="BSY" /><l _t="reg_bit" b="8" n="FRE" /></v></SR><DR _t="struct_field" doc="SPI data register, Address offset: 0x0C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DR" /></v></DR><CRCPR _t="struct_field" doc="SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10" l="4" n="CRCPR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CRCPOLY" /></v></CRCPR><RXCRCR _t="struct_field" doc="SPI RX CRC register (not used in I2S mode),  Address offset: 0x14" l="4" n="RXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="RXCRC" /></v></RXCRCR><TXCRCR _t="struct_field" doc="SPI TX CRC register (not used in I2S mode),  Address offset: 0x18" l="4" n="TXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="TXCRC" /></v></TXCRCR><I2SCFGR _t="struct_field" doc="SPI_I2S configuration register,  Address offset: 0x1C" l="4" n="I2SCFGR"><v _t="list"><l _t="reg_bit" b="0" n="CHLEN" /><l _t="reg_bit" b="1" e="2" n="DATLEN" /><l _t="reg_bit" b="3" n="CKPOL" /><l _t="reg_bit" b="4" e="5" n="I2SSTD" /><l _t="reg_bit" b="7" n="PCMSYNC" /><l _t="reg_bit" b="8" e="9" n="I2SCFG" /><l _t="reg_bit" b="10" n="I2SE" /><l _t="reg_bit" b="11" n="I2SMOD" /></v></I2SCFGR><I2SPR _t="struct_field" doc="SPI_I2S prescaler register,  Address offset: 0x20" l="4" n="I2SPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="I2SDIV" /><l _t="reg_bit" b="8" n="ODD" /><l _t="reg_bit" b="9" n="MCKOE" /></v></I2SPR></t><tt _t="list"><l _t="struct_field" doc="SPI control register 1 (not used in I2S mode), Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CPHA" /><l _t="reg_bit" b="1" n="CPOL" /><l _t="reg_bit" b="2" n="MSTR" /><l _t="reg_bit" b="3" e="5" n="BR" /><l _t="reg_bit" b="6" n="SPE" /><l _t="reg_bit" b="7" n="LSBFIRST" /><l _t="reg_bit" b="8" n="SSI" /><l _t="reg_bit" b="9" n="SSM" /><l _t="reg_bit" b="10" n="RXONLY" /><l _t="reg_bit" b="11" n="DFF" /><l _t="reg_bit" b="12" n="CRCNEXT" /><l _t="reg_bit" b="13" n="CRCEN" /><l _t="reg_bit" b="14" n="BIDIOE" /><l _t="reg_bit" b="15" n="BIDIMODE" /></v></l><l _t="struct_field" doc="SPI control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="RXDMAEN" /><l _t="reg_bit" b="1" n="TXDMAEN" /><l _t="reg_bit" b="2" n="SSOE" /><l _t="reg_bit" b="4" n="FRF" /><l _t="reg_bit" b="5" n="ERRIE" /><l _t="reg_bit" b="6" n="RXNEIE" /><l _t="reg_bit" b="7" n="TXEIE" /></v></l><l _t="struct_field" doc="SPI status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="RXNE" /><l _t="reg_bit" b="1" n="TXE" /><l _t="reg_bit" b="2" n="CHSIDE" /><l _t="reg_bit" b="3" n="UDR" /><l _t="reg_bit" b="4" n="CRCERR" /><l _t="reg_bit" b="5" n="MODF" /><l _t="reg_bit" b="6" n="OVR" /><l _t="reg_bit" b="7" n="BSY" /><l _t="reg_bit" b="8" n="FRE" /></v></l><l _t="struct_field" doc="SPI data register, Address offset: 0x0C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DR" /></v></l><l _t="struct_field" doc="SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10" l="4" n="CRCPR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CRCPOLY" /></v></l><l _t="struct_field" doc="SPI RX CRC register (not used in I2S mode),  Address offset: 0x14" l="4" n="RXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="RXCRC" /></v></l><l _t="struct_field" doc="SPI TX CRC register (not used in I2S mode),  Address offset: 0x18" l="4" n="TXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="TXCRC" /></v></l><l _t="struct_field" doc="SPI_I2S configuration register,  Address offset: 0x1C" l="4" n="I2SCFGR"><v _t="list"><l _t="reg_bit" b="0" n="CHLEN" /><l _t="reg_bit" b="1" e="2" n="DATLEN" /><l _t="reg_bit" b="3" n="CKPOL" /><l _t="reg_bit" b="4" e="5" n="I2SSTD" /><l _t="reg_bit" b="7" n="PCMSYNC" /><l _t="reg_bit" b="8" e="9" n="I2SCFG" /><l _t="reg_bit" b="10" n="I2SE" /><l _t="reg_bit" b="11" n="I2SMOD" /></v></l><l _t="struct_field" doc="SPI_I2S prescaler register,  Address offset: 0x20" l="4" n="I2SPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="I2SDIV" /><l _t="reg_bit" b="8" n="ODD" /><l _t="reg_bit" b="9" n="MCKOE" /></v></l></tt></t><a _t="i" v="1073755136" /></I2S2ext><SPI2 _t="periph_obj" n="SPI2"><t _t="struct_descr" n="SPI" rn="SPI_TypeDef"><l _t="i" v="36" /><t _t="dict"><CR1 _t="struct_field" doc="SPI control register 1 (not used in I2S mode), Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CPHA" /><l _t="reg_bit" b="1" n="CPOL" /><l _t="reg_bit" b="2" n="MSTR" /><l _t="reg_bit" b="3" e="5" n="BR" /><l _t="reg_bit" b="6" n="SPE" /><l _t="reg_bit" b="7" n="LSBFIRST" /><l _t="reg_bit" b="8" n="SSI" /><l _t="reg_bit" b="9" n="SSM" /><l _t="reg_bit" b="10" n="RXONLY" /><l _t="reg_bit" b="11" n="DFF" /><l _t="reg_bit" b="12" n="CRCNEXT" /><l _t="reg_bit" b="13" n="CRCEN" /><l _t="reg_bit" b="14" n="BIDIOE" /><l _t="reg_bit" b="15" n="BIDIMODE" /></v></CR1><CR2 _t="struct_field" doc="SPI control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="RXDMAEN" /><l _t="reg_bit" b="1" n="TXDMAEN" /><l _t="reg_bit" b="2" n="SSOE" /><l _t="reg_bit" b="4" n="FRF" /><l _t="reg_bit" b="5" n="ERRIE" /><l _t="reg_bit" b="6" n="RXNEIE" /><l _t="reg_bit" b="7" n="TXEIE" /></v></CR2><SR _t="struct_field" doc="SPI status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="RXNE" /><l _t="reg_bit" b="1" n="TXE" /><l _t="reg_bit" b="2" n="CHSIDE" /><l _t="reg_bit" b="3" n="UDR" /><l _t="reg_bit" b="4" n="CRCERR" /><l _t="reg_bit" b="5" n="MODF" /><l _t="reg_bit" b="6" n="OVR" /><l _t="reg_bit" b="7" n="BSY" /><l _t="reg_bit" b="8" n="FRE" /></v></SR><DR _t="struct_field" doc="SPI data register, Address offset: 0x0C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DR" /></v></DR><CRCPR _t="struct_field" doc="SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10" l="4" n="CRCPR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CRCPOLY" /></v></CRCPR><RXCRCR _t="struct_field" doc="SPI RX CRC register (not used in I2S mode),  Address offset: 0x14" l="4" n="RXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="RXCRC" /></v></RXCRCR><TXCRCR _t="struct_field" doc="SPI TX CRC register (not used in I2S mode),  Address offset: 0x18" l="4" n="TXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="TXCRC" /></v></TXCRCR><I2SCFGR _t="struct_field" doc="SPI_I2S configuration register,  Address offset: 0x1C" l="4" n="I2SCFGR"><v _t="list"><l _t="reg_bit" b="0" n="CHLEN" /><l _t="reg_bit" b="1" e="2" n="DATLEN" /><l _t="reg_bit" b="3" n="CKPOL" /><l _t="reg_bit" b="4" e="5" n="I2SSTD" /><l _t="reg_bit" b="7" n="PCMSYNC" /><l _t="reg_bit" b="8" e="9" n="I2SCFG" /><l _t="reg_bit" b="10" n="I2SE" /><l _t="reg_bit" b="11" n="I2SMOD" /></v></I2SCFGR><I2SPR _t="struct_field" doc="SPI_I2S prescaler register,  Address offset: 0x20" l="4" n="I2SPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="I2SDIV" /><l _t="reg_bit" b="8" n="ODD" /><l _t="reg_bit" b="9" n="MCKOE" /></v></I2SPR></t><tt _t="list"><l _t="struct_field" doc="SPI control register 1 (not used in I2S mode), Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CPHA" /><l _t="reg_bit" b="1" n="CPOL" /><l _t="reg_bit" b="2" n="MSTR" /><l _t="reg_bit" b="3" e="5" n="BR" /><l _t="reg_bit" b="6" n="SPE" /><l _t="reg_bit" b="7" n="LSBFIRST" /><l _t="reg_bit" b="8" n="SSI" /><l _t="reg_bit" b="9" n="SSM" /><l _t="reg_bit" b="10" n="RXONLY" /><l _t="reg_bit" b="11" n="DFF" /><l _t="reg_bit" b="12" n="CRCNEXT" /><l _t="reg_bit" b="13" n="CRCEN" /><l _t="reg_bit" b="14" n="BIDIOE" /><l _t="reg_bit" b="15" n="BIDIMODE" /></v></l><l _t="struct_field" doc="SPI control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="RXDMAEN" /><l _t="reg_bit" b="1" n="TXDMAEN" /><l _t="reg_bit" b="2" n="SSOE" /><l _t="reg_bit" b="4" n="FRF" /><l _t="reg_bit" b="5" n="ERRIE" /><l _t="reg_bit" b="6" n="RXNEIE" /><l _t="reg_bit" b="7" n="TXEIE" /></v></l><l _t="struct_field" doc="SPI status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="RXNE" /><l _t="reg_bit" b="1" n="TXE" /><l _t="reg_bit" b="2" n="CHSIDE" /><l _t="reg_bit" b="3" n="UDR" /><l _t="reg_bit" b="4" n="CRCERR" /><l _t="reg_bit" b="5" n="MODF" /><l _t="reg_bit" b="6" n="OVR" /><l _t="reg_bit" b="7" n="BSY" /><l _t="reg_bit" b="8" n="FRE" /></v></l><l _t="struct_field" doc="SPI data register, Address offset: 0x0C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DR" /></v></l><l _t="struct_field" doc="SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10" l="4" n="CRCPR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CRCPOLY" /></v></l><l _t="struct_field" doc="SPI RX CRC register (not used in I2S mode),  Address offset: 0x14" l="4" n="RXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="RXCRC" /></v></l><l _t="struct_field" doc="SPI TX CRC register (not used in I2S mode),  Address offset: 0x18" l="4" n="TXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="TXCRC" /></v></l><l _t="struct_field" doc="SPI_I2S configuration register,  Address offset: 0x1C" l="4" n="I2SCFGR"><v _t="list"><l _t="reg_bit" b="0" n="CHLEN" /><l _t="reg_bit" b="1" e="2" n="DATLEN" /><l _t="reg_bit" b="3" n="CKPOL" /><l _t="reg_bit" b="4" e="5" n="I2SSTD" /><l _t="reg_bit" b="7" n="PCMSYNC" /><l _t="reg_bit" b="8" e="9" n="I2SCFG" /><l _t="reg_bit" b="10" n="I2SE" /><l _t="reg_bit" b="11" n="I2SMOD" /></v></l><l _t="struct_field" doc="SPI_I2S prescaler register,  Address offset: 0x20" l="4" n="I2SPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="I2SDIV" /><l _t="reg_bit" b="8" n="ODD" /><l _t="reg_bit" b="9" n="MCKOE" /></v></l></tt></t><a _t="i" v="1073756160" /></SPI2><SPI3 _t="periph_obj" n="SPI3"><t _t="struct_descr" n="SPI" rn="SPI_TypeDef"><l _t="i" v="36" /><t _t="dict"><CR1 _t="struct_field" doc="SPI control register 1 (not used in I2S mode), Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CPHA" /><l _t="reg_bit" b="1" n="CPOL" /><l _t="reg_bit" b="2" n="MSTR" /><l _t="reg_bit" b="3" e="5" n="BR" /><l _t="reg_bit" b="6" n="SPE" /><l _t="reg_bit" b="7" n="LSBFIRST" /><l _t="reg_bit" b="8" n="SSI" /><l _t="reg_bit" b="9" n="SSM" /><l _t="reg_bit" b="10" n="RXONLY" /><l _t="reg_bit" b="11" n="DFF" /><l _t="reg_bit" b="12" n="CRCNEXT" /><l _t="reg_bit" b="13" n="CRCEN" /><l _t="reg_bit" b="14" n="BIDIOE" /><l _t="reg_bit" b="15" n="BIDIMODE" /></v></CR1><CR2 _t="struct_field" doc="SPI control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="RXDMAEN" /><l _t="reg_bit" b="1" n="TXDMAEN" /><l _t="reg_bit" b="2" n="SSOE" /><l _t="reg_bit" b="4" n="FRF" /><l _t="reg_bit" b="5" n="ERRIE" /><l _t="reg_bit" b="6" n="RXNEIE" /><l _t="reg_bit" b="7" n="TXEIE" /></v></CR2><SR _t="struct_field" doc="SPI status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="RXNE" /><l _t="reg_bit" b="1" n="TXE" /><l _t="reg_bit" b="2" n="CHSIDE" /><l _t="reg_bit" b="3" n="UDR" /><l _t="reg_bit" b="4" n="CRCERR" /><l _t="reg_bit" b="5" n="MODF" /><l _t="reg_bit" b="6" n="OVR" /><l _t="reg_bit" b="7" n="BSY" /><l _t="reg_bit" b="8" n="FRE" /></v></SR><DR _t="struct_field" doc="SPI data register, Address offset: 0x0C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DR" /></v></DR><CRCPR _t="struct_field" doc="SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10" l="4" n="CRCPR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CRCPOLY" /></v></CRCPR><RXCRCR _t="struct_field" doc="SPI RX CRC register (not used in I2S mode),  Address offset: 0x14" l="4" n="RXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="RXCRC" /></v></RXCRCR><TXCRCR _t="struct_field" doc="SPI TX CRC register (not used in I2S mode),  Address offset: 0x18" l="4" n="TXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="TXCRC" /></v></TXCRCR><I2SCFGR _t="struct_field" doc="SPI_I2S configuration register,  Address offset: 0x1C" l="4" n="I2SCFGR"><v _t="list"><l _t="reg_bit" b="0" n="CHLEN" /><l _t="reg_bit" b="1" e="2" n="DATLEN" /><l _t="reg_bit" b="3" n="CKPOL" /><l _t="reg_bit" b="4" e="5" n="I2SSTD" /><l _t="reg_bit" b="7" n="PCMSYNC" /><l _t="reg_bit" b="8" e="9" n="I2SCFG" /><l _t="reg_bit" b="10" n="I2SE" /><l _t="reg_bit" b="11" n="I2SMOD" /></v></I2SCFGR><I2SPR _t="struct_field" doc="SPI_I2S prescaler register,  Address offset: 0x20" l="4" n="I2SPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="I2SDIV" /><l _t="reg_bit" b="8" n="ODD" /><l _t="reg_bit" b="9" n="MCKOE" /></v></I2SPR></t><tt _t="list"><l _t="struct_field" doc="SPI control register 1 (not used in I2S mode), Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CPHA" /><l _t="reg_bit" b="1" n="CPOL" /><l _t="reg_bit" b="2" n="MSTR" /><l _t="reg_bit" b="3" e="5" n="BR" /><l _t="reg_bit" b="6" n="SPE" /><l _t="reg_bit" b="7" n="LSBFIRST" /><l _t="reg_bit" b="8" n="SSI" /><l _t="reg_bit" b="9" n="SSM" /><l _t="reg_bit" b="10" n="RXONLY" /><l _t="reg_bit" b="11" n="DFF" /><l _t="reg_bit" b="12" n="CRCNEXT" /><l _t="reg_bit" b="13" n="CRCEN" /><l _t="reg_bit" b="14" n="BIDIOE" /><l _t="reg_bit" b="15" n="BIDIMODE" /></v></l><l _t="struct_field" doc="SPI control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="RXDMAEN" /><l _t="reg_bit" b="1" n="TXDMAEN" /><l _t="reg_bit" b="2" n="SSOE" /><l _t="reg_bit" b="4" n="FRF" /><l _t="reg_bit" b="5" n="ERRIE" /><l _t="reg_bit" b="6" n="RXNEIE" /><l _t="reg_bit" b="7" n="TXEIE" /></v></l><l _t="struct_field" doc="SPI status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="RXNE" /><l _t="reg_bit" b="1" n="TXE" /><l _t="reg_bit" b="2" n="CHSIDE" /><l _t="reg_bit" b="3" n="UDR" /><l _t="reg_bit" b="4" n="CRCERR" /><l _t="reg_bit" b="5" n="MODF" /><l _t="reg_bit" b="6" n="OVR" /><l _t="reg_bit" b="7" n="BSY" /><l _t="reg_bit" b="8" n="FRE" /></v></l><l _t="struct_field" doc="SPI data register, Address offset: 0x0C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DR" /></v></l><l _t="struct_field" doc="SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10" l="4" n="CRCPR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CRCPOLY" /></v></l><l _t="struct_field" doc="SPI RX CRC register (not used in I2S mode),  Address offset: 0x14" l="4" n="RXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="RXCRC" /></v></l><l _t="struct_field" doc="SPI TX CRC register (not used in I2S mode),  Address offset: 0x18" l="4" n="TXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="TXCRC" /></v></l><l _t="struct_field" doc="SPI_I2S configuration register,  Address offset: 0x1C" l="4" n="I2SCFGR"><v _t="list"><l _t="reg_bit" b="0" n="CHLEN" /><l _t="reg_bit" b="1" e="2" n="DATLEN" /><l _t="reg_bit" b="3" n="CKPOL" /><l _t="reg_bit" b="4" e="5" n="I2SSTD" /><l _t="reg_bit" b="7" n="PCMSYNC" /><l _t="reg_bit" b="8" e="9" n="I2SCFG" /><l _t="reg_bit" b="10" n="I2SE" /><l _t="reg_bit" b="11" n="I2SMOD" /></v></l><l _t="struct_field" doc="SPI_I2S prescaler register,  Address offset: 0x20" l="4" n="I2SPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="I2SDIV" /><l _t="reg_bit" b="8" n="ODD" /><l _t="reg_bit" b="9" n="MCKOE" /></v></l></tt></t><a _t="i" v="1073757184" /></SPI3><I2S3ext _t="periph_obj" n="I2S3ext"><t _t="struct_descr" n="SPI" rn="SPI_TypeDef"><l _t="i" v="36" /><t _t="dict"><CR1 _t="struct_field" doc="SPI control register 1 (not used in I2S mode), Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CPHA" /><l _t="reg_bit" b="1" n="CPOL" /><l _t="reg_bit" b="2" n="MSTR" /><l _t="reg_bit" b="3" e="5" n="BR" /><l _t="reg_bit" b="6" n="SPE" /><l _t="reg_bit" b="7" n="LSBFIRST" /><l _t="reg_bit" b="8" n="SSI" /><l _t="reg_bit" b="9" n="SSM" /><l _t="reg_bit" b="10" n="RXONLY" /><l _t="reg_bit" b="11" n="DFF" /><l _t="reg_bit" b="12" n="CRCNEXT" /><l _t="reg_bit" b="13" n="CRCEN" /><l _t="reg_bit" b="14" n="BIDIOE" /><l _t="reg_bit" b="15" n="BIDIMODE" /></v></CR1><CR2 _t="struct_field" doc="SPI control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="RXDMAEN" /><l _t="reg_bit" b="1" n="TXDMAEN" /><l _t="reg_bit" b="2" n="SSOE" /><l _t="reg_bit" b="4" n="FRF" /><l _t="reg_bit" b="5" n="ERRIE" /><l _t="reg_bit" b="6" n="RXNEIE" /><l _t="reg_bit" b="7" n="TXEIE" /></v></CR2><SR _t="struct_field" doc="SPI status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="RXNE" /><l _t="reg_bit" b="1" n="TXE" /><l _t="reg_bit" b="2" n="CHSIDE" /><l _t="reg_bit" b="3" n="UDR" /><l _t="reg_bit" b="4" n="CRCERR" /><l _t="reg_bit" b="5" n="MODF" /><l _t="reg_bit" b="6" n="OVR" /><l _t="reg_bit" b="7" n="BSY" /><l _t="reg_bit" b="8" n="FRE" /></v></SR><DR _t="struct_field" doc="SPI data register, Address offset: 0x0C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DR" /></v></DR><CRCPR _t="struct_field" doc="SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10" l="4" n="CRCPR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CRCPOLY" /></v></CRCPR><RXCRCR _t="struct_field" doc="SPI RX CRC register (not used in I2S mode),  Address offset: 0x14" l="4" n="RXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="RXCRC" /></v></RXCRCR><TXCRCR _t="struct_field" doc="SPI TX CRC register (not used in I2S mode),  Address offset: 0x18" l="4" n="TXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="TXCRC" /></v></TXCRCR><I2SCFGR _t="struct_field" doc="SPI_I2S configuration register,  Address offset: 0x1C" l="4" n="I2SCFGR"><v _t="list"><l _t="reg_bit" b="0" n="CHLEN" /><l _t="reg_bit" b="1" e="2" n="DATLEN" /><l _t="reg_bit" b="3" n="CKPOL" /><l _t="reg_bit" b="4" e="5" n="I2SSTD" /><l _t="reg_bit" b="7" n="PCMSYNC" /><l _t="reg_bit" b="8" e="9" n="I2SCFG" /><l _t="reg_bit" b="10" n="I2SE" /><l _t="reg_bit" b="11" n="I2SMOD" /></v></I2SCFGR><I2SPR _t="struct_field" doc="SPI_I2S prescaler register,  Address offset: 0x20" l="4" n="I2SPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="I2SDIV" /><l _t="reg_bit" b="8" n="ODD" /><l _t="reg_bit" b="9" n="MCKOE" /></v></I2SPR></t><tt _t="list"><l _t="struct_field" doc="SPI control register 1 (not used in I2S mode), Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CPHA" /><l _t="reg_bit" b="1" n="CPOL" /><l _t="reg_bit" b="2" n="MSTR" /><l _t="reg_bit" b="3" e="5" n="BR" /><l _t="reg_bit" b="6" n="SPE" /><l _t="reg_bit" b="7" n="LSBFIRST" /><l _t="reg_bit" b="8" n="SSI" /><l _t="reg_bit" b="9" n="SSM" /><l _t="reg_bit" b="10" n="RXONLY" /><l _t="reg_bit" b="11" n="DFF" /><l _t="reg_bit" b="12" n="CRCNEXT" /><l _t="reg_bit" b="13" n="CRCEN" /><l _t="reg_bit" b="14" n="BIDIOE" /><l _t="reg_bit" b="15" n="BIDIMODE" /></v></l><l _t="struct_field" doc="SPI control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="RXDMAEN" /><l _t="reg_bit" b="1" n="TXDMAEN" /><l _t="reg_bit" b="2" n="SSOE" /><l _t="reg_bit" b="4" n="FRF" /><l _t="reg_bit" b="5" n="ERRIE" /><l _t="reg_bit" b="6" n="RXNEIE" /><l _t="reg_bit" b="7" n="TXEIE" /></v></l><l _t="struct_field" doc="SPI status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="RXNE" /><l _t="reg_bit" b="1" n="TXE" /><l _t="reg_bit" b="2" n="CHSIDE" /><l _t="reg_bit" b="3" n="UDR" /><l _t="reg_bit" b="4" n="CRCERR" /><l _t="reg_bit" b="5" n="MODF" /><l _t="reg_bit" b="6" n="OVR" /><l _t="reg_bit" b="7" n="BSY" /><l _t="reg_bit" b="8" n="FRE" /></v></l><l _t="struct_field" doc="SPI data register, Address offset: 0x0C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DR" /></v></l><l _t="struct_field" doc="SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10" l="4" n="CRCPR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CRCPOLY" /></v></l><l _t="struct_field" doc="SPI RX CRC register (not used in I2S mode),  Address offset: 0x14" l="4" n="RXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="RXCRC" /></v></l><l _t="struct_field" doc="SPI TX CRC register (not used in I2S mode),  Address offset: 0x18" l="4" n="TXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="TXCRC" /></v></l><l _t="struct_field" doc="SPI_I2S configuration register,  Address offset: 0x1C" l="4" n="I2SCFGR"><v _t="list"><l _t="reg_bit" b="0" n="CHLEN" /><l _t="reg_bit" b="1" e="2" n="DATLEN" /><l _t="reg_bit" b="3" n="CKPOL" /><l _t="reg_bit" b="4" e="5" n="I2SSTD" /><l _t="reg_bit" b="7" n="PCMSYNC" /><l _t="reg_bit" b="8" e="9" n="I2SCFG" /><l _t="reg_bit" b="10" n="I2SE" /><l _t="reg_bit" b="11" n="I2SMOD" /></v></l><l _t="struct_field" doc="SPI_I2S prescaler register,  Address offset: 0x20" l="4" n="I2SPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="I2SDIV" /><l _t="reg_bit" b="8" n="ODD" /><l _t="reg_bit" b="9" n="MCKOE" /></v></l></tt></t><a _t="i" v="1073758208" /></I2S3ext><USART2 _t="periph_obj" n="USART2"><t _t="struct_descr" n="USART" rn="USART_TypeDef"><l _t="i" v="28" /><t _t="dict"><SR _t="struct_field" doc="USART Status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="FE" /><l _t="reg_bit" b="2" n="NE" /><l _t="reg_bit" b="3" n="ORE" /><l _t="reg_bit" b="4" n="IDLE" /><l _t="reg_bit" b="5" n="RXNE" /><l _t="reg_bit" b="6" n="TC" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="LBD" /><l _t="reg_bit" b="9" n="CTS" /></v></SR><DR _t="struct_field" doc="USART Data register,  Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="DR" /></v></DR><BRR _t="struct_field" doc="USART Baud rate register, Address offset: 0x08" l="4" n="BRR"><v _t="list" /></BRR><CR1 _t="struct_field" doc="USART Control register 1, Address offset: 0x0C" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="SBK" /><l _t="reg_bit" b="1" n="RWU" /><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="IDLEIE" /><l _t="reg_bit" b="5" n="RXNEIE" /><l _t="reg_bit" b="6" n="TCIE" /><l _t="reg_bit" b="7" n="TXEIE" /><l _t="reg_bit" b="8" n="PEIE" /><l _t="reg_bit" b="9" n="PS" /><l _t="reg_bit" b="10" n="PCE" /><l _t="reg_bit" b="11" n="WAKE" /><l _t="reg_bit" b="12" n="M" /><l _t="reg_bit" b="13" n="UE" /><l _t="reg_bit" b="15" n="OVER8" /></v></CR1><CR2 _t="struct_field" doc="USART Control register 2, Address offset: 0x10" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="3" n="ADD" /><l _t="reg_bit" b="5" n="LBDL" /><l _t="reg_bit" b="6" n="LBDIE" /><l _t="reg_bit" b="8" n="LBCL" /><l _t="reg_bit" b="9" n="CPHA" /><l _t="reg_bit" b="10" n="CPOL" /><l _t="reg_bit" b="11" n="CLKEN" /><l _t="reg_bit" b="12" e="13" n="STOP" /><l _t="reg_bit" b="14" n="LINEN" /></v></CR2><CR3 _t="struct_field" doc="USART Control register 3, Address offset: 0x14" l="4" n="CR3"><v _t="list"><l _t="reg_bit" b="0" n="EIE" /><l _t="reg_bit" b="1" n="IREN" /><l _t="reg_bit" b="2" n="IRLP" /><l _t="reg_bit" b="3" n="HDSEL" /><l _t="reg_bit" b="4" n="NACK" /><l _t="reg_bit" b="5" n="SCEN" /><l _t="reg_bit" b="6" n="DMAR" /><l _t="reg_bit" b="7" n="DMAT" /><l _t="reg_bit" b="8" n="RTSE" /><l _t="reg_bit" b="9" n="CTSE" /><l _t="reg_bit" b="10" n="CTSIE" /><l _t="reg_bit" b="11" n="ONEBIT" /></v></CR3><GTPR _t="struct_field" doc="USART Guard time and prescaler register, Address offset: 0x18" l="4" n="GTPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="PSC" /><l _t="reg_bit" b="8" e="15" n="GT" /></v></GTPR></t><tt _t="list"><l _t="struct_field" doc="USART Status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="FE" /><l _t="reg_bit" b="2" n="NE" /><l _t="reg_bit" b="3" n="ORE" /><l _t="reg_bit" b="4" n="IDLE" /><l _t="reg_bit" b="5" n="RXNE" /><l _t="reg_bit" b="6" n="TC" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="LBD" /><l _t="reg_bit" b="9" n="CTS" /></v></l><l _t="struct_field" doc="USART Data register,  Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="DR" /></v></l><l _t="struct_field" doc="USART Baud rate register, Address offset: 0x08" l="4" n="BRR"><v _t="list" /></l><l _t="struct_field" doc="USART Control register 1, Address offset: 0x0C" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="SBK" /><l _t="reg_bit" b="1" n="RWU" /><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="IDLEIE" /><l _t="reg_bit" b="5" n="RXNEIE" /><l _t="reg_bit" b="6" n="TCIE" /><l _t="reg_bit" b="7" n="TXEIE" /><l _t="reg_bit" b="8" n="PEIE" /><l _t="reg_bit" b="9" n="PS" /><l _t="reg_bit" b="10" n="PCE" /><l _t="reg_bit" b="11" n="WAKE" /><l _t="reg_bit" b="12" n="M" /><l _t="reg_bit" b="13" n="UE" /><l _t="reg_bit" b="15" n="OVER8" /></v></l><l _t="struct_field" doc="USART Control register 2, Address offset: 0x10" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="3" n="ADD" /><l _t="reg_bit" b="5" n="LBDL" /><l _t="reg_bit" b="6" n="LBDIE" /><l _t="reg_bit" b="8" n="LBCL" /><l _t="reg_bit" b="9" n="CPHA" /><l _t="reg_bit" b="10" n="CPOL" /><l _t="reg_bit" b="11" n="CLKEN" /><l _t="reg_bit" b="12" e="13" n="STOP" /><l _t="reg_bit" b="14" n="LINEN" /></v></l><l _t="struct_field" doc="USART Control register 3, Address offset: 0x14" l="4" n="CR3"><v _t="list"><l _t="reg_bit" b="0" n="EIE" /><l _t="reg_bit" b="1" n="IREN" /><l _t="reg_bit" b="2" n="IRLP" /><l _t="reg_bit" b="3" n="HDSEL" /><l _t="reg_bit" b="4" n="NACK" /><l _t="reg_bit" b="5" n="SCEN" /><l _t="reg_bit" b="6" n="DMAR" /><l _t="reg_bit" b="7" n="DMAT" /><l _t="reg_bit" b="8" n="RTSE" /><l _t="reg_bit" b="9" n="CTSE" /><l _t="reg_bit" b="10" n="CTSIE" /><l _t="reg_bit" b="11" n="ONEBIT" /></v></l><l _t="struct_field" doc="USART Guard time and prescaler register, Address offset: 0x18" l="4" n="GTPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="PSC" /><l _t="reg_bit" b="8" e="15" n="GT" /></v></l></tt></t><a _t="i" v="1073759232" /></USART2><USART3 _t="periph_obj" n="USART3"><t _t="struct_descr" n="USART" rn="USART_TypeDef"><l _t="i" v="28" /><t _t="dict"><SR _t="struct_field" doc="USART Status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="FE" /><l _t="reg_bit" b="2" n="NE" /><l _t="reg_bit" b="3" n="ORE" /><l _t="reg_bit" b="4" n="IDLE" /><l _t="reg_bit" b="5" n="RXNE" /><l _t="reg_bit" b="6" n="TC" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="LBD" /><l _t="reg_bit" b="9" n="CTS" /></v></SR><DR _t="struct_field" doc="USART Data register,  Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="DR" /></v></DR><BRR _t="struct_field" doc="USART Baud rate register, Address offset: 0x08" l="4" n="BRR"><v _t="list" /></BRR><CR1 _t="struct_field" doc="USART Control register 1, Address offset: 0x0C" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="SBK" /><l _t="reg_bit" b="1" n="RWU" /><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="IDLEIE" /><l _t="reg_bit" b="5" n="RXNEIE" /><l _t="reg_bit" b="6" n="TCIE" /><l _t="reg_bit" b="7" n="TXEIE" /><l _t="reg_bit" b="8" n="PEIE" /><l _t="reg_bit" b="9" n="PS" /><l _t="reg_bit" b="10" n="PCE" /><l _t="reg_bit" b="11" n="WAKE" /><l _t="reg_bit" b="12" n="M" /><l _t="reg_bit" b="13" n="UE" /><l _t="reg_bit" b="15" n="OVER8" /></v></CR1><CR2 _t="struct_field" doc="USART Control register 2, Address offset: 0x10" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="3" n="ADD" /><l _t="reg_bit" b="5" n="LBDL" /><l _t="reg_bit" b="6" n="LBDIE" /><l _t="reg_bit" b="8" n="LBCL" /><l _t="reg_bit" b="9" n="CPHA" /><l _t="reg_bit" b="10" n="CPOL" /><l _t="reg_bit" b="11" n="CLKEN" /><l _t="reg_bit" b="12" e="13" n="STOP" /><l _t="reg_bit" b="14" n="LINEN" /></v></CR2><CR3 _t="struct_field" doc="USART Control register 3, Address offset: 0x14" l="4" n="CR3"><v _t="list"><l _t="reg_bit" b="0" n="EIE" /><l _t="reg_bit" b="1" n="IREN" /><l _t="reg_bit" b="2" n="IRLP" /><l _t="reg_bit" b="3" n="HDSEL" /><l _t="reg_bit" b="4" n="NACK" /><l _t="reg_bit" b="5" n="SCEN" /><l _t="reg_bit" b="6" n="DMAR" /><l _t="reg_bit" b="7" n="DMAT" /><l _t="reg_bit" b="8" n="RTSE" /><l _t="reg_bit" b="9" n="CTSE" /><l _t="reg_bit" b="10" n="CTSIE" /><l _t="reg_bit" b="11" n="ONEBIT" /></v></CR3><GTPR _t="struct_field" doc="USART Guard time and prescaler register, Address offset: 0x18" l="4" n="GTPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="PSC" /><l _t="reg_bit" b="8" e="15" n="GT" /></v></GTPR></t><tt _t="list"><l _t="struct_field" doc="USART Status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="FE" /><l _t="reg_bit" b="2" n="NE" /><l _t="reg_bit" b="3" n="ORE" /><l _t="reg_bit" b="4" n="IDLE" /><l _t="reg_bit" b="5" n="RXNE" /><l _t="reg_bit" b="6" n="TC" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="LBD" /><l _t="reg_bit" b="9" n="CTS" /></v></l><l _t="struct_field" doc="USART Data register,  Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="DR" /></v></l><l _t="struct_field" doc="USART Baud rate register, Address offset: 0x08" l="4" n="BRR"><v _t="list" /></l><l _t="struct_field" doc="USART Control register 1, Address offset: 0x0C" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="SBK" /><l _t="reg_bit" b="1" n="RWU" /><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="IDLEIE" /><l _t="reg_bit" b="5" n="RXNEIE" /><l _t="reg_bit" b="6" n="TCIE" /><l _t="reg_bit" b="7" n="TXEIE" /><l _t="reg_bit" b="8" n="PEIE" /><l _t="reg_bit" b="9" n="PS" /><l _t="reg_bit" b="10" n="PCE" /><l _t="reg_bit" b="11" n="WAKE" /><l _t="reg_bit" b="12" n="M" /><l _t="reg_bit" b="13" n="UE" /><l _t="reg_bit" b="15" n="OVER8" /></v></l><l _t="struct_field" doc="USART Control register 2, Address offset: 0x10" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="3" n="ADD" /><l _t="reg_bit" b="5" n="LBDL" /><l _t="reg_bit" b="6" n="LBDIE" /><l _t="reg_bit" b="8" n="LBCL" /><l _t="reg_bit" b="9" n="CPHA" /><l _t="reg_bit" b="10" n="CPOL" /><l _t="reg_bit" b="11" n="CLKEN" /><l _t="reg_bit" b="12" e="13" n="STOP" /><l _t="reg_bit" b="14" n="LINEN" /></v></l><l _t="struct_field" doc="USART Control register 3, Address offset: 0x14" l="4" n="CR3"><v _t="list"><l _t="reg_bit" b="0" n="EIE" /><l _t="reg_bit" b="1" n="IREN" /><l _t="reg_bit" b="2" n="IRLP" /><l _t="reg_bit" b="3" n="HDSEL" /><l _t="reg_bit" b="4" n="NACK" /><l _t="reg_bit" b="5" n="SCEN" /><l _t="reg_bit" b="6" n="DMAR" /><l _t="reg_bit" b="7" n="DMAT" /><l _t="reg_bit" b="8" n="RTSE" /><l _t="reg_bit" b="9" n="CTSE" /><l _t="reg_bit" b="10" n="CTSIE" /><l _t="reg_bit" b="11" n="ONEBIT" /></v></l><l _t="struct_field" doc="USART Guard time and prescaler register, Address offset: 0x18" l="4" n="GTPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="PSC" /><l _t="reg_bit" b="8" e="15" n="GT" /></v></l></tt></t><a _t="i" v="1073760256" /></USART3><UART4 _t="periph_obj" n="UART4"><t _t="struct_descr" n="USART" rn="USART_TypeDef"><l _t="i" v="28" /><t _t="dict"><SR _t="struct_field" doc="USART Status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="FE" /><l _t="reg_bit" b="2" n="NE" /><l _t="reg_bit" b="3" n="ORE" /><l _t="reg_bit" b="4" n="IDLE" /><l _t="reg_bit" b="5" n="RXNE" /><l _t="reg_bit" b="6" n="TC" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="LBD" /><l _t="reg_bit" b="9" n="CTS" /></v></SR><DR _t="struct_field" doc="USART Data register,  Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="DR" /></v></DR><BRR _t="struct_field" doc="USART Baud rate register, Address offset: 0x08" l="4" n="BRR"><v _t="list" /></BRR><CR1 _t="struct_field" doc="USART Control register 1, Address offset: 0x0C" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="SBK" /><l _t="reg_bit" b="1" n="RWU" /><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="IDLEIE" /><l _t="reg_bit" b="5" n="RXNEIE" /><l _t="reg_bit" b="6" n="TCIE" /><l _t="reg_bit" b="7" n="TXEIE" /><l _t="reg_bit" b="8" n="PEIE" /><l _t="reg_bit" b="9" n="PS" /><l _t="reg_bit" b="10" n="PCE" /><l _t="reg_bit" b="11" n="WAKE" /><l _t="reg_bit" b="12" n="M" /><l _t="reg_bit" b="13" n="UE" /><l _t="reg_bit" b="15" n="OVER8" /></v></CR1><CR2 _t="struct_field" doc="USART Control register 2, Address offset: 0x10" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="3" n="ADD" /><l _t="reg_bit" b="5" n="LBDL" /><l _t="reg_bit" b="6" n="LBDIE" /><l _t="reg_bit" b="8" n="LBCL" /><l _t="reg_bit" b="9" n="CPHA" /><l _t="reg_bit" b="10" n="CPOL" /><l _t="reg_bit" b="11" n="CLKEN" /><l _t="reg_bit" b="12" e="13" n="STOP" /><l _t="reg_bit" b="14" n="LINEN" /></v></CR2><CR3 _t="struct_field" doc="USART Control register 3, Address offset: 0x14" l="4" n="CR3"><v _t="list"><l _t="reg_bit" b="0" n="EIE" /><l _t="reg_bit" b="1" n="IREN" /><l _t="reg_bit" b="2" n="IRLP" /><l _t="reg_bit" b="3" n="HDSEL" /><l _t="reg_bit" b="4" n="NACK" /><l _t="reg_bit" b="5" n="SCEN" /><l _t="reg_bit" b="6" n="DMAR" /><l _t="reg_bit" b="7" n="DMAT" /><l _t="reg_bit" b="8" n="RTSE" /><l _t="reg_bit" b="9" n="CTSE" /><l _t="reg_bit" b="10" n="CTSIE" /><l _t="reg_bit" b="11" n="ONEBIT" /></v></CR3><GTPR _t="struct_field" doc="USART Guard time and prescaler register, Address offset: 0x18" l="4" n="GTPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="PSC" /><l _t="reg_bit" b="8" e="15" n="GT" /></v></GTPR></t><tt _t="list"><l _t="struct_field" doc="USART Status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="FE" /><l _t="reg_bit" b="2" n="NE" /><l _t="reg_bit" b="3" n="ORE" /><l _t="reg_bit" b="4" n="IDLE" /><l _t="reg_bit" b="5" n="RXNE" /><l _t="reg_bit" b="6" n="TC" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="LBD" /><l _t="reg_bit" b="9" n="CTS" /></v></l><l _t="struct_field" doc="USART Data register,  Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="DR" /></v></l><l _t="struct_field" doc="USART Baud rate register, Address offset: 0x08" l="4" n="BRR"><v _t="list" /></l><l _t="struct_field" doc="USART Control register 1, Address offset: 0x0C" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="SBK" /><l _t="reg_bit" b="1" n="RWU" /><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="IDLEIE" /><l _t="reg_bit" b="5" n="RXNEIE" /><l _t="reg_bit" b="6" n="TCIE" /><l _t="reg_bit" b="7" n="TXEIE" /><l _t="reg_bit" b="8" n="PEIE" /><l _t="reg_bit" b="9" n="PS" /><l _t="reg_bit" b="10" n="PCE" /><l _t="reg_bit" b="11" n="WAKE" /><l _t="reg_bit" b="12" n="M" /><l _t="reg_bit" b="13" n="UE" /><l _t="reg_bit" b="15" n="OVER8" /></v></l><l _t="struct_field" doc="USART Control register 2, Address offset: 0x10" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="3" n="ADD" /><l _t="reg_bit" b="5" n="LBDL" /><l _t="reg_bit" b="6" n="LBDIE" /><l _t="reg_bit" b="8" n="LBCL" /><l _t="reg_bit" b="9" n="CPHA" /><l _t="reg_bit" b="10" n="CPOL" /><l _t="reg_bit" b="11" n="CLKEN" /><l _t="reg_bit" b="12" e="13" n="STOP" /><l _t="reg_bit" b="14" n="LINEN" /></v></l><l _t="struct_field" doc="USART Control register 3, Address offset: 0x14" l="4" n="CR3"><v _t="list"><l _t="reg_bit" b="0" n="EIE" /><l _t="reg_bit" b="1" n="IREN" /><l _t="reg_bit" b="2" n="IRLP" /><l _t="reg_bit" b="3" n="HDSEL" /><l _t="reg_bit" b="4" n="NACK" /><l _t="reg_bit" b="5" n="SCEN" /><l _t="reg_bit" b="6" n="DMAR" /><l _t="reg_bit" b="7" n="DMAT" /><l _t="reg_bit" b="8" n="RTSE" /><l _t="reg_bit" b="9" n="CTSE" /><l _t="reg_bit" b="10" n="CTSIE" /><l _t="reg_bit" b="11" n="ONEBIT" /></v></l><l _t="struct_field" doc="USART Guard time and prescaler register, Address offset: 0x18" l="4" n="GTPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="PSC" /><l _t="reg_bit" b="8" e="15" n="GT" /></v></l></tt></t><a _t="i" v="1073761280" /></UART4><UART5 _t="periph_obj" n="UART5"><t _t="struct_descr" n="USART" rn="USART_TypeDef"><l _t="i" v="28" /><t _t="dict"><SR _t="struct_field" doc="USART Status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="FE" /><l _t="reg_bit" b="2" n="NE" /><l _t="reg_bit" b="3" n="ORE" /><l _t="reg_bit" b="4" n="IDLE" /><l _t="reg_bit" b="5" n="RXNE" /><l _t="reg_bit" b="6" n="TC" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="LBD" /><l _t="reg_bit" b="9" n="CTS" /></v></SR><DR _t="struct_field" doc="USART Data register,  Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="DR" /></v></DR><BRR _t="struct_field" doc="USART Baud rate register, Address offset: 0x08" l="4" n="BRR"><v _t="list" /></BRR><CR1 _t="struct_field" doc="USART Control register 1, Address offset: 0x0C" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="SBK" /><l _t="reg_bit" b="1" n="RWU" /><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="IDLEIE" /><l _t="reg_bit" b="5" n="RXNEIE" /><l _t="reg_bit" b="6" n="TCIE" /><l _t="reg_bit" b="7" n="TXEIE" /><l _t="reg_bit" b="8" n="PEIE" /><l _t="reg_bit" b="9" n="PS" /><l _t="reg_bit" b="10" n="PCE" /><l _t="reg_bit" b="11" n="WAKE" /><l _t="reg_bit" b="12" n="M" /><l _t="reg_bit" b="13" n="UE" /><l _t="reg_bit" b="15" n="OVER8" /></v></CR1><CR2 _t="struct_field" doc="USART Control register 2, Address offset: 0x10" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="3" n="ADD" /><l _t="reg_bit" b="5" n="LBDL" /><l _t="reg_bit" b="6" n="LBDIE" /><l _t="reg_bit" b="8" n="LBCL" /><l _t="reg_bit" b="9" n="CPHA" /><l _t="reg_bit" b="10" n="CPOL" /><l _t="reg_bit" b="11" n="CLKEN" /><l _t="reg_bit" b="12" e="13" n="STOP" /><l _t="reg_bit" b="14" n="LINEN" /></v></CR2><CR3 _t="struct_field" doc="USART Control register 3, Address offset: 0x14" l="4" n="CR3"><v _t="list"><l _t="reg_bit" b="0" n="EIE" /><l _t="reg_bit" b="1" n="IREN" /><l _t="reg_bit" b="2" n="IRLP" /><l _t="reg_bit" b="3" n="HDSEL" /><l _t="reg_bit" b="4" n="NACK" /><l _t="reg_bit" b="5" n="SCEN" /><l _t="reg_bit" b="6" n="DMAR" /><l _t="reg_bit" b="7" n="DMAT" /><l _t="reg_bit" b="8" n="RTSE" /><l _t="reg_bit" b="9" n="CTSE" /><l _t="reg_bit" b="10" n="CTSIE" /><l _t="reg_bit" b="11" n="ONEBIT" /></v></CR3><GTPR _t="struct_field" doc="USART Guard time and prescaler register, Address offset: 0x18" l="4" n="GTPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="PSC" /><l _t="reg_bit" b="8" e="15" n="GT" /></v></GTPR></t><tt _t="list"><l _t="struct_field" doc="USART Status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="FE" /><l _t="reg_bit" b="2" n="NE" /><l _t="reg_bit" b="3" n="ORE" /><l _t="reg_bit" b="4" n="IDLE" /><l _t="reg_bit" b="5" n="RXNE" /><l _t="reg_bit" b="6" n="TC" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="LBD" /><l _t="reg_bit" b="9" n="CTS" /></v></l><l _t="struct_field" doc="USART Data register,  Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="DR" /></v></l><l _t="struct_field" doc="USART Baud rate register, Address offset: 0x08" l="4" n="BRR"><v _t="list" /></l><l _t="struct_field" doc="USART Control register 1, Address offset: 0x0C" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="SBK" /><l _t="reg_bit" b="1" n="RWU" /><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="IDLEIE" /><l _t="reg_bit" b="5" n="RXNEIE" /><l _t="reg_bit" b="6" n="TCIE" /><l _t="reg_bit" b="7" n="TXEIE" /><l _t="reg_bit" b="8" n="PEIE" /><l _t="reg_bit" b="9" n="PS" /><l _t="reg_bit" b="10" n="PCE" /><l _t="reg_bit" b="11" n="WAKE" /><l _t="reg_bit" b="12" n="M" /><l _t="reg_bit" b="13" n="UE" /><l _t="reg_bit" b="15" n="OVER8" /></v></l><l _t="struct_field" doc="USART Control register 2, Address offset: 0x10" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="3" n="ADD" /><l _t="reg_bit" b="5" n="LBDL" /><l _t="reg_bit" b="6" n="LBDIE" /><l _t="reg_bit" b="8" n="LBCL" /><l _t="reg_bit" b="9" n="CPHA" /><l _t="reg_bit" b="10" n="CPOL" /><l _t="reg_bit" b="11" n="CLKEN" /><l _t="reg_bit" b="12" e="13" n="STOP" /><l _t="reg_bit" b="14" n="LINEN" /></v></l><l _t="struct_field" doc="USART Control register 3, Address offset: 0x14" l="4" n="CR3"><v _t="list"><l _t="reg_bit" b="0" n="EIE" /><l _t="reg_bit" b="1" n="IREN" /><l _t="reg_bit" b="2" n="IRLP" /><l _t="reg_bit" b="3" n="HDSEL" /><l _t="reg_bit" b="4" n="NACK" /><l _t="reg_bit" b="5" n="SCEN" /><l _t="reg_bit" b="6" n="DMAR" /><l _t="reg_bit" b="7" n="DMAT" /><l _t="reg_bit" b="8" n="RTSE" /><l _t="reg_bit" b="9" n="CTSE" /><l _t="reg_bit" b="10" n="CTSIE" /><l _t="reg_bit" b="11" n="ONEBIT" /></v></l><l _t="struct_field" doc="USART Guard time and prescaler register, Address offset: 0x18" l="4" n="GTPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="PSC" /><l _t="reg_bit" b="8" e="15" n="GT" /></v></l></tt></t><a _t="i" v="1073762304" /></UART5><I2C1 _t="periph_obj" n="I2C1"><t _t="struct_descr" n="I2C" rn="I2C_TypeDef"><l _t="i" v="40" /><t _t="dict"><CR1 _t="struct_field" doc="I2C Control register 1,  Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="SMBUS" /><l _t="reg_bit" b="3" n="SMBTYPE" /><l _t="reg_bit" b="4" n="ENARP" /><l _t="reg_bit" b="5" n="ENPEC" /><l _t="reg_bit" b="6" n="ENGC" /><l _t="reg_bit" b="7" n="NOSTRETCH" /><l _t="reg_bit" b="8" n="START" /><l _t="reg_bit" b="9" n="STOP" /><l _t="reg_bit" b="10" n="ACK" /><l _t="reg_bit" b="11" n="POS" /><l _t="reg_bit" b="12" n="PEC" /><l _t="reg_bit" b="13" n="ALERT" /><l _t="reg_bit" b="15" n="SWRST" /></v></CR1><CR2 _t="struct_field" doc="I2C Control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="5" n="FREQ" /><l _t="reg_bit" b="8" n="ITERREN" /><l _t="reg_bit" b="9" n="ITEVTEN" /><l _t="reg_bit" b="10" n="ITBUFEN" /><l _t="reg_bit" b="11" n="DMAEN" /><l _t="reg_bit" b="12" n="LAST" /></v></CR2><OAR1 _t="struct_field" doc="I2C Own address register 1, Address offset: 0x08" l="4" n="OAR1"><v _t="list"><l _t="reg_bit" b="0" n="ADD0" /><l _t="reg_bit" b="1" n="ADD1" /><l _t="reg_bit" b="2" n="ADD2" /><l _t="reg_bit" b="3" n="ADD3" /><l _t="reg_bit" b="4" n="ADD4" /><l _t="reg_bit" b="5" n="ADD5" /><l _t="reg_bit" b="6" n="ADD6" /><l _t="reg_bit" b="7" n="ADD7" /><l _t="reg_bit" b="8" n="ADD8" /><l _t="reg_bit" b="9" n="ADD9" /><l _t="reg_bit" b="15" n="ADDMODE" /></v></OAR1><OAR2 _t="struct_field" doc="I2C Own address register 2, Address offset: 0x0C" l="4" n="OAR2"><v _t="list"><l _t="reg_bit" b="0" n="ENDUAL" /><l _t="reg_bit" b="1" e="7" n="ADD2" /></v></OAR2><DR _t="struct_field" doc="I2C Data register, Address offset: 0x10" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DR" /></v></DR><SR1 _t="struct_field" doc="I2C Status register 1, Address offset: 0x14" l="4" n="SR1"><v _t="list"><l _t="reg_bit" b="0" n="SB" /><l _t="reg_bit" b="1" n="ADDR" /><l _t="reg_bit" b="2" n="BTF" /><l _t="reg_bit" b="3" n="ADD10" /><l _t="reg_bit" b="4" n="STOPF" /><l _t="reg_bit" b="6" n="RXNE" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="BERR" /><l _t="reg_bit" b="9" n="ARLO" /><l _t="reg_bit" b="10" n="AF" /><l _t="reg_bit" b="11" n="OVR" /><l _t="reg_bit" b="12" n="PECERR" /><l _t="reg_bit" b="14" n="TIMEOUT" /><l _t="reg_bit" b="15" n="SMBALERT" /></v></SR1><SR2 _t="struct_field" doc="I2C Status register 2, Address offset: 0x18" l="4" n="SR2"><v _t="list"><l _t="reg_bit" b="0" n="MSL" /><l _t="reg_bit" b="1" n="BUSY" /><l _t="reg_bit" b="2" n="TRA" /><l _t="reg_bit" b="4" n="GENCALL" /><l _t="reg_bit" b="5" n="SMBDEFAULT" /><l _t="reg_bit" b="6" n="SMBHOST" /><l _t="reg_bit" b="7" n="DUALF" /><l _t="reg_bit" b="8" e="15" n="PEC" /></v></SR2><CCR _t="struct_field" doc="I2C Clock control register, Address offset: 0x1C" l="4" n="CCR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="CCR" /><l _t="reg_bit" b="14" n="DUTY" /><l _t="reg_bit" b="15" n="FS" /></v></CCR><TRISE _t="struct_field" doc="I2C TRISE register,  Address offset: 0x20" l="4" n="TRISE"><v _t="list"><l _t="reg_bit" b="0" e="5" n="TRISE" /></v></TRISE><FLTR _t="struct_field" doc="I2C FLTR register, Address offset: 0x24" l="4" n="FLTR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DNF" /><l _t="reg_bit" b="4" n="ANOFF" /></v></FLTR></t><tt _t="list"><l _t="struct_field" doc="I2C Control register 1,  Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="SMBUS" /><l _t="reg_bit" b="3" n="SMBTYPE" /><l _t="reg_bit" b="4" n="ENARP" /><l _t="reg_bit" b="5" n="ENPEC" /><l _t="reg_bit" b="6" n="ENGC" /><l _t="reg_bit" b="7" n="NOSTRETCH" /><l _t="reg_bit" b="8" n="START" /><l _t="reg_bit" b="9" n="STOP" /><l _t="reg_bit" b="10" n="ACK" /><l _t="reg_bit" b="11" n="POS" /><l _t="reg_bit" b="12" n="PEC" /><l _t="reg_bit" b="13" n="ALERT" /><l _t="reg_bit" b="15" n="SWRST" /></v></l><l _t="struct_field" doc="I2C Control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="5" n="FREQ" /><l _t="reg_bit" b="8" n="ITERREN" /><l _t="reg_bit" b="9" n="ITEVTEN" /><l _t="reg_bit" b="10" n="ITBUFEN" /><l _t="reg_bit" b="11" n="DMAEN" /><l _t="reg_bit" b="12" n="LAST" /></v></l><l _t="struct_field" doc="I2C Own address register 1, Address offset: 0x08" l="4" n="OAR1"><v _t="list"><l _t="reg_bit" b="0" n="ADD0" /><l _t="reg_bit" b="1" n="ADD1" /><l _t="reg_bit" b="2" n="ADD2" /><l _t="reg_bit" b="3" n="ADD3" /><l _t="reg_bit" b="4" n="ADD4" /><l _t="reg_bit" b="5" n="ADD5" /><l _t="reg_bit" b="6" n="ADD6" /><l _t="reg_bit" b="7" n="ADD7" /><l _t="reg_bit" b="8" n="ADD8" /><l _t="reg_bit" b="9" n="ADD9" /><l _t="reg_bit" b="15" n="ADDMODE" /></v></l><l _t="struct_field" doc="I2C Own address register 2, Address offset: 0x0C" l="4" n="OAR2"><v _t="list"><l _t="reg_bit" b="0" n="ENDUAL" /><l _t="reg_bit" b="1" e="7" n="ADD2" /></v></l><l _t="struct_field" doc="I2C Data register, Address offset: 0x10" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DR" /></v></l><l _t="struct_field" doc="I2C Status register 1, Address offset: 0x14" l="4" n="SR1"><v _t="list"><l _t="reg_bit" b="0" n="SB" /><l _t="reg_bit" b="1" n="ADDR" /><l _t="reg_bit" b="2" n="BTF" /><l _t="reg_bit" b="3" n="ADD10" /><l _t="reg_bit" b="4" n="STOPF" /><l _t="reg_bit" b="6" n="RXNE" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="BERR" /><l _t="reg_bit" b="9" n="ARLO" /><l _t="reg_bit" b="10" n="AF" /><l _t="reg_bit" b="11" n="OVR" /><l _t="reg_bit" b="12" n="PECERR" /><l _t="reg_bit" b="14" n="TIMEOUT" /><l _t="reg_bit" b="15" n="SMBALERT" /></v></l><l _t="struct_field" doc="I2C Status register 2, Address offset: 0x18" l="4" n="SR2"><v _t="list"><l _t="reg_bit" b="0" n="MSL" /><l _t="reg_bit" b="1" n="BUSY" /><l _t="reg_bit" b="2" n="TRA" /><l _t="reg_bit" b="4" n="GENCALL" /><l _t="reg_bit" b="5" n="SMBDEFAULT" /><l _t="reg_bit" b="6" n="SMBHOST" /><l _t="reg_bit" b="7" n="DUALF" /><l _t="reg_bit" b="8" e="15" n="PEC" /></v></l><l _t="struct_field" doc="I2C Clock control register, Address offset: 0x1C" l="4" n="CCR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="CCR" /><l _t="reg_bit" b="14" n="DUTY" /><l _t="reg_bit" b="15" n="FS" /></v></l><l _t="struct_field" doc="I2C TRISE register,  Address offset: 0x20" l="4" n="TRISE"><v _t="list"><l _t="reg_bit" b="0" e="5" n="TRISE" /></v></l><l _t="struct_field" doc="I2C FLTR register, Address offset: 0x24" l="4" n="FLTR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DNF" /><l _t="reg_bit" b="4" n="ANOFF" /></v></l></tt></t><a _t="i" v="1073763328" /></I2C1><I2C2 _t="periph_obj" n="I2C2"><t _t="struct_descr" n="I2C" rn="I2C_TypeDef"><l _t="i" v="40" /><t _t="dict"><CR1 _t="struct_field" doc="I2C Control register 1,  Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="SMBUS" /><l _t="reg_bit" b="3" n="SMBTYPE" /><l _t="reg_bit" b="4" n="ENARP" /><l _t="reg_bit" b="5" n="ENPEC" /><l _t="reg_bit" b="6" n="ENGC" /><l _t="reg_bit" b="7" n="NOSTRETCH" /><l _t="reg_bit" b="8" n="START" /><l _t="reg_bit" b="9" n="STOP" /><l _t="reg_bit" b="10" n="ACK" /><l _t="reg_bit" b="11" n="POS" /><l _t="reg_bit" b="12" n="PEC" /><l _t="reg_bit" b="13" n="ALERT" /><l _t="reg_bit" b="15" n="SWRST" /></v></CR1><CR2 _t="struct_field" doc="I2C Control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="5" n="FREQ" /><l _t="reg_bit" b="8" n="ITERREN" /><l _t="reg_bit" b="9" n="ITEVTEN" /><l _t="reg_bit" b="10" n="ITBUFEN" /><l _t="reg_bit" b="11" n="DMAEN" /><l _t="reg_bit" b="12" n="LAST" /></v></CR2><OAR1 _t="struct_field" doc="I2C Own address register 1, Address offset: 0x08" l="4" n="OAR1"><v _t="list"><l _t="reg_bit" b="0" n="ADD0" /><l _t="reg_bit" b="1" n="ADD1" /><l _t="reg_bit" b="2" n="ADD2" /><l _t="reg_bit" b="3" n="ADD3" /><l _t="reg_bit" b="4" n="ADD4" /><l _t="reg_bit" b="5" n="ADD5" /><l _t="reg_bit" b="6" n="ADD6" /><l _t="reg_bit" b="7" n="ADD7" /><l _t="reg_bit" b="8" n="ADD8" /><l _t="reg_bit" b="9" n="ADD9" /><l _t="reg_bit" b="15" n="ADDMODE" /></v></OAR1><OAR2 _t="struct_field" doc="I2C Own address register 2, Address offset: 0x0C" l="4" n="OAR2"><v _t="list"><l _t="reg_bit" b="0" n="ENDUAL" /><l _t="reg_bit" b="1" e="7" n="ADD2" /></v></OAR2><DR _t="struct_field" doc="I2C Data register, Address offset: 0x10" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DR" /></v></DR><SR1 _t="struct_field" doc="I2C Status register 1, Address offset: 0x14" l="4" n="SR1"><v _t="list"><l _t="reg_bit" b="0" n="SB" /><l _t="reg_bit" b="1" n="ADDR" /><l _t="reg_bit" b="2" n="BTF" /><l _t="reg_bit" b="3" n="ADD10" /><l _t="reg_bit" b="4" n="STOPF" /><l _t="reg_bit" b="6" n="RXNE" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="BERR" /><l _t="reg_bit" b="9" n="ARLO" /><l _t="reg_bit" b="10" n="AF" /><l _t="reg_bit" b="11" n="OVR" /><l _t="reg_bit" b="12" n="PECERR" /><l _t="reg_bit" b="14" n="TIMEOUT" /><l _t="reg_bit" b="15" n="SMBALERT" /></v></SR1><SR2 _t="struct_field" doc="I2C Status register 2, Address offset: 0x18" l="4" n="SR2"><v _t="list"><l _t="reg_bit" b="0" n="MSL" /><l _t="reg_bit" b="1" n="BUSY" /><l _t="reg_bit" b="2" n="TRA" /><l _t="reg_bit" b="4" n="GENCALL" /><l _t="reg_bit" b="5" n="SMBDEFAULT" /><l _t="reg_bit" b="6" n="SMBHOST" /><l _t="reg_bit" b="7" n="DUALF" /><l _t="reg_bit" b="8" e="15" n="PEC" /></v></SR2><CCR _t="struct_field" doc="I2C Clock control register, Address offset: 0x1C" l="4" n="CCR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="CCR" /><l _t="reg_bit" b="14" n="DUTY" /><l _t="reg_bit" b="15" n="FS" /></v></CCR><TRISE _t="struct_field" doc="I2C TRISE register,  Address offset: 0x20" l="4" n="TRISE"><v _t="list"><l _t="reg_bit" b="0" e="5" n="TRISE" /></v></TRISE><FLTR _t="struct_field" doc="I2C FLTR register, Address offset: 0x24" l="4" n="FLTR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DNF" /><l _t="reg_bit" b="4" n="ANOFF" /></v></FLTR></t><tt _t="list"><l _t="struct_field" doc="I2C Control register 1,  Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="SMBUS" /><l _t="reg_bit" b="3" n="SMBTYPE" /><l _t="reg_bit" b="4" n="ENARP" /><l _t="reg_bit" b="5" n="ENPEC" /><l _t="reg_bit" b="6" n="ENGC" /><l _t="reg_bit" b="7" n="NOSTRETCH" /><l _t="reg_bit" b="8" n="START" /><l _t="reg_bit" b="9" n="STOP" /><l _t="reg_bit" b="10" n="ACK" /><l _t="reg_bit" b="11" n="POS" /><l _t="reg_bit" b="12" n="PEC" /><l _t="reg_bit" b="13" n="ALERT" /><l _t="reg_bit" b="15" n="SWRST" /></v></l><l _t="struct_field" doc="I2C Control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="5" n="FREQ" /><l _t="reg_bit" b="8" n="ITERREN" /><l _t="reg_bit" b="9" n="ITEVTEN" /><l _t="reg_bit" b="10" n="ITBUFEN" /><l _t="reg_bit" b="11" n="DMAEN" /><l _t="reg_bit" b="12" n="LAST" /></v></l><l _t="struct_field" doc="I2C Own address register 1, Address offset: 0x08" l="4" n="OAR1"><v _t="list"><l _t="reg_bit" b="0" n="ADD0" /><l _t="reg_bit" b="1" n="ADD1" /><l _t="reg_bit" b="2" n="ADD2" /><l _t="reg_bit" b="3" n="ADD3" /><l _t="reg_bit" b="4" n="ADD4" /><l _t="reg_bit" b="5" n="ADD5" /><l _t="reg_bit" b="6" n="ADD6" /><l _t="reg_bit" b="7" n="ADD7" /><l _t="reg_bit" b="8" n="ADD8" /><l _t="reg_bit" b="9" n="ADD9" /><l _t="reg_bit" b="15" n="ADDMODE" /></v></l><l _t="struct_field" doc="I2C Own address register 2, Address offset: 0x0C" l="4" n="OAR2"><v _t="list"><l _t="reg_bit" b="0" n="ENDUAL" /><l _t="reg_bit" b="1" e="7" n="ADD2" /></v></l><l _t="struct_field" doc="I2C Data register, Address offset: 0x10" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DR" /></v></l><l _t="struct_field" doc="I2C Status register 1, Address offset: 0x14" l="4" n="SR1"><v _t="list"><l _t="reg_bit" b="0" n="SB" /><l _t="reg_bit" b="1" n="ADDR" /><l _t="reg_bit" b="2" n="BTF" /><l _t="reg_bit" b="3" n="ADD10" /><l _t="reg_bit" b="4" n="STOPF" /><l _t="reg_bit" b="6" n="RXNE" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="BERR" /><l _t="reg_bit" b="9" n="ARLO" /><l _t="reg_bit" b="10" n="AF" /><l _t="reg_bit" b="11" n="OVR" /><l _t="reg_bit" b="12" n="PECERR" /><l _t="reg_bit" b="14" n="TIMEOUT" /><l _t="reg_bit" b="15" n="SMBALERT" /></v></l><l _t="struct_field" doc="I2C Status register 2, Address offset: 0x18" l="4" n="SR2"><v _t="list"><l _t="reg_bit" b="0" n="MSL" /><l _t="reg_bit" b="1" n="BUSY" /><l _t="reg_bit" b="2" n="TRA" /><l _t="reg_bit" b="4" n="GENCALL" /><l _t="reg_bit" b="5" n="SMBDEFAULT" /><l _t="reg_bit" b="6" n="SMBHOST" /><l _t="reg_bit" b="7" n="DUALF" /><l _t="reg_bit" b="8" e="15" n="PEC" /></v></l><l _t="struct_field" doc="I2C Clock control register, Address offset: 0x1C" l="4" n="CCR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="CCR" /><l _t="reg_bit" b="14" n="DUTY" /><l _t="reg_bit" b="15" n="FS" /></v></l><l _t="struct_field" doc="I2C TRISE register,  Address offset: 0x20" l="4" n="TRISE"><v _t="list"><l _t="reg_bit" b="0" e="5" n="TRISE" /></v></l><l _t="struct_field" doc="I2C FLTR register, Address offset: 0x24" l="4" n="FLTR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DNF" /><l _t="reg_bit" b="4" n="ANOFF" /></v></l></tt></t><a _t="i" v="1073764352" /></I2C2><I2C3 _t="periph_obj" n="I2C3"><t _t="struct_descr" n="I2C" rn="I2C_TypeDef"><l _t="i" v="40" /><t _t="dict"><CR1 _t="struct_field" doc="I2C Control register 1,  Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="SMBUS" /><l _t="reg_bit" b="3" n="SMBTYPE" /><l _t="reg_bit" b="4" n="ENARP" /><l _t="reg_bit" b="5" n="ENPEC" /><l _t="reg_bit" b="6" n="ENGC" /><l _t="reg_bit" b="7" n="NOSTRETCH" /><l _t="reg_bit" b="8" n="START" /><l _t="reg_bit" b="9" n="STOP" /><l _t="reg_bit" b="10" n="ACK" /><l _t="reg_bit" b="11" n="POS" /><l _t="reg_bit" b="12" n="PEC" /><l _t="reg_bit" b="13" n="ALERT" /><l _t="reg_bit" b="15" n="SWRST" /></v></CR1><CR2 _t="struct_field" doc="I2C Control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="5" n="FREQ" /><l _t="reg_bit" b="8" n="ITERREN" /><l _t="reg_bit" b="9" n="ITEVTEN" /><l _t="reg_bit" b="10" n="ITBUFEN" /><l _t="reg_bit" b="11" n="DMAEN" /><l _t="reg_bit" b="12" n="LAST" /></v></CR2><OAR1 _t="struct_field" doc="I2C Own address register 1, Address offset: 0x08" l="4" n="OAR1"><v _t="list"><l _t="reg_bit" b="0" n="ADD0" /><l _t="reg_bit" b="1" n="ADD1" /><l _t="reg_bit" b="2" n="ADD2" /><l _t="reg_bit" b="3" n="ADD3" /><l _t="reg_bit" b="4" n="ADD4" /><l _t="reg_bit" b="5" n="ADD5" /><l _t="reg_bit" b="6" n="ADD6" /><l _t="reg_bit" b="7" n="ADD7" /><l _t="reg_bit" b="8" n="ADD8" /><l _t="reg_bit" b="9" n="ADD9" /><l _t="reg_bit" b="15" n="ADDMODE" /></v></OAR1><OAR2 _t="struct_field" doc="I2C Own address register 2, Address offset: 0x0C" l="4" n="OAR2"><v _t="list"><l _t="reg_bit" b="0" n="ENDUAL" /><l _t="reg_bit" b="1" e="7" n="ADD2" /></v></OAR2><DR _t="struct_field" doc="I2C Data register, Address offset: 0x10" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DR" /></v></DR><SR1 _t="struct_field" doc="I2C Status register 1, Address offset: 0x14" l="4" n="SR1"><v _t="list"><l _t="reg_bit" b="0" n="SB" /><l _t="reg_bit" b="1" n="ADDR" /><l _t="reg_bit" b="2" n="BTF" /><l _t="reg_bit" b="3" n="ADD10" /><l _t="reg_bit" b="4" n="STOPF" /><l _t="reg_bit" b="6" n="RXNE" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="BERR" /><l _t="reg_bit" b="9" n="ARLO" /><l _t="reg_bit" b="10" n="AF" /><l _t="reg_bit" b="11" n="OVR" /><l _t="reg_bit" b="12" n="PECERR" /><l _t="reg_bit" b="14" n="TIMEOUT" /><l _t="reg_bit" b="15" n="SMBALERT" /></v></SR1><SR2 _t="struct_field" doc="I2C Status register 2, Address offset: 0x18" l="4" n="SR2"><v _t="list"><l _t="reg_bit" b="0" n="MSL" /><l _t="reg_bit" b="1" n="BUSY" /><l _t="reg_bit" b="2" n="TRA" /><l _t="reg_bit" b="4" n="GENCALL" /><l _t="reg_bit" b="5" n="SMBDEFAULT" /><l _t="reg_bit" b="6" n="SMBHOST" /><l _t="reg_bit" b="7" n="DUALF" /><l _t="reg_bit" b="8" e="15" n="PEC" /></v></SR2><CCR _t="struct_field" doc="I2C Clock control register, Address offset: 0x1C" l="4" n="CCR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="CCR" /><l _t="reg_bit" b="14" n="DUTY" /><l _t="reg_bit" b="15" n="FS" /></v></CCR><TRISE _t="struct_field" doc="I2C TRISE register,  Address offset: 0x20" l="4" n="TRISE"><v _t="list"><l _t="reg_bit" b="0" e="5" n="TRISE" /></v></TRISE><FLTR _t="struct_field" doc="I2C FLTR register, Address offset: 0x24" l="4" n="FLTR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DNF" /><l _t="reg_bit" b="4" n="ANOFF" /></v></FLTR></t><tt _t="list"><l _t="struct_field" doc="I2C Control register 1,  Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="SMBUS" /><l _t="reg_bit" b="3" n="SMBTYPE" /><l _t="reg_bit" b="4" n="ENARP" /><l _t="reg_bit" b="5" n="ENPEC" /><l _t="reg_bit" b="6" n="ENGC" /><l _t="reg_bit" b="7" n="NOSTRETCH" /><l _t="reg_bit" b="8" n="START" /><l _t="reg_bit" b="9" n="STOP" /><l _t="reg_bit" b="10" n="ACK" /><l _t="reg_bit" b="11" n="POS" /><l _t="reg_bit" b="12" n="PEC" /><l _t="reg_bit" b="13" n="ALERT" /><l _t="reg_bit" b="15" n="SWRST" /></v></l><l _t="struct_field" doc="I2C Control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="5" n="FREQ" /><l _t="reg_bit" b="8" n="ITERREN" /><l _t="reg_bit" b="9" n="ITEVTEN" /><l _t="reg_bit" b="10" n="ITBUFEN" /><l _t="reg_bit" b="11" n="DMAEN" /><l _t="reg_bit" b="12" n="LAST" /></v></l><l _t="struct_field" doc="I2C Own address register 1, Address offset: 0x08" l="4" n="OAR1"><v _t="list"><l _t="reg_bit" b="0" n="ADD0" /><l _t="reg_bit" b="1" n="ADD1" /><l _t="reg_bit" b="2" n="ADD2" /><l _t="reg_bit" b="3" n="ADD3" /><l _t="reg_bit" b="4" n="ADD4" /><l _t="reg_bit" b="5" n="ADD5" /><l _t="reg_bit" b="6" n="ADD6" /><l _t="reg_bit" b="7" n="ADD7" /><l _t="reg_bit" b="8" n="ADD8" /><l _t="reg_bit" b="9" n="ADD9" /><l _t="reg_bit" b="15" n="ADDMODE" /></v></l><l _t="struct_field" doc="I2C Own address register 2, Address offset: 0x0C" l="4" n="OAR2"><v _t="list"><l _t="reg_bit" b="0" n="ENDUAL" /><l _t="reg_bit" b="1" e="7" n="ADD2" /></v></l><l _t="struct_field" doc="I2C Data register, Address offset: 0x10" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DR" /></v></l><l _t="struct_field" doc="I2C Status register 1, Address offset: 0x14" l="4" n="SR1"><v _t="list"><l _t="reg_bit" b="0" n="SB" /><l _t="reg_bit" b="1" n="ADDR" /><l _t="reg_bit" b="2" n="BTF" /><l _t="reg_bit" b="3" n="ADD10" /><l _t="reg_bit" b="4" n="STOPF" /><l _t="reg_bit" b="6" n="RXNE" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="BERR" /><l _t="reg_bit" b="9" n="ARLO" /><l _t="reg_bit" b="10" n="AF" /><l _t="reg_bit" b="11" n="OVR" /><l _t="reg_bit" b="12" n="PECERR" /><l _t="reg_bit" b="14" n="TIMEOUT" /><l _t="reg_bit" b="15" n="SMBALERT" /></v></l><l _t="struct_field" doc="I2C Status register 2, Address offset: 0x18" l="4" n="SR2"><v _t="list"><l _t="reg_bit" b="0" n="MSL" /><l _t="reg_bit" b="1" n="BUSY" /><l _t="reg_bit" b="2" n="TRA" /><l _t="reg_bit" b="4" n="GENCALL" /><l _t="reg_bit" b="5" n="SMBDEFAULT" /><l _t="reg_bit" b="6" n="SMBHOST" /><l _t="reg_bit" b="7" n="DUALF" /><l _t="reg_bit" b="8" e="15" n="PEC" /></v></l><l _t="struct_field" doc="I2C Clock control register, Address offset: 0x1C" l="4" n="CCR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="CCR" /><l _t="reg_bit" b="14" n="DUTY" /><l _t="reg_bit" b="15" n="FS" /></v></l><l _t="struct_field" doc="I2C TRISE register,  Address offset: 0x20" l="4" n="TRISE"><v _t="list"><l _t="reg_bit" b="0" e="5" n="TRISE" /></v></l><l _t="struct_field" doc="I2C FLTR register, Address offset: 0x24" l="4" n="FLTR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DNF" /><l _t="reg_bit" b="4" n="ANOFF" /></v></l></tt></t><a _t="i" v="1073765376" /></I2C3><CAN1 _t="periph_obj" n="CAN1"><t _t="struct_descr" n="CAN" rn="CAN_TypeDef"><l _t="i" v="800" /><t _t="dict"><MCR _t="struct_field" doc="CAN master control register,  Address offset: 0x00" l="4" n="MCR"><v _t="list"><l _t="reg_bit" b="0" n="INRQ" /><l _t="reg_bit" b="1" n="SLEEP" /><l _t="reg_bit" b="2" n="TXFP" /><l _t="reg_bit" b="3" n="RFLM" /><l _t="reg_bit" b="4" n="NART" /><l _t="reg_bit" b="5" n="AWUM" /><l _t="reg_bit" b="6" n="ABOM" /><l _t="reg_bit" b="7" n="TTCM" /><l _t="reg_bit" b="15" n="RESET" /><l _t="reg_bit" b="16" n="DBF" /></v></MCR><MSR _t="struct_field" doc="CAN master status register, Address offset: 0x04" l="4" n="MSR"><v _t="list"><l _t="reg_bit" b="0" n="INAK" /><l _t="reg_bit" b="1" n="SLAK" /><l _t="reg_bit" b="2" n="ERRI" /><l _t="reg_bit" b="3" n="WKUI" /><l _t="reg_bit" b="4" n="SLAKI" /><l _t="reg_bit" b="8" n="TXM" /><l _t="reg_bit" b="9" n="RXM" /><l _t="reg_bit" b="10" n="SAMP" /><l _t="reg_bit" b="11" n="RX" /></v></MSR><TSR _t="struct_field" doc="CAN transmit status register, Address offset: 0x08" l="4" n="TSR"><v _t="list"><l _t="reg_bit" b="0" n="RQCP0" /><l _t="reg_bit" b="1" n="TXOK0" /><l _t="reg_bit" b="2" n="ALST0" /><l _t="reg_bit" b="3" n="TERR0" /><l _t="reg_bit" b="7" n="ABRQ0" /><l _t="reg_bit" b="8" n="RQCP1" /><l _t="reg_bit" b="9" n="TXOK1" /><l _t="reg_bit" b="10" n="ALST1" /><l _t="reg_bit" b="11" n="TERR1" /><l _t="reg_bit" b="15" n="ABRQ1" /><l _t="reg_bit" b="16" n="RQCP2" /><l _t="reg_bit" b="17" n="TXOK2" /><l _t="reg_bit" b="18" n="ALST2" /><l _t="reg_bit" b="19" n="TERR2" /><l _t="reg_bit" b="23" n="ABRQ2" /><l _t="reg_bit" b="24" e="25" n="CODE" /><l _t="reg_bit" b="26" e="28" n="TME" /><l _t="reg_bit" b="26" n="TME0" /><l _t="reg_bit" b="27" n="TME1" /><l _t="reg_bit" b="28" n="TME2" /><l _t="reg_bit" b="29" e="31" n="LOW" /><l _t="reg_bit" b="29" n="LOW0" /><l _t="reg_bit" b="30" n="LOW1" /><l _t="reg_bit" b="31" n="LOW2" /></v></TSR><RF0R _t="struct_field" doc="CAN receive FIFO 0 register,  Address offset: 0x0C" l="4" n="RF0R"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FMP0" /><l _t="reg_bit" b="3" n="FULL0" /><l _t="reg_bit" b="4" n="FOVR0" /><l _t="reg_bit" b="5" n="RFOM0" /></v></RF0R><RF1R _t="struct_field" doc="CAN receive FIFO 1 register,  Address offset: 0x10" l="4" n="RF1R"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FMP1" /><l _t="reg_bit" b="3" n="FULL1" /><l _t="reg_bit" b="4" n="FOVR1" /><l _t="reg_bit" b="5" n="RFOM1" /></v></RF1R><IER _t="struct_field" doc="CAN interrupt enable register,  Address offset: 0x14" l="4" n="IER"><v _t="list"><l _t="reg_bit" b="0" n="TMEIE" /><l _t="reg_bit" b="1" n="FMPIE0" /><l _t="reg_bit" b="2" n="FFIE0" /><l _t="reg_bit" b="3" n="FOVIE0" /><l _t="reg_bit" b="4" n="FMPIE1" /><l _t="reg_bit" b="5" n="FFIE1" /><l _t="reg_bit" b="6" n="FOVIE1" /><l _t="reg_bit" b="8" n="EWGIE" /><l _t="reg_bit" b="9" n="EPVIE" /><l _t="reg_bit" b="10" n="BOFIE" /><l _t="reg_bit" b="11" n="LECIE" /><l _t="reg_bit" b="15" n="ERRIE" /><l _t="reg_bit" b="16" n="WKUIE" /><l _t="reg_bit" b="17" n="SLKIE" /></v></IER><ESR _t="struct_field" doc="CAN error status register,  Address offset: 0x18" l="4" n="ESR"><v _t="list"><l _t="reg_bit" b="0" n="EWGF" /><l _t="reg_bit" b="1" n="EPVF" /><l _t="reg_bit" b="2" n="BOFF" /><l _t="reg_bit" b="4" e="6" n="LEC" /><l _t="reg_bit" b="16" e="23" n="TEC" /><l _t="reg_bit" b="24" e="31" n="REC" /></v></ESR><BTR _t="struct_field" doc="CAN bit timing register,  Address offset: 0x1C" l="4" n="BTR"><v _t="list"><l _t="reg_bit" b="0" e="9" n="BRP" /><l _t="reg_bit" b="16" e="19" n="TS1" /><l _t="reg_bit" b="20" e="22" n="TS2" /><l _t="reg_bit" b="24" e="25" n="SJW" /><l _t="reg_bit" b="30" n="LBKM" /><l _t="reg_bit" b="31" n="SILM" /></v></BTR><RESERVED0 _t="struct_field" doc="Reserved, 0x020 - 0x17F" le="4" n="RESERVED0" ne="88"><v _t="list" /></RESERVED0><sTxMailBox _t="struct_field" doc="CAN Tx MailBox, Address offset: 0x180 - 0x1AC" le="16" n="sTxMailBox" ne="3" t="CAN_TxMailBox"><v _t="list" /></sTxMailBox><sFIFOMailBox _t="struct_field" doc="CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC" le="16" n="sFIFOMailBox" ne="2" t="CAN_FIFOMailBox"><v _t="list" /></sFIFOMailBox><RESERVED1 _t="struct_field" doc="Reserved, 0x1D0 - 0x1FF" le="4" n="RESERVED1" ne="12"><v _t="list" /></RESERVED1><FMR _t="struct_field" doc="CAN filter master register, Address offset: 0x200" l="4" n="FMR"><v _t="list"><l _t="reg_bit" b="0" n="FINIT" /><l _t="reg_bit" b="8" e="13" n="CAN2SB" /></v></FMR><FM1R _t="struct_field" doc="CAN filter mode register, Address offset: 0x204" l="4" n="FM1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FBM" /><l _t="reg_bit" b="0" n="FBM0" /><l _t="reg_bit" b="1" n="FBM1" /><l _t="reg_bit" b="2" n="FBM2" /><l _t="reg_bit" b="3" n="FBM3" /><l _t="reg_bit" b="4" n="FBM4" /><l _t="reg_bit" b="5" n="FBM5" /><l _t="reg_bit" b="6" n="FBM6" /><l _t="reg_bit" b="7" n="FBM7" /><l _t="reg_bit" b="8" n="FBM8" /><l _t="reg_bit" b="9" n="FBM9" /><l _t="reg_bit" b="10" n="FBM10" /><l _t="reg_bit" b="11" n="FBM11" /><l _t="reg_bit" b="12" n="FBM12" /><l _t="reg_bit" b="13" n="FBM13" /><l _t="reg_bit" b="14" n="FBM14" /><l _t="reg_bit" b="15" n="FBM15" /><l _t="reg_bit" b="16" n="FBM16" /><l _t="reg_bit" b="17" n="FBM17" /><l _t="reg_bit" b="18" n="FBM18" /><l _t="reg_bit" b="19" n="FBM19" /><l _t="reg_bit" b="20" n="FBM20" /><l _t="reg_bit" b="21" n="FBM21" /><l _t="reg_bit" b="22" n="FBM22" /><l _t="reg_bit" b="23" n="FBM23" /><l _t="reg_bit" b="24" n="FBM24" /><l _t="reg_bit" b="25" n="FBM25" /><l _t="reg_bit" b="26" n="FBM26" /><l _t="reg_bit" b="27" n="FBM27" /></v></FM1R><RESERVED2 _t="struct_field" doc="Reserved, 0x208" l="4" n="RESERVED2"><v _t="list" /></RESERVED2><FS1R _t="struct_field" doc="CAN filter scale register,  Address offset: 0x20C" l="4" n="FS1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FSC" /><l _t="reg_bit" b="0" n="FSC0" /><l _t="reg_bit" b="1" n="FSC1" /><l _t="reg_bit" b="2" n="FSC2" /><l _t="reg_bit" b="3" n="FSC3" /><l _t="reg_bit" b="4" n="FSC4" /><l _t="reg_bit" b="5" n="FSC5" /><l _t="reg_bit" b="6" n="FSC6" /><l _t="reg_bit" b="7" n="FSC7" /><l _t="reg_bit" b="8" n="FSC8" /><l _t="reg_bit" b="9" n="FSC9" /><l _t="reg_bit" b="10" n="FSC10" /><l _t="reg_bit" b="11" n="FSC11" /><l _t="reg_bit" b="12" n="FSC12" /><l _t="reg_bit" b="13" n="FSC13" /><l _t="reg_bit" b="14" n="FSC14" /><l _t="reg_bit" b="15" n="FSC15" /><l _t="reg_bit" b="16" n="FSC16" /><l _t="reg_bit" b="17" n="FSC17" /><l _t="reg_bit" b="18" n="FSC18" /><l _t="reg_bit" b="19" n="FSC19" /><l _t="reg_bit" b="20" n="FSC20" /><l _t="reg_bit" b="21" n="FSC21" /><l _t="reg_bit" b="22" n="FSC22" /><l _t="reg_bit" b="23" n="FSC23" /><l _t="reg_bit" b="24" n="FSC24" /><l _t="reg_bit" b="25" n="FSC25" /><l _t="reg_bit" b="26" n="FSC26" /><l _t="reg_bit" b="27" n="FSC27" /></v></FS1R><RESERVED3 _t="struct_field" doc="Reserved, 0x210" l="4" n="RESERVED3"><v _t="list" /></RESERVED3><FFA1R _t="struct_field" doc="CAN filter FIFO assignment register, Address offset: 0x214" l="4" n="FFA1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FFA" /><l _t="reg_bit" b="0" n="FFA0" /><l _t="reg_bit" b="1" n="FFA1" /><l _t="reg_bit" b="2" n="FFA2" /><l _t="reg_bit" b="3" n="FFA3" /><l _t="reg_bit" b="4" n="FFA4" /><l _t="reg_bit" b="5" n="FFA5" /><l _t="reg_bit" b="6" n="FFA6" /><l _t="reg_bit" b="7" n="FFA7" /><l _t="reg_bit" b="8" n="FFA8" /><l _t="reg_bit" b="9" n="FFA9" /><l _t="reg_bit" b="10" n="FFA10" /><l _t="reg_bit" b="11" n="FFA11" /><l _t="reg_bit" b="12" n="FFA12" /><l _t="reg_bit" b="13" n="FFA13" /><l _t="reg_bit" b="14" n="FFA14" /><l _t="reg_bit" b="15" n="FFA15" /><l _t="reg_bit" b="16" n="FFA16" /><l _t="reg_bit" b="17" n="FFA17" /><l _t="reg_bit" b="18" n="FFA18" /><l _t="reg_bit" b="19" n="FFA19" /><l _t="reg_bit" b="20" n="FFA20" /><l _t="reg_bit" b="21" n="FFA21" /><l _t="reg_bit" b="22" n="FFA22" /><l _t="reg_bit" b="23" n="FFA23" /><l _t="reg_bit" b="24" n="FFA24" /><l _t="reg_bit" b="25" n="FFA25" /><l _t="reg_bit" b="26" n="FFA26" /><l _t="reg_bit" b="27" n="FFA27" /></v></FFA1R><RESERVED4 _t="struct_field" doc="Reserved, 0x218" l="4" n="RESERVED4"><v _t="list" /></RESERVED4><FA1R _t="struct_field" doc="CAN filter activation register, Address offset: 0x21C" l="4" n="FA1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FACT" /><l _t="reg_bit" b="0" n="FACT0" /><l _t="reg_bit" b="1" n="FACT1" /><l _t="reg_bit" b="2" n="FACT2" /><l _t="reg_bit" b="3" n="FACT3" /><l _t="reg_bit" b="4" n="FACT4" /><l _t="reg_bit" b="5" n="FACT5" /><l _t="reg_bit" b="6" n="FACT6" /><l _t="reg_bit" b="7" n="FACT7" /><l _t="reg_bit" b="8" n="FACT8" /><l _t="reg_bit" b="9" n="FACT9" /><l _t="reg_bit" b="10" n="FACT10" /><l _t="reg_bit" b="11" n="FACT11" /><l _t="reg_bit" b="12" n="FACT12" /><l _t="reg_bit" b="13" n="FACT13" /><l _t="reg_bit" b="14" n="FACT14" /><l _t="reg_bit" b="15" n="FACT15" /><l _t="reg_bit" b="16" n="FACT16" /><l _t="reg_bit" b="17" n="FACT17" /><l _t="reg_bit" b="18" n="FACT18" /><l _t="reg_bit" b="19" n="FACT19" /><l _t="reg_bit" b="20" n="FACT20" /><l _t="reg_bit" b="21" n="FACT21" /><l _t="reg_bit" b="22" n="FACT22" /><l _t="reg_bit" b="23" n="FACT23" /><l _t="reg_bit" b="24" n="FACT24" /><l _t="reg_bit" b="25" n="FACT25" /><l _t="reg_bit" b="26" n="FACT26" /><l _t="reg_bit" b="27" n="FACT27" /></v></FA1R><RESERVED5 _t="struct_field" doc="Reserved, 0x220-0x23F" le="4" n="RESERVED5" ne="8"><v _t="list" /></RESERVED5><sFilterRegister _t="struct_field" doc="CAN Filter Register,  Address offset: 0x240-0x31C" le="8" n="sFilterRegister" ne="28" t="CAN_FilterRegister"><v _t="list" /></sFilterRegister></t><tt _t="list"><l _t="struct_field" doc="CAN master control register,  Address offset: 0x00" l="4" n="MCR"><v _t="list"><l _t="reg_bit" b="0" n="INRQ" /><l _t="reg_bit" b="1" n="SLEEP" /><l _t="reg_bit" b="2" n="TXFP" /><l _t="reg_bit" b="3" n="RFLM" /><l _t="reg_bit" b="4" n="NART" /><l _t="reg_bit" b="5" n="AWUM" /><l _t="reg_bit" b="6" n="ABOM" /><l _t="reg_bit" b="7" n="TTCM" /><l _t="reg_bit" b="15" n="RESET" /><l _t="reg_bit" b="16" n="DBF" /></v></l><l _t="struct_field" doc="CAN master status register, Address offset: 0x04" l="4" n="MSR"><v _t="list"><l _t="reg_bit" b="0" n="INAK" /><l _t="reg_bit" b="1" n="SLAK" /><l _t="reg_bit" b="2" n="ERRI" /><l _t="reg_bit" b="3" n="WKUI" /><l _t="reg_bit" b="4" n="SLAKI" /><l _t="reg_bit" b="8" n="TXM" /><l _t="reg_bit" b="9" n="RXM" /><l _t="reg_bit" b="10" n="SAMP" /><l _t="reg_bit" b="11" n="RX" /></v></l><l _t="struct_field" doc="CAN transmit status register, Address offset: 0x08" l="4" n="TSR"><v _t="list"><l _t="reg_bit" b="0" n="RQCP0" /><l _t="reg_bit" b="1" n="TXOK0" /><l _t="reg_bit" b="2" n="ALST0" /><l _t="reg_bit" b="3" n="TERR0" /><l _t="reg_bit" b="7" n="ABRQ0" /><l _t="reg_bit" b="8" n="RQCP1" /><l _t="reg_bit" b="9" n="TXOK1" /><l _t="reg_bit" b="10" n="ALST1" /><l _t="reg_bit" b="11" n="TERR1" /><l _t="reg_bit" b="15" n="ABRQ1" /><l _t="reg_bit" b="16" n="RQCP2" /><l _t="reg_bit" b="17" n="TXOK2" /><l _t="reg_bit" b="18" n="ALST2" /><l _t="reg_bit" b="19" n="TERR2" /><l _t="reg_bit" b="23" n="ABRQ2" /><l _t="reg_bit" b="24" e="25" n="CODE" /><l _t="reg_bit" b="26" e="28" n="TME" /><l _t="reg_bit" b="26" n="TME0" /><l _t="reg_bit" b="27" n="TME1" /><l _t="reg_bit" b="28" n="TME2" /><l _t="reg_bit" b="29" e="31" n="LOW" /><l _t="reg_bit" b="29" n="LOW0" /><l _t="reg_bit" b="30" n="LOW1" /><l _t="reg_bit" b="31" n="LOW2" /></v></l><l _t="struct_field" doc="CAN receive FIFO 0 register,  Address offset: 0x0C" l="4" n="RF0R"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FMP0" /><l _t="reg_bit" b="3" n="FULL0" /><l _t="reg_bit" b="4" n="FOVR0" /><l _t="reg_bit" b="5" n="RFOM0" /></v></l><l _t="struct_field" doc="CAN receive FIFO 1 register,  Address offset: 0x10" l="4" n="RF1R"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FMP1" /><l _t="reg_bit" b="3" n="FULL1" /><l _t="reg_bit" b="4" n="FOVR1" /><l _t="reg_bit" b="5" n="RFOM1" /></v></l><l _t="struct_field" doc="CAN interrupt enable register,  Address offset: 0x14" l="4" n="IER"><v _t="list"><l _t="reg_bit" b="0" n="TMEIE" /><l _t="reg_bit" b="1" n="FMPIE0" /><l _t="reg_bit" b="2" n="FFIE0" /><l _t="reg_bit" b="3" n="FOVIE0" /><l _t="reg_bit" b="4" n="FMPIE1" /><l _t="reg_bit" b="5" n="FFIE1" /><l _t="reg_bit" b="6" n="FOVIE1" /><l _t="reg_bit" b="8" n="EWGIE" /><l _t="reg_bit" b="9" n="EPVIE" /><l _t="reg_bit" b="10" n="BOFIE" /><l _t="reg_bit" b="11" n="LECIE" /><l _t="reg_bit" b="15" n="ERRIE" /><l _t="reg_bit" b="16" n="WKUIE" /><l _t="reg_bit" b="17" n="SLKIE" /></v></l><l _t="struct_field" doc="CAN error status register,  Address offset: 0x18" l="4" n="ESR"><v _t="list"><l _t="reg_bit" b="0" n="EWGF" /><l _t="reg_bit" b="1" n="EPVF" /><l _t="reg_bit" b="2" n="BOFF" /><l _t="reg_bit" b="4" e="6" n="LEC" /><l _t="reg_bit" b="16" e="23" n="TEC" /><l _t="reg_bit" b="24" e="31" n="REC" /></v></l><l _t="struct_field" doc="CAN bit timing register,  Address offset: 0x1C" l="4" n="BTR"><v _t="list"><l _t="reg_bit" b="0" e="9" n="BRP" /><l _t="reg_bit" b="16" e="19" n="TS1" /><l _t="reg_bit" b="20" e="22" n="TS2" /><l _t="reg_bit" b="24" e="25" n="SJW" /><l _t="reg_bit" b="30" n="LBKM" /><l _t="reg_bit" b="31" n="SILM" /></v></l><l _t="struct_field" doc="Reserved, 0x020 - 0x17F" le="4" n="RESERVED0" ne="88"><v _t="list" /></l><l _t="struct_field" doc="CAN Tx MailBox, Address offset: 0x180 - 0x1AC" le="16" n="sTxMailBox" ne="3" t="CAN_TxMailBox"><v _t="list" /></l><l _t="struct_field" doc="CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC" le="16" n="sFIFOMailBox" ne="2" t="CAN_FIFOMailBox"><v _t="list" /></l><l _t="struct_field" doc="Reserved, 0x1D0 - 0x1FF" le="4" n="RESERVED1" ne="12"><v _t="list" /></l><l _t="struct_field" doc="CAN filter master register, Address offset: 0x200" l="4" n="FMR"><v _t="list"><l _t="reg_bit" b="0" n="FINIT" /><l _t="reg_bit" b="8" e="13" n="CAN2SB" /></v></l><l _t="struct_field" doc="CAN filter mode register, Address offset: 0x204" l="4" n="FM1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FBM" /><l _t="reg_bit" b="0" n="FBM0" /><l _t="reg_bit" b="1" n="FBM1" /><l _t="reg_bit" b="2" n="FBM2" /><l _t="reg_bit" b="3" n="FBM3" /><l _t="reg_bit" b="4" n="FBM4" /><l _t="reg_bit" b="5" n="FBM5" /><l _t="reg_bit" b="6" n="FBM6" /><l _t="reg_bit" b="7" n="FBM7" /><l _t="reg_bit" b="8" n="FBM8" /><l _t="reg_bit" b="9" n="FBM9" /><l _t="reg_bit" b="10" n="FBM10" /><l _t="reg_bit" b="11" n="FBM11" /><l _t="reg_bit" b="12" n="FBM12" /><l _t="reg_bit" b="13" n="FBM13" /><l _t="reg_bit" b="14" n="FBM14" /><l _t="reg_bit" b="15" n="FBM15" /><l _t="reg_bit" b="16" n="FBM16" /><l _t="reg_bit" b="17" n="FBM17" /><l _t="reg_bit" b="18" n="FBM18" /><l _t="reg_bit" b="19" n="FBM19" /><l _t="reg_bit" b="20" n="FBM20" /><l _t="reg_bit" b="21" n="FBM21" /><l _t="reg_bit" b="22" n="FBM22" /><l _t="reg_bit" b="23" n="FBM23" /><l _t="reg_bit" b="24" n="FBM24" /><l _t="reg_bit" b="25" n="FBM25" /><l _t="reg_bit" b="26" n="FBM26" /><l _t="reg_bit" b="27" n="FBM27" /></v></l><l _t="struct_field" doc="Reserved, 0x208" l="4" n="RESERVED2"><v _t="list" /></l><l _t="struct_field" doc="CAN filter scale register,  Address offset: 0x20C" l="4" n="FS1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FSC" /><l _t="reg_bit" b="0" n="FSC0" /><l _t="reg_bit" b="1" n="FSC1" /><l _t="reg_bit" b="2" n="FSC2" /><l _t="reg_bit" b="3" n="FSC3" /><l _t="reg_bit" b="4" n="FSC4" /><l _t="reg_bit" b="5" n="FSC5" /><l _t="reg_bit" b="6" n="FSC6" /><l _t="reg_bit" b="7" n="FSC7" /><l _t="reg_bit" b="8" n="FSC8" /><l _t="reg_bit" b="9" n="FSC9" /><l _t="reg_bit" b="10" n="FSC10" /><l _t="reg_bit" b="11" n="FSC11" /><l _t="reg_bit" b="12" n="FSC12" /><l _t="reg_bit" b="13" n="FSC13" /><l _t="reg_bit" b="14" n="FSC14" /><l _t="reg_bit" b="15" n="FSC15" /><l _t="reg_bit" b="16" n="FSC16" /><l _t="reg_bit" b="17" n="FSC17" /><l _t="reg_bit" b="18" n="FSC18" /><l _t="reg_bit" b="19" n="FSC19" /><l _t="reg_bit" b="20" n="FSC20" /><l _t="reg_bit" b="21" n="FSC21" /><l _t="reg_bit" b="22" n="FSC22" /><l _t="reg_bit" b="23" n="FSC23" /><l _t="reg_bit" b="24" n="FSC24" /><l _t="reg_bit" b="25" n="FSC25" /><l _t="reg_bit" b="26" n="FSC26" /><l _t="reg_bit" b="27" n="FSC27" /></v></l><l _t="struct_field" doc="Reserved, 0x210" l="4" n="RESERVED3"><v _t="list" /></l><l _t="struct_field" doc="CAN filter FIFO assignment register, Address offset: 0x214" l="4" n="FFA1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FFA" /><l _t="reg_bit" b="0" n="FFA0" /><l _t="reg_bit" b="1" n="FFA1" /><l _t="reg_bit" b="2" n="FFA2" /><l _t="reg_bit" b="3" n="FFA3" /><l _t="reg_bit" b="4" n="FFA4" /><l _t="reg_bit" b="5" n="FFA5" /><l _t="reg_bit" b="6" n="FFA6" /><l _t="reg_bit" b="7" n="FFA7" /><l _t="reg_bit" b="8" n="FFA8" /><l _t="reg_bit" b="9" n="FFA9" /><l _t="reg_bit" b="10" n="FFA10" /><l _t="reg_bit" b="11" n="FFA11" /><l _t="reg_bit" b="12" n="FFA12" /><l _t="reg_bit" b="13" n="FFA13" /><l _t="reg_bit" b="14" n="FFA14" /><l _t="reg_bit" b="15" n="FFA15" /><l _t="reg_bit" b="16" n="FFA16" /><l _t="reg_bit" b="17" n="FFA17" /><l _t="reg_bit" b="18" n="FFA18" /><l _t="reg_bit" b="19" n="FFA19" /><l _t="reg_bit" b="20" n="FFA20" /><l _t="reg_bit" b="21" n="FFA21" /><l _t="reg_bit" b="22" n="FFA22" /><l _t="reg_bit" b="23" n="FFA23" /><l _t="reg_bit" b="24" n="FFA24" /><l _t="reg_bit" b="25" n="FFA25" /><l _t="reg_bit" b="26" n="FFA26" /><l _t="reg_bit" b="27" n="FFA27" /></v></l><l _t="struct_field" doc="Reserved, 0x218" l="4" n="RESERVED4"><v _t="list" /></l><l _t="struct_field" doc="CAN filter activation register, Address offset: 0x21C" l="4" n="FA1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FACT" /><l _t="reg_bit" b="0" n="FACT0" /><l _t="reg_bit" b="1" n="FACT1" /><l _t="reg_bit" b="2" n="FACT2" /><l _t="reg_bit" b="3" n="FACT3" /><l _t="reg_bit" b="4" n="FACT4" /><l _t="reg_bit" b="5" n="FACT5" /><l _t="reg_bit" b="6" n="FACT6" /><l _t="reg_bit" b="7" n="FACT7" /><l _t="reg_bit" b="8" n="FACT8" /><l _t="reg_bit" b="9" n="FACT9" /><l _t="reg_bit" b="10" n="FACT10" /><l _t="reg_bit" b="11" n="FACT11" /><l _t="reg_bit" b="12" n="FACT12" /><l _t="reg_bit" b="13" n="FACT13" /><l _t="reg_bit" b="14" n="FACT14" /><l _t="reg_bit" b="15" n="FACT15" /><l _t="reg_bit" b="16" n="FACT16" /><l _t="reg_bit" b="17" n="FACT17" /><l _t="reg_bit" b="18" n="FACT18" /><l _t="reg_bit" b="19" n="FACT19" /><l _t="reg_bit" b="20" n="FACT20" /><l _t="reg_bit" b="21" n="FACT21" /><l _t="reg_bit" b="22" n="FACT22" /><l _t="reg_bit" b="23" n="FACT23" /><l _t="reg_bit" b="24" n="FACT24" /><l _t="reg_bit" b="25" n="FACT25" /><l _t="reg_bit" b="26" n="FACT26" /><l _t="reg_bit" b="27" n="FACT27" /></v></l><l _t="struct_field" doc="Reserved, 0x220-0x23F" le="4" n="RESERVED5" ne="8"><v _t="list" /></l><l _t="struct_field" doc="CAN Filter Register,  Address offset: 0x240-0x31C" le="8" n="sFilterRegister" ne="28" t="CAN_FilterRegister"><v _t="list" /></l></tt></t><a _t="i" v="1073767424" /></CAN1><CAN2 _t="periph_obj" n="CAN2"><t _t="struct_descr" n="CAN" rn="CAN_TypeDef"><l _t="i" v="800" /><t _t="dict"><MCR _t="struct_field" doc="CAN master control register,  Address offset: 0x00" l="4" n="MCR"><v _t="list"><l _t="reg_bit" b="0" n="INRQ" /><l _t="reg_bit" b="1" n="SLEEP" /><l _t="reg_bit" b="2" n="TXFP" /><l _t="reg_bit" b="3" n="RFLM" /><l _t="reg_bit" b="4" n="NART" /><l _t="reg_bit" b="5" n="AWUM" /><l _t="reg_bit" b="6" n="ABOM" /><l _t="reg_bit" b="7" n="TTCM" /><l _t="reg_bit" b="15" n="RESET" /><l _t="reg_bit" b="16" n="DBF" /></v></MCR><MSR _t="struct_field" doc="CAN master status register, Address offset: 0x04" l="4" n="MSR"><v _t="list"><l _t="reg_bit" b="0" n="INAK" /><l _t="reg_bit" b="1" n="SLAK" /><l _t="reg_bit" b="2" n="ERRI" /><l _t="reg_bit" b="3" n="WKUI" /><l _t="reg_bit" b="4" n="SLAKI" /><l _t="reg_bit" b="8" n="TXM" /><l _t="reg_bit" b="9" n="RXM" /><l _t="reg_bit" b="10" n="SAMP" /><l _t="reg_bit" b="11" n="RX" /></v></MSR><TSR _t="struct_field" doc="CAN transmit status register, Address offset: 0x08" l="4" n="TSR"><v _t="list"><l _t="reg_bit" b="0" n="RQCP0" /><l _t="reg_bit" b="1" n="TXOK0" /><l _t="reg_bit" b="2" n="ALST0" /><l _t="reg_bit" b="3" n="TERR0" /><l _t="reg_bit" b="7" n="ABRQ0" /><l _t="reg_bit" b="8" n="RQCP1" /><l _t="reg_bit" b="9" n="TXOK1" /><l _t="reg_bit" b="10" n="ALST1" /><l _t="reg_bit" b="11" n="TERR1" /><l _t="reg_bit" b="15" n="ABRQ1" /><l _t="reg_bit" b="16" n="RQCP2" /><l _t="reg_bit" b="17" n="TXOK2" /><l _t="reg_bit" b="18" n="ALST2" /><l _t="reg_bit" b="19" n="TERR2" /><l _t="reg_bit" b="23" n="ABRQ2" /><l _t="reg_bit" b="24" e="25" n="CODE" /><l _t="reg_bit" b="26" e="28" n="TME" /><l _t="reg_bit" b="26" n="TME0" /><l _t="reg_bit" b="27" n="TME1" /><l _t="reg_bit" b="28" n="TME2" /><l _t="reg_bit" b="29" e="31" n="LOW" /><l _t="reg_bit" b="29" n="LOW0" /><l _t="reg_bit" b="30" n="LOW1" /><l _t="reg_bit" b="31" n="LOW2" /></v></TSR><RF0R _t="struct_field" doc="CAN receive FIFO 0 register,  Address offset: 0x0C" l="4" n="RF0R"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FMP0" /><l _t="reg_bit" b="3" n="FULL0" /><l _t="reg_bit" b="4" n="FOVR0" /><l _t="reg_bit" b="5" n="RFOM0" /></v></RF0R><RF1R _t="struct_field" doc="CAN receive FIFO 1 register,  Address offset: 0x10" l="4" n="RF1R"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FMP1" /><l _t="reg_bit" b="3" n="FULL1" /><l _t="reg_bit" b="4" n="FOVR1" /><l _t="reg_bit" b="5" n="RFOM1" /></v></RF1R><IER _t="struct_field" doc="CAN interrupt enable register,  Address offset: 0x14" l="4" n="IER"><v _t="list"><l _t="reg_bit" b="0" n="TMEIE" /><l _t="reg_bit" b="1" n="FMPIE0" /><l _t="reg_bit" b="2" n="FFIE0" /><l _t="reg_bit" b="3" n="FOVIE0" /><l _t="reg_bit" b="4" n="FMPIE1" /><l _t="reg_bit" b="5" n="FFIE1" /><l _t="reg_bit" b="6" n="FOVIE1" /><l _t="reg_bit" b="8" n="EWGIE" /><l _t="reg_bit" b="9" n="EPVIE" /><l _t="reg_bit" b="10" n="BOFIE" /><l _t="reg_bit" b="11" n="LECIE" /><l _t="reg_bit" b="15" n="ERRIE" /><l _t="reg_bit" b="16" n="WKUIE" /><l _t="reg_bit" b="17" n="SLKIE" /></v></IER><ESR _t="struct_field" doc="CAN error status register,  Address offset: 0x18" l="4" n="ESR"><v _t="list"><l _t="reg_bit" b="0" n="EWGF" /><l _t="reg_bit" b="1" n="EPVF" /><l _t="reg_bit" b="2" n="BOFF" /><l _t="reg_bit" b="4" e="6" n="LEC" /><l _t="reg_bit" b="16" e="23" n="TEC" /><l _t="reg_bit" b="24" e="31" n="REC" /></v></ESR><BTR _t="struct_field" doc="CAN bit timing register,  Address offset: 0x1C" l="4" n="BTR"><v _t="list"><l _t="reg_bit" b="0" e="9" n="BRP" /><l _t="reg_bit" b="16" e="19" n="TS1" /><l _t="reg_bit" b="20" e="22" n="TS2" /><l _t="reg_bit" b="24" e="25" n="SJW" /><l _t="reg_bit" b="30" n="LBKM" /><l _t="reg_bit" b="31" n="SILM" /></v></BTR><RESERVED0 _t="struct_field" doc="Reserved, 0x020 - 0x17F" le="4" n="RESERVED0" ne="88"><v _t="list" /></RESERVED0><sTxMailBox _t="struct_field" doc="CAN Tx MailBox, Address offset: 0x180 - 0x1AC" le="16" n="sTxMailBox" ne="3" t="CAN_TxMailBox"><v _t="list" /></sTxMailBox><sFIFOMailBox _t="struct_field" doc="CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC" le="16" n="sFIFOMailBox" ne="2" t="CAN_FIFOMailBox"><v _t="list" /></sFIFOMailBox><RESERVED1 _t="struct_field" doc="Reserved, 0x1D0 - 0x1FF" le="4" n="RESERVED1" ne="12"><v _t="list" /></RESERVED1><FMR _t="struct_field" doc="CAN filter master register, Address offset: 0x200" l="4" n="FMR"><v _t="list"><l _t="reg_bit" b="0" n="FINIT" /><l _t="reg_bit" b="8" e="13" n="CAN2SB" /></v></FMR><FM1R _t="struct_field" doc="CAN filter mode register, Address offset: 0x204" l="4" n="FM1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FBM" /><l _t="reg_bit" b="0" n="FBM0" /><l _t="reg_bit" b="1" n="FBM1" /><l _t="reg_bit" b="2" n="FBM2" /><l _t="reg_bit" b="3" n="FBM3" /><l _t="reg_bit" b="4" n="FBM4" /><l _t="reg_bit" b="5" n="FBM5" /><l _t="reg_bit" b="6" n="FBM6" /><l _t="reg_bit" b="7" n="FBM7" /><l _t="reg_bit" b="8" n="FBM8" /><l _t="reg_bit" b="9" n="FBM9" /><l _t="reg_bit" b="10" n="FBM10" /><l _t="reg_bit" b="11" n="FBM11" /><l _t="reg_bit" b="12" n="FBM12" /><l _t="reg_bit" b="13" n="FBM13" /><l _t="reg_bit" b="14" n="FBM14" /><l _t="reg_bit" b="15" n="FBM15" /><l _t="reg_bit" b="16" n="FBM16" /><l _t="reg_bit" b="17" n="FBM17" /><l _t="reg_bit" b="18" n="FBM18" /><l _t="reg_bit" b="19" n="FBM19" /><l _t="reg_bit" b="20" n="FBM20" /><l _t="reg_bit" b="21" n="FBM21" /><l _t="reg_bit" b="22" n="FBM22" /><l _t="reg_bit" b="23" n="FBM23" /><l _t="reg_bit" b="24" n="FBM24" /><l _t="reg_bit" b="25" n="FBM25" /><l _t="reg_bit" b="26" n="FBM26" /><l _t="reg_bit" b="27" n="FBM27" /></v></FM1R><RESERVED2 _t="struct_field" doc="Reserved, 0x208" l="4" n="RESERVED2"><v _t="list" /></RESERVED2><FS1R _t="struct_field" doc="CAN filter scale register,  Address offset: 0x20C" l="4" n="FS1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FSC" /><l _t="reg_bit" b="0" n="FSC0" /><l _t="reg_bit" b="1" n="FSC1" /><l _t="reg_bit" b="2" n="FSC2" /><l _t="reg_bit" b="3" n="FSC3" /><l _t="reg_bit" b="4" n="FSC4" /><l _t="reg_bit" b="5" n="FSC5" /><l _t="reg_bit" b="6" n="FSC6" /><l _t="reg_bit" b="7" n="FSC7" /><l _t="reg_bit" b="8" n="FSC8" /><l _t="reg_bit" b="9" n="FSC9" /><l _t="reg_bit" b="10" n="FSC10" /><l _t="reg_bit" b="11" n="FSC11" /><l _t="reg_bit" b="12" n="FSC12" /><l _t="reg_bit" b="13" n="FSC13" /><l _t="reg_bit" b="14" n="FSC14" /><l _t="reg_bit" b="15" n="FSC15" /><l _t="reg_bit" b="16" n="FSC16" /><l _t="reg_bit" b="17" n="FSC17" /><l _t="reg_bit" b="18" n="FSC18" /><l _t="reg_bit" b="19" n="FSC19" /><l _t="reg_bit" b="20" n="FSC20" /><l _t="reg_bit" b="21" n="FSC21" /><l _t="reg_bit" b="22" n="FSC22" /><l _t="reg_bit" b="23" n="FSC23" /><l _t="reg_bit" b="24" n="FSC24" /><l _t="reg_bit" b="25" n="FSC25" /><l _t="reg_bit" b="26" n="FSC26" /><l _t="reg_bit" b="27" n="FSC27" /></v></FS1R><RESERVED3 _t="struct_field" doc="Reserved, 0x210" l="4" n="RESERVED3"><v _t="list" /></RESERVED3><FFA1R _t="struct_field" doc="CAN filter FIFO assignment register, Address offset: 0x214" l="4" n="FFA1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FFA" /><l _t="reg_bit" b="0" n="FFA0" /><l _t="reg_bit" b="1" n="FFA1" /><l _t="reg_bit" b="2" n="FFA2" /><l _t="reg_bit" b="3" n="FFA3" /><l _t="reg_bit" b="4" n="FFA4" /><l _t="reg_bit" b="5" n="FFA5" /><l _t="reg_bit" b="6" n="FFA6" /><l _t="reg_bit" b="7" n="FFA7" /><l _t="reg_bit" b="8" n="FFA8" /><l _t="reg_bit" b="9" n="FFA9" /><l _t="reg_bit" b="10" n="FFA10" /><l _t="reg_bit" b="11" n="FFA11" /><l _t="reg_bit" b="12" n="FFA12" /><l _t="reg_bit" b="13" n="FFA13" /><l _t="reg_bit" b="14" n="FFA14" /><l _t="reg_bit" b="15" n="FFA15" /><l _t="reg_bit" b="16" n="FFA16" /><l _t="reg_bit" b="17" n="FFA17" /><l _t="reg_bit" b="18" n="FFA18" /><l _t="reg_bit" b="19" n="FFA19" /><l _t="reg_bit" b="20" n="FFA20" /><l _t="reg_bit" b="21" n="FFA21" /><l _t="reg_bit" b="22" n="FFA22" /><l _t="reg_bit" b="23" n="FFA23" /><l _t="reg_bit" b="24" n="FFA24" /><l _t="reg_bit" b="25" n="FFA25" /><l _t="reg_bit" b="26" n="FFA26" /><l _t="reg_bit" b="27" n="FFA27" /></v></FFA1R><RESERVED4 _t="struct_field" doc="Reserved, 0x218" l="4" n="RESERVED4"><v _t="list" /></RESERVED4><FA1R _t="struct_field" doc="CAN filter activation register, Address offset: 0x21C" l="4" n="FA1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FACT" /><l _t="reg_bit" b="0" n="FACT0" /><l _t="reg_bit" b="1" n="FACT1" /><l _t="reg_bit" b="2" n="FACT2" /><l _t="reg_bit" b="3" n="FACT3" /><l _t="reg_bit" b="4" n="FACT4" /><l _t="reg_bit" b="5" n="FACT5" /><l _t="reg_bit" b="6" n="FACT6" /><l _t="reg_bit" b="7" n="FACT7" /><l _t="reg_bit" b="8" n="FACT8" /><l _t="reg_bit" b="9" n="FACT9" /><l _t="reg_bit" b="10" n="FACT10" /><l _t="reg_bit" b="11" n="FACT11" /><l _t="reg_bit" b="12" n="FACT12" /><l _t="reg_bit" b="13" n="FACT13" /><l _t="reg_bit" b="14" n="FACT14" /><l _t="reg_bit" b="15" n="FACT15" /><l _t="reg_bit" b="16" n="FACT16" /><l _t="reg_bit" b="17" n="FACT17" /><l _t="reg_bit" b="18" n="FACT18" /><l _t="reg_bit" b="19" n="FACT19" /><l _t="reg_bit" b="20" n="FACT20" /><l _t="reg_bit" b="21" n="FACT21" /><l _t="reg_bit" b="22" n="FACT22" /><l _t="reg_bit" b="23" n="FACT23" /><l _t="reg_bit" b="24" n="FACT24" /><l _t="reg_bit" b="25" n="FACT25" /><l _t="reg_bit" b="26" n="FACT26" /><l _t="reg_bit" b="27" n="FACT27" /></v></FA1R><RESERVED5 _t="struct_field" doc="Reserved, 0x220-0x23F" le="4" n="RESERVED5" ne="8"><v _t="list" /></RESERVED5><sFilterRegister _t="struct_field" doc="CAN Filter Register,  Address offset: 0x240-0x31C" le="8" n="sFilterRegister" ne="28" t="CAN_FilterRegister"><v _t="list" /></sFilterRegister></t><tt _t="list"><l _t="struct_field" doc="CAN master control register,  Address offset: 0x00" l="4" n="MCR"><v _t="list"><l _t="reg_bit" b="0" n="INRQ" /><l _t="reg_bit" b="1" n="SLEEP" /><l _t="reg_bit" b="2" n="TXFP" /><l _t="reg_bit" b="3" n="RFLM" /><l _t="reg_bit" b="4" n="NART" /><l _t="reg_bit" b="5" n="AWUM" /><l _t="reg_bit" b="6" n="ABOM" /><l _t="reg_bit" b="7" n="TTCM" /><l _t="reg_bit" b="15" n="RESET" /><l _t="reg_bit" b="16" n="DBF" /></v></l><l _t="struct_field" doc="CAN master status register, Address offset: 0x04" l="4" n="MSR"><v _t="list"><l _t="reg_bit" b="0" n="INAK" /><l _t="reg_bit" b="1" n="SLAK" /><l _t="reg_bit" b="2" n="ERRI" /><l _t="reg_bit" b="3" n="WKUI" /><l _t="reg_bit" b="4" n="SLAKI" /><l _t="reg_bit" b="8" n="TXM" /><l _t="reg_bit" b="9" n="RXM" /><l _t="reg_bit" b="10" n="SAMP" /><l _t="reg_bit" b="11" n="RX" /></v></l><l _t="struct_field" doc="CAN transmit status register, Address offset: 0x08" l="4" n="TSR"><v _t="list"><l _t="reg_bit" b="0" n="RQCP0" /><l _t="reg_bit" b="1" n="TXOK0" /><l _t="reg_bit" b="2" n="ALST0" /><l _t="reg_bit" b="3" n="TERR0" /><l _t="reg_bit" b="7" n="ABRQ0" /><l _t="reg_bit" b="8" n="RQCP1" /><l _t="reg_bit" b="9" n="TXOK1" /><l _t="reg_bit" b="10" n="ALST1" /><l _t="reg_bit" b="11" n="TERR1" /><l _t="reg_bit" b="15" n="ABRQ1" /><l _t="reg_bit" b="16" n="RQCP2" /><l _t="reg_bit" b="17" n="TXOK2" /><l _t="reg_bit" b="18" n="ALST2" /><l _t="reg_bit" b="19" n="TERR2" /><l _t="reg_bit" b="23" n="ABRQ2" /><l _t="reg_bit" b="24" e="25" n="CODE" /><l _t="reg_bit" b="26" e="28" n="TME" /><l _t="reg_bit" b="26" n="TME0" /><l _t="reg_bit" b="27" n="TME1" /><l _t="reg_bit" b="28" n="TME2" /><l _t="reg_bit" b="29" e="31" n="LOW" /><l _t="reg_bit" b="29" n="LOW0" /><l _t="reg_bit" b="30" n="LOW1" /><l _t="reg_bit" b="31" n="LOW2" /></v></l><l _t="struct_field" doc="CAN receive FIFO 0 register,  Address offset: 0x0C" l="4" n="RF0R"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FMP0" /><l _t="reg_bit" b="3" n="FULL0" /><l _t="reg_bit" b="4" n="FOVR0" /><l _t="reg_bit" b="5" n="RFOM0" /></v></l><l _t="struct_field" doc="CAN receive FIFO 1 register,  Address offset: 0x10" l="4" n="RF1R"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FMP1" /><l _t="reg_bit" b="3" n="FULL1" /><l _t="reg_bit" b="4" n="FOVR1" /><l _t="reg_bit" b="5" n="RFOM1" /></v></l><l _t="struct_field" doc="CAN interrupt enable register,  Address offset: 0x14" l="4" n="IER"><v _t="list"><l _t="reg_bit" b="0" n="TMEIE" /><l _t="reg_bit" b="1" n="FMPIE0" /><l _t="reg_bit" b="2" n="FFIE0" /><l _t="reg_bit" b="3" n="FOVIE0" /><l _t="reg_bit" b="4" n="FMPIE1" /><l _t="reg_bit" b="5" n="FFIE1" /><l _t="reg_bit" b="6" n="FOVIE1" /><l _t="reg_bit" b="8" n="EWGIE" /><l _t="reg_bit" b="9" n="EPVIE" /><l _t="reg_bit" b="10" n="BOFIE" /><l _t="reg_bit" b="11" n="LECIE" /><l _t="reg_bit" b="15" n="ERRIE" /><l _t="reg_bit" b="16" n="WKUIE" /><l _t="reg_bit" b="17" n="SLKIE" /></v></l><l _t="struct_field" doc="CAN error status register,  Address offset: 0x18" l="4" n="ESR"><v _t="list"><l _t="reg_bit" b="0" n="EWGF" /><l _t="reg_bit" b="1" n="EPVF" /><l _t="reg_bit" b="2" n="BOFF" /><l _t="reg_bit" b="4" e="6" n="LEC" /><l _t="reg_bit" b="16" e="23" n="TEC" /><l _t="reg_bit" b="24" e="31" n="REC" /></v></l><l _t="struct_field" doc="CAN bit timing register,  Address offset: 0x1C" l="4" n="BTR"><v _t="list"><l _t="reg_bit" b="0" e="9" n="BRP" /><l _t="reg_bit" b="16" e="19" n="TS1" /><l _t="reg_bit" b="20" e="22" n="TS2" /><l _t="reg_bit" b="24" e="25" n="SJW" /><l _t="reg_bit" b="30" n="LBKM" /><l _t="reg_bit" b="31" n="SILM" /></v></l><l _t="struct_field" doc="Reserved, 0x020 - 0x17F" le="4" n="RESERVED0" ne="88"><v _t="list" /></l><l _t="struct_field" doc="CAN Tx MailBox, Address offset: 0x180 - 0x1AC" le="16" n="sTxMailBox" ne="3" t="CAN_TxMailBox"><v _t="list" /></l><l _t="struct_field" doc="CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC" le="16" n="sFIFOMailBox" ne="2" t="CAN_FIFOMailBox"><v _t="list" /></l><l _t="struct_field" doc="Reserved, 0x1D0 - 0x1FF" le="4" n="RESERVED1" ne="12"><v _t="list" /></l><l _t="struct_field" doc="CAN filter master register, Address offset: 0x200" l="4" n="FMR"><v _t="list"><l _t="reg_bit" b="0" n="FINIT" /><l _t="reg_bit" b="8" e="13" n="CAN2SB" /></v></l><l _t="struct_field" doc="CAN filter mode register, Address offset: 0x204" l="4" n="FM1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FBM" /><l _t="reg_bit" b="0" n="FBM0" /><l _t="reg_bit" b="1" n="FBM1" /><l _t="reg_bit" b="2" n="FBM2" /><l _t="reg_bit" b="3" n="FBM3" /><l _t="reg_bit" b="4" n="FBM4" /><l _t="reg_bit" b="5" n="FBM5" /><l _t="reg_bit" b="6" n="FBM6" /><l _t="reg_bit" b="7" n="FBM7" /><l _t="reg_bit" b="8" n="FBM8" /><l _t="reg_bit" b="9" n="FBM9" /><l _t="reg_bit" b="10" n="FBM10" /><l _t="reg_bit" b="11" n="FBM11" /><l _t="reg_bit" b="12" n="FBM12" /><l _t="reg_bit" b="13" n="FBM13" /><l _t="reg_bit" b="14" n="FBM14" /><l _t="reg_bit" b="15" n="FBM15" /><l _t="reg_bit" b="16" n="FBM16" /><l _t="reg_bit" b="17" n="FBM17" /><l _t="reg_bit" b="18" n="FBM18" /><l _t="reg_bit" b="19" n="FBM19" /><l _t="reg_bit" b="20" n="FBM20" /><l _t="reg_bit" b="21" n="FBM21" /><l _t="reg_bit" b="22" n="FBM22" /><l _t="reg_bit" b="23" n="FBM23" /><l _t="reg_bit" b="24" n="FBM24" /><l _t="reg_bit" b="25" n="FBM25" /><l _t="reg_bit" b="26" n="FBM26" /><l _t="reg_bit" b="27" n="FBM27" /></v></l><l _t="struct_field" doc="Reserved, 0x208" l="4" n="RESERVED2"><v _t="list" /></l><l _t="struct_field" doc="CAN filter scale register,  Address offset: 0x20C" l="4" n="FS1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FSC" /><l _t="reg_bit" b="0" n="FSC0" /><l _t="reg_bit" b="1" n="FSC1" /><l _t="reg_bit" b="2" n="FSC2" /><l _t="reg_bit" b="3" n="FSC3" /><l _t="reg_bit" b="4" n="FSC4" /><l _t="reg_bit" b="5" n="FSC5" /><l _t="reg_bit" b="6" n="FSC6" /><l _t="reg_bit" b="7" n="FSC7" /><l _t="reg_bit" b="8" n="FSC8" /><l _t="reg_bit" b="9" n="FSC9" /><l _t="reg_bit" b="10" n="FSC10" /><l _t="reg_bit" b="11" n="FSC11" /><l _t="reg_bit" b="12" n="FSC12" /><l _t="reg_bit" b="13" n="FSC13" /><l _t="reg_bit" b="14" n="FSC14" /><l _t="reg_bit" b="15" n="FSC15" /><l _t="reg_bit" b="16" n="FSC16" /><l _t="reg_bit" b="17" n="FSC17" /><l _t="reg_bit" b="18" n="FSC18" /><l _t="reg_bit" b="19" n="FSC19" /><l _t="reg_bit" b="20" n="FSC20" /><l _t="reg_bit" b="21" n="FSC21" /><l _t="reg_bit" b="22" n="FSC22" /><l _t="reg_bit" b="23" n="FSC23" /><l _t="reg_bit" b="24" n="FSC24" /><l _t="reg_bit" b="25" n="FSC25" /><l _t="reg_bit" b="26" n="FSC26" /><l _t="reg_bit" b="27" n="FSC27" /></v></l><l _t="struct_field" doc="Reserved, 0x210" l="4" n="RESERVED3"><v _t="list" /></l><l _t="struct_field" doc="CAN filter FIFO assignment register, Address offset: 0x214" l="4" n="FFA1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FFA" /><l _t="reg_bit" b="0" n="FFA0" /><l _t="reg_bit" b="1" n="FFA1" /><l _t="reg_bit" b="2" n="FFA2" /><l _t="reg_bit" b="3" n="FFA3" /><l _t="reg_bit" b="4" n="FFA4" /><l _t="reg_bit" b="5" n="FFA5" /><l _t="reg_bit" b="6" n="FFA6" /><l _t="reg_bit" b="7" n="FFA7" /><l _t="reg_bit" b="8" n="FFA8" /><l _t="reg_bit" b="9" n="FFA9" /><l _t="reg_bit" b="10" n="FFA10" /><l _t="reg_bit" b="11" n="FFA11" /><l _t="reg_bit" b="12" n="FFA12" /><l _t="reg_bit" b="13" n="FFA13" /><l _t="reg_bit" b="14" n="FFA14" /><l _t="reg_bit" b="15" n="FFA15" /><l _t="reg_bit" b="16" n="FFA16" /><l _t="reg_bit" b="17" n="FFA17" /><l _t="reg_bit" b="18" n="FFA18" /><l _t="reg_bit" b="19" n="FFA19" /><l _t="reg_bit" b="20" n="FFA20" /><l _t="reg_bit" b="21" n="FFA21" /><l _t="reg_bit" b="22" n="FFA22" /><l _t="reg_bit" b="23" n="FFA23" /><l _t="reg_bit" b="24" n="FFA24" /><l _t="reg_bit" b="25" n="FFA25" /><l _t="reg_bit" b="26" n="FFA26" /><l _t="reg_bit" b="27" n="FFA27" /></v></l><l _t="struct_field" doc="Reserved, 0x218" l="4" n="RESERVED4"><v _t="list" /></l><l _t="struct_field" doc="CAN filter activation register, Address offset: 0x21C" l="4" n="FA1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FACT" /><l _t="reg_bit" b="0" n="FACT0" /><l _t="reg_bit" b="1" n="FACT1" /><l _t="reg_bit" b="2" n="FACT2" /><l _t="reg_bit" b="3" n="FACT3" /><l _t="reg_bit" b="4" n="FACT4" /><l _t="reg_bit" b="5" n="FACT5" /><l _t="reg_bit" b="6" n="FACT6" /><l _t="reg_bit" b="7" n="FACT7" /><l _t="reg_bit" b="8" n="FACT8" /><l _t="reg_bit" b="9" n="FACT9" /><l _t="reg_bit" b="10" n="FACT10" /><l _t="reg_bit" b="11" n="FACT11" /><l _t="reg_bit" b="12" n="FACT12" /><l _t="reg_bit" b="13" n="FACT13" /><l _t="reg_bit" b="14" n="FACT14" /><l _t="reg_bit" b="15" n="FACT15" /><l _t="reg_bit" b="16" n="FACT16" /><l _t="reg_bit" b="17" n="FACT17" /><l _t="reg_bit" b="18" n="FACT18" /><l _t="reg_bit" b="19" n="FACT19" /><l _t="reg_bit" b="20" n="FACT20" /><l _t="reg_bit" b="21" n="FACT21" /><l _t="reg_bit" b="22" n="FACT22" /><l _t="reg_bit" b="23" n="FACT23" /><l _t="reg_bit" b="24" n="FACT24" /><l _t="reg_bit" b="25" n="FACT25" /><l _t="reg_bit" b="26" n="FACT26" /><l _t="reg_bit" b="27" n="FACT27" /></v></l><l _t="struct_field" doc="Reserved, 0x220-0x23F" le="4" n="RESERVED5" ne="8"><v _t="list" /></l><l _t="struct_field" doc="CAN Filter Register,  Address offset: 0x240-0x31C" le="8" n="sFilterRegister" ne="28" t="CAN_FilterRegister"><v _t="list" /></l></tt></t><a _t="i" v="1073768448" /></CAN2><PWR _t="periph_obj" n="PWR"><t _t="struct_descr" n="PWR" rn="PWR_TypeDef"><l _t="i" v="8" /><t _t="dict"><CR _t="struct_field" doc="PWR power control register, Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="LPDS" /><l _t="reg_bit" b="1" n="PDDS" /><l _t="reg_bit" b="2" n="CWUF" /><l _t="reg_bit" b="3" n="CSBF" /><l _t="reg_bit" b="4" n="PVDE" /><l _t="reg_bit" b="5" e="7" n="PLS" /><l _t="reg_bit" b="8" n="DBP" /><l _t="reg_bit" b="9" n="FPDS" /><l _t="reg_bit" b="14" n="VOS" /></v></CR><CSR _t="struct_field" doc="PWR power control/status register, Address offset: 0x04" l="4" n="CSR"><v _t="list"><l _t="reg_bit" b="0" n="WUF" /><l _t="reg_bit" b="1" n="SBF" /><l _t="reg_bit" b="2" n="PVDO" /><l _t="reg_bit" b="3" n="BRR" /><l _t="reg_bit" b="8" n="EWUP" /><l _t="reg_bit" b="9" n="BRE" /><l _t="reg_bit" b="14" n="VOSRDY" /></v></CSR></t><tt _t="list"><l _t="struct_field" doc="PWR power control register, Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="LPDS" /><l _t="reg_bit" b="1" n="PDDS" /><l _t="reg_bit" b="2" n="CWUF" /><l _t="reg_bit" b="3" n="CSBF" /><l _t="reg_bit" b="4" n="PVDE" /><l _t="reg_bit" b="5" e="7" n="PLS" /><l _t="reg_bit" b="8" n="DBP" /><l _t="reg_bit" b="9" n="FPDS" /><l _t="reg_bit" b="14" n="VOS" /></v></l><l _t="struct_field" doc="PWR power control/status register, Address offset: 0x04" l="4" n="CSR"><v _t="list"><l _t="reg_bit" b="0" n="WUF" /><l _t="reg_bit" b="1" n="SBF" /><l _t="reg_bit" b="2" n="PVDO" /><l _t="reg_bit" b="3" n="BRR" /><l _t="reg_bit" b="8" n="EWUP" /><l _t="reg_bit" b="9" n="BRE" /><l _t="reg_bit" b="14" n="VOSRDY" /></v></l></tt></t><a _t="i" v="1073770496" /></PWR><DAC _t="periph_obj" n="DAC"><t _t="struct_descr" n="DAC" rn="DAC_TypeDef"><l _t="i" v="56" /><t _t="dict"><CR _t="struct_field" doc="DAC control register, Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN1" /><l _t="reg_bit" b="1" n="BOFF1" /><l _t="reg_bit" b="2" n="TEN1" /><l _t="reg_bit" b="3" e="5" n="TSEL1" /><l _t="reg_bit" b="6" e="7" n="WAVE1" /><l _t="reg_bit" b="8" e="11" n="MAMP1" /><l _t="reg_bit" b="12" n="DMAEN1" /><l _t="reg_bit" b="16" n="EN2" /><l _t="reg_bit" b="17" n="BOFF2" /><l _t="reg_bit" b="18" n="TEN2" /><l _t="reg_bit" b="19" e="21" n="TSEL2" /><l _t="reg_bit" b="22" e="23" n="WAVE2" /><l _t="reg_bit" b="24" e="27" n="MAMP2" /><l _t="reg_bit" b="28" n="DMAEN2" /></v></CR><SWTRIGR _t="struct_field" doc="DAC software trigger register,  Address offset: 0x04" l="4" n="SWTRIGR"><v _t="list"><l _t="reg_bit" b="0" n="SWTRIG1" /><l _t="reg_bit" b="1" n="SWTRIG2" /></v></SWTRIGR><DHR12R1 _t="struct_field" doc="DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08" l="4" n="DHR12R1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC1DHR" /></v></DHR12R1><DHR12L1 _t="struct_field" doc="DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C" l="4" n="DHR12L1"><v _t="list"><l _t="reg_bit" b="4" e="15" n="DACC1DHR" /></v></DHR12L1><DHR8R1 _t="struct_field" doc="DAC channel1 8-bit right aligned data holding register, Address offset: 0x10" l="4" n="DHR8R1"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DACC1DHR" /></v></DHR8R1><DHR12R2 _t="struct_field" doc="DAC channel2 12-bit right aligned data holding register, Address offset: 0x14" l="4" n="DHR12R2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC2DHR" /></v></DHR12R2><DHR12L2 _t="struct_field" doc="DAC channel2 12-bit left aligned data holding register, Address offset: 0x18" l="4" n="DHR12L2"><v _t="list"><l _t="reg_bit" b="4" e="15" n="DACC2DHR" /></v></DHR12L2><DHR8R2 _t="struct_field" doc="DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C" l="4" n="DHR8R2"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DACC2DHR" /></v></DHR8R2><DHR12RD _t="struct_field" doc="Dual DAC 12-bit right-aligned data holding register,  Address offset: 0x20" l="4" n="DHR12RD"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC1DHR" /><l _t="reg_bit" b="16" e="27" n="DACC2DHR" /></v></DHR12RD><DHR12LD _t="struct_field" doc="DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24" l="4" n="DHR12LD"><v _t="list"><l _t="reg_bit" b="4" e="15" n="DACC1DHR" /><l _t="reg_bit" b="20" e="31" n="DACC2DHR" /></v></DHR12LD><DHR8RD _t="struct_field" doc="DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28" l="4" n="DHR8RD"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DACC1DHR" /><l _t="reg_bit" b="8" e="15" n="DACC2DHR" /></v></DHR8RD><DOR1 _t="struct_field" doc="DAC channel1 data output register,  Address offset: 0x2C" l="4" n="DOR1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC1DOR" /></v></DOR1><DOR2 _t="struct_field" doc="DAC channel2 data output register,  Address offset: 0x30" l="4" n="DOR2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC2DOR" /></v></DOR2><SR _t="struct_field" doc="DAC status register,  Address offset: 0x34" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="13" n="DMAUDR1" /><l _t="reg_bit" b="29" n="DMAUDR2" /></v></SR></t><tt _t="list"><l _t="struct_field" doc="DAC control register, Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN1" /><l _t="reg_bit" b="1" n="BOFF1" /><l _t="reg_bit" b="2" n="TEN1" /><l _t="reg_bit" b="3" e="5" n="TSEL1" /><l _t="reg_bit" b="6" e="7" n="WAVE1" /><l _t="reg_bit" b="8" e="11" n="MAMP1" /><l _t="reg_bit" b="12" n="DMAEN1" /><l _t="reg_bit" b="16" n="EN2" /><l _t="reg_bit" b="17" n="BOFF2" /><l _t="reg_bit" b="18" n="TEN2" /><l _t="reg_bit" b="19" e="21" n="TSEL2" /><l _t="reg_bit" b="22" e="23" n="WAVE2" /><l _t="reg_bit" b="24" e="27" n="MAMP2" /><l _t="reg_bit" b="28" n="DMAEN2" /></v></l><l _t="struct_field" doc="DAC software trigger register,  Address offset: 0x04" l="4" n="SWTRIGR"><v _t="list"><l _t="reg_bit" b="0" n="SWTRIG1" /><l _t="reg_bit" b="1" n="SWTRIG2" /></v></l><l _t="struct_field" doc="DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08" l="4" n="DHR12R1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC1DHR" /></v></l><l _t="struct_field" doc="DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C" l="4" n="DHR12L1"><v _t="list"><l _t="reg_bit" b="4" e="15" n="DACC1DHR" /></v></l><l _t="struct_field" doc="DAC channel1 8-bit right aligned data holding register, Address offset: 0x10" l="4" n="DHR8R1"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DACC1DHR" /></v></l><l _t="struct_field" doc="DAC channel2 12-bit right aligned data holding register, Address offset: 0x14" l="4" n="DHR12R2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC2DHR" /></v></l><l _t="struct_field" doc="DAC channel2 12-bit left aligned data holding register, Address offset: 0x18" l="4" n="DHR12L2"><v _t="list"><l _t="reg_bit" b="4" e="15" n="DACC2DHR" /></v></l><l _t="struct_field" doc="DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C" l="4" n="DHR8R2"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DACC2DHR" /></v></l><l _t="struct_field" doc="Dual DAC 12-bit right-aligned data holding register,  Address offset: 0x20" l="4" n="DHR12RD"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC1DHR" /><l _t="reg_bit" b="16" e="27" n="DACC2DHR" /></v></l><l _t="struct_field" doc="DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24" l="4" n="DHR12LD"><v _t="list"><l _t="reg_bit" b="4" e="15" n="DACC1DHR" /><l _t="reg_bit" b="20" e="31" n="DACC2DHR" /></v></l><l _t="struct_field" doc="DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28" l="4" n="DHR8RD"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DACC1DHR" /><l _t="reg_bit" b="8" e="15" n="DACC2DHR" /></v></l><l _t="struct_field" doc="DAC channel1 data output register,  Address offset: 0x2C" l="4" n="DOR1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC1DOR" /></v></l><l _t="struct_field" doc="DAC channel2 data output register,  Address offset: 0x30" l="4" n="DOR2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC2DOR" /></v></l><l _t="struct_field" doc="DAC status register,  Address offset: 0x34" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="13" n="DMAUDR1" /><l _t="reg_bit" b="29" n="DMAUDR2" /></v></l></tt></t><a _t="i" v="1073771520" /></DAC><TIM1 _t="periph_obj" n="TIM1"><t _t="struct_descr" n="TIM" rn="TIM_TypeDef"><l _t="i" v="84" /><t _t="dict"><CR1 _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></CR1><CR2 _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></CR2><SMCR _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></SMCR><DIER _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></DIER><SR _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></SR><EGR _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></EGR><CCMR1 _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></CCMR1><CCMR2 _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></CCMR2><CCER _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></CCER><CNT _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></CNT><PSC _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></PSC><ARR _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></ARR><RCR _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></RCR><CCR1 _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></CCR1><CCR2 _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></CCR2><CCR3 _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></CCR3><CCR4 _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></CCR4><BDTR _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></BDTR><DCR _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></DCR><DMAR _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></DMAR><OR _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></OR></t><tt _t="list"><l _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></l><l _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></l><l _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></l><l _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></l><l _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></l><l _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></l><l _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></l><l _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></l><l _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></l><l _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></l><l _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></l><l _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></l><l _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></l><l _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></l><l _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></l><l _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></l><l _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></l><l _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></l><l _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></l></tt></t><a _t="i" v="1073807360" /></TIM1><TIM8 _t="periph_obj" n="TIM8"><t _t="struct_descr" n="TIM" rn="TIM_TypeDef"><l _t="i" v="84" /><t _t="dict"><CR1 _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></CR1><CR2 _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></CR2><SMCR _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></SMCR><DIER _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></DIER><SR _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></SR><EGR _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></EGR><CCMR1 _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></CCMR1><CCMR2 _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></CCMR2><CCER _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></CCER><CNT _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></CNT><PSC _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></PSC><ARR _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></ARR><RCR _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></RCR><CCR1 _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></CCR1><CCR2 _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></CCR2><CCR3 _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></CCR3><CCR4 _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></CCR4><BDTR _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></BDTR><DCR _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></DCR><DMAR _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></DMAR><OR _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></OR></t><tt _t="list"><l _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></l><l _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></l><l _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></l><l _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></l><l _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></l><l _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></l><l _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></l><l _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></l><l _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></l><l _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></l><l _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></l><l _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></l><l _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></l><l _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></l><l _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></l><l _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></l><l _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></l><l _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></l><l _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></l></tt></t><a _t="i" v="1073808384" /></TIM8><USART1 _t="periph_obj" n="USART1"><t _t="struct_descr" n="USART" rn="USART_TypeDef"><l _t="i" v="28" /><t _t="dict"><SR _t="struct_field" doc="USART Status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="FE" /><l _t="reg_bit" b="2" n="NE" /><l _t="reg_bit" b="3" n="ORE" /><l _t="reg_bit" b="4" n="IDLE" /><l _t="reg_bit" b="5" n="RXNE" /><l _t="reg_bit" b="6" n="TC" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="LBD" /><l _t="reg_bit" b="9" n="CTS" /></v></SR><DR _t="struct_field" doc="USART Data register,  Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="DR" /></v></DR><BRR _t="struct_field" doc="USART Baud rate register, Address offset: 0x08" l="4" n="BRR"><v _t="list" /></BRR><CR1 _t="struct_field" doc="USART Control register 1, Address offset: 0x0C" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="SBK" /><l _t="reg_bit" b="1" n="RWU" /><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="IDLEIE" /><l _t="reg_bit" b="5" n="RXNEIE" /><l _t="reg_bit" b="6" n="TCIE" /><l _t="reg_bit" b="7" n="TXEIE" /><l _t="reg_bit" b="8" n="PEIE" /><l _t="reg_bit" b="9" n="PS" /><l _t="reg_bit" b="10" n="PCE" /><l _t="reg_bit" b="11" n="WAKE" /><l _t="reg_bit" b="12" n="M" /><l _t="reg_bit" b="13" n="UE" /><l _t="reg_bit" b="15" n="OVER8" /></v></CR1><CR2 _t="struct_field" doc="USART Control register 2, Address offset: 0x10" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="3" n="ADD" /><l _t="reg_bit" b="5" n="LBDL" /><l _t="reg_bit" b="6" n="LBDIE" /><l _t="reg_bit" b="8" n="LBCL" /><l _t="reg_bit" b="9" n="CPHA" /><l _t="reg_bit" b="10" n="CPOL" /><l _t="reg_bit" b="11" n="CLKEN" /><l _t="reg_bit" b="12" e="13" n="STOP" /><l _t="reg_bit" b="14" n="LINEN" /></v></CR2><CR3 _t="struct_field" doc="USART Control register 3, Address offset: 0x14" l="4" n="CR3"><v _t="list"><l _t="reg_bit" b="0" n="EIE" /><l _t="reg_bit" b="1" n="IREN" /><l _t="reg_bit" b="2" n="IRLP" /><l _t="reg_bit" b="3" n="HDSEL" /><l _t="reg_bit" b="4" n="NACK" /><l _t="reg_bit" b="5" n="SCEN" /><l _t="reg_bit" b="6" n="DMAR" /><l _t="reg_bit" b="7" n="DMAT" /><l _t="reg_bit" b="8" n="RTSE" /><l _t="reg_bit" b="9" n="CTSE" /><l _t="reg_bit" b="10" n="CTSIE" /><l _t="reg_bit" b="11" n="ONEBIT" /></v></CR3><GTPR _t="struct_field" doc="USART Guard time and prescaler register, Address offset: 0x18" l="4" n="GTPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="PSC" /><l _t="reg_bit" b="8" e="15" n="GT" /></v></GTPR></t><tt _t="list"><l _t="struct_field" doc="USART Status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="FE" /><l _t="reg_bit" b="2" n="NE" /><l _t="reg_bit" b="3" n="ORE" /><l _t="reg_bit" b="4" n="IDLE" /><l _t="reg_bit" b="5" n="RXNE" /><l _t="reg_bit" b="6" n="TC" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="LBD" /><l _t="reg_bit" b="9" n="CTS" /></v></l><l _t="struct_field" doc="USART Data register,  Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="DR" /></v></l><l _t="struct_field" doc="USART Baud rate register, Address offset: 0x08" l="4" n="BRR"><v _t="list" /></l><l _t="struct_field" doc="USART Control register 1, Address offset: 0x0C" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="SBK" /><l _t="reg_bit" b="1" n="RWU" /><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="IDLEIE" /><l _t="reg_bit" b="5" n="RXNEIE" /><l _t="reg_bit" b="6" n="TCIE" /><l _t="reg_bit" b="7" n="TXEIE" /><l _t="reg_bit" b="8" n="PEIE" /><l _t="reg_bit" b="9" n="PS" /><l _t="reg_bit" b="10" n="PCE" /><l _t="reg_bit" b="11" n="WAKE" /><l _t="reg_bit" b="12" n="M" /><l _t="reg_bit" b="13" n="UE" /><l _t="reg_bit" b="15" n="OVER8" /></v></l><l _t="struct_field" doc="USART Control register 2, Address offset: 0x10" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="3" n="ADD" /><l _t="reg_bit" b="5" n="LBDL" /><l _t="reg_bit" b="6" n="LBDIE" /><l _t="reg_bit" b="8" n="LBCL" /><l _t="reg_bit" b="9" n="CPHA" /><l _t="reg_bit" b="10" n="CPOL" /><l _t="reg_bit" b="11" n="CLKEN" /><l _t="reg_bit" b="12" e="13" n="STOP" /><l _t="reg_bit" b="14" n="LINEN" /></v></l><l _t="struct_field" doc="USART Control register 3, Address offset: 0x14" l="4" n="CR3"><v _t="list"><l _t="reg_bit" b="0" n="EIE" /><l _t="reg_bit" b="1" n="IREN" /><l _t="reg_bit" b="2" n="IRLP" /><l _t="reg_bit" b="3" n="HDSEL" /><l _t="reg_bit" b="4" n="NACK" /><l _t="reg_bit" b="5" n="SCEN" /><l _t="reg_bit" b="6" n="DMAR" /><l _t="reg_bit" b="7" n="DMAT" /><l _t="reg_bit" b="8" n="RTSE" /><l _t="reg_bit" b="9" n="CTSE" /><l _t="reg_bit" b="10" n="CTSIE" /><l _t="reg_bit" b="11" n="ONEBIT" /></v></l><l _t="struct_field" doc="USART Guard time and prescaler register, Address offset: 0x18" l="4" n="GTPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="PSC" /><l _t="reg_bit" b="8" e="15" n="GT" /></v></l></tt></t><a _t="i" v="1073811456" /></USART1><USART6 _t="periph_obj" n="USART6"><t _t="struct_descr" n="USART" rn="USART_TypeDef"><l _t="i" v="28" /><t _t="dict"><SR _t="struct_field" doc="USART Status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="FE" /><l _t="reg_bit" b="2" n="NE" /><l _t="reg_bit" b="3" n="ORE" /><l _t="reg_bit" b="4" n="IDLE" /><l _t="reg_bit" b="5" n="RXNE" /><l _t="reg_bit" b="6" n="TC" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="LBD" /><l _t="reg_bit" b="9" n="CTS" /></v></SR><DR _t="struct_field" doc="USART Data register,  Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="DR" /></v></DR><BRR _t="struct_field" doc="USART Baud rate register, Address offset: 0x08" l="4" n="BRR"><v _t="list" /></BRR><CR1 _t="struct_field" doc="USART Control register 1, Address offset: 0x0C" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="SBK" /><l _t="reg_bit" b="1" n="RWU" /><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="IDLEIE" /><l _t="reg_bit" b="5" n="RXNEIE" /><l _t="reg_bit" b="6" n="TCIE" /><l _t="reg_bit" b="7" n="TXEIE" /><l _t="reg_bit" b="8" n="PEIE" /><l _t="reg_bit" b="9" n="PS" /><l _t="reg_bit" b="10" n="PCE" /><l _t="reg_bit" b="11" n="WAKE" /><l _t="reg_bit" b="12" n="M" /><l _t="reg_bit" b="13" n="UE" /><l _t="reg_bit" b="15" n="OVER8" /></v></CR1><CR2 _t="struct_field" doc="USART Control register 2, Address offset: 0x10" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="3" n="ADD" /><l _t="reg_bit" b="5" n="LBDL" /><l _t="reg_bit" b="6" n="LBDIE" /><l _t="reg_bit" b="8" n="LBCL" /><l _t="reg_bit" b="9" n="CPHA" /><l _t="reg_bit" b="10" n="CPOL" /><l _t="reg_bit" b="11" n="CLKEN" /><l _t="reg_bit" b="12" e="13" n="STOP" /><l _t="reg_bit" b="14" n="LINEN" /></v></CR2><CR3 _t="struct_field" doc="USART Control register 3, Address offset: 0x14" l="4" n="CR3"><v _t="list"><l _t="reg_bit" b="0" n="EIE" /><l _t="reg_bit" b="1" n="IREN" /><l _t="reg_bit" b="2" n="IRLP" /><l _t="reg_bit" b="3" n="HDSEL" /><l _t="reg_bit" b="4" n="NACK" /><l _t="reg_bit" b="5" n="SCEN" /><l _t="reg_bit" b="6" n="DMAR" /><l _t="reg_bit" b="7" n="DMAT" /><l _t="reg_bit" b="8" n="RTSE" /><l _t="reg_bit" b="9" n="CTSE" /><l _t="reg_bit" b="10" n="CTSIE" /><l _t="reg_bit" b="11" n="ONEBIT" /></v></CR3><GTPR _t="struct_field" doc="USART Guard time and prescaler register, Address offset: 0x18" l="4" n="GTPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="PSC" /><l _t="reg_bit" b="8" e="15" n="GT" /></v></GTPR></t><tt _t="list"><l _t="struct_field" doc="USART Status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="FE" /><l _t="reg_bit" b="2" n="NE" /><l _t="reg_bit" b="3" n="ORE" /><l _t="reg_bit" b="4" n="IDLE" /><l _t="reg_bit" b="5" n="RXNE" /><l _t="reg_bit" b="6" n="TC" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="LBD" /><l _t="reg_bit" b="9" n="CTS" /></v></l><l _t="struct_field" doc="USART Data register,  Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="DR" /></v></l><l _t="struct_field" doc="USART Baud rate register, Address offset: 0x08" l="4" n="BRR"><v _t="list" /></l><l _t="struct_field" doc="USART Control register 1, Address offset: 0x0C" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="SBK" /><l _t="reg_bit" b="1" n="RWU" /><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="IDLEIE" /><l _t="reg_bit" b="5" n="RXNEIE" /><l _t="reg_bit" b="6" n="TCIE" /><l _t="reg_bit" b="7" n="TXEIE" /><l _t="reg_bit" b="8" n="PEIE" /><l _t="reg_bit" b="9" n="PS" /><l _t="reg_bit" b="10" n="PCE" /><l _t="reg_bit" b="11" n="WAKE" /><l _t="reg_bit" b="12" n="M" /><l _t="reg_bit" b="13" n="UE" /><l _t="reg_bit" b="15" n="OVER8" /></v></l><l _t="struct_field" doc="USART Control register 2, Address offset: 0x10" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="3" n="ADD" /><l _t="reg_bit" b="5" n="LBDL" /><l _t="reg_bit" b="6" n="LBDIE" /><l _t="reg_bit" b="8" n="LBCL" /><l _t="reg_bit" b="9" n="CPHA" /><l _t="reg_bit" b="10" n="CPOL" /><l _t="reg_bit" b="11" n="CLKEN" /><l _t="reg_bit" b="12" e="13" n="STOP" /><l _t="reg_bit" b="14" n="LINEN" /></v></l><l _t="struct_field" doc="USART Control register 3, Address offset: 0x14" l="4" n="CR3"><v _t="list"><l _t="reg_bit" b="0" n="EIE" /><l _t="reg_bit" b="1" n="IREN" /><l _t="reg_bit" b="2" n="IRLP" /><l _t="reg_bit" b="3" n="HDSEL" /><l _t="reg_bit" b="4" n="NACK" /><l _t="reg_bit" b="5" n="SCEN" /><l _t="reg_bit" b="6" n="DMAR" /><l _t="reg_bit" b="7" n="DMAT" /><l _t="reg_bit" b="8" n="RTSE" /><l _t="reg_bit" b="9" n="CTSE" /><l _t="reg_bit" b="10" n="CTSIE" /><l _t="reg_bit" b="11" n="ONEBIT" /></v></l><l _t="struct_field" doc="USART Guard time and prescaler register, Address offset: 0x18" l="4" n="GTPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="PSC" /><l _t="reg_bit" b="8" e="15" n="GT" /></v></l></tt></t><a _t="i" v="1073812480" /></USART6><ADC _t="periph_obj" n="ADC"><t _t="struct_descr" n="ADC_Common" rn="ADC_Common_TypeDef"><l _t="i" v="12" /><t _t="dict"><CSR _t="struct_field" doc="ADC Common status register, Address offset: ADC1 base address + 0x300" l="4" n="CSR"><v _t="list" /></CSR><CCR _t="struct_field" doc="ADC common control register,  Address offset: ADC1 base address + 0x304" l="4" n="CCR"><v _t="list" /></CCR><CDR _t="struct_field" doc="" l="4" n="CDR"><v _t="list" /></CDR></t><tt _t="list"><l _t="struct_field" doc="ADC Common status register, Address offset: ADC1 base address + 0x300" l="4" n="CSR"><v _t="list" /></l><l _t="struct_field" doc="ADC common control register,  Address offset: ADC1 base address + 0x304" l="4" n="CCR"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="CDR"><v _t="list" /></l></tt></t><a _t="i" v="1073816320" /></ADC><ADC1 _t="periph_obj" n="ADC1"><t _t="struct_descr" n="ADC" rn="ADC_TypeDef"><l _t="i" v="80" /><t _t="dict"><SR _t="struct_field" doc="ADC status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="AWD" /><l _t="reg_bit" b="1" n="EOC" /><l _t="reg_bit" b="2" n="JEOC" /><l _t="reg_bit" b="3" n="JSTRT" /><l _t="reg_bit" b="4" n="STRT" /><l _t="reg_bit" b="5" n="OVR" /></v></SR><CR1 _t="struct_field" doc="ADC control register 1, Address offset: 0x04" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="AWDCH" /><l _t="reg_bit" b="5" n="EOCIE" /><l _t="reg_bit" b="6" n="AWDIE" /><l _t="reg_bit" b="7" n="JEOCIE" /><l _t="reg_bit" b="8" n="SCAN" /><l _t="reg_bit" b="9" n="AWDSGL" /><l _t="reg_bit" b="10" n="JAUTO" /><l _t="reg_bit" b="11" n="DISCEN" /><l _t="reg_bit" b="12" n="JDISCEN" /><l _t="reg_bit" b="13" e="15" n="DISCNUM" /><l _t="reg_bit" b="22" n="JAWDEN" /><l _t="reg_bit" b="23" n="AWDEN" /><l _t="reg_bit" b="24" e="25" n="RES" /><l _t="reg_bit" b="26" n="OVRIE" /></v></CR1><CR2 _t="struct_field" doc="ADC control register 2, Address offset: 0x08" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="ADON" /><l _t="reg_bit" b="1" n="CONT" /><l _t="reg_bit" b="8" n="DMA" /><l _t="reg_bit" b="9" n="DDS" /><l _t="reg_bit" b="10" n="EOCS" /><l _t="reg_bit" b="11" n="ALIGN" /><l _t="reg_bit" b="16" e="19" n="JEXTSEL" /><l _t="reg_bit" b="20" e="21" n="JEXTEN" /><l _t="reg_bit" b="22" n="JSWSTART" /><l _t="reg_bit" b="24" e="27" n="EXTSEL" /><l _t="reg_bit" b="28" e="29" n="EXTEN" /><l _t="reg_bit" b="30" n="SWSTART" /></v></CR2><SMPR1 _t="struct_field" doc="ADC sample time register 1, Address offset: 0x0C" l="4" n="SMPR1"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP10" /><l _t="reg_bit" b="3" e="5" n="SMP11" /><l _t="reg_bit" b="6" e="8" n="SMP12" /><l _t="reg_bit" b="9" e="11" n="SMP13" /><l _t="reg_bit" b="12" e="14" n="SMP14" /><l _t="reg_bit" b="15" e="17" n="SMP15" /><l _t="reg_bit" b="18" e="20" n="SMP16" /><l _t="reg_bit" b="21" e="23" n="SMP17" /><l _t="reg_bit" b="24" e="26" n="SMP18" /></v></SMPR1><SMPR2 _t="struct_field" doc="ADC sample time register 2, Address offset: 0x10" l="4" n="SMPR2"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP0" /><l _t="reg_bit" b="3" e="5" n="SMP1" /><l _t="reg_bit" b="6" e="8" n="SMP2" /><l _t="reg_bit" b="9" e="11" n="SMP3" /><l _t="reg_bit" b="12" e="14" n="SMP4" /><l _t="reg_bit" b="15" e="17" n="SMP5" /><l _t="reg_bit" b="18" e="20" n="SMP6" /><l _t="reg_bit" b="21" e="23" n="SMP7" /><l _t="reg_bit" b="24" e="26" n="SMP8" /><l _t="reg_bit" b="27" e="29" n="SMP9" /></v></SMPR2><JOFR1 _t="struct_field" doc="ADC injected channel data offset register 1, Address offset: 0x14" l="4" n="JOFR1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET1" /></v></JOFR1><JOFR2 _t="struct_field" doc="ADC injected channel data offset register 2, Address offset: 0x18" l="4" n="JOFR2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET2" /></v></JOFR2><JOFR3 _t="struct_field" doc="ADC injected channel data offset register 3, Address offset: 0x1C" l="4" n="JOFR3"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET3" /></v></JOFR3><JOFR4 _t="struct_field" doc="ADC injected channel data offset register 4, Address offset: 0x20" l="4" n="JOFR4"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET4" /></v></JOFR4><HTR _t="struct_field" doc="ADC watchdog higher threshold register, Address offset: 0x24" l="4" n="HTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="HT" /></v></HTR><LTR _t="struct_field" doc="ADC watchdog lower threshold register,  Address offset: 0x28" l="4" n="LTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="LT" /></v></LTR><SQR1 _t="struct_field" doc="ADC regular sequence register 1,  Address offset: 0x2C" l="4" n="SQR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ13" /><l _t="reg_bit" b="5" e="9" n="SQ14" /><l _t="reg_bit" b="10" e="14" n="SQ15" /><l _t="reg_bit" b="15" e="19" n="SQ16" /><l _t="reg_bit" b="20" e="23" n="L" /></v></SQR1><SQR2 _t="struct_field" doc="ADC regular sequence register 2,  Address offset: 0x30" l="4" n="SQR2"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ7" /><l _t="reg_bit" b="5" e="9" n="SQ8" /><l _t="reg_bit" b="10" e="14" n="SQ9" /><l _t="reg_bit" b="15" e="19" n="SQ10" /><l _t="reg_bit" b="20" e="24" n="SQ11" /><l _t="reg_bit" b="25" e="29" n="SQ12" /></v></SQR2><SQR3 _t="struct_field" doc="ADC regular sequence register 3,  Address offset: 0x34" l="4" n="SQR3"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ1" /><l _t="reg_bit" b="5" e="9" n="SQ2" /><l _t="reg_bit" b="10" e="14" n="SQ3" /><l _t="reg_bit" b="15" e="19" n="SQ4" /><l _t="reg_bit" b="20" e="24" n="SQ5" /><l _t="reg_bit" b="25" e="29" n="SQ6" /></v></SQR3><JSQR _t="struct_field" doc="ADC injected sequence register, Address offset: 0x38" l="4" n="JSQR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="JSQ1" /><l _t="reg_bit" b="5" e="9" n="JSQ2" /><l _t="reg_bit" b="10" e="14" n="JSQ3" /><l _t="reg_bit" b="15" e="19" n="JSQ4" /><l _t="reg_bit" b="20" e="21" n="JL" /></v></JSQR><JDR1 _t="struct_field" doc="ADC injected data register 1, Address offset: 0x3C" l="4" n="JDR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR1><JDR2 _t="struct_field" doc="ADC injected data register 2, Address offset: 0x40" l="4" n="JDR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR2><JDR3 _t="struct_field" doc="ADC injected data register 3, Address offset: 0x44" l="4" n="JDR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR3><JDR4 _t="struct_field" doc="ADC injected data register 4, Address offset: 0x48" l="4" n="JDR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR4><DR _t="struct_field" doc="ADC regular data register,  Address offset: 0x4C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DATA" /><l _t="reg_bit" b="16" e="31" n="ADC2DATA" /></v></DR></t><tt _t="list"><l _t="struct_field" doc="ADC status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="AWD" /><l _t="reg_bit" b="1" n="EOC" /><l _t="reg_bit" b="2" n="JEOC" /><l _t="reg_bit" b="3" n="JSTRT" /><l _t="reg_bit" b="4" n="STRT" /><l _t="reg_bit" b="5" n="OVR" /></v></l><l _t="struct_field" doc="ADC control register 1, Address offset: 0x04" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="AWDCH" /><l _t="reg_bit" b="5" n="EOCIE" /><l _t="reg_bit" b="6" n="AWDIE" /><l _t="reg_bit" b="7" n="JEOCIE" /><l _t="reg_bit" b="8" n="SCAN" /><l _t="reg_bit" b="9" n="AWDSGL" /><l _t="reg_bit" b="10" n="JAUTO" /><l _t="reg_bit" b="11" n="DISCEN" /><l _t="reg_bit" b="12" n="JDISCEN" /><l _t="reg_bit" b="13" e="15" n="DISCNUM" /><l _t="reg_bit" b="22" n="JAWDEN" /><l _t="reg_bit" b="23" n="AWDEN" /><l _t="reg_bit" b="24" e="25" n="RES" /><l _t="reg_bit" b="26" n="OVRIE" /></v></l><l _t="struct_field" doc="ADC control register 2, Address offset: 0x08" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="ADON" /><l _t="reg_bit" b="1" n="CONT" /><l _t="reg_bit" b="8" n="DMA" /><l _t="reg_bit" b="9" n="DDS" /><l _t="reg_bit" b="10" n="EOCS" /><l _t="reg_bit" b="11" n="ALIGN" /><l _t="reg_bit" b="16" e="19" n="JEXTSEL" /><l _t="reg_bit" b="20" e="21" n="JEXTEN" /><l _t="reg_bit" b="22" n="JSWSTART" /><l _t="reg_bit" b="24" e="27" n="EXTSEL" /><l _t="reg_bit" b="28" e="29" n="EXTEN" /><l _t="reg_bit" b="30" n="SWSTART" /></v></l><l _t="struct_field" doc="ADC sample time register 1, Address offset: 0x0C" l="4" n="SMPR1"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP10" /><l _t="reg_bit" b="3" e="5" n="SMP11" /><l _t="reg_bit" b="6" e="8" n="SMP12" /><l _t="reg_bit" b="9" e="11" n="SMP13" /><l _t="reg_bit" b="12" e="14" n="SMP14" /><l _t="reg_bit" b="15" e="17" n="SMP15" /><l _t="reg_bit" b="18" e="20" n="SMP16" /><l _t="reg_bit" b="21" e="23" n="SMP17" /><l _t="reg_bit" b="24" e="26" n="SMP18" /></v></l><l _t="struct_field" doc="ADC sample time register 2, Address offset: 0x10" l="4" n="SMPR2"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP0" /><l _t="reg_bit" b="3" e="5" n="SMP1" /><l _t="reg_bit" b="6" e="8" n="SMP2" /><l _t="reg_bit" b="9" e="11" n="SMP3" /><l _t="reg_bit" b="12" e="14" n="SMP4" /><l _t="reg_bit" b="15" e="17" n="SMP5" /><l _t="reg_bit" b="18" e="20" n="SMP6" /><l _t="reg_bit" b="21" e="23" n="SMP7" /><l _t="reg_bit" b="24" e="26" n="SMP8" /><l _t="reg_bit" b="27" e="29" n="SMP9" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 1, Address offset: 0x14" l="4" n="JOFR1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET1" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 2, Address offset: 0x18" l="4" n="JOFR2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET2" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 3, Address offset: 0x1C" l="4" n="JOFR3"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET3" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 4, Address offset: 0x20" l="4" n="JOFR4"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET4" /></v></l><l _t="struct_field" doc="ADC watchdog higher threshold register, Address offset: 0x24" l="4" n="HTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="HT" /></v></l><l _t="struct_field" doc="ADC watchdog lower threshold register,  Address offset: 0x28" l="4" n="LTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="LT" /></v></l><l _t="struct_field" doc="ADC regular sequence register 1,  Address offset: 0x2C" l="4" n="SQR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ13" /><l _t="reg_bit" b="5" e="9" n="SQ14" /><l _t="reg_bit" b="10" e="14" n="SQ15" /><l _t="reg_bit" b="15" e="19" n="SQ16" /><l _t="reg_bit" b="20" e="23" n="L" /></v></l><l _t="struct_field" doc="ADC regular sequence register 2,  Address offset: 0x30" l="4" n="SQR2"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ7" /><l _t="reg_bit" b="5" e="9" n="SQ8" /><l _t="reg_bit" b="10" e="14" n="SQ9" /><l _t="reg_bit" b="15" e="19" n="SQ10" /><l _t="reg_bit" b="20" e="24" n="SQ11" /><l _t="reg_bit" b="25" e="29" n="SQ12" /></v></l><l _t="struct_field" doc="ADC regular sequence register 3,  Address offset: 0x34" l="4" n="SQR3"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ1" /><l _t="reg_bit" b="5" e="9" n="SQ2" /><l _t="reg_bit" b="10" e="14" n="SQ3" /><l _t="reg_bit" b="15" e="19" n="SQ4" /><l _t="reg_bit" b="20" e="24" n="SQ5" /><l _t="reg_bit" b="25" e="29" n="SQ6" /></v></l><l _t="struct_field" doc="ADC injected sequence register, Address offset: 0x38" l="4" n="JSQR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="JSQ1" /><l _t="reg_bit" b="5" e="9" n="JSQ2" /><l _t="reg_bit" b="10" e="14" n="JSQ3" /><l _t="reg_bit" b="15" e="19" n="JSQ4" /><l _t="reg_bit" b="20" e="21" n="JL" /></v></l><l _t="struct_field" doc="ADC injected data register 1, Address offset: 0x3C" l="4" n="JDR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC injected data register 2, Address offset: 0x40" l="4" n="JDR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC injected data register 3, Address offset: 0x44" l="4" n="JDR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC injected data register 4, Address offset: 0x48" l="4" n="JDR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC regular data register,  Address offset: 0x4C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DATA" /><l _t="reg_bit" b="16" e="31" n="ADC2DATA" /></v></l></tt></t><a _t="i" v="1073815552" /></ADC1><ADC2 _t="periph_obj" n="ADC2"><t _t="struct_descr" n="ADC" rn="ADC_TypeDef"><l _t="i" v="80" /><t _t="dict"><SR _t="struct_field" doc="ADC status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="AWD" /><l _t="reg_bit" b="1" n="EOC" /><l _t="reg_bit" b="2" n="JEOC" /><l _t="reg_bit" b="3" n="JSTRT" /><l _t="reg_bit" b="4" n="STRT" /><l _t="reg_bit" b="5" n="OVR" /></v></SR><CR1 _t="struct_field" doc="ADC control register 1, Address offset: 0x04" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="AWDCH" /><l _t="reg_bit" b="5" n="EOCIE" /><l _t="reg_bit" b="6" n="AWDIE" /><l _t="reg_bit" b="7" n="JEOCIE" /><l _t="reg_bit" b="8" n="SCAN" /><l _t="reg_bit" b="9" n="AWDSGL" /><l _t="reg_bit" b="10" n="JAUTO" /><l _t="reg_bit" b="11" n="DISCEN" /><l _t="reg_bit" b="12" n="JDISCEN" /><l _t="reg_bit" b="13" e="15" n="DISCNUM" /><l _t="reg_bit" b="22" n="JAWDEN" /><l _t="reg_bit" b="23" n="AWDEN" /><l _t="reg_bit" b="24" e="25" n="RES" /><l _t="reg_bit" b="26" n="OVRIE" /></v></CR1><CR2 _t="struct_field" doc="ADC control register 2, Address offset: 0x08" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="ADON" /><l _t="reg_bit" b="1" n="CONT" /><l _t="reg_bit" b="8" n="DMA" /><l _t="reg_bit" b="9" n="DDS" /><l _t="reg_bit" b="10" n="EOCS" /><l _t="reg_bit" b="11" n="ALIGN" /><l _t="reg_bit" b="16" e="19" n="JEXTSEL" /><l _t="reg_bit" b="20" e="21" n="JEXTEN" /><l _t="reg_bit" b="22" n="JSWSTART" /><l _t="reg_bit" b="24" e="27" n="EXTSEL" /><l _t="reg_bit" b="28" e="29" n="EXTEN" /><l _t="reg_bit" b="30" n="SWSTART" /></v></CR2><SMPR1 _t="struct_field" doc="ADC sample time register 1, Address offset: 0x0C" l="4" n="SMPR1"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP10" /><l _t="reg_bit" b="3" e="5" n="SMP11" /><l _t="reg_bit" b="6" e="8" n="SMP12" /><l _t="reg_bit" b="9" e="11" n="SMP13" /><l _t="reg_bit" b="12" e="14" n="SMP14" /><l _t="reg_bit" b="15" e="17" n="SMP15" /><l _t="reg_bit" b="18" e="20" n="SMP16" /><l _t="reg_bit" b="21" e="23" n="SMP17" /><l _t="reg_bit" b="24" e="26" n="SMP18" /></v></SMPR1><SMPR2 _t="struct_field" doc="ADC sample time register 2, Address offset: 0x10" l="4" n="SMPR2"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP0" /><l _t="reg_bit" b="3" e="5" n="SMP1" /><l _t="reg_bit" b="6" e="8" n="SMP2" /><l _t="reg_bit" b="9" e="11" n="SMP3" /><l _t="reg_bit" b="12" e="14" n="SMP4" /><l _t="reg_bit" b="15" e="17" n="SMP5" /><l _t="reg_bit" b="18" e="20" n="SMP6" /><l _t="reg_bit" b="21" e="23" n="SMP7" /><l _t="reg_bit" b="24" e="26" n="SMP8" /><l _t="reg_bit" b="27" e="29" n="SMP9" /></v></SMPR2><JOFR1 _t="struct_field" doc="ADC injected channel data offset register 1, Address offset: 0x14" l="4" n="JOFR1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET1" /></v></JOFR1><JOFR2 _t="struct_field" doc="ADC injected channel data offset register 2, Address offset: 0x18" l="4" n="JOFR2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET2" /></v></JOFR2><JOFR3 _t="struct_field" doc="ADC injected channel data offset register 3, Address offset: 0x1C" l="4" n="JOFR3"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET3" /></v></JOFR3><JOFR4 _t="struct_field" doc="ADC injected channel data offset register 4, Address offset: 0x20" l="4" n="JOFR4"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET4" /></v></JOFR4><HTR _t="struct_field" doc="ADC watchdog higher threshold register, Address offset: 0x24" l="4" n="HTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="HT" /></v></HTR><LTR _t="struct_field" doc="ADC watchdog lower threshold register,  Address offset: 0x28" l="4" n="LTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="LT" /></v></LTR><SQR1 _t="struct_field" doc="ADC regular sequence register 1,  Address offset: 0x2C" l="4" n="SQR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ13" /><l _t="reg_bit" b="5" e="9" n="SQ14" /><l _t="reg_bit" b="10" e="14" n="SQ15" /><l _t="reg_bit" b="15" e="19" n="SQ16" /><l _t="reg_bit" b="20" e="23" n="L" /></v></SQR1><SQR2 _t="struct_field" doc="ADC regular sequence register 2,  Address offset: 0x30" l="4" n="SQR2"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ7" /><l _t="reg_bit" b="5" e="9" n="SQ8" /><l _t="reg_bit" b="10" e="14" n="SQ9" /><l _t="reg_bit" b="15" e="19" n="SQ10" /><l _t="reg_bit" b="20" e="24" n="SQ11" /><l _t="reg_bit" b="25" e="29" n="SQ12" /></v></SQR2><SQR3 _t="struct_field" doc="ADC regular sequence register 3,  Address offset: 0x34" l="4" n="SQR3"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ1" /><l _t="reg_bit" b="5" e="9" n="SQ2" /><l _t="reg_bit" b="10" e="14" n="SQ3" /><l _t="reg_bit" b="15" e="19" n="SQ4" /><l _t="reg_bit" b="20" e="24" n="SQ5" /><l _t="reg_bit" b="25" e="29" n="SQ6" /></v></SQR3><JSQR _t="struct_field" doc="ADC injected sequence register, Address offset: 0x38" l="4" n="JSQR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="JSQ1" /><l _t="reg_bit" b="5" e="9" n="JSQ2" /><l _t="reg_bit" b="10" e="14" n="JSQ3" /><l _t="reg_bit" b="15" e="19" n="JSQ4" /><l _t="reg_bit" b="20" e="21" n="JL" /></v></JSQR><JDR1 _t="struct_field" doc="ADC injected data register 1, Address offset: 0x3C" l="4" n="JDR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR1><JDR2 _t="struct_field" doc="ADC injected data register 2, Address offset: 0x40" l="4" n="JDR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR2><JDR3 _t="struct_field" doc="ADC injected data register 3, Address offset: 0x44" l="4" n="JDR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR3><JDR4 _t="struct_field" doc="ADC injected data register 4, Address offset: 0x48" l="4" n="JDR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR4><DR _t="struct_field" doc="ADC regular data register,  Address offset: 0x4C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DATA" /><l _t="reg_bit" b="16" e="31" n="ADC2DATA" /></v></DR></t><tt _t="list"><l _t="struct_field" doc="ADC status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="AWD" /><l _t="reg_bit" b="1" n="EOC" /><l _t="reg_bit" b="2" n="JEOC" /><l _t="reg_bit" b="3" n="JSTRT" /><l _t="reg_bit" b="4" n="STRT" /><l _t="reg_bit" b="5" n="OVR" /></v></l><l _t="struct_field" doc="ADC control register 1, Address offset: 0x04" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="AWDCH" /><l _t="reg_bit" b="5" n="EOCIE" /><l _t="reg_bit" b="6" n="AWDIE" /><l _t="reg_bit" b="7" n="JEOCIE" /><l _t="reg_bit" b="8" n="SCAN" /><l _t="reg_bit" b="9" n="AWDSGL" /><l _t="reg_bit" b="10" n="JAUTO" /><l _t="reg_bit" b="11" n="DISCEN" /><l _t="reg_bit" b="12" n="JDISCEN" /><l _t="reg_bit" b="13" e="15" n="DISCNUM" /><l _t="reg_bit" b="22" n="JAWDEN" /><l _t="reg_bit" b="23" n="AWDEN" /><l _t="reg_bit" b="24" e="25" n="RES" /><l _t="reg_bit" b="26" n="OVRIE" /></v></l><l _t="struct_field" doc="ADC control register 2, Address offset: 0x08" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="ADON" /><l _t="reg_bit" b="1" n="CONT" /><l _t="reg_bit" b="8" n="DMA" /><l _t="reg_bit" b="9" n="DDS" /><l _t="reg_bit" b="10" n="EOCS" /><l _t="reg_bit" b="11" n="ALIGN" /><l _t="reg_bit" b="16" e="19" n="JEXTSEL" /><l _t="reg_bit" b="20" e="21" n="JEXTEN" /><l _t="reg_bit" b="22" n="JSWSTART" /><l _t="reg_bit" b="24" e="27" n="EXTSEL" /><l _t="reg_bit" b="28" e="29" n="EXTEN" /><l _t="reg_bit" b="30" n="SWSTART" /></v></l><l _t="struct_field" doc="ADC sample time register 1, Address offset: 0x0C" l="4" n="SMPR1"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP10" /><l _t="reg_bit" b="3" e="5" n="SMP11" /><l _t="reg_bit" b="6" e="8" n="SMP12" /><l _t="reg_bit" b="9" e="11" n="SMP13" /><l _t="reg_bit" b="12" e="14" n="SMP14" /><l _t="reg_bit" b="15" e="17" n="SMP15" /><l _t="reg_bit" b="18" e="20" n="SMP16" /><l _t="reg_bit" b="21" e="23" n="SMP17" /><l _t="reg_bit" b="24" e="26" n="SMP18" /></v></l><l _t="struct_field" doc="ADC sample time register 2, Address offset: 0x10" l="4" n="SMPR2"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP0" /><l _t="reg_bit" b="3" e="5" n="SMP1" /><l _t="reg_bit" b="6" e="8" n="SMP2" /><l _t="reg_bit" b="9" e="11" n="SMP3" /><l _t="reg_bit" b="12" e="14" n="SMP4" /><l _t="reg_bit" b="15" e="17" n="SMP5" /><l _t="reg_bit" b="18" e="20" n="SMP6" /><l _t="reg_bit" b="21" e="23" n="SMP7" /><l _t="reg_bit" b="24" e="26" n="SMP8" /><l _t="reg_bit" b="27" e="29" n="SMP9" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 1, Address offset: 0x14" l="4" n="JOFR1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET1" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 2, Address offset: 0x18" l="4" n="JOFR2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET2" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 3, Address offset: 0x1C" l="4" n="JOFR3"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET3" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 4, Address offset: 0x20" l="4" n="JOFR4"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET4" /></v></l><l _t="struct_field" doc="ADC watchdog higher threshold register, Address offset: 0x24" l="4" n="HTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="HT" /></v></l><l _t="struct_field" doc="ADC watchdog lower threshold register,  Address offset: 0x28" l="4" n="LTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="LT" /></v></l><l _t="struct_field" doc="ADC regular sequence register 1,  Address offset: 0x2C" l="4" n="SQR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ13" /><l _t="reg_bit" b="5" e="9" n="SQ14" /><l _t="reg_bit" b="10" e="14" n="SQ15" /><l _t="reg_bit" b="15" e="19" n="SQ16" /><l _t="reg_bit" b="20" e="23" n="L" /></v></l><l _t="struct_field" doc="ADC regular sequence register 2,  Address offset: 0x30" l="4" n="SQR2"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ7" /><l _t="reg_bit" b="5" e="9" n="SQ8" /><l _t="reg_bit" b="10" e="14" n="SQ9" /><l _t="reg_bit" b="15" e="19" n="SQ10" /><l _t="reg_bit" b="20" e="24" n="SQ11" /><l _t="reg_bit" b="25" e="29" n="SQ12" /></v></l><l _t="struct_field" doc="ADC regular sequence register 3,  Address offset: 0x34" l="4" n="SQR3"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ1" /><l _t="reg_bit" b="5" e="9" n="SQ2" /><l _t="reg_bit" b="10" e="14" n="SQ3" /><l _t="reg_bit" b="15" e="19" n="SQ4" /><l _t="reg_bit" b="20" e="24" n="SQ5" /><l _t="reg_bit" b="25" e="29" n="SQ6" /></v></l><l _t="struct_field" doc="ADC injected sequence register, Address offset: 0x38" l="4" n="JSQR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="JSQ1" /><l _t="reg_bit" b="5" e="9" n="JSQ2" /><l _t="reg_bit" b="10" e="14" n="JSQ3" /><l _t="reg_bit" b="15" e="19" n="JSQ4" /><l _t="reg_bit" b="20" e="21" n="JL" /></v></l><l _t="struct_field" doc="ADC injected data register 1, Address offset: 0x3C" l="4" n="JDR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC injected data register 2, Address offset: 0x40" l="4" n="JDR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC injected data register 3, Address offset: 0x44" l="4" n="JDR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC injected data register 4, Address offset: 0x48" l="4" n="JDR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC regular data register,  Address offset: 0x4C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DATA" /><l _t="reg_bit" b="16" e="31" n="ADC2DATA" /></v></l></tt></t><a _t="i" v="1073815808" /></ADC2><ADC3 _t="periph_obj" n="ADC3"><t _t="struct_descr" n="ADC" rn="ADC_TypeDef"><l _t="i" v="80" /><t _t="dict"><SR _t="struct_field" doc="ADC status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="AWD" /><l _t="reg_bit" b="1" n="EOC" /><l _t="reg_bit" b="2" n="JEOC" /><l _t="reg_bit" b="3" n="JSTRT" /><l _t="reg_bit" b="4" n="STRT" /><l _t="reg_bit" b="5" n="OVR" /></v></SR><CR1 _t="struct_field" doc="ADC control register 1, Address offset: 0x04" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="AWDCH" /><l _t="reg_bit" b="5" n="EOCIE" /><l _t="reg_bit" b="6" n="AWDIE" /><l _t="reg_bit" b="7" n="JEOCIE" /><l _t="reg_bit" b="8" n="SCAN" /><l _t="reg_bit" b="9" n="AWDSGL" /><l _t="reg_bit" b="10" n="JAUTO" /><l _t="reg_bit" b="11" n="DISCEN" /><l _t="reg_bit" b="12" n="JDISCEN" /><l _t="reg_bit" b="13" e="15" n="DISCNUM" /><l _t="reg_bit" b="22" n="JAWDEN" /><l _t="reg_bit" b="23" n="AWDEN" /><l _t="reg_bit" b="24" e="25" n="RES" /><l _t="reg_bit" b="26" n="OVRIE" /></v></CR1><CR2 _t="struct_field" doc="ADC control register 2, Address offset: 0x08" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="ADON" /><l _t="reg_bit" b="1" n="CONT" /><l _t="reg_bit" b="8" n="DMA" /><l _t="reg_bit" b="9" n="DDS" /><l _t="reg_bit" b="10" n="EOCS" /><l _t="reg_bit" b="11" n="ALIGN" /><l _t="reg_bit" b="16" e="19" n="JEXTSEL" /><l _t="reg_bit" b="20" e="21" n="JEXTEN" /><l _t="reg_bit" b="22" n="JSWSTART" /><l _t="reg_bit" b="24" e="27" n="EXTSEL" /><l _t="reg_bit" b="28" e="29" n="EXTEN" /><l _t="reg_bit" b="30" n="SWSTART" /></v></CR2><SMPR1 _t="struct_field" doc="ADC sample time register 1, Address offset: 0x0C" l="4" n="SMPR1"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP10" /><l _t="reg_bit" b="3" e="5" n="SMP11" /><l _t="reg_bit" b="6" e="8" n="SMP12" /><l _t="reg_bit" b="9" e="11" n="SMP13" /><l _t="reg_bit" b="12" e="14" n="SMP14" /><l _t="reg_bit" b="15" e="17" n="SMP15" /><l _t="reg_bit" b="18" e="20" n="SMP16" /><l _t="reg_bit" b="21" e="23" n="SMP17" /><l _t="reg_bit" b="24" e="26" n="SMP18" /></v></SMPR1><SMPR2 _t="struct_field" doc="ADC sample time register 2, Address offset: 0x10" l="4" n="SMPR2"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP0" /><l _t="reg_bit" b="3" e="5" n="SMP1" /><l _t="reg_bit" b="6" e="8" n="SMP2" /><l _t="reg_bit" b="9" e="11" n="SMP3" /><l _t="reg_bit" b="12" e="14" n="SMP4" /><l _t="reg_bit" b="15" e="17" n="SMP5" /><l _t="reg_bit" b="18" e="20" n="SMP6" /><l _t="reg_bit" b="21" e="23" n="SMP7" /><l _t="reg_bit" b="24" e="26" n="SMP8" /><l _t="reg_bit" b="27" e="29" n="SMP9" /></v></SMPR2><JOFR1 _t="struct_field" doc="ADC injected channel data offset register 1, Address offset: 0x14" l="4" n="JOFR1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET1" /></v></JOFR1><JOFR2 _t="struct_field" doc="ADC injected channel data offset register 2, Address offset: 0x18" l="4" n="JOFR2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET2" /></v></JOFR2><JOFR3 _t="struct_field" doc="ADC injected channel data offset register 3, Address offset: 0x1C" l="4" n="JOFR3"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET3" /></v></JOFR3><JOFR4 _t="struct_field" doc="ADC injected channel data offset register 4, Address offset: 0x20" l="4" n="JOFR4"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET4" /></v></JOFR4><HTR _t="struct_field" doc="ADC watchdog higher threshold register, Address offset: 0x24" l="4" n="HTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="HT" /></v></HTR><LTR _t="struct_field" doc="ADC watchdog lower threshold register,  Address offset: 0x28" l="4" n="LTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="LT" /></v></LTR><SQR1 _t="struct_field" doc="ADC regular sequence register 1,  Address offset: 0x2C" l="4" n="SQR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ13" /><l _t="reg_bit" b="5" e="9" n="SQ14" /><l _t="reg_bit" b="10" e="14" n="SQ15" /><l _t="reg_bit" b="15" e="19" n="SQ16" /><l _t="reg_bit" b="20" e="23" n="L" /></v></SQR1><SQR2 _t="struct_field" doc="ADC regular sequence register 2,  Address offset: 0x30" l="4" n="SQR2"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ7" /><l _t="reg_bit" b="5" e="9" n="SQ8" /><l _t="reg_bit" b="10" e="14" n="SQ9" /><l _t="reg_bit" b="15" e="19" n="SQ10" /><l _t="reg_bit" b="20" e="24" n="SQ11" /><l _t="reg_bit" b="25" e="29" n="SQ12" /></v></SQR2><SQR3 _t="struct_field" doc="ADC regular sequence register 3,  Address offset: 0x34" l="4" n="SQR3"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ1" /><l _t="reg_bit" b="5" e="9" n="SQ2" /><l _t="reg_bit" b="10" e="14" n="SQ3" /><l _t="reg_bit" b="15" e="19" n="SQ4" /><l _t="reg_bit" b="20" e="24" n="SQ5" /><l _t="reg_bit" b="25" e="29" n="SQ6" /></v></SQR3><JSQR _t="struct_field" doc="ADC injected sequence register, Address offset: 0x38" l="4" n="JSQR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="JSQ1" /><l _t="reg_bit" b="5" e="9" n="JSQ2" /><l _t="reg_bit" b="10" e="14" n="JSQ3" /><l _t="reg_bit" b="15" e="19" n="JSQ4" /><l _t="reg_bit" b="20" e="21" n="JL" /></v></JSQR><JDR1 _t="struct_field" doc="ADC injected data register 1, Address offset: 0x3C" l="4" n="JDR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR1><JDR2 _t="struct_field" doc="ADC injected data register 2, Address offset: 0x40" l="4" n="JDR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR2><JDR3 _t="struct_field" doc="ADC injected data register 3, Address offset: 0x44" l="4" n="JDR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR3><JDR4 _t="struct_field" doc="ADC injected data register 4, Address offset: 0x48" l="4" n="JDR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR4><DR _t="struct_field" doc="ADC regular data register,  Address offset: 0x4C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DATA" /><l _t="reg_bit" b="16" e="31" n="ADC2DATA" /></v></DR></t><tt _t="list"><l _t="struct_field" doc="ADC status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="AWD" /><l _t="reg_bit" b="1" n="EOC" /><l _t="reg_bit" b="2" n="JEOC" /><l _t="reg_bit" b="3" n="JSTRT" /><l _t="reg_bit" b="4" n="STRT" /><l _t="reg_bit" b="5" n="OVR" /></v></l><l _t="struct_field" doc="ADC control register 1, Address offset: 0x04" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="AWDCH" /><l _t="reg_bit" b="5" n="EOCIE" /><l _t="reg_bit" b="6" n="AWDIE" /><l _t="reg_bit" b="7" n="JEOCIE" /><l _t="reg_bit" b="8" n="SCAN" /><l _t="reg_bit" b="9" n="AWDSGL" /><l _t="reg_bit" b="10" n="JAUTO" /><l _t="reg_bit" b="11" n="DISCEN" /><l _t="reg_bit" b="12" n="JDISCEN" /><l _t="reg_bit" b="13" e="15" n="DISCNUM" /><l _t="reg_bit" b="22" n="JAWDEN" /><l _t="reg_bit" b="23" n="AWDEN" /><l _t="reg_bit" b="24" e="25" n="RES" /><l _t="reg_bit" b="26" n="OVRIE" /></v></l><l _t="struct_field" doc="ADC control register 2, Address offset: 0x08" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="ADON" /><l _t="reg_bit" b="1" n="CONT" /><l _t="reg_bit" b="8" n="DMA" /><l _t="reg_bit" b="9" n="DDS" /><l _t="reg_bit" b="10" n="EOCS" /><l _t="reg_bit" b="11" n="ALIGN" /><l _t="reg_bit" b="16" e="19" n="JEXTSEL" /><l _t="reg_bit" b="20" e="21" n="JEXTEN" /><l _t="reg_bit" b="22" n="JSWSTART" /><l _t="reg_bit" b="24" e="27" n="EXTSEL" /><l _t="reg_bit" b="28" e="29" n="EXTEN" /><l _t="reg_bit" b="30" n="SWSTART" /></v></l><l _t="struct_field" doc="ADC sample time register 1, Address offset: 0x0C" l="4" n="SMPR1"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP10" /><l _t="reg_bit" b="3" e="5" n="SMP11" /><l _t="reg_bit" b="6" e="8" n="SMP12" /><l _t="reg_bit" b="9" e="11" n="SMP13" /><l _t="reg_bit" b="12" e="14" n="SMP14" /><l _t="reg_bit" b="15" e="17" n="SMP15" /><l _t="reg_bit" b="18" e="20" n="SMP16" /><l _t="reg_bit" b="21" e="23" n="SMP17" /><l _t="reg_bit" b="24" e="26" n="SMP18" /></v></l><l _t="struct_field" doc="ADC sample time register 2, Address offset: 0x10" l="4" n="SMPR2"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP0" /><l _t="reg_bit" b="3" e="5" n="SMP1" /><l _t="reg_bit" b="6" e="8" n="SMP2" /><l _t="reg_bit" b="9" e="11" n="SMP3" /><l _t="reg_bit" b="12" e="14" n="SMP4" /><l _t="reg_bit" b="15" e="17" n="SMP5" /><l _t="reg_bit" b="18" e="20" n="SMP6" /><l _t="reg_bit" b="21" e="23" n="SMP7" /><l _t="reg_bit" b="24" e="26" n="SMP8" /><l _t="reg_bit" b="27" e="29" n="SMP9" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 1, Address offset: 0x14" l="4" n="JOFR1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET1" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 2, Address offset: 0x18" l="4" n="JOFR2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET2" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 3, Address offset: 0x1C" l="4" n="JOFR3"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET3" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 4, Address offset: 0x20" l="4" n="JOFR4"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET4" /></v></l><l _t="struct_field" doc="ADC watchdog higher threshold register, Address offset: 0x24" l="4" n="HTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="HT" /></v></l><l _t="struct_field" doc="ADC watchdog lower threshold register,  Address offset: 0x28" l="4" n="LTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="LT" /></v></l><l _t="struct_field" doc="ADC regular sequence register 1,  Address offset: 0x2C" l="4" n="SQR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ13" /><l _t="reg_bit" b="5" e="9" n="SQ14" /><l _t="reg_bit" b="10" e="14" n="SQ15" /><l _t="reg_bit" b="15" e="19" n="SQ16" /><l _t="reg_bit" b="20" e="23" n="L" /></v></l><l _t="struct_field" doc="ADC regular sequence register 2,  Address offset: 0x30" l="4" n="SQR2"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ7" /><l _t="reg_bit" b="5" e="9" n="SQ8" /><l _t="reg_bit" b="10" e="14" n="SQ9" /><l _t="reg_bit" b="15" e="19" n="SQ10" /><l _t="reg_bit" b="20" e="24" n="SQ11" /><l _t="reg_bit" b="25" e="29" n="SQ12" /></v></l><l _t="struct_field" doc="ADC regular sequence register 3,  Address offset: 0x34" l="4" n="SQR3"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ1" /><l _t="reg_bit" b="5" e="9" n="SQ2" /><l _t="reg_bit" b="10" e="14" n="SQ3" /><l _t="reg_bit" b="15" e="19" n="SQ4" /><l _t="reg_bit" b="20" e="24" n="SQ5" /><l _t="reg_bit" b="25" e="29" n="SQ6" /></v></l><l _t="struct_field" doc="ADC injected sequence register, Address offset: 0x38" l="4" n="JSQR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="JSQ1" /><l _t="reg_bit" b="5" e="9" n="JSQ2" /><l _t="reg_bit" b="10" e="14" n="JSQ3" /><l _t="reg_bit" b="15" e="19" n="JSQ4" /><l _t="reg_bit" b="20" e="21" n="JL" /></v></l><l _t="struct_field" doc="ADC injected data register 1, Address offset: 0x3C" l="4" n="JDR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC injected data register 2, Address offset: 0x40" l="4" n="JDR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC injected data register 3, Address offset: 0x44" l="4" n="JDR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC injected data register 4, Address offset: 0x48" l="4" n="JDR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC regular data register,  Address offset: 0x4C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DATA" /><l _t="reg_bit" b="16" e="31" n="ADC2DATA" /></v></l></tt></t><a _t="i" v="1073816064" /></ADC3><SDIO _t="periph_obj" n="SDIO"><t _t="struct_descr" n="SDIO" rn="SDIO_TypeDef"><l _t="i" v="132" /><t _t="dict"><POWER _t="struct_field" doc="SDIO power control register, Address offset: 0x00" l="4" n="POWER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PWRCTRL" /></v></POWER><CLKCR _t="struct_field" doc="SDI clock control register,  Address offset: 0x04" l="4" n="CLKCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="CLKDIV" /><l _t="reg_bit" b="8" n="CLKEN" /><l _t="reg_bit" b="9" n="PWRSAV" /><l _t="reg_bit" b="10" n="BYPASS" /><l _t="reg_bit" b="11" e="12" n="WIDBUS" /><l _t="reg_bit" b="13" n="NEGEDGE" /></v></CLKCR><ARG _t="struct_field" doc="SDIO argument register,  Address offset: 0x08" l="4" n="ARG"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CMDARG" /></v></ARG><CMD _t="struct_field" doc="SDIO command register, Address offset: 0x0C" l="4" n="CMD"><v _t="list"><l _t="reg_bit" b="0" e="5" n="CMDINDEX" /><l _t="reg_bit" b="6" e="7" n="WAITRESP" /><l _t="reg_bit" b="8" n="WAITINT" /><l _t="reg_bit" b="9" n="WAITPEND" /><l _t="reg_bit" b="10" n="CPSMEN" /><l _t="reg_bit" b="11" n="SDIOSUSPEND" /><l _t="reg_bit" b="12" n="ENCMDCOMPL" /><l _t="reg_bit" b="13" n="NIEN" /><l _t="reg_bit" b="14" n="CEATACMD" /></v></CMD><RESPCMD _t="struct_field" doc="SDIO command response register, Address offset: 0x10" l="4" n="RESPCMD"><v _t="list"><l _t="reg_bit" b="0" e="5" n="RESPCMD" /></v></RESPCMD><RESP1 _t="struct_field" doc="SDIO response 1 register,  Address offset: 0x14" l="4" n="RESP1"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS1" /></v></RESP1><RESP2 _t="struct_field" doc="SDIO response 2 register,  Address offset: 0x18" l="4" n="RESP2"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS2" /></v></RESP2><RESP3 _t="struct_field" doc="SDIO response 3 register,  Address offset: 0x1C" l="4" n="RESP3"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS3" /></v></RESP3><RESP4 _t="struct_field" doc="SDIO response 4 register,  Address offset: 0x20" l="4" n="RESP4"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS4" /></v></RESP4><DTIMER _t="struct_field" doc="SDIO data timer register,  Address offset: 0x24" l="4" n="DTIMER"><v _t="list"><l _t="reg_bit" b="0" e="31" n="DATATIME" /></v></DTIMER><DLEN _t="struct_field" doc="SDIO data length register, Address offset: 0x28" l="4" n="DLEN"><v _t="list"><l _t="reg_bit" b="0" e="24" n="DATALENGTH" /></v></DLEN><DCTRL _t="struct_field" doc="SDIO data control register,  Address offset: 0x2C" l="4" n="DCTRL"><v _t="list"><l _t="reg_bit" b="0" n="DTEN" /><l _t="reg_bit" b="1" n="DTDIR" /><l _t="reg_bit" b="2" n="DTMODE" /><l _t="reg_bit" b="3" n="DMAEN" /><l _t="reg_bit" b="4" e="7" n="DBLOCKSIZE" /><l _t="reg_bit" b="8" n="RWSTART" /><l _t="reg_bit" b="9" n="RWSTOP" /><l _t="reg_bit" b="10" n="RWMOD" /><l _t="reg_bit" b="11" n="SDIOEN" /></v></DCTRL><DCOUNT _t="struct_field" doc="SDIO data counter register,  Address offset: 0x30" l="4" n="DCOUNT"><v _t="list"><l _t="reg_bit" b="0" e="24" n="DATACOUNT" /></v></DCOUNT><STA _t="struct_field" doc="SDIO status register,  Address offset: 0x34" l="4" n="STA"><v _t="list"><l _t="reg_bit" b="0" n="CCRCFAIL" /><l _t="reg_bit" b="1" n="DCRCFAIL" /><l _t="reg_bit" b="2" n="CTIMEOUT" /><l _t="reg_bit" b="3" n="DTIMEOUT" /><l _t="reg_bit" b="4" n="TXUNDERR" /><l _t="reg_bit" b="5" n="RXOVERR" /><l _t="reg_bit" b="6" n="CMDREND" /><l _t="reg_bit" b="7" n="CMDSENT" /><l _t="reg_bit" b="8" n="DATAEND" /><l _t="reg_bit" b="9" n="STBITERR" /><l _t="reg_bit" b="10" n="DBCKEND" /><l _t="reg_bit" b="11" n="CMDACT" /><l _t="reg_bit" b="12" n="TXACT" /><l _t="reg_bit" b="13" n="RXACT" /><l _t="reg_bit" b="14" n="TXFIFOHE" /><l _t="reg_bit" b="15" n="RXFIFOHF" /><l _t="reg_bit" b="16" n="TXFIFOF" /><l _t="reg_bit" b="17" n="RXFIFOF" /><l _t="reg_bit" b="18" n="TXFIFOE" /><l _t="reg_bit" b="19" n="RXFIFOE" /><l _t="reg_bit" b="20" n="TXDAVL" /><l _t="reg_bit" b="21" n="RXDAVL" /><l _t="reg_bit" b="22" n="SDIOIT" /><l _t="reg_bit" b="23" n="CEATAEND" /></v></STA><ICR _t="struct_field" doc="SDIO interrupt clear register, Address offset: 0x38" l="4" n="ICR"><v _t="list"><l _t="reg_bit" b="0" n="CCRCFAILC" /><l _t="reg_bit" b="1" n="DCRCFAILC" /><l _t="reg_bit" b="2" n="CTIMEOUTC" /><l _t="reg_bit" b="3" n="DTIMEOUTC" /><l _t="reg_bit" b="4" n="TXUNDERRC" /><l _t="reg_bit" b="5" n="RXOVERRC" /><l _t="reg_bit" b="6" n="CMDRENDC" /><l _t="reg_bit" b="7" n="CMDSENTC" /><l _t="reg_bit" b="8" n="DATAENDC" /><l _t="reg_bit" b="9" n="STBITERRC" /><l _t="reg_bit" b="10" n="DBCKENDC" /><l _t="reg_bit" b="22" n="SDIOITC" /><l _t="reg_bit" b="23" n="CEATAENDC" /></v></ICR><MASK _t="struct_field" doc="SDIO mask register,  Address offset: 0x3C" l="4" n="MASK"><v _t="list"><l _t="reg_bit" b="0" n="CCRCFAILIE" /><l _t="reg_bit" b="1" n="DCRCFAILIE" /><l _t="reg_bit" b="2" n="CTIMEOUTIE" /><l _t="reg_bit" b="3" n="DTIMEOUTIE" /><l _t="reg_bit" b="4" n="TXUNDERRIE" /><l _t="reg_bit" b="5" n="RXOVERRIE" /><l _t="reg_bit" b="6" n="CMDRENDIE" /><l _t="reg_bit" b="7" n="CMDSENTIE" /><l _t="reg_bit" b="8" n="DATAENDIE" /><l _t="reg_bit" b="9" n="STBITERRIE" /><l _t="reg_bit" b="10" n="DBCKENDIE" /><l _t="reg_bit" b="11" n="CMDACTIE" /><l _t="reg_bit" b="12" n="TXACTIE" /><l _t="reg_bit" b="13" n="RXACTIE" /><l _t="reg_bit" b="14" n="TXFIFOHEIE" /><l _t="reg_bit" b="15" n="RXFIFOHFIE" /><l _t="reg_bit" b="16" n="TXFIFOFIE" /><l _t="reg_bit" b="17" n="RXFIFOFIE" /><l _t="reg_bit" b="18" n="TXFIFOEIE" /><l _t="reg_bit" b="19" n="RXFIFOEIE" /><l _t="reg_bit" b="20" n="TXDAVLIE" /><l _t="reg_bit" b="21" n="RXDAVLIE" /><l _t="reg_bit" b="22" n="SDIOITIE" /><l _t="reg_bit" b="23" n="CEATAENDIE" /></v></MASK><RESERVED0 _t="struct_field" doc="Reserved, 0x40-0x44" le="4" n="RESERVED0" ne="2"><v _t="list" /></RESERVED0><FIFOCNT _t="struct_field" doc="SDIO FIFO counter register,  Address offset: 0x48" l="4" n="FIFOCNT"><v _t="list"><l _t="reg_bit" b="0" e="23" n="FIFOCOUNT" /></v></FIFOCNT><RESERVED1 _t="struct_field" doc="Reserved, 0x4C-0x7C" le="4" n="RESERVED1" ne="13"><v _t="list" /></RESERVED1><FIFO _t="struct_field" doc="SDIO data FIFO register, Address offset: 0x80" l="4" n="FIFO"><v _t="list"><l _t="reg_bit" b="0" e="31" n="FIFODATA" /></v></FIFO></t><tt _t="list"><l _t="struct_field" doc="SDIO power control register, Address offset: 0x00" l="4" n="POWER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PWRCTRL" /></v></l><l _t="struct_field" doc="SDI clock control register,  Address offset: 0x04" l="4" n="CLKCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="CLKDIV" /><l _t="reg_bit" b="8" n="CLKEN" /><l _t="reg_bit" b="9" n="PWRSAV" /><l _t="reg_bit" b="10" n="BYPASS" /><l _t="reg_bit" b="11" e="12" n="WIDBUS" /><l _t="reg_bit" b="13" n="NEGEDGE" /></v></l><l _t="struct_field" doc="SDIO argument register,  Address offset: 0x08" l="4" n="ARG"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CMDARG" /></v></l><l _t="struct_field" doc="SDIO command register, Address offset: 0x0C" l="4" n="CMD"><v _t="list"><l _t="reg_bit" b="0" e="5" n="CMDINDEX" /><l _t="reg_bit" b="6" e="7" n="WAITRESP" /><l _t="reg_bit" b="8" n="WAITINT" /><l _t="reg_bit" b="9" n="WAITPEND" /><l _t="reg_bit" b="10" n="CPSMEN" /><l _t="reg_bit" b="11" n="SDIOSUSPEND" /><l _t="reg_bit" b="12" n="ENCMDCOMPL" /><l _t="reg_bit" b="13" n="NIEN" /><l _t="reg_bit" b="14" n="CEATACMD" /></v></l><l _t="struct_field" doc="SDIO command response register, Address offset: 0x10" l="4" n="RESPCMD"><v _t="list"><l _t="reg_bit" b="0" e="5" n="RESPCMD" /></v></l><l _t="struct_field" doc="SDIO response 1 register,  Address offset: 0x14" l="4" n="RESP1"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS1" /></v></l><l _t="struct_field" doc="SDIO response 2 register,  Address offset: 0x18" l="4" n="RESP2"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS2" /></v></l><l _t="struct_field" doc="SDIO response 3 register,  Address offset: 0x1C" l="4" n="RESP3"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS3" /></v></l><l _t="struct_field" doc="SDIO response 4 register,  Address offset: 0x20" l="4" n="RESP4"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS4" /></v></l><l _t="struct_field" doc="SDIO data timer register,  Address offset: 0x24" l="4" n="DTIMER"><v _t="list"><l _t="reg_bit" b="0" e="31" n="DATATIME" /></v></l><l _t="struct_field" doc="SDIO data length register, Address offset: 0x28" l="4" n="DLEN"><v _t="list"><l _t="reg_bit" b="0" e="24" n="DATALENGTH" /></v></l><l _t="struct_field" doc="SDIO data control register,  Address offset: 0x2C" l="4" n="DCTRL"><v _t="list"><l _t="reg_bit" b="0" n="DTEN" /><l _t="reg_bit" b="1" n="DTDIR" /><l _t="reg_bit" b="2" n="DTMODE" /><l _t="reg_bit" b="3" n="DMAEN" /><l _t="reg_bit" b="4" e="7" n="DBLOCKSIZE" /><l _t="reg_bit" b="8" n="RWSTART" /><l _t="reg_bit" b="9" n="RWSTOP" /><l _t="reg_bit" b="10" n="RWMOD" /><l _t="reg_bit" b="11" n="SDIOEN" /></v></l><l _t="struct_field" doc="SDIO data counter register,  Address offset: 0x30" l="4" n="DCOUNT"><v _t="list"><l _t="reg_bit" b="0" e="24" n="DATACOUNT" /></v></l><l _t="struct_field" doc="SDIO status register,  Address offset: 0x34" l="4" n="STA"><v _t="list"><l _t="reg_bit" b="0" n="CCRCFAIL" /><l _t="reg_bit" b="1" n="DCRCFAIL" /><l _t="reg_bit" b="2" n="CTIMEOUT" /><l _t="reg_bit" b="3" n="DTIMEOUT" /><l _t="reg_bit" b="4" n="TXUNDERR" /><l _t="reg_bit" b="5" n="RXOVERR" /><l _t="reg_bit" b="6" n="CMDREND" /><l _t="reg_bit" b="7" n="CMDSENT" /><l _t="reg_bit" b="8" n="DATAEND" /><l _t="reg_bit" b="9" n="STBITERR" /><l _t="reg_bit" b="10" n="DBCKEND" /><l _t="reg_bit" b="11" n="CMDACT" /><l _t="reg_bit" b="12" n="TXACT" /><l _t="reg_bit" b="13" n="RXACT" /><l _t="reg_bit" b="14" n="TXFIFOHE" /><l _t="reg_bit" b="15" n="RXFIFOHF" /><l _t="reg_bit" b="16" n="TXFIFOF" /><l _t="reg_bit" b="17" n="RXFIFOF" /><l _t="reg_bit" b="18" n="TXFIFOE" /><l _t="reg_bit" b="19" n="RXFIFOE" /><l _t="reg_bit" b="20" n="TXDAVL" /><l _t="reg_bit" b="21" n="RXDAVL" /><l _t="reg_bit" b="22" n="SDIOIT" /><l _t="reg_bit" b="23" n="CEATAEND" /></v></l><l _t="struct_field" doc="SDIO interrupt clear register, Address offset: 0x38" l="4" n="ICR"><v _t="list"><l _t="reg_bit" b="0" n="CCRCFAILC" /><l _t="reg_bit" b="1" n="DCRCFAILC" /><l _t="reg_bit" b="2" n="CTIMEOUTC" /><l _t="reg_bit" b="3" n="DTIMEOUTC" /><l _t="reg_bit" b="4" n="TXUNDERRC" /><l _t="reg_bit" b="5" n="RXOVERRC" /><l _t="reg_bit" b="6" n="CMDRENDC" /><l _t="reg_bit" b="7" n="CMDSENTC" /><l _t="reg_bit" b="8" n="DATAENDC" /><l _t="reg_bit" b="9" n="STBITERRC" /><l _t="reg_bit" b="10" n="DBCKENDC" /><l _t="reg_bit" b="22" n="SDIOITC" /><l _t="reg_bit" b="23" n="CEATAENDC" /></v></l><l _t="struct_field" doc="SDIO mask register,  Address offset: 0x3C" l="4" n="MASK"><v _t="list"><l _t="reg_bit" b="0" n="CCRCFAILIE" /><l _t="reg_bit" b="1" n="DCRCFAILIE" /><l _t="reg_bit" b="2" n="CTIMEOUTIE" /><l _t="reg_bit" b="3" n="DTIMEOUTIE" /><l _t="reg_bit" b="4" n="TXUNDERRIE" /><l _t="reg_bit" b="5" n="RXOVERRIE" /><l _t="reg_bit" b="6" n="CMDRENDIE" /><l _t="reg_bit" b="7" n="CMDSENTIE" /><l _t="reg_bit" b="8" n="DATAENDIE" /><l _t="reg_bit" b="9" n="STBITERRIE" /><l _t="reg_bit" b="10" n="DBCKENDIE" /><l _t="reg_bit" b="11" n="CMDACTIE" /><l _t="reg_bit" b="12" n="TXACTIE" /><l _t="reg_bit" b="13" n="RXACTIE" /><l _t="reg_bit" b="14" n="TXFIFOHEIE" /><l _t="reg_bit" b="15" n="RXFIFOHFIE" /><l _t="reg_bit" b="16" n="TXFIFOFIE" /><l _t="reg_bit" b="17" n="RXFIFOFIE" /><l _t="reg_bit" b="18" n="TXFIFOEIE" /><l _t="reg_bit" b="19" n="RXFIFOEIE" /><l _t="reg_bit" b="20" n="TXDAVLIE" /><l _t="reg_bit" b="21" n="RXDAVLIE" /><l _t="reg_bit" b="22" n="SDIOITIE" /><l _t="reg_bit" b="23" n="CEATAENDIE" /></v></l><l _t="struct_field" doc="Reserved, 0x40-0x44" le="4" n="RESERVED0" ne="2"><v _t="list" /></l><l _t="struct_field" doc="SDIO FIFO counter register,  Address offset: 0x48" l="4" n="FIFOCNT"><v _t="list"><l _t="reg_bit" b="0" e="23" n="FIFOCOUNT" /></v></l><l _t="struct_field" doc="Reserved, 0x4C-0x7C" le="4" n="RESERVED1" ne="13"><v _t="list" /></l><l _t="struct_field" doc="SDIO data FIFO register, Address offset: 0x80" l="4" n="FIFO"><v _t="list"><l _t="reg_bit" b="0" e="31" n="FIFODATA" /></v></l></tt></t><a _t="i" v="1073818624" /></SDIO><SPI1 _t="periph_obj" n="SPI1"><t _t="struct_descr" n="SPI" rn="SPI_TypeDef"><l _t="i" v="36" /><t _t="dict"><CR1 _t="struct_field" doc="SPI control register 1 (not used in I2S mode), Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CPHA" /><l _t="reg_bit" b="1" n="CPOL" /><l _t="reg_bit" b="2" n="MSTR" /><l _t="reg_bit" b="3" e="5" n="BR" /><l _t="reg_bit" b="6" n="SPE" /><l _t="reg_bit" b="7" n="LSBFIRST" /><l _t="reg_bit" b="8" n="SSI" /><l _t="reg_bit" b="9" n="SSM" /><l _t="reg_bit" b="10" n="RXONLY" /><l _t="reg_bit" b="11" n="DFF" /><l _t="reg_bit" b="12" n="CRCNEXT" /><l _t="reg_bit" b="13" n="CRCEN" /><l _t="reg_bit" b="14" n="BIDIOE" /><l _t="reg_bit" b="15" n="BIDIMODE" /></v></CR1><CR2 _t="struct_field" doc="SPI control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="RXDMAEN" /><l _t="reg_bit" b="1" n="TXDMAEN" /><l _t="reg_bit" b="2" n="SSOE" /><l _t="reg_bit" b="4" n="FRF" /><l _t="reg_bit" b="5" n="ERRIE" /><l _t="reg_bit" b="6" n="RXNEIE" /><l _t="reg_bit" b="7" n="TXEIE" /></v></CR2><SR _t="struct_field" doc="SPI status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="RXNE" /><l _t="reg_bit" b="1" n="TXE" /><l _t="reg_bit" b="2" n="CHSIDE" /><l _t="reg_bit" b="3" n="UDR" /><l _t="reg_bit" b="4" n="CRCERR" /><l _t="reg_bit" b="5" n="MODF" /><l _t="reg_bit" b="6" n="OVR" /><l _t="reg_bit" b="7" n="BSY" /><l _t="reg_bit" b="8" n="FRE" /></v></SR><DR _t="struct_field" doc="SPI data register, Address offset: 0x0C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DR" /></v></DR><CRCPR _t="struct_field" doc="SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10" l="4" n="CRCPR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CRCPOLY" /></v></CRCPR><RXCRCR _t="struct_field" doc="SPI RX CRC register (not used in I2S mode),  Address offset: 0x14" l="4" n="RXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="RXCRC" /></v></RXCRCR><TXCRCR _t="struct_field" doc="SPI TX CRC register (not used in I2S mode),  Address offset: 0x18" l="4" n="TXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="TXCRC" /></v></TXCRCR><I2SCFGR _t="struct_field" doc="SPI_I2S configuration register,  Address offset: 0x1C" l="4" n="I2SCFGR"><v _t="list"><l _t="reg_bit" b="0" n="CHLEN" /><l _t="reg_bit" b="1" e="2" n="DATLEN" /><l _t="reg_bit" b="3" n="CKPOL" /><l _t="reg_bit" b="4" e="5" n="I2SSTD" /><l _t="reg_bit" b="7" n="PCMSYNC" /><l _t="reg_bit" b="8" e="9" n="I2SCFG" /><l _t="reg_bit" b="10" n="I2SE" /><l _t="reg_bit" b="11" n="I2SMOD" /></v></I2SCFGR><I2SPR _t="struct_field" doc="SPI_I2S prescaler register,  Address offset: 0x20" l="4" n="I2SPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="I2SDIV" /><l _t="reg_bit" b="8" n="ODD" /><l _t="reg_bit" b="9" n="MCKOE" /></v></I2SPR></t><tt _t="list"><l _t="struct_field" doc="SPI control register 1 (not used in I2S mode), Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CPHA" /><l _t="reg_bit" b="1" n="CPOL" /><l _t="reg_bit" b="2" n="MSTR" /><l _t="reg_bit" b="3" e="5" n="BR" /><l _t="reg_bit" b="6" n="SPE" /><l _t="reg_bit" b="7" n="LSBFIRST" /><l _t="reg_bit" b="8" n="SSI" /><l _t="reg_bit" b="9" n="SSM" /><l _t="reg_bit" b="10" n="RXONLY" /><l _t="reg_bit" b="11" n="DFF" /><l _t="reg_bit" b="12" n="CRCNEXT" /><l _t="reg_bit" b="13" n="CRCEN" /><l _t="reg_bit" b="14" n="BIDIOE" /><l _t="reg_bit" b="15" n="BIDIMODE" /></v></l><l _t="struct_field" doc="SPI control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="RXDMAEN" /><l _t="reg_bit" b="1" n="TXDMAEN" /><l _t="reg_bit" b="2" n="SSOE" /><l _t="reg_bit" b="4" n="FRF" /><l _t="reg_bit" b="5" n="ERRIE" /><l _t="reg_bit" b="6" n="RXNEIE" /><l _t="reg_bit" b="7" n="TXEIE" /></v></l><l _t="struct_field" doc="SPI status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="RXNE" /><l _t="reg_bit" b="1" n="TXE" /><l _t="reg_bit" b="2" n="CHSIDE" /><l _t="reg_bit" b="3" n="UDR" /><l _t="reg_bit" b="4" n="CRCERR" /><l _t="reg_bit" b="5" n="MODF" /><l _t="reg_bit" b="6" n="OVR" /><l _t="reg_bit" b="7" n="BSY" /><l _t="reg_bit" b="8" n="FRE" /></v></l><l _t="struct_field" doc="SPI data register, Address offset: 0x0C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DR" /></v></l><l _t="struct_field" doc="SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10" l="4" n="CRCPR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CRCPOLY" /></v></l><l _t="struct_field" doc="SPI RX CRC register (not used in I2S mode),  Address offset: 0x14" l="4" n="RXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="RXCRC" /></v></l><l _t="struct_field" doc="SPI TX CRC register (not used in I2S mode),  Address offset: 0x18" l="4" n="TXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="TXCRC" /></v></l><l _t="struct_field" doc="SPI_I2S configuration register,  Address offset: 0x1C" l="4" n="I2SCFGR"><v _t="list"><l _t="reg_bit" b="0" n="CHLEN" /><l _t="reg_bit" b="1" e="2" n="DATLEN" /><l _t="reg_bit" b="3" n="CKPOL" /><l _t="reg_bit" b="4" e="5" n="I2SSTD" /><l _t="reg_bit" b="7" n="PCMSYNC" /><l _t="reg_bit" b="8" e="9" n="I2SCFG" /><l _t="reg_bit" b="10" n="I2SE" /><l _t="reg_bit" b="11" n="I2SMOD" /></v></l><l _t="struct_field" doc="SPI_I2S prescaler register,  Address offset: 0x20" l="4" n="I2SPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="I2SDIV" /><l _t="reg_bit" b="8" n="ODD" /><l _t="reg_bit" b="9" n="MCKOE" /></v></l></tt></t><a _t="i" v="1073819648" /></SPI1><SYSCFG _t="periph_obj" n="SYSCFG"><t _t="struct_descr" n="SYSCFG" rn="SYSCFG_TypeDef"><l _t="i" v="36" /><t _t="dict"><MEMRMP _t="struct_field" doc="SYSCFG memory remap register, Address offset: 0x00" l="4" n="MEMRMP"><v _t="list" /></MEMRMP><PMC _t="struct_field" doc="SYSCFG peripheral mode configuration register,  Address offset: 0x04" l="4" n="PMC"><v _t="list" /></PMC><EXTICR _t="struct_field" doc="SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14" le="4" n="EXTICR" ne="4"><v _t="list" /></EXTICR><RESERVED _t="struct_field" doc="Reserved, 0x18-0x1C" le="4" n="RESERVED" ne="2"><v _t="list" /></RESERVED><CMPCR _t="struct_field" doc="SYSCFG Compensation cell control register,  Address offset: 0x20" l="4" n="CMPCR"><v _t="list"><l _t="reg_bit" b="8" n="READY" /></v></CMPCR></t><tt _t="list"><l _t="struct_field" doc="SYSCFG memory remap register, Address offset: 0x00" l="4" n="MEMRMP"><v _t="list" /></l><l _t="struct_field" doc="SYSCFG peripheral mode configuration register,  Address offset: 0x04" l="4" n="PMC"><v _t="list" /></l><l _t="struct_field" doc="SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14" le="4" n="EXTICR" ne="4"><v _t="list" /></l><l _t="struct_field" doc="Reserved, 0x18-0x1C" le="4" n="RESERVED" ne="2"><v _t="list" /></l><l _t="struct_field" doc="SYSCFG Compensation cell control register,  Address offset: 0x20" l="4" n="CMPCR"><v _t="list"><l _t="reg_bit" b="8" n="READY" /></v></l></tt></t><a _t="i" v="1073821696" /></SYSCFG><EXTI _t="periph_obj" n="EXTI"><t _t="struct_descr" n="EXTI" rn="EXTI_TypeDef"><l _t="i" v="24" /><t _t="dict"><IMR _t="struct_field" doc="EXTI Interrupt mask register, Address offset: 0x00" l="4" n="IMR"><v _t="list"><l _t="reg_bit" b="0" n="MR0" /><l _t="reg_bit" b="1" n="MR1" /><l _t="reg_bit" b="2" n="MR2" /><l _t="reg_bit" b="3" n="MR3" /><l _t="reg_bit" b="4" n="MR4" /><l _t="reg_bit" b="5" n="MR5" /><l _t="reg_bit" b="6" n="MR6" /><l _t="reg_bit" b="7" n="MR7" /><l _t="reg_bit" b="8" n="MR8" /><l _t="reg_bit" b="9" n="MR9" /><l _t="reg_bit" b="10" n="MR10" /><l _t="reg_bit" b="11" n="MR11" /><l _t="reg_bit" b="12" n="MR12" /><l _t="reg_bit" b="13" n="MR13" /><l _t="reg_bit" b="14" n="MR14" /><l _t="reg_bit" b="15" n="MR15" /><l _t="reg_bit" b="16" n="MR16" /><l _t="reg_bit" b="17" n="MR17" /><l _t="reg_bit" b="18" n="MR18" /><l _t="reg_bit" b="19" n="MR19" /><l _t="reg_bit" b="20" n="MR20" /><l _t="reg_bit" b="21" n="MR21" /><l _t="reg_bit" b="22" n="MR22" /></v></IMR><EMR _t="struct_field" doc="EXTI Event mask register, Address offset: 0x04" l="4" n="EMR"><v _t="list"><l _t="reg_bit" b="0" n="MR0" /><l _t="reg_bit" b="1" n="MR1" /><l _t="reg_bit" b="2" n="MR2" /><l _t="reg_bit" b="3" n="MR3" /><l _t="reg_bit" b="4" n="MR4" /><l _t="reg_bit" b="5" n="MR5" /><l _t="reg_bit" b="6" n="MR6" /><l _t="reg_bit" b="7" n="MR7" /><l _t="reg_bit" b="8" n="MR8" /><l _t="reg_bit" b="9" n="MR9" /><l _t="reg_bit" b="10" n="MR10" /><l _t="reg_bit" b="11" n="MR11" /><l _t="reg_bit" b="12" n="MR12" /><l _t="reg_bit" b="13" n="MR13" /><l _t="reg_bit" b="14" n="MR14" /><l _t="reg_bit" b="15" n="MR15" /><l _t="reg_bit" b="16" n="MR16" /><l _t="reg_bit" b="17" n="MR17" /><l _t="reg_bit" b="18" n="MR18" /><l _t="reg_bit" b="19" n="MR19" /><l _t="reg_bit" b="20" n="MR20" /><l _t="reg_bit" b="21" n="MR21" /><l _t="reg_bit" b="22" n="MR22" /></v></EMR><RTSR _t="struct_field" doc="EXTI Rising trigger selection register, Address offset: 0x08" l="4" n="RTSR"><v _t="list"><l _t="reg_bit" b="0" n="TR0" /><l _t="reg_bit" b="1" n="TR1" /><l _t="reg_bit" b="2" n="TR2" /><l _t="reg_bit" b="3" n="TR3" /><l _t="reg_bit" b="4" n="TR4" /><l _t="reg_bit" b="5" n="TR5" /><l _t="reg_bit" b="6" n="TR6" /><l _t="reg_bit" b="7" n="TR7" /><l _t="reg_bit" b="8" n="TR8" /><l _t="reg_bit" b="9" n="TR9" /><l _t="reg_bit" b="10" n="TR10" /><l _t="reg_bit" b="11" n="TR11" /><l _t="reg_bit" b="12" n="TR12" /><l _t="reg_bit" b="13" n="TR13" /><l _t="reg_bit" b="14" n="TR14" /><l _t="reg_bit" b="15" n="TR15" /><l _t="reg_bit" b="16" n="TR16" /><l _t="reg_bit" b="17" n="TR17" /><l _t="reg_bit" b="18" n="TR18" /><l _t="reg_bit" b="19" n="TR19" /><l _t="reg_bit" b="20" n="TR20" /><l _t="reg_bit" b="21" n="TR21" /><l _t="reg_bit" b="22" n="TR22" /></v></RTSR><FTSR _t="struct_field" doc="EXTI Falling trigger selection register, Address offset: 0x0C" l="4" n="FTSR"><v _t="list"><l _t="reg_bit" b="0" n="TR0" /><l _t="reg_bit" b="1" n="TR1" /><l _t="reg_bit" b="2" n="TR2" /><l _t="reg_bit" b="3" n="TR3" /><l _t="reg_bit" b="4" n="TR4" /><l _t="reg_bit" b="5" n="TR5" /><l _t="reg_bit" b="6" n="TR6" /><l _t="reg_bit" b="7" n="TR7" /><l _t="reg_bit" b="8" n="TR8" /><l _t="reg_bit" b="9" n="TR9" /><l _t="reg_bit" b="10" n="TR10" /><l _t="reg_bit" b="11" n="TR11" /><l _t="reg_bit" b="12" n="TR12" /><l _t="reg_bit" b="13" n="TR13" /><l _t="reg_bit" b="14" n="TR14" /><l _t="reg_bit" b="15" n="TR15" /><l _t="reg_bit" b="16" n="TR16" /><l _t="reg_bit" b="17" n="TR17" /><l _t="reg_bit" b="18" n="TR18" /><l _t="reg_bit" b="19" n="TR19" /><l _t="reg_bit" b="20" n="TR20" /><l _t="reg_bit" b="21" n="TR21" /><l _t="reg_bit" b="22" n="TR22" /></v></FTSR><SWIER _t="struct_field" doc="EXTI Software interrupt event register, Address offset: 0x10" l="4" n="SWIER"><v _t="list"><l _t="reg_bit" b="0" n="SWIER0" /><l _t="reg_bit" b="1" n="SWIER1" /><l _t="reg_bit" b="2" n="SWIER2" /><l _t="reg_bit" b="3" n="SWIER3" /><l _t="reg_bit" b="4" n="SWIER4" /><l _t="reg_bit" b="5" n="SWIER5" /><l _t="reg_bit" b="6" n="SWIER6" /><l _t="reg_bit" b="7" n="SWIER7" /><l _t="reg_bit" b="8" n="SWIER8" /><l _t="reg_bit" b="9" n="SWIER9" /><l _t="reg_bit" b="10" n="SWIER10" /><l _t="reg_bit" b="11" n="SWIER11" /><l _t="reg_bit" b="12" n="SWIER12" /><l _t="reg_bit" b="13" n="SWIER13" /><l _t="reg_bit" b="14" n="SWIER14" /><l _t="reg_bit" b="15" n="SWIER15" /><l _t="reg_bit" b="16" n="SWIER16" /><l _t="reg_bit" b="17" n="SWIER17" /><l _t="reg_bit" b="18" n="SWIER18" /><l _t="reg_bit" b="19" n="SWIER19" /><l _t="reg_bit" b="20" n="SWIER20" /><l _t="reg_bit" b="21" n="SWIER21" /><l _t="reg_bit" b="22" n="SWIER22" /></v></SWIER><PR _t="struct_field" doc="EXTI Pending register,  Address offset: 0x14" l="4" n="PR"><v _t="list"><l _t="reg_bit" b="0" n="PR0" /><l _t="reg_bit" b="1" n="PR1" /><l _t="reg_bit" b="2" n="PR2" /><l _t="reg_bit" b="3" n="PR3" /><l _t="reg_bit" b="4" n="PR4" /><l _t="reg_bit" b="5" n="PR5" /><l _t="reg_bit" b="6" n="PR6" /><l _t="reg_bit" b="7" n="PR7" /><l _t="reg_bit" b="8" n="PR8" /><l _t="reg_bit" b="9" n="PR9" /><l _t="reg_bit" b="10" n="PR10" /><l _t="reg_bit" b="11" n="PR11" /><l _t="reg_bit" b="12" n="PR12" /><l _t="reg_bit" b="13" n="PR13" /><l _t="reg_bit" b="14" n="PR14" /><l _t="reg_bit" b="15" n="PR15" /><l _t="reg_bit" b="16" n="PR16" /><l _t="reg_bit" b="17" n="PR17" /><l _t="reg_bit" b="18" n="PR18" /><l _t="reg_bit" b="19" n="PR19" /><l _t="reg_bit" b="20" n="PR20" /><l _t="reg_bit" b="21" n="PR21" /><l _t="reg_bit" b="22" n="PR22" /></v></PR></t><tt _t="list"><l _t="struct_field" doc="EXTI Interrupt mask register, Address offset: 0x00" l="4" n="IMR"><v _t="list"><l _t="reg_bit" b="0" n="MR0" /><l _t="reg_bit" b="1" n="MR1" /><l _t="reg_bit" b="2" n="MR2" /><l _t="reg_bit" b="3" n="MR3" /><l _t="reg_bit" b="4" n="MR4" /><l _t="reg_bit" b="5" n="MR5" /><l _t="reg_bit" b="6" n="MR6" /><l _t="reg_bit" b="7" n="MR7" /><l _t="reg_bit" b="8" n="MR8" /><l _t="reg_bit" b="9" n="MR9" /><l _t="reg_bit" b="10" n="MR10" /><l _t="reg_bit" b="11" n="MR11" /><l _t="reg_bit" b="12" n="MR12" /><l _t="reg_bit" b="13" n="MR13" /><l _t="reg_bit" b="14" n="MR14" /><l _t="reg_bit" b="15" n="MR15" /><l _t="reg_bit" b="16" n="MR16" /><l _t="reg_bit" b="17" n="MR17" /><l _t="reg_bit" b="18" n="MR18" /><l _t="reg_bit" b="19" n="MR19" /><l _t="reg_bit" b="20" n="MR20" /><l _t="reg_bit" b="21" n="MR21" /><l _t="reg_bit" b="22" n="MR22" /></v></l><l _t="struct_field" doc="EXTI Event mask register, Address offset: 0x04" l="4" n="EMR"><v _t="list"><l _t="reg_bit" b="0" n="MR0" /><l _t="reg_bit" b="1" n="MR1" /><l _t="reg_bit" b="2" n="MR2" /><l _t="reg_bit" b="3" n="MR3" /><l _t="reg_bit" b="4" n="MR4" /><l _t="reg_bit" b="5" n="MR5" /><l _t="reg_bit" b="6" n="MR6" /><l _t="reg_bit" b="7" n="MR7" /><l _t="reg_bit" b="8" n="MR8" /><l _t="reg_bit" b="9" n="MR9" /><l _t="reg_bit" b="10" n="MR10" /><l _t="reg_bit" b="11" n="MR11" /><l _t="reg_bit" b="12" n="MR12" /><l _t="reg_bit" b="13" n="MR13" /><l _t="reg_bit" b="14" n="MR14" /><l _t="reg_bit" b="15" n="MR15" /><l _t="reg_bit" b="16" n="MR16" /><l _t="reg_bit" b="17" n="MR17" /><l _t="reg_bit" b="18" n="MR18" /><l _t="reg_bit" b="19" n="MR19" /><l _t="reg_bit" b="20" n="MR20" /><l _t="reg_bit" b="21" n="MR21" /><l _t="reg_bit" b="22" n="MR22" /></v></l><l _t="struct_field" doc="EXTI Rising trigger selection register, Address offset: 0x08" l="4" n="RTSR"><v _t="list"><l _t="reg_bit" b="0" n="TR0" /><l _t="reg_bit" b="1" n="TR1" /><l _t="reg_bit" b="2" n="TR2" /><l _t="reg_bit" b="3" n="TR3" /><l _t="reg_bit" b="4" n="TR4" /><l _t="reg_bit" b="5" n="TR5" /><l _t="reg_bit" b="6" n="TR6" /><l _t="reg_bit" b="7" n="TR7" /><l _t="reg_bit" b="8" n="TR8" /><l _t="reg_bit" b="9" n="TR9" /><l _t="reg_bit" b="10" n="TR10" /><l _t="reg_bit" b="11" n="TR11" /><l _t="reg_bit" b="12" n="TR12" /><l _t="reg_bit" b="13" n="TR13" /><l _t="reg_bit" b="14" n="TR14" /><l _t="reg_bit" b="15" n="TR15" /><l _t="reg_bit" b="16" n="TR16" /><l _t="reg_bit" b="17" n="TR17" /><l _t="reg_bit" b="18" n="TR18" /><l _t="reg_bit" b="19" n="TR19" /><l _t="reg_bit" b="20" n="TR20" /><l _t="reg_bit" b="21" n="TR21" /><l _t="reg_bit" b="22" n="TR22" /></v></l><l _t="struct_field" doc="EXTI Falling trigger selection register, Address offset: 0x0C" l="4" n="FTSR"><v _t="list"><l _t="reg_bit" b="0" n="TR0" /><l _t="reg_bit" b="1" n="TR1" /><l _t="reg_bit" b="2" n="TR2" /><l _t="reg_bit" b="3" n="TR3" /><l _t="reg_bit" b="4" n="TR4" /><l _t="reg_bit" b="5" n="TR5" /><l _t="reg_bit" b="6" n="TR6" /><l _t="reg_bit" b="7" n="TR7" /><l _t="reg_bit" b="8" n="TR8" /><l _t="reg_bit" b="9" n="TR9" /><l _t="reg_bit" b="10" n="TR10" /><l _t="reg_bit" b="11" n="TR11" /><l _t="reg_bit" b="12" n="TR12" /><l _t="reg_bit" b="13" n="TR13" /><l _t="reg_bit" b="14" n="TR14" /><l _t="reg_bit" b="15" n="TR15" /><l _t="reg_bit" b="16" n="TR16" /><l _t="reg_bit" b="17" n="TR17" /><l _t="reg_bit" b="18" n="TR18" /><l _t="reg_bit" b="19" n="TR19" /><l _t="reg_bit" b="20" n="TR20" /><l _t="reg_bit" b="21" n="TR21" /><l _t="reg_bit" b="22" n="TR22" /></v></l><l _t="struct_field" doc="EXTI Software interrupt event register, Address offset: 0x10" l="4" n="SWIER"><v _t="list"><l _t="reg_bit" b="0" n="SWIER0" /><l _t="reg_bit" b="1" n="SWIER1" /><l _t="reg_bit" b="2" n="SWIER2" /><l _t="reg_bit" b="3" n="SWIER3" /><l _t="reg_bit" b="4" n="SWIER4" /><l _t="reg_bit" b="5" n="SWIER5" /><l _t="reg_bit" b="6" n="SWIER6" /><l _t="reg_bit" b="7" n="SWIER7" /><l _t="reg_bit" b="8" n="SWIER8" /><l _t="reg_bit" b="9" n="SWIER9" /><l _t="reg_bit" b="10" n="SWIER10" /><l _t="reg_bit" b="11" n="SWIER11" /><l _t="reg_bit" b="12" n="SWIER12" /><l _t="reg_bit" b="13" n="SWIER13" /><l _t="reg_bit" b="14" n="SWIER14" /><l _t="reg_bit" b="15" n="SWIER15" /><l _t="reg_bit" b="16" n="SWIER16" /><l _t="reg_bit" b="17" n="SWIER17" /><l _t="reg_bit" b="18" n="SWIER18" /><l _t="reg_bit" b="19" n="SWIER19" /><l _t="reg_bit" b="20" n="SWIER20" /><l _t="reg_bit" b="21" n="SWIER21" /><l _t="reg_bit" b="22" n="SWIER22" /></v></l><l _t="struct_field" doc="EXTI Pending register,  Address offset: 0x14" l="4" n="PR"><v _t="list"><l _t="reg_bit" b="0" n="PR0" /><l _t="reg_bit" b="1" n="PR1" /><l _t="reg_bit" b="2" n="PR2" /><l _t="reg_bit" b="3" n="PR3" /><l _t="reg_bit" b="4" n="PR4" /><l _t="reg_bit" b="5" n="PR5" /><l _t="reg_bit" b="6" n="PR6" /><l _t="reg_bit" b="7" n="PR7" /><l _t="reg_bit" b="8" n="PR8" /><l _t="reg_bit" b="9" n="PR9" /><l _t="reg_bit" b="10" n="PR10" /><l _t="reg_bit" b="11" n="PR11" /><l _t="reg_bit" b="12" n="PR12" /><l _t="reg_bit" b="13" n="PR13" /><l _t="reg_bit" b="14" n="PR14" /><l _t="reg_bit" b="15" n="PR15" /><l _t="reg_bit" b="16" n="PR16" /><l _t="reg_bit" b="17" n="PR17" /><l _t="reg_bit" b="18" n="PR18" /><l _t="reg_bit" b="19" n="PR19" /><l _t="reg_bit" b="20" n="PR20" /><l _t="reg_bit" b="21" n="PR21" /><l _t="reg_bit" b="22" n="PR22" /></v></l></tt></t><a _t="i" v="1073822720" /></EXTI><TIM9 _t="periph_obj" n="TIM9"><t _t="struct_descr" n="TIM" rn="TIM_TypeDef"><l _t="i" v="84" /><t _t="dict"><CR1 _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></CR1><CR2 _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></CR2><SMCR _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></SMCR><DIER _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></DIER><SR _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></SR><EGR _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></EGR><CCMR1 _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></CCMR1><CCMR2 _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></CCMR2><CCER _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></CCER><CNT _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></CNT><PSC _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></PSC><ARR _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></ARR><RCR _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></RCR><CCR1 _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></CCR1><CCR2 _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></CCR2><CCR3 _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></CCR3><CCR4 _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></CCR4><BDTR _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></BDTR><DCR _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></DCR><DMAR _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></DMAR><OR _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></OR></t><tt _t="list"><l _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></l><l _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></l><l _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></l><l _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></l><l _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></l><l _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></l><l _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></l><l _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></l><l _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></l><l _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></l><l _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></l><l _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></l><l _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></l><l _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></l><l _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></l><l _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></l><l _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></l><l _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></l><l _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></l></tt></t><a _t="i" v="1073823744" /></TIM9><TIM10 _t="periph_obj" n="TIM10"><t _t="struct_descr" n="TIM" rn="TIM_TypeDef"><l _t="i" v="84" /><t _t="dict"><CR1 _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></CR1><CR2 _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></CR2><SMCR _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></SMCR><DIER _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></DIER><SR _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></SR><EGR _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></EGR><CCMR1 _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></CCMR1><CCMR2 _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></CCMR2><CCER _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></CCER><CNT _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></CNT><PSC _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></PSC><ARR _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></ARR><RCR _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></RCR><CCR1 _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></CCR1><CCR2 _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></CCR2><CCR3 _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></CCR3><CCR4 _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></CCR4><BDTR _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></BDTR><DCR _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></DCR><DMAR _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></DMAR><OR _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></OR></t><tt _t="list"><l _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></l><l _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></l><l _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></l><l _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></l><l _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></l><l _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></l><l _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></l><l _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></l><l _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></l><l _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></l><l _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></l><l _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></l><l _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></l><l _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></l><l _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></l><l _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></l><l _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></l><l _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></l><l _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></l></tt></t><a _t="i" v="1073824768" /></TIM10><TIM11 _t="periph_obj" n="TIM11"><t _t="struct_descr" n="TIM" rn="TIM_TypeDef"><l _t="i" v="84" /><t _t="dict"><CR1 _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></CR1><CR2 _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></CR2><SMCR _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></SMCR><DIER _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></DIER><SR _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></SR><EGR _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></EGR><CCMR1 _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></CCMR1><CCMR2 _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></CCMR2><CCER _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></CCER><CNT _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></CNT><PSC _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></PSC><ARR _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></ARR><RCR _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></RCR><CCR1 _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></CCR1><CCR2 _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></CCR2><CCR3 _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></CCR3><CCR4 _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></CCR4><BDTR _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></BDTR><DCR _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></DCR><DMAR _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></DMAR><OR _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></OR></t><tt _t="list"><l _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></l><l _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></l><l _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></l><l _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></l><l _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></l><l _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></l><l _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></l><l _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></l><l _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></l><l _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></l><l _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></l><l _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></l><l _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></l><l _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></l><l _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></l><l _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></l><l _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></l><l _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></l><l _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></l></tt></t><a _t="i" v="1073825792" /></TIM11><GPIOA _t="periph_obj" n="GPIOA"><t _t="struct_descr" n="GPIO" rn="GPIO_TypeDef"><l _t="i" v="40" /><t _t="dict"><MODER _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></MODER><OTYPER _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></OTYPER><OSPEEDR _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></OSPEEDR><PUPDR _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></PUPDR><IDR _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></IDR><ODR _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></ODR><BSRR _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></BSRR><LCKR _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></LCKR><AFR _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></AFR></t><tt _t="list"><l _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></l><l _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></l><l _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></l><l _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></l></tt></t><a _t="i" v="1073872896" /></GPIOA><GPIOB _t="periph_obj" n="GPIOB"><t _t="struct_descr" n="GPIO" rn="GPIO_TypeDef"><l _t="i" v="40" /><t _t="dict"><MODER _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></MODER><OTYPER _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></OTYPER><OSPEEDR _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></OSPEEDR><PUPDR _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></PUPDR><IDR _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></IDR><ODR _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></ODR><BSRR _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></BSRR><LCKR _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></LCKR><AFR _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></AFR></t><tt _t="list"><l _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></l><l _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></l><l _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></l><l _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></l></tt></t><a _t="i" v="1073873920" /></GPIOB><GPIOC _t="periph_obj" n="GPIOC"><t _t="struct_descr" n="GPIO" rn="GPIO_TypeDef"><l _t="i" v="40" /><t _t="dict"><MODER _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></MODER><OTYPER _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></OTYPER><OSPEEDR _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></OSPEEDR><PUPDR _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></PUPDR><IDR _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></IDR><ODR _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></ODR><BSRR _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></BSRR><LCKR _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></LCKR><AFR _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></AFR></t><tt _t="list"><l _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></l><l _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></l><l _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></l><l _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></l></tt></t><a _t="i" v="1073874944" /></GPIOC><GPIOD _t="periph_obj" n="GPIOD"><t _t="struct_descr" n="GPIO" rn="GPIO_TypeDef"><l _t="i" v="40" /><t _t="dict"><MODER _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></MODER><OTYPER _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></OTYPER><OSPEEDR _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></OSPEEDR><PUPDR _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></PUPDR><IDR _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></IDR><ODR _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></ODR><BSRR _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></BSRR><LCKR _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></LCKR><AFR _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></AFR></t><tt _t="list"><l _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></l><l _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></l><l _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></l><l _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></l></tt></t><a _t="i" v="1073875968" /></GPIOD><GPIOE _t="periph_obj" n="GPIOE"><t _t="struct_descr" n="GPIO" rn="GPIO_TypeDef"><l _t="i" v="40" /><t _t="dict"><MODER _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></MODER><OTYPER _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></OTYPER><OSPEEDR _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></OSPEEDR><PUPDR _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></PUPDR><IDR _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></IDR><ODR _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></ODR><BSRR _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></BSRR><LCKR _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></LCKR><AFR _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></AFR></t><tt _t="list"><l _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></l><l _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></l><l _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></l><l _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></l></tt></t><a _t="i" v="1073876992" /></GPIOE><GPIOF _t="periph_obj" n="GPIOF"><t _t="struct_descr" n="GPIO" rn="GPIO_TypeDef"><l _t="i" v="40" /><t _t="dict"><MODER _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></MODER><OTYPER _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></OTYPER><OSPEEDR _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></OSPEEDR><PUPDR _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></PUPDR><IDR _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></IDR><ODR _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></ODR><BSRR _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></BSRR><LCKR _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></LCKR><AFR _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></AFR></t><tt _t="list"><l _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></l><l _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></l><l _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></l><l _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></l></tt></t><a _t="i" v="1073878016" /></GPIOF><GPIOG _t="periph_obj" n="GPIOG"><t _t="struct_descr" n="GPIO" rn="GPIO_TypeDef"><l _t="i" v="40" /><t _t="dict"><MODER _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></MODER><OTYPER _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></OTYPER><OSPEEDR _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></OSPEEDR><PUPDR _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></PUPDR><IDR _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></IDR><ODR _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></ODR><BSRR _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></BSRR><LCKR _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></LCKR><AFR _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></AFR></t><tt _t="list"><l _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></l><l _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></l><l _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></l><l _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></l></tt></t><a _t="i" v="1073879040" /></GPIOG><GPIOH _t="periph_obj" n="GPIOH"><t _t="struct_descr" n="GPIO" rn="GPIO_TypeDef"><l _t="i" v="40" /><t _t="dict"><MODER _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></MODER><OTYPER _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></OTYPER><OSPEEDR _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></OSPEEDR><PUPDR _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></PUPDR><IDR _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></IDR><ODR _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></ODR><BSRR _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></BSRR><LCKR _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></LCKR><AFR _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></AFR></t><tt _t="list"><l _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></l><l _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></l><l _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></l><l _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></l></tt></t><a _t="i" v="1073880064" /></GPIOH><GPIOI _t="periph_obj" n="GPIOI"><t _t="struct_descr" n="GPIO" rn="GPIO_TypeDef"><l _t="i" v="40" /><t _t="dict"><MODER _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></MODER><OTYPER _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></OTYPER><OSPEEDR _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></OSPEEDR><PUPDR _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></PUPDR><IDR _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></IDR><ODR _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></ODR><BSRR _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></BSRR><LCKR _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></LCKR><AFR _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></AFR></t><tt _t="list"><l _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></l><l _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></l><l _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></l><l _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></l></tt></t><a _t="i" v="1073881088" /></GPIOI><CRC _t="periph_obj" n="CRC"><t _t="struct_descr" n="CRC" rn="CRC_TypeDef"><l _t="i" v="12" /><t _t="dict"><DR _t="struct_field" doc="CRC Data register,  Address offset: 0x00" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="DR" /></v></DR><IDR _t="struct_field" doc="CRC Independent data register, Address offset: 0x04" l="1" n="IDR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="IDR" /></v></IDR><RESERVED0 _t="struct_field" doc="Reserved, 0x05" l="1" n="RESERVED0"><v _t="list" /></RESERVED0><RESERVED1 _t="struct_field" doc="Reserved, 0x06" l="2" n="RESERVED1"><v _t="list" /></RESERVED1><CR _t="struct_field" doc="CRC Control register, Address offset: 0x08" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="RESET" /></v></CR></t><tt _t="list"><l _t="struct_field" doc="CRC Data register,  Address offset: 0x00" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="DR" /></v></l><l _t="struct_field" doc="CRC Independent data register, Address offset: 0x04" l="1" n="IDR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="IDR" /></v></l><l _t="struct_field" doc="Reserved, 0x05" l="1" n="RESERVED0"><v _t="list" /></l><l _t="struct_field" doc="Reserved, 0x06" l="2" n="RESERVED1"><v _t="list" /></l><l _t="struct_field" doc="CRC Control register, Address offset: 0x08" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="RESET" /></v></l></tt></t><a _t="i" v="1073885184" /></CRC><RCC _t="periph_obj" n="RCC"><t _t="struct_descr" n="RCC" rn="RCC_TypeDef"><l _t="i" v="140" /><t _t="dict"><CR _t="struct_field" doc="RCC clock control register, Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="HSION" /><l _t="reg_bit" b="1" n="HSIRDY" /><l _t="reg_bit" b="3" e="7" n="HSITRIM" /><l _t="reg_bit" b="8" e="15" n="HSICAL" /><l _t="reg_bit" b="16" n="HSEON" /><l _t="reg_bit" b="17" n="HSERDY" /><l _t="reg_bit" b="18" n="HSEBYP" /><l _t="reg_bit" b="19" n="CSSON" /><l _t="reg_bit" b="24" n="PLLON" /><l _t="reg_bit" b="25" n="PLLRDY" /><l _t="reg_bit" b="26" n="PLLI2SON" /><l _t="reg_bit" b="27" n="PLLI2SRDY" /></v></CR><PLLCFGR _t="struct_field" doc="RCC PLL configuration register, Address offset: 0x04" l="4" n="PLLCFGR"><v _t="list"><l _t="reg_bit" b="0" e="5" n="PLLM" /><l _t="reg_bit" b="6" e="14" n="PLLN" /><l _t="reg_bit" b="16" e="17" n="PLLP" /><l _t="reg_bit" b="22" n="PLLSRC" /><l _t="reg_bit" b="24" e="27" n="PLLQ" /></v></PLLCFGR><CFGR _t="struct_field" doc="RCC clock configuration register, Address offset: 0x08" l="4" n="CFGR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="SW" /><l _t="reg_bit" b="2" e="3" n="SWS" /><l _t="reg_bit" b="4" e="7" n="HPRE" /><l _t="reg_bit" b="10" e="12" n="PPRE1" /><l _t="reg_bit" b="13" e="15" n="PPRE2" /><l _t="reg_bit" b="16" e="20" n="RTCPRE" /><l _t="reg_bit" b="21" e="22" n="MCO1" /><l _t="reg_bit" b="23" n="I2SSRC" /><l _t="reg_bit" b="24" e="26" n="MCO1PRE" /><l _t="reg_bit" b="27" e="29" n="MCO2PRE" /><l _t="reg_bit" b="30" e="31" n="MCO2" /></v></CFGR><CIR _t="struct_field" doc="RCC clock interrupt register, Address offset: 0x0C" l="4" n="CIR"><v _t="list"><l _t="reg_bit" b="0" n="LSIRDYF" /><l _t="reg_bit" b="1" n="LSERDYF" /><l _t="reg_bit" b="2" n="HSIRDYF" /><l _t="reg_bit" b="3" n="HSERDYF" /><l _t="reg_bit" b="4" n="PLLRDYF" /><l _t="reg_bit" b="5" n="PLLI2SRDYF" /><l _t="reg_bit" b="7" n="CSSF" /><l _t="reg_bit" b="8" n="LSIRDYIE" /><l _t="reg_bit" b="9" n="LSERDYIE" /><l _t="reg_bit" b="10" n="HSIRDYIE" /><l _t="reg_bit" b="11" n="HSERDYIE" /><l _t="reg_bit" b="12" n="PLLRDYIE" /><l _t="reg_bit" b="13" n="PLLI2SRDYIE" /><l _t="reg_bit" b="16" n="LSIRDYC" /><l _t="reg_bit" b="17" n="LSERDYC" /><l _t="reg_bit" b="18" n="HSIRDYC" /><l _t="reg_bit" b="19" n="HSERDYC" /><l _t="reg_bit" b="20" n="PLLRDYC" /><l _t="reg_bit" b="21" n="PLLI2SRDYC" /><l _t="reg_bit" b="23" n="CSSC" /></v></CIR><AHB1RSTR _t="struct_field" doc="RCC AHB1 peripheral reset register, Address offset: 0x10" l="4" n="AHB1RSTR"><v _t="list"><l _t="reg_bit" b="0" n="GPIOARST" /><l _t="reg_bit" b="1" n="GPIOBRST" /><l _t="reg_bit" b="2" n="GPIOCRST" /><l _t="reg_bit" b="3" n="GPIODRST" /><l _t="reg_bit" b="4" n="GPIOERST" /><l _t="reg_bit" b="5" n="GPIOFRST" /><l _t="reg_bit" b="6" n="GPIOGRST" /><l _t="reg_bit" b="7" n="GPIOHRST" /><l _t="reg_bit" b="8" n="GPIOIRST" /><l _t="reg_bit" b="12" n="CRCRST" /><l _t="reg_bit" b="21" n="DMA1RST" /><l _t="reg_bit" b="22" n="DMA2RST" /><l _t="reg_bit" b="25" n="ETHMACRST" /><l _t="reg_bit" b="29" n="OTGHRST" /></v></AHB1RSTR><AHB2RSTR _t="struct_field" doc="RCC AHB2 peripheral reset register, Address offset: 0x14" l="4" n="AHB2RSTR"><v _t="list"><l _t="reg_bit" b="0" n="DCMIRST" /><l _t="reg_bit" b="6" n="RNGRST" /><l _t="reg_bit" b="7" n="OTGFSRST" /></v></AHB2RSTR><AHB3RSTR _t="struct_field" doc="RCC AHB3 peripheral reset register, Address offset: 0x18" l="4" n="AHB3RSTR"><v _t="list"><l _t="reg_bit" b="0" n="FSMCRST" /></v></AHB3RSTR><RESERVED0 _t="struct_field" doc="Reserved, 0x1C" l="4" n="RESERVED0"><v _t="list" /></RESERVED0><APB1RSTR _t="struct_field" doc="RCC APB1 peripheral reset register, Address offset: 0x20" l="4" n="APB1RSTR"><v _t="list"><l _t="reg_bit" b="0" n="TIM2RST" /><l _t="reg_bit" b="1" n="TIM3RST" /><l _t="reg_bit" b="2" n="TIM4RST" /><l _t="reg_bit" b="3" n="TIM5RST" /><l _t="reg_bit" b="4" n="TIM6RST" /><l _t="reg_bit" b="5" n="TIM7RST" /><l _t="reg_bit" b="6" n="TIM12RST" /><l _t="reg_bit" b="7" n="TIM13RST" /><l _t="reg_bit" b="8" n="TIM14RST" /><l _t="reg_bit" b="11" n="WWDGRST" /><l _t="reg_bit" b="14" n="SPI2RST" /><l _t="reg_bit" b="15" n="SPI3RST" /><l _t="reg_bit" b="17" n="USART2RST" /><l _t="reg_bit" b="18" n="USART3RST" /><l _t="reg_bit" b="19" n="UART4RST" /><l _t="reg_bit" b="20" n="UART5RST" /><l _t="reg_bit" b="21" n="I2C1RST" /><l _t="reg_bit" b="22" n="I2C2RST" /><l _t="reg_bit" b="23" n="I2C3RST" /><l _t="reg_bit" b="25" n="CAN1RST" /><l _t="reg_bit" b="26" n="CAN2RST" /><l _t="reg_bit" b="28" n="PWRRST" /><l _t="reg_bit" b="29" n="DACRST" /></v></APB1RSTR><APB2RSTR _t="struct_field" doc="RCC APB2 peripheral reset register, Address offset: 0x24" l="4" n="APB2RSTR"><v _t="list"><l _t="reg_bit" b="0" n="TIM1RST" /><l _t="reg_bit" b="1" n="TIM8RST" /><l _t="reg_bit" b="4" n="USART1RST" /><l _t="reg_bit" b="5" n="USART6RST" /><l _t="reg_bit" b="8" n="ADCRST" /><l _t="reg_bit" b="11" n="SDIORST" /><l _t="reg_bit" b="12" n="SPI1RST" /><l _t="reg_bit" b="14" n="SYSCFGRST" /><l _t="reg_bit" b="16" n="TIM9RST" /><l _t="reg_bit" b="17" n="TIM10RST" /><l _t="reg_bit" b="18" n="TIM11RST" /></v></APB2RSTR><RESERVED1 _t="struct_field" doc="Reserved, 0x28-0x2C" le="4" n="RESERVED1" ne="2"><v _t="list" /></RESERVED1><BDCR _t="struct_field" doc="RCC Backup domain control register, Address offset: 0x70" l="4" n="BDCR"><v _t="list"><l _t="reg_bit" b="0" n="LSEON" /><l _t="reg_bit" b="1" n="LSERDY" /><l _t="reg_bit" b="2" n="LSEBYP" /><l _t="reg_bit" b="8" e="9" n="RTCSEL" /><l _t="reg_bit" b="15" n="RTCEN" /><l _t="reg_bit" b="16" n="BDRST" /></v></BDCR><CSR _t="struct_field" doc="RCC clock control &amp; status register,  Address offset: 0x74" l="4" n="CSR"><v _t="list"><l _t="reg_bit" b="0" n="LSION" /><l _t="reg_bit" b="1" n="LSIRDY" /><l _t="reg_bit" b="24" n="RMVF" /><l _t="reg_bit" b="25" n="BORRSTF" /><l _t="reg_bit" b="26" n="PADRSTF" /><l _t="reg_bit" b="27" n="PORRSTF" /><l _t="reg_bit" b="28" n="SFTRSTF" /><l _t="reg_bit" b="29" n="WDGRSTF" /><l _t="reg_bit" b="30" n="WWDGRSTF" /><l _t="reg_bit" b="31" n="LPWRRSTF" /></v></CSR><RESERVED6 _t="struct_field" doc="Reserved, 0x78-0x7C" le="4" n="RESERVED6" ne="2"><v _t="list" /></RESERVED6><SSCGR _t="struct_field" doc="RCC spread spectrum clock generation register,  Address offset: 0x80" l="4" n="SSCGR"><v _t="list"><l _t="reg_bit" b="0" e="12" n="MODPER" /><l _t="reg_bit" b="13" e="27" n="INCSTEP" /><l _t="reg_bit" b="30" n="SPREADSEL" /><l _t="reg_bit" b="31" n="SSCGEN" /></v></SSCGR><PLLI2SCFGR _t="struct_field" doc="" l="4" n="PLLI2SCFGR"><v _t="list"><l _t="reg_bit" b="6" e="14" n="PLLI2SN" /><l _t="reg_bit" b="28" e="30" n="PLLI2SR" /></v></PLLI2SCFGR><ENR _t="struct_field" doc="RCC AHB1 peripheral clock register, Address offset: 0x30" le="4" n="ENR" ne="16"><v _t="list"><l _t="reg_bit" b="0" n="GPIOAEN" /><l _t="reg_bit" b="1" n="GPIOBEN" /><l _t="reg_bit" b="2" n="GPIOCEN" /><l _t="reg_bit" b="3" n="GPIODEN" /><l _t="reg_bit" b="4" n="GPIOEEN" /><l _t="reg_bit" b="5" n="GPIOFEN" /><l _t="reg_bit" b="6" n="GPIOGEN" /><l _t="reg_bit" b="7" n="GPIOHEN" /><l _t="reg_bit" b="8" n="GPIOIEN" /><l _t="reg_bit" b="12" n="CRCEN" /><l _t="reg_bit" b="18" n="BKPSRAMEN" /><l _t="reg_bit" b="20" n="CCMDATARAMEN" /><l _t="reg_bit" b="21" n="DMA1EN" /><l _t="reg_bit" b="22" n="DMA2EN" /><l _t="reg_bit" b="25" n="ETHMACEN" /><l _t="reg_bit" b="26" n="ETHMACTXEN" /><l _t="reg_bit" b="27" n="ETHMACRXEN" /><l _t="reg_bit" b="28" n="ETHMACPTPEN" /><l _t="reg_bit" b="29" n="OTGHSEN" /><l _t="reg_bit" b="30" n="OTGHSULPIEN" /><l _t="reg_bit" b="32" n="DCMIEN" /><l _t="reg_bit" b="38" n="RNGEN" /><l _t="reg_bit" b="39" n="OTGFSEN" /><l _t="reg_bit" b="64" n="FSMCEN" /><l _t="reg_bit" b="128" n="TIM2EN" /><l _t="reg_bit" b="129" n="TIM3EN" /><l _t="reg_bit" b="130" n="TIM4EN" /><l _t="reg_bit" b="131" n="TIM5EN" /><l _t="reg_bit" b="132" n="TIM6EN" /><l _t="reg_bit" b="133" n="TIM7EN" /><l _t="reg_bit" b="134" n="TIM12EN" /><l _t="reg_bit" b="135" n="TIM13EN" /><l _t="reg_bit" b="136" n="TIM14EN" /><l _t="reg_bit" b="139" n="WWDGEN" /><l _t="reg_bit" b="142" n="SPI2EN" /><l _t="reg_bit" b="143" n="SPI3EN" /><l _t="reg_bit" b="145" n="USART2EN" /><l _t="reg_bit" b="146" n="USART3EN" /><l _t="reg_bit" b="147" n="UART4EN" /><l _t="reg_bit" b="148" n="UART5EN" /><l _t="reg_bit" b="149" n="I2C1EN" /><l _t="reg_bit" b="150" n="I2C2EN" /><l _t="reg_bit" b="151" n="I2C3EN" /><l _t="reg_bit" b="153" n="CAN1EN" /><l _t="reg_bit" b="154" n="CAN2EN" /><l _t="reg_bit" b="156" n="PWREN" /><l _t="reg_bit" b="157" n="DACEN" /><l _t="reg_bit" b="160" n="TIM1EN" /><l _t="reg_bit" b="161" n="TIM8EN" /><l _t="reg_bit" b="164" n="USART1EN" /><l _t="reg_bit" b="165" n="USART6EN" /><l _t="reg_bit" b="168" n="ADC1EN" /><l _t="reg_bit" b="169" n="ADC2EN" /><l _t="reg_bit" b="170" n="ADC3EN" /><l _t="reg_bit" b="171" n="SDIOEN" /><l _t="reg_bit" b="172" n="SPI1EN" /><l _t="reg_bit" b="174" n="SYSCFGEN" /><l _t="reg_bit" b="176" n="TIM9EN" /><l _t="reg_bit" b="177" n="TIM10EN" /><l _t="reg_bit" b="178" n="TIM11EN" /><l _t="reg_bit" b="180" n="SPI5EN" /><l _t="reg_bit" b="181" n="SPI6EN" /><l _t="reg_bit" b="256" n="GPIOALPEN" /><l _t="reg_bit" b="257" n="GPIOBLPEN" /><l _t="reg_bit" b="258" n="GPIOCLPEN" /><l _t="reg_bit" b="259" n="GPIODLPEN" /><l _t="reg_bit" b="260" n="GPIOELPEN" /><l _t="reg_bit" b="261" n="GPIOFLPEN" /><l _t="reg_bit" b="262" n="GPIOGLPEN" /><l _t="reg_bit" b="263" n="GPIOHLPEN" /><l _t="reg_bit" b="264" n="GPIOILPEN" /><l _t="reg_bit" b="268" n="CRCLPEN" /><l _t="reg_bit" b="271" n="FLITFLPEN" /><l _t="reg_bit" b="272" n="SRAM1LPEN" /><l _t="reg_bit" b="273" n="SRAM2LPEN" /><l _t="reg_bit" b="274" n="BKPSRAMLPEN" /><l _t="reg_bit" b="275" n="SRAM3LPEN" /><l _t="reg_bit" b="277" n="DMA1LPEN" /><l _t="reg_bit" b="278" n="DMA2LPEN" /><l _t="reg_bit" b="281" n="ETHMACLPEN" /><l _t="reg_bit" b="282" n="ETHMACTXLPEN" /><l _t="reg_bit" b="283" n="ETHMACRXLPEN" /><l _t="reg_bit" b="284" n="ETHMACPTPLPEN" /><l _t="reg_bit" b="285" n="OTGHSLPEN" /><l _t="reg_bit" b="286" n="OTGHSULPILPEN" /><l _t="reg_bit" b="288" n="DCMILPEN" /><l _t="reg_bit" b="294" n="RNGLPEN" /><l _t="reg_bit" b="295" n="OTGFSLPEN" /><l _t="reg_bit" b="320" n="FSMCLPEN" /><l _t="reg_bit" b="384" n="TIM2LPEN" /><l _t="reg_bit" b="385" n="TIM3LPEN" /><l _t="reg_bit" b="386" n="TIM4LPEN" /><l _t="reg_bit" b="387" n="TIM5LPEN" /><l _t="reg_bit" b="388" n="TIM6LPEN" /><l _t="reg_bit" b="389" n="TIM7LPEN" /><l _t="reg_bit" b="390" n="TIM12LPEN" /><l _t="reg_bit" b="391" n="TIM13LPEN" /><l _t="reg_bit" b="392" n="TIM14LPEN" /><l _t="reg_bit" b="395" n="WWDGLPEN" /><l _t="reg_bit" b="398" n="SPI2LPEN" /><l _t="reg_bit" b="399" n="SPI3LPEN" /><l _t="reg_bit" b="401" n="USART2LPEN" /><l _t="reg_bit" b="402" n="USART3LPEN" /><l _t="reg_bit" b="403" n="UART4LPEN" /><l _t="reg_bit" b="404" n="UART5LPEN" /><l _t="reg_bit" b="405" n="I2C1LPEN" /><l _t="reg_bit" b="406" n="I2C2LPEN" /><l _t="reg_bit" b="407" n="I2C3LPEN" /><l _t="reg_bit" b="409" n="CAN1LPEN" /><l _t="reg_bit" b="410" n="CAN2LPEN" /><l _t="reg_bit" b="412" n="PWRLPEN" /><l _t="reg_bit" b="413" n="DACLPEN" /><l _t="reg_bit" b="416" n="TIM1LPEN" /><l _t="reg_bit" b="417" n="TIM8LPEN" /><l _t="reg_bit" b="420" n="USART1LPEN" /><l _t="reg_bit" b="421" n="USART6LPEN" /><l _t="reg_bit" b="424" n="ADC1LPEN" /><l _t="reg_bit" b="425" n="ADC2LPEN" /><l _t="reg_bit" b="426" n="ADC3LPEN" /><l _t="reg_bit" b="427" n="SDIOLPEN" /><l _t="reg_bit" b="428" n="SPI1LPEN" /><l _t="reg_bit" b="430" n="SYSCFGLPEN" /><l _t="reg_bit" b="432" n="TIM9LPEN" /><l _t="reg_bit" b="433" n="TIM10LPEN" /><l _t="reg_bit" b="434" n="TIM11LPEN" /></v></ENR></t></t><a _t="i" v="1073887232" /></RCC><FLASH _t="periph_obj" n="FLASH"><t _t="struct_descr" n="FLASH" rn="FLASH_TypeDef"><l _t="i" v="28" /><t _t="dict"><ACR _t="struct_field" doc="FLASH access control register,  Address offset: 0x00" l="4" n="ACR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="LATENCY" /><l _t="reg_bit" b="8" n="PRFTEN" /><l _t="reg_bit" b="9" n="ICEN" /><l _t="reg_bit" b="10" n="DCEN" /><l _t="reg_bit" b="11" n="ICRST" /><l _t="reg_bit" b="12" n="DCRST" /></v></ACR><KEYR _t="struct_field" doc="FLASH key register, Address offset: 0x04" l="4" n="KEYR"><v _t="list" /></KEYR><OPTKEYR _t="struct_field" doc="FLASH option key register,  Address offset: 0x08" l="4" n="OPTKEYR"><v _t="list" /></OPTKEYR><SR _t="struct_field" doc="FLASH status register,  Address offset: 0x0C" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="EOP" /><l _t="reg_bit" b="1" n="SOP" /><l _t="reg_bit" b="4" n="WRPERR" /><l _t="reg_bit" b="5" n="PGAERR" /><l _t="reg_bit" b="6" n="PGPERR" /><l _t="reg_bit" b="7" n="PGSERR" /><l _t="reg_bit" b="16" n="BSY" /></v></SR><CR _t="struct_field" doc="FLASH control register, Address offset: 0x10" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="PG" /><l _t="reg_bit" b="1" n="SER" /><l _t="reg_bit" b="2" n="MER" /><l _t="reg_bit" b="3" e="7" n="SNB" /><l _t="reg_bit" b="8" e="9" n="PSIZE" /><l _t="reg_bit" b="16" n="STRT" /><l _t="reg_bit" b="24" n="EOPIE" /><l _t="reg_bit" b="31" n="LOCK" /></v></CR><OPTCR _t="struct_field" doc="FLASH option control register , Address offset: 0x14" l="4" n="OPTCR"><v _t="list"><l _t="reg_bit" b="0" n="OPTLOCK" /><l _t="reg_bit" b="1" n="OPTSTRT" /><l _t="reg_bit" b="8" e="15" n="RDP" /><l _t="reg_bit" b="16" e="27" n="nWRP" /></v></OPTCR><OPTCR1 _t="struct_field" doc="FLASH option control register 1, Address offset: 0x18" l="4" n="OPTCR1"><v _t="list"><l _t="reg_bit" b="16" e="27" n="nWRP" /></v></OPTCR1></t><tt _t="list"><l _t="struct_field" doc="FLASH access control register,  Address offset: 0x00" l="4" n="ACR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="LATENCY" /><l _t="reg_bit" b="8" n="PRFTEN" /><l _t="reg_bit" b="9" n="ICEN" /><l _t="reg_bit" b="10" n="DCEN" /><l _t="reg_bit" b="11" n="ICRST" /><l _t="reg_bit" b="12" n="DCRST" /></v></l><l _t="struct_field" doc="FLASH key register, Address offset: 0x04" l="4" n="KEYR"><v _t="list" /></l><l _t="struct_field" doc="FLASH option key register,  Address offset: 0x08" l="4" n="OPTKEYR"><v _t="list" /></l><l _t="struct_field" doc="FLASH status register,  Address offset: 0x0C" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="EOP" /><l _t="reg_bit" b="1" n="SOP" /><l _t="reg_bit" b="4" n="WRPERR" /><l _t="reg_bit" b="5" n="PGAERR" /><l _t="reg_bit" b="6" n="PGPERR" /><l _t="reg_bit" b="7" n="PGSERR" /><l _t="reg_bit" b="16" n="BSY" /></v></l><l _t="struct_field" doc="FLASH control register, Address offset: 0x10" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="PG" /><l _t="reg_bit" b="1" n="SER" /><l _t="reg_bit" b="2" n="MER" /><l _t="reg_bit" b="3" e="7" n="SNB" /><l _t="reg_bit" b="8" e="9" n="PSIZE" /><l _t="reg_bit" b="16" n="STRT" /><l _t="reg_bit" b="24" n="EOPIE" /><l _t="reg_bit" b="31" n="LOCK" /></v></l><l _t="struct_field" doc="FLASH option control register , Address offset: 0x14" l="4" n="OPTCR"><v _t="list"><l _t="reg_bit" b="0" n="OPTLOCK" /><l _t="reg_bit" b="1" n="OPTSTRT" /><l _t="reg_bit" b="8" e="15" n="RDP" /><l _t="reg_bit" b="16" e="27" n="nWRP" /></v></l><l _t="struct_field" doc="FLASH option control register 1, Address offset: 0x18" l="4" n="OPTCR1"><v _t="list"><l _t="reg_bit" b="16" e="27" n="nWRP" /></v></l></tt></t><a _t="i" v="1073888256" /></FLASH><DMA1 _t="periph_obj" n="DMA1"><t _t="struct_descr" n="DMA" rn="DMA_TypeDef"><l _t="i" v="16" /><t _t="dict"><LISR _t="struct_field" doc="DMA low interrupt status register, Address offset: 0x00" l="4" n="LISR"><v _t="list"><l _t="reg_bit" b="0" n="FEIF0" /><l _t="reg_bit" b="2" n="DMEIF0" /><l _t="reg_bit" b="3" n="TEIF0" /><l _t="reg_bit" b="4" n="HTIF0" /><l _t="reg_bit" b="5" n="TCIF0" /><l _t="reg_bit" b="6" n="FEIF1" /><l _t="reg_bit" b="8" n="DMEIF1" /><l _t="reg_bit" b="9" n="TEIF1" /><l _t="reg_bit" b="10" n="HTIF1" /><l _t="reg_bit" b="11" n="TCIF1" /><l _t="reg_bit" b="16" n="FEIF2" /><l _t="reg_bit" b="18" n="DMEIF2" /><l _t="reg_bit" b="19" n="TEIF2" /><l _t="reg_bit" b="20" n="HTIF2" /><l _t="reg_bit" b="21" n="TCIF2" /><l _t="reg_bit" b="22" n="FEIF3" /><l _t="reg_bit" b="24" n="DMEIF3" /><l _t="reg_bit" b="25" n="TEIF3" /><l _t="reg_bit" b="26" n="HTIF3" /><l _t="reg_bit" b="27" n="TCIF3" /></v></LISR><HISR _t="struct_field" doc="DMA high interrupt status register,  Address offset: 0x04" l="4" n="HISR"><v _t="list"><l _t="reg_bit" b="0" n="FEIF4" /><l _t="reg_bit" b="2" n="DMEIF4" /><l _t="reg_bit" b="3" n="TEIF4" /><l _t="reg_bit" b="4" n="HTIF4" /><l _t="reg_bit" b="5" n="TCIF4" /><l _t="reg_bit" b="6" n="FEIF5" /><l _t="reg_bit" b="8" n="DMEIF5" /><l _t="reg_bit" b="9" n="TEIF5" /><l _t="reg_bit" b="10" n="HTIF5" /><l _t="reg_bit" b="11" n="TCIF5" /><l _t="reg_bit" b="16" n="FEIF6" /><l _t="reg_bit" b="18" n="DMEIF6" /><l _t="reg_bit" b="19" n="TEIF6" /><l _t="reg_bit" b="20" n="HTIF6" /><l _t="reg_bit" b="21" n="TCIF6" /><l _t="reg_bit" b="22" n="FEIF7" /><l _t="reg_bit" b="24" n="DMEIF7" /><l _t="reg_bit" b="25" n="TEIF7" /><l _t="reg_bit" b="26" n="HTIF7" /><l _t="reg_bit" b="27" n="TCIF7" /></v></HISR><LIFCR _t="struct_field" doc="DMA low interrupt flag clear register, Address offset: 0x08" l="4" n="LIFCR"><v _t="list"><l _t="reg_bit" b="0" n="CFEIF0" /><l _t="reg_bit" b="2" n="CDMEIF0" /><l _t="reg_bit" b="3" n="CTEIF0" /><l _t="reg_bit" b="4" n="CHTIF0" /><l _t="reg_bit" b="5" n="CTCIF0" /><l _t="reg_bit" b="6" n="CFEIF1" /><l _t="reg_bit" b="8" n="CDMEIF1" /><l _t="reg_bit" b="9" n="CTEIF1" /><l _t="reg_bit" b="10" n="CHTIF1" /><l _t="reg_bit" b="11" n="CTCIF1" /><l _t="reg_bit" b="16" n="CFEIF2" /><l _t="reg_bit" b="18" n="CDMEIF2" /><l _t="reg_bit" b="19" n="CTEIF2" /><l _t="reg_bit" b="20" n="CHTIF2" /><l _t="reg_bit" b="21" n="CTCIF2" /><l _t="reg_bit" b="22" n="CFEIF3" /><l _t="reg_bit" b="24" n="CDMEIF3" /><l _t="reg_bit" b="25" n="CTEIF3" /><l _t="reg_bit" b="26" n="CHTIF3" /><l _t="reg_bit" b="27" n="CTCIF3" /></v></LIFCR><HIFCR _t="struct_field" doc="DMA high interrupt flag clear register, Address offset: 0x0C" l="4" n="HIFCR"><v _t="list"><l _t="reg_bit" b="0" n="CFEIF4" /><l _t="reg_bit" b="2" n="CDMEIF4" /><l _t="reg_bit" b="3" n="CTEIF4" /><l _t="reg_bit" b="4" n="CHTIF4" /><l _t="reg_bit" b="5" n="CTCIF4" /><l _t="reg_bit" b="6" n="CFEIF5" /><l _t="reg_bit" b="8" n="CDMEIF5" /><l _t="reg_bit" b="9" n="CTEIF5" /><l _t="reg_bit" b="10" n="CHTIF5" /><l _t="reg_bit" b="11" n="CTCIF5" /><l _t="reg_bit" b="16" n="CFEIF6" /><l _t="reg_bit" b="18" n="CDMEIF6" /><l _t="reg_bit" b="19" n="CTEIF6" /><l _t="reg_bit" b="20" n="CHTIF6" /><l _t="reg_bit" b="21" n="CTCIF6" /><l _t="reg_bit" b="22" n="CFEIF7" /><l _t="reg_bit" b="24" n="CDMEIF7" /><l _t="reg_bit" b="25" n="CTEIF7" /><l _t="reg_bit" b="26" n="CHTIF7" /><l _t="reg_bit" b="27" n="CTCIF7" /></v></HIFCR></t><tt _t="list"><l _t="struct_field" doc="DMA low interrupt status register, Address offset: 0x00" l="4" n="LISR"><v _t="list"><l _t="reg_bit" b="0" n="FEIF0" /><l _t="reg_bit" b="2" n="DMEIF0" /><l _t="reg_bit" b="3" n="TEIF0" /><l _t="reg_bit" b="4" n="HTIF0" /><l _t="reg_bit" b="5" n="TCIF0" /><l _t="reg_bit" b="6" n="FEIF1" /><l _t="reg_bit" b="8" n="DMEIF1" /><l _t="reg_bit" b="9" n="TEIF1" /><l _t="reg_bit" b="10" n="HTIF1" /><l _t="reg_bit" b="11" n="TCIF1" /><l _t="reg_bit" b="16" n="FEIF2" /><l _t="reg_bit" b="18" n="DMEIF2" /><l _t="reg_bit" b="19" n="TEIF2" /><l _t="reg_bit" b="20" n="HTIF2" /><l _t="reg_bit" b="21" n="TCIF2" /><l _t="reg_bit" b="22" n="FEIF3" /><l _t="reg_bit" b="24" n="DMEIF3" /><l _t="reg_bit" b="25" n="TEIF3" /><l _t="reg_bit" b="26" n="HTIF3" /><l _t="reg_bit" b="27" n="TCIF3" /></v></l><l _t="struct_field" doc="DMA high interrupt status register,  Address offset: 0x04" l="4" n="HISR"><v _t="list"><l _t="reg_bit" b="0" n="FEIF4" /><l _t="reg_bit" b="2" n="DMEIF4" /><l _t="reg_bit" b="3" n="TEIF4" /><l _t="reg_bit" b="4" n="HTIF4" /><l _t="reg_bit" b="5" n="TCIF4" /><l _t="reg_bit" b="6" n="FEIF5" /><l _t="reg_bit" b="8" n="DMEIF5" /><l _t="reg_bit" b="9" n="TEIF5" /><l _t="reg_bit" b="10" n="HTIF5" /><l _t="reg_bit" b="11" n="TCIF5" /><l _t="reg_bit" b="16" n="FEIF6" /><l _t="reg_bit" b="18" n="DMEIF6" /><l _t="reg_bit" b="19" n="TEIF6" /><l _t="reg_bit" b="20" n="HTIF6" /><l _t="reg_bit" b="21" n="TCIF6" /><l _t="reg_bit" b="22" n="FEIF7" /><l _t="reg_bit" b="24" n="DMEIF7" /><l _t="reg_bit" b="25" n="TEIF7" /><l _t="reg_bit" b="26" n="HTIF7" /><l _t="reg_bit" b="27" n="TCIF7" /></v></l><l _t="struct_field" doc="DMA low interrupt flag clear register, Address offset: 0x08" l="4" n="LIFCR"><v _t="list"><l _t="reg_bit" b="0" n="CFEIF0" /><l _t="reg_bit" b="2" n="CDMEIF0" /><l _t="reg_bit" b="3" n="CTEIF0" /><l _t="reg_bit" b="4" n="CHTIF0" /><l _t="reg_bit" b="5" n="CTCIF0" /><l _t="reg_bit" b="6" n="CFEIF1" /><l _t="reg_bit" b="8" n="CDMEIF1" /><l _t="reg_bit" b="9" n="CTEIF1" /><l _t="reg_bit" b="10" n="CHTIF1" /><l _t="reg_bit" b="11" n="CTCIF1" /><l _t="reg_bit" b="16" n="CFEIF2" /><l _t="reg_bit" b="18" n="CDMEIF2" /><l _t="reg_bit" b="19" n="CTEIF2" /><l _t="reg_bit" b="20" n="CHTIF2" /><l _t="reg_bit" b="21" n="CTCIF2" /><l _t="reg_bit" b="22" n="CFEIF3" /><l _t="reg_bit" b="24" n="CDMEIF3" /><l _t="reg_bit" b="25" n="CTEIF3" /><l _t="reg_bit" b="26" n="CHTIF3" /><l _t="reg_bit" b="27" n="CTCIF3" /></v></l><l _t="struct_field" doc="DMA high interrupt flag clear register, Address offset: 0x0C" l="4" n="HIFCR"><v _t="list"><l _t="reg_bit" b="0" n="CFEIF4" /><l _t="reg_bit" b="2" n="CDMEIF4" /><l _t="reg_bit" b="3" n="CTEIF4" /><l _t="reg_bit" b="4" n="CHTIF4" /><l _t="reg_bit" b="5" n="CTCIF4" /><l _t="reg_bit" b="6" n="CFEIF5" /><l _t="reg_bit" b="8" n="CDMEIF5" /><l _t="reg_bit" b="9" n="CTEIF5" /><l _t="reg_bit" b="10" n="CHTIF5" /><l _t="reg_bit" b="11" n="CTCIF5" /><l _t="reg_bit" b="16" n="CFEIF6" /><l _t="reg_bit" b="18" n="CDMEIF6" /><l _t="reg_bit" b="19" n="CTEIF6" /><l _t="reg_bit" b="20" n="CHTIF6" /><l _t="reg_bit" b="21" n="CTCIF6" /><l _t="reg_bit" b="22" n="CFEIF7" /><l _t="reg_bit" b="24" n="CDMEIF7" /><l _t="reg_bit" b="25" n="CTEIF7" /><l _t="reg_bit" b="26" n="CHTIF7" /><l _t="reg_bit" b="27" n="CTCIF7" /></v></l></tt></t><a _t="i" v="1073897472" /></DMA1><DMA1_Stream0 _t="periph_obj" n="DMA1_Stream0"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073897488" /></DMA1_Stream0><DMA1_Stream1 _t="periph_obj" n="DMA1_Stream1"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073897512" /></DMA1_Stream1><DMA1_Stream2 _t="periph_obj" n="DMA1_Stream2"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073897536" /></DMA1_Stream2><DMA1_Stream3 _t="periph_obj" n="DMA1_Stream3"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073897560" /></DMA1_Stream3><DMA1_Stream4 _t="periph_obj" n="DMA1_Stream4"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073897584" /></DMA1_Stream4><DMA1_Stream5 _t="periph_obj" n="DMA1_Stream5"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073897608" /></DMA1_Stream5><DMA1_Stream6 _t="periph_obj" n="DMA1_Stream6"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073897632" /></DMA1_Stream6><DMA1_Stream7 _t="periph_obj" n="DMA1_Stream7"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073897656" /></DMA1_Stream7><DMA2 _t="periph_obj" n="DMA2"><t _t="struct_descr" n="DMA" rn="DMA_TypeDef"><l _t="i" v="16" /><t _t="dict"><LISR _t="struct_field" doc="DMA low interrupt status register, Address offset: 0x00" l="4" n="LISR"><v _t="list"><l _t="reg_bit" b="0" n="FEIF0" /><l _t="reg_bit" b="2" n="DMEIF0" /><l _t="reg_bit" b="3" n="TEIF0" /><l _t="reg_bit" b="4" n="HTIF0" /><l _t="reg_bit" b="5" n="TCIF0" /><l _t="reg_bit" b="6" n="FEIF1" /><l _t="reg_bit" b="8" n="DMEIF1" /><l _t="reg_bit" b="9" n="TEIF1" /><l _t="reg_bit" b="10" n="HTIF1" /><l _t="reg_bit" b="11" n="TCIF1" /><l _t="reg_bit" b="16" n="FEIF2" /><l _t="reg_bit" b="18" n="DMEIF2" /><l _t="reg_bit" b="19" n="TEIF2" /><l _t="reg_bit" b="20" n="HTIF2" /><l _t="reg_bit" b="21" n="TCIF2" /><l _t="reg_bit" b="22" n="FEIF3" /><l _t="reg_bit" b="24" n="DMEIF3" /><l _t="reg_bit" b="25" n="TEIF3" /><l _t="reg_bit" b="26" n="HTIF3" /><l _t="reg_bit" b="27" n="TCIF3" /></v></LISR><HISR _t="struct_field" doc="DMA high interrupt status register,  Address offset: 0x04" l="4" n="HISR"><v _t="list"><l _t="reg_bit" b="0" n="FEIF4" /><l _t="reg_bit" b="2" n="DMEIF4" /><l _t="reg_bit" b="3" n="TEIF4" /><l _t="reg_bit" b="4" n="HTIF4" /><l _t="reg_bit" b="5" n="TCIF4" /><l _t="reg_bit" b="6" n="FEIF5" /><l _t="reg_bit" b="8" n="DMEIF5" /><l _t="reg_bit" b="9" n="TEIF5" /><l _t="reg_bit" b="10" n="HTIF5" /><l _t="reg_bit" b="11" n="TCIF5" /><l _t="reg_bit" b="16" n="FEIF6" /><l _t="reg_bit" b="18" n="DMEIF6" /><l _t="reg_bit" b="19" n="TEIF6" /><l _t="reg_bit" b="20" n="HTIF6" /><l _t="reg_bit" b="21" n="TCIF6" /><l _t="reg_bit" b="22" n="FEIF7" /><l _t="reg_bit" b="24" n="DMEIF7" /><l _t="reg_bit" b="25" n="TEIF7" /><l _t="reg_bit" b="26" n="HTIF7" /><l _t="reg_bit" b="27" n="TCIF7" /></v></HISR><LIFCR _t="struct_field" doc="DMA low interrupt flag clear register, Address offset: 0x08" l="4" n="LIFCR"><v _t="list"><l _t="reg_bit" b="0" n="CFEIF0" /><l _t="reg_bit" b="2" n="CDMEIF0" /><l _t="reg_bit" b="3" n="CTEIF0" /><l _t="reg_bit" b="4" n="CHTIF0" /><l _t="reg_bit" b="5" n="CTCIF0" /><l _t="reg_bit" b="6" n="CFEIF1" /><l _t="reg_bit" b="8" n="CDMEIF1" /><l _t="reg_bit" b="9" n="CTEIF1" /><l _t="reg_bit" b="10" n="CHTIF1" /><l _t="reg_bit" b="11" n="CTCIF1" /><l _t="reg_bit" b="16" n="CFEIF2" /><l _t="reg_bit" b="18" n="CDMEIF2" /><l _t="reg_bit" b="19" n="CTEIF2" /><l _t="reg_bit" b="20" n="CHTIF2" /><l _t="reg_bit" b="21" n="CTCIF2" /><l _t="reg_bit" b="22" n="CFEIF3" /><l _t="reg_bit" b="24" n="CDMEIF3" /><l _t="reg_bit" b="25" n="CTEIF3" /><l _t="reg_bit" b="26" n="CHTIF3" /><l _t="reg_bit" b="27" n="CTCIF3" /></v></LIFCR><HIFCR _t="struct_field" doc="DMA high interrupt flag clear register, Address offset: 0x0C" l="4" n="HIFCR"><v _t="list"><l _t="reg_bit" b="0" n="CFEIF4" /><l _t="reg_bit" b="2" n="CDMEIF4" /><l _t="reg_bit" b="3" n="CTEIF4" /><l _t="reg_bit" b="4" n="CHTIF4" /><l _t="reg_bit" b="5" n="CTCIF4" /><l _t="reg_bit" b="6" n="CFEIF5" /><l _t="reg_bit" b="8" n="CDMEIF5" /><l _t="reg_bit" b="9" n="CTEIF5" /><l _t="reg_bit" b="10" n="CHTIF5" /><l _t="reg_bit" b="11" n="CTCIF5" /><l _t="reg_bit" b="16" n="CFEIF6" /><l _t="reg_bit" b="18" n="CDMEIF6" /><l _t="reg_bit" b="19" n="CTEIF6" /><l _t="reg_bit" b="20" n="CHTIF6" /><l _t="reg_bit" b="21" n="CTCIF6" /><l _t="reg_bit" b="22" n="CFEIF7" /><l _t="reg_bit" b="24" n="CDMEIF7" /><l _t="reg_bit" b="25" n="CTEIF7" /><l _t="reg_bit" b="26" n="CHTIF7" /><l _t="reg_bit" b="27" n="CTCIF7" /></v></HIFCR></t><tt _t="list"><l _t="struct_field" doc="DMA low interrupt status register, Address offset: 0x00" l="4" n="LISR"><v _t="list"><l _t="reg_bit" b="0" n="FEIF0" /><l _t="reg_bit" b="2" n="DMEIF0" /><l _t="reg_bit" b="3" n="TEIF0" /><l _t="reg_bit" b="4" n="HTIF0" /><l _t="reg_bit" b="5" n="TCIF0" /><l _t="reg_bit" b="6" n="FEIF1" /><l _t="reg_bit" b="8" n="DMEIF1" /><l _t="reg_bit" b="9" n="TEIF1" /><l _t="reg_bit" b="10" n="HTIF1" /><l _t="reg_bit" b="11" n="TCIF1" /><l _t="reg_bit" b="16" n="FEIF2" /><l _t="reg_bit" b="18" n="DMEIF2" /><l _t="reg_bit" b="19" n="TEIF2" /><l _t="reg_bit" b="20" n="HTIF2" /><l _t="reg_bit" b="21" n="TCIF2" /><l _t="reg_bit" b="22" n="FEIF3" /><l _t="reg_bit" b="24" n="DMEIF3" /><l _t="reg_bit" b="25" n="TEIF3" /><l _t="reg_bit" b="26" n="HTIF3" /><l _t="reg_bit" b="27" n="TCIF3" /></v></l><l _t="struct_field" doc="DMA high interrupt status register,  Address offset: 0x04" l="4" n="HISR"><v _t="list"><l _t="reg_bit" b="0" n="FEIF4" /><l _t="reg_bit" b="2" n="DMEIF4" /><l _t="reg_bit" b="3" n="TEIF4" /><l _t="reg_bit" b="4" n="HTIF4" /><l _t="reg_bit" b="5" n="TCIF4" /><l _t="reg_bit" b="6" n="FEIF5" /><l _t="reg_bit" b="8" n="DMEIF5" /><l _t="reg_bit" b="9" n="TEIF5" /><l _t="reg_bit" b="10" n="HTIF5" /><l _t="reg_bit" b="11" n="TCIF5" /><l _t="reg_bit" b="16" n="FEIF6" /><l _t="reg_bit" b="18" n="DMEIF6" /><l _t="reg_bit" b="19" n="TEIF6" /><l _t="reg_bit" b="20" n="HTIF6" /><l _t="reg_bit" b="21" n="TCIF6" /><l _t="reg_bit" b="22" n="FEIF7" /><l _t="reg_bit" b="24" n="DMEIF7" /><l _t="reg_bit" b="25" n="TEIF7" /><l _t="reg_bit" b="26" n="HTIF7" /><l _t="reg_bit" b="27" n="TCIF7" /></v></l><l _t="struct_field" doc="DMA low interrupt flag clear register, Address offset: 0x08" l="4" n="LIFCR"><v _t="list"><l _t="reg_bit" b="0" n="CFEIF0" /><l _t="reg_bit" b="2" n="CDMEIF0" /><l _t="reg_bit" b="3" n="CTEIF0" /><l _t="reg_bit" b="4" n="CHTIF0" /><l _t="reg_bit" b="5" n="CTCIF0" /><l _t="reg_bit" b="6" n="CFEIF1" /><l _t="reg_bit" b="8" n="CDMEIF1" /><l _t="reg_bit" b="9" n="CTEIF1" /><l _t="reg_bit" b="10" n="CHTIF1" /><l _t="reg_bit" b="11" n="CTCIF1" /><l _t="reg_bit" b="16" n="CFEIF2" /><l _t="reg_bit" b="18" n="CDMEIF2" /><l _t="reg_bit" b="19" n="CTEIF2" /><l _t="reg_bit" b="20" n="CHTIF2" /><l _t="reg_bit" b="21" n="CTCIF2" /><l _t="reg_bit" b="22" n="CFEIF3" /><l _t="reg_bit" b="24" n="CDMEIF3" /><l _t="reg_bit" b="25" n="CTEIF3" /><l _t="reg_bit" b="26" n="CHTIF3" /><l _t="reg_bit" b="27" n="CTCIF3" /></v></l><l _t="struct_field" doc="DMA high interrupt flag clear register, Address offset: 0x0C" l="4" n="HIFCR"><v _t="list"><l _t="reg_bit" b="0" n="CFEIF4" /><l _t="reg_bit" b="2" n="CDMEIF4" /><l _t="reg_bit" b="3" n="CTEIF4" /><l _t="reg_bit" b="4" n="CHTIF4" /><l _t="reg_bit" b="5" n="CTCIF4" /><l _t="reg_bit" b="6" n="CFEIF5" /><l _t="reg_bit" b="8" n="CDMEIF5" /><l _t="reg_bit" b="9" n="CTEIF5" /><l _t="reg_bit" b="10" n="CHTIF5" /><l _t="reg_bit" b="11" n="CTCIF5" /><l _t="reg_bit" b="16" n="CFEIF6" /><l _t="reg_bit" b="18" n="CDMEIF6" /><l _t="reg_bit" b="19" n="CTEIF6" /><l _t="reg_bit" b="20" n="CHTIF6" /><l _t="reg_bit" b="21" n="CTCIF6" /><l _t="reg_bit" b="22" n="CFEIF7" /><l _t="reg_bit" b="24" n="CDMEIF7" /><l _t="reg_bit" b="25" n="CTEIF7" /><l _t="reg_bit" b="26" n="CHTIF7" /><l _t="reg_bit" b="27" n="CTCIF7" /></v></l></tt></t><a _t="i" v="1073898496" /></DMA2><DMA2_Stream0 _t="periph_obj" n="DMA2_Stream0"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073898512" /></DMA2_Stream0><DMA2_Stream1 _t="periph_obj" n="DMA2_Stream1"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073898536" /></DMA2_Stream1><DMA2_Stream2 _t="periph_obj" n="DMA2_Stream2"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073898560" /></DMA2_Stream2><DMA2_Stream3 _t="periph_obj" n="DMA2_Stream3"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073898584" /></DMA2_Stream3><DMA2_Stream4 _t="periph_obj" n="DMA2_Stream4"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073898608" /></DMA2_Stream4><DMA2_Stream5 _t="periph_obj" n="DMA2_Stream5"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073898632" /></DMA2_Stream5><DMA2_Stream6 _t="periph_obj" n="DMA2_Stream6"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073898656" /></DMA2_Stream6><DMA2_Stream7 _t="periph_obj" n="DMA2_Stream7"><t _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></t><a _t="i" v="1073898680" /></DMA2_Stream7><ETH _t="periph_obj" n="ETH"><t _t="struct_descr" n="ETH" rn="ETH_TypeDef"><l _t="i" v="4184" /><t _t="dict"><MACCR _t="struct_field" doc="" l="4" n="MACCR"><v _t="list"><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="DC" /><l _t="reg_bit" b="5" e="6" n="BL" /><l _t="reg_bit" b="7" n="APCS" /><l _t="reg_bit" b="9" n="RD" /><l _t="reg_bit" b="10" n="IPCO" /><l _t="reg_bit" b="11" n="DM" /><l _t="reg_bit" b="12" n="LM" /><l _t="reg_bit" b="13" n="ROD" /><l _t="reg_bit" b="14" n="FES" /><l _t="reg_bit" b="16" n="CSD" /><l _t="reg_bit" b="17" e="19" n="IFG" /><l _t="reg_bit" b="22" n="JD" /><l _t="reg_bit" b="23" n="WD" /></v></MACCR><MACFFR _t="struct_field" doc="" l="4" n="MACFFR"><v _t="list"><l _t="reg_bit" b="0" n="PM" /><l _t="reg_bit" b="1" n="HU" /><l _t="reg_bit" b="2" n="HM" /><l _t="reg_bit" b="3" n="DAIF" /><l _t="reg_bit" b="4" n="PAM" /><l _t="reg_bit" b="5" n="BFD" /><l _t="reg_bit" b="6" e="7" n="PCF" /><l _t="reg_bit" b="8" n="SAIF" /><l _t="reg_bit" b="9" n="SAF" /><l _t="reg_bit" b="10" n="HPF" /><l _t="reg_bit" b="31" n="RA" /></v></MACFFR><MACHTHR _t="struct_field" doc="" l="4" n="MACHTHR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTH" /></v></MACHTHR><MACHTLR _t="struct_field" doc="" l="4" n="MACHTLR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTL" /></v></MACHTLR><MACMIIAR _t="struct_field" doc="" l="4" n="MACMIIAR"><v _t="list"><l _t="reg_bit" b="0" n="MB" /><l _t="reg_bit" b="1" n="MW" /><l _t="reg_bit" b="2" e="4" n="CR" /><l _t="reg_bit" b="6" e="10" n="MR" /><l _t="reg_bit" b="11" e="15" n="PA" /></v></MACMIIAR><MACMIIDR _t="struct_field" doc="" l="4" n="MACMIIDR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MD" /></v></MACMIIDR><MACFCR _t="struct_field" doc="" l="4" n="MACFCR"><v _t="list"><l _t="reg_bit" b="0" n="FCBBPA" /><l _t="reg_bit" b="1" n="TFCE" /><l _t="reg_bit" b="2" n="RFCE" /><l _t="reg_bit" b="3" n="UPFD" /><l _t="reg_bit" b="4" e="5" n="PLT" /><l _t="reg_bit" b="7" n="ZQPD" /><l _t="reg_bit" b="16" e="31" n="PT" /></v></MACFCR><MACVLANTR _t="struct_field" doc="" l="4" n="MACVLANTR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="VLANTI" /><l _t="reg_bit" b="16" n="VLANTC" /></v></MACVLANTR><RESERVED0 _t="struct_field" doc="" le="4" n="RESERVED0" ne="2"><v _t="list" /></RESERVED0><MACRWUFFR _t="struct_field" doc="" l="4" n="MACRWUFFR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="D" /></v></MACRWUFFR><MACPMTCSR _t="struct_field" doc="" l="4" n="MACPMTCSR"><v _t="list"><l _t="reg_bit" b="0" n="PD" /><l _t="reg_bit" b="1" n="MPE" /><l _t="reg_bit" b="2" n="WFE" /><l _t="reg_bit" b="5" n="MPR" /><l _t="reg_bit" b="6" n="WFR" /><l _t="reg_bit" b="9" n="GU" /><l _t="reg_bit" b="31" n="WFFRPR" /></v></MACPMTCSR><RESERVED1 _t="struct_field" doc="" le="4" n="RESERVED1" ne="2"><v _t="list" /></RESERVED1><MACSR _t="struct_field" doc="" l="4" n="MACSR"><v _t="list"><l _t="reg_bit" b="3" n="PMTS" /><l _t="reg_bit" b="4" n="MMCS" /><l _t="reg_bit" b="5" n="MMMCRS" /><l _t="reg_bit" b="6" n="MMCTS" /><l _t="reg_bit" b="9" n="TSTS" /></v></MACSR><MACIMR _t="struct_field" doc="" l="4" n="MACIMR"><v _t="list"><l _t="reg_bit" b="3" n="PMTIM" /><l _t="reg_bit" b="9" n="TSTIM" /></v></MACIMR><MACA0HR _t="struct_field" doc="" l="4" n="MACA0HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA0H" /></v></MACA0HR><MACA0LR _t="struct_field" doc="" l="4" n="MACA0LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA0L" /></v></MACA0LR><MACA1HR _t="struct_field" doc="" l="4" n="MACA1HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA1H" /><l _t="reg_bit" b="24" e="29" n="MBC" /><l _t="reg_bit" b="30" n="SA" /><l _t="reg_bit" b="31" n="AE" /></v></MACA1HR><MACA1LR _t="struct_field" doc="" l="4" n="MACA1LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA1L" /></v></MACA1LR><MACA2HR _t="struct_field" doc="" l="4" n="MACA2HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA2H" /><l _t="reg_bit" b="24" e="29" n="MBC" /><l _t="reg_bit" b="30" n="SA" /><l _t="reg_bit" b="31" n="AE" /></v></MACA2HR><MACA2LR _t="struct_field" doc="" l="4" n="MACA2LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA2L" /></v></MACA2LR><MACA3HR _t="struct_field" doc="" l="4" n="MACA3HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA3H" /><l _t="reg_bit" b="24" e="29" n="MBC" /><l _t="reg_bit" b="30" n="SA" /><l _t="reg_bit" b="31" n="AE" /></v></MACA3HR><MACA3LR _t="struct_field" doc="" l="4" n="MACA3LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA3L" /></v></MACA3LR><RESERVED2 _t="struct_field" doc="" le="4" n="RESERVED2" ne="40"><v _t="list" /></RESERVED2><MMCCR _t="struct_field" doc="" l="4" n="MMCCR"><v _t="list"><l _t="reg_bit" b="0" n="CR" /><l _t="reg_bit" b="1" n="CSR" /><l _t="reg_bit" b="2" n="ROR" /><l _t="reg_bit" b="3" n="MCF" /><l _t="reg_bit" b="4" n="MCP" /><l _t="reg_bit" b="5" n="MCFHP" /></v></MMCCR><MMCRIR _t="struct_field" doc="" l="4" n="MMCRIR"><v _t="list"><l _t="reg_bit" b="5" n="RFCES" /><l _t="reg_bit" b="6" n="RFAES" /><l _t="reg_bit" b="17" n="RGUFS" /></v></MMCRIR><MMCTIR _t="struct_field" doc="" l="4" n="MMCTIR"><v _t="list"><l _t="reg_bit" b="14" n="TGFSCS" /><l _t="reg_bit" b="15" n="TGFMSCS" /><l _t="reg_bit" b="21" n="TGFS" /></v></MMCTIR><MMCRIMR _t="struct_field" doc="" l="4" n="MMCRIMR"><v _t="list"><l _t="reg_bit" b="5" n="RFCEM" /><l _t="reg_bit" b="6" n="RFAEM" /><l _t="reg_bit" b="17" n="RGUFM" /></v></MMCRIMR><MMCTIMR _t="struct_field" doc="" l="4" n="MMCTIMR"><v _t="list"><l _t="reg_bit" b="14" n="TGFSCM" /><l _t="reg_bit" b="15" n="TGFMSCM" /><l _t="reg_bit" b="21" n="TGFM" /></v></MMCTIMR><RESERVED3 _t="struct_field" doc="" le="4" n="RESERVED3" ne="14"><v _t="list" /></RESERVED3><MMCTGFSCCR _t="struct_field" doc="" l="4" n="MMCTGFSCCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TGFSCC" /></v></MMCTGFSCCR><MMCTGFMSCCR _t="struct_field" doc="" l="4" n="MMCTGFMSCCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TGFMSCC" /></v></MMCTGFMSCCR><RESERVED4 _t="struct_field" doc="" le="4" n="RESERVED4" ne="5"><v _t="list" /></RESERVED4><MMCTGFCR _t="struct_field" doc="" l="4" n="MMCTGFCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TGFC" /></v></MMCTGFCR><RESERVED5 _t="struct_field" doc="" le="4" n="RESERVED5" ne="10"><v _t="list" /></RESERVED5><MMCRFCECR _t="struct_field" doc="" l="4" n="MMCRFCECR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RFCEC" /></v></MMCRFCECR><MMCRFAECR _t="struct_field" doc="" l="4" n="MMCRFAECR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RFAEC" /></v></MMCRFAECR><RESERVED6 _t="struct_field" doc="" le="4" n="RESERVED6" ne="10"><v _t="list" /></RESERVED6><MMCRGUFCR _t="struct_field" doc="" l="4" n="MMCRGUFCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RGUFC" /></v></MMCRGUFCR><RESERVED7 _t="struct_field" doc="" le="4" n="RESERVED7" ne="334"><v _t="list" /></RESERVED7><PTPTSCR _t="struct_field" doc="" l="4" n="PTPTSCR"><v _t="list"><l _t="reg_bit" b="0" n="TSE" /><l _t="reg_bit" b="1" n="TSFCU" /><l _t="reg_bit" b="2" n="TSSTI" /><l _t="reg_bit" b="3" n="TSSTU" /><l _t="reg_bit" b="4" n="TSITE" /><l _t="reg_bit" b="5" n="TSARU" /><l _t="reg_bit" b="16" e="17" n="TSCNT" /></v></PTPTSCR><PTPSSIR _t="struct_field" doc="" l="4" n="PTPSSIR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="STSSI" /></v></PTPSSIR><PTPTSHR _t="struct_field" doc="" l="4" n="PTPTSHR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="STS" /></v></PTPTSHR><PTPTSLR _t="struct_field" doc="" l="4" n="PTPTSLR"><v _t="list"><l _t="reg_bit" b="0" e="30" n="STSS" /><l _t="reg_bit" b="31" n="STPNS" /></v></PTPTSLR><PTPTSHUR _t="struct_field" doc="" l="4" n="PTPTSHUR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TSUS" /></v></PTPTSHUR><PTPTSLUR _t="struct_field" doc="" l="4" n="PTPTSLUR"><v _t="list"><l _t="reg_bit" b="0" e="30" n="TSUSS" /><l _t="reg_bit" b="31" n="TSUPNS" /></v></PTPTSLUR><PTPTSAR _t="struct_field" doc="" l="4" n="PTPTSAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TSA" /></v></PTPTSAR><PTPTTHR _t="struct_field" doc="" l="4" n="PTPTTHR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TTSH" /></v></PTPTTHR><PTPTTLR _t="struct_field" doc="" l="4" n="PTPTTLR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TTSL" /></v></PTPTTLR><RESERVED8 _t="struct_field" doc="" l="4" n="RESERVED8"><v _t="list" /></RESERVED8><PTPTSSR _t="struct_field" doc="" l="4" n="PTPTSSR"><v _t="list"><l _t="reg_bit" b="4" n="TSSO" /><l _t="reg_bit" b="5" n="TSTTR" /><l _t="reg_bit" b="8" n="TSSARFE" /><l _t="reg_bit" b="9" n="TSSSR" /><l _t="reg_bit" b="10" n="TSPTPPSV2E" /><l _t="reg_bit" b="11" n="TSSPTPOEFE" /><l _t="reg_bit" b="12" n="TSSIPV6FE" /><l _t="reg_bit" b="13" n="TSSIPV4FE" /><l _t="reg_bit" b="14" n="TSSEME" /><l _t="reg_bit" b="15" n="TSSMRME" /></v></PTPTSSR><RESERVED9 _t="struct_field" doc="" le="4" n="RESERVED9" ne="565"><v _t="list" /></RESERVED9><DMABMR _t="struct_field" doc="" l="4" n="DMABMR"><v _t="list"><l _t="reg_bit" b="0" n="SR" /><l _t="reg_bit" b="1" n="DA" /><l _t="reg_bit" b="2" e="6" n="DSL" /><l _t="reg_bit" b="7" n="EDE" /><l _t="reg_bit" b="8" e="13" n="PBL" /><l _t="reg_bit" b="14" e="15" n="RTPR" /><l _t="reg_bit" b="16" n="FB" /><l _t="reg_bit" b="17" e="22" n="RDP" /><l _t="reg_bit" b="23" n="USP" /><l _t="reg_bit" b="24" n="FPM" /><l _t="reg_bit" b="25" n="AAB" /></v></DMABMR><DMATPDR _t="struct_field" doc="" l="4" n="DMATPDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TPD" /></v></DMATPDR><DMARPDR _t="struct_field" doc="" l="4" n="DMARPDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RPD" /></v></DMARPDR><DMARDLAR _t="struct_field" doc="" l="4" n="DMARDLAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="SRL" /></v></DMARDLAR><DMATDLAR _t="struct_field" doc="" l="4" n="DMATDLAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="STL" /></v></DMATDLAR><DMASR _t="struct_field" doc="" l="4" n="DMASR"><v _t="list"><l _t="reg_bit" b="0" n="TS" /><l _t="reg_bit" b="1" n="TPSS" /><l _t="reg_bit" b="2" n="TBUS" /><l _t="reg_bit" b="3" n="TJTS" /><l _t="reg_bit" b="4" n="ROS" /><l _t="reg_bit" b="5" n="TUS" /><l _t="reg_bit" b="6" n="RS" /><l _t="reg_bit" b="7" n="RBUS" /><l _t="reg_bit" b="8" n="RPSS" /><l _t="reg_bit" b="9" n="RWTS" /><l _t="reg_bit" b="10" n="ETS" /><l _t="reg_bit" b="13" n="FBES" /><l _t="reg_bit" b="14" n="ERS" /><l _t="reg_bit" b="15" n="AIS" /><l _t="reg_bit" b="16" n="NIS" /><l _t="reg_bit" b="17" e="19" n="RPS" /><l _t="reg_bit" b="20" e="22" n="TPS" /><l _t="reg_bit" b="23" e="25" n="EBS" /><l _t="reg_bit" b="27" n="MMCS" /><l _t="reg_bit" b="28" n="PMTS" /><l _t="reg_bit" b="29" n="TSTS" /></v></DMASR><DMAOMR _t="struct_field" doc="" l="4" n="DMAOMR"><v _t="list"><l _t="reg_bit" b="1" n="SR" /><l _t="reg_bit" b="2" n="OSF" /><l _t="reg_bit" b="3" e="4" n="RTC" /><l _t="reg_bit" b="6" n="FUGF" /><l _t="reg_bit" b="7" n="FEF" /><l _t="reg_bit" b="13" n="ST" /><l _t="reg_bit" b="14" e="16" n="TTC" /><l _t="reg_bit" b="20" n="FTF" /><l _t="reg_bit" b="21" n="TSF" /><l _t="reg_bit" b="24" n="DFRF" /><l _t="reg_bit" b="25" n="RSF" /><l _t="reg_bit" b="26" n="DTCEFD" /></v></DMAOMR><DMAIER _t="struct_field" doc="" l="4" n="DMAIER"><v _t="list"><l _t="reg_bit" b="0" n="TIE" /><l _t="reg_bit" b="1" n="TPSIE" /><l _t="reg_bit" b="2" n="TBUIE" /><l _t="reg_bit" b="3" n="TJTIE" /><l _t="reg_bit" b="4" n="ROIE" /><l _t="reg_bit" b="5" n="TUIE" /><l _t="reg_bit" b="6" n="RIE" /><l _t="reg_bit" b="7" n="RBUIE" /><l _t="reg_bit" b="8" n="RPSIE" /><l _t="reg_bit" b="9" n="RWTIE" /><l _t="reg_bit" b="10" n="ETIE" /><l _t="reg_bit" b="13" n="FBEIE" /><l _t="reg_bit" b="14" n="ERIE" /><l _t="reg_bit" b="15" n="AISE" /><l _t="reg_bit" b="16" n="NISE" /></v></DMAIER><DMAMFBOCR _t="struct_field" doc="" l="4" n="DMAMFBOCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MFC" /><l _t="reg_bit" b="16" n="OMFC" /><l _t="reg_bit" b="17" e="27" n="MFA" /><l _t="reg_bit" b="28" n="OFOC" /></v></DMAMFBOCR><DMARSWTR _t="struct_field" doc="" l="4" n="DMARSWTR"><v _t="list" /></DMARSWTR><RESERVED10 _t="struct_field" doc="" le="4" n="RESERVED10" ne="8"><v _t="list" /></RESERVED10><DMACHTDR _t="struct_field" doc="" l="4" n="DMACHTDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTDAP" /></v></DMACHTDR><DMACHRDR _t="struct_field" doc="" l="4" n="DMACHRDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HRDAP" /></v></DMACHRDR><DMACHTBAR _t="struct_field" doc="" l="4" n="DMACHTBAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTBAP" /></v></DMACHTBAR><DMACHRBAR _t="struct_field" doc="" l="4" n="DMACHRBAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HRBAP" /></v></DMACHRBAR></t><tt _t="list"><l _t="struct_field" doc="" l="4" n="MACCR"><v _t="list"><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="DC" /><l _t="reg_bit" b="5" e="6" n="BL" /><l _t="reg_bit" b="7" n="APCS" /><l _t="reg_bit" b="9" n="RD" /><l _t="reg_bit" b="10" n="IPCO" /><l _t="reg_bit" b="11" n="DM" /><l _t="reg_bit" b="12" n="LM" /><l _t="reg_bit" b="13" n="ROD" /><l _t="reg_bit" b="14" n="FES" /><l _t="reg_bit" b="16" n="CSD" /><l _t="reg_bit" b="17" e="19" n="IFG" /><l _t="reg_bit" b="22" n="JD" /><l _t="reg_bit" b="23" n="WD" /></v></l><l _t="struct_field" doc="" l="4" n="MACFFR"><v _t="list"><l _t="reg_bit" b="0" n="PM" /><l _t="reg_bit" b="1" n="HU" /><l _t="reg_bit" b="2" n="HM" /><l _t="reg_bit" b="3" n="DAIF" /><l _t="reg_bit" b="4" n="PAM" /><l _t="reg_bit" b="5" n="BFD" /><l _t="reg_bit" b="6" e="7" n="PCF" /><l _t="reg_bit" b="8" n="SAIF" /><l _t="reg_bit" b="9" n="SAF" /><l _t="reg_bit" b="10" n="HPF" /><l _t="reg_bit" b="31" n="RA" /></v></l><l _t="struct_field" doc="" l="4" n="MACHTHR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTH" /></v></l><l _t="struct_field" doc="" l="4" n="MACHTLR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTL" /></v></l><l _t="struct_field" doc="" l="4" n="MACMIIAR"><v _t="list"><l _t="reg_bit" b="0" n="MB" /><l _t="reg_bit" b="1" n="MW" /><l _t="reg_bit" b="2" e="4" n="CR" /><l _t="reg_bit" b="6" e="10" n="MR" /><l _t="reg_bit" b="11" e="15" n="PA" /></v></l><l _t="struct_field" doc="" l="4" n="MACMIIDR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MD" /></v></l><l _t="struct_field" doc="" l="4" n="MACFCR"><v _t="list"><l _t="reg_bit" b="0" n="FCBBPA" /><l _t="reg_bit" b="1" n="TFCE" /><l _t="reg_bit" b="2" n="RFCE" /><l _t="reg_bit" b="3" n="UPFD" /><l _t="reg_bit" b="4" e="5" n="PLT" /><l _t="reg_bit" b="7" n="ZQPD" /><l _t="reg_bit" b="16" e="31" n="PT" /></v></l><l _t="struct_field" doc="" l="4" n="MACVLANTR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="VLANTI" /><l _t="reg_bit" b="16" n="VLANTC" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED0" ne="2"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="MACRWUFFR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="D" /></v></l><l _t="struct_field" doc="" l="4" n="MACPMTCSR"><v _t="list"><l _t="reg_bit" b="0" n="PD" /><l _t="reg_bit" b="1" n="MPE" /><l _t="reg_bit" b="2" n="WFE" /><l _t="reg_bit" b="5" n="MPR" /><l _t="reg_bit" b="6" n="WFR" /><l _t="reg_bit" b="9" n="GU" /><l _t="reg_bit" b="31" n="WFFRPR" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED1" ne="2"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="MACSR"><v _t="list"><l _t="reg_bit" b="3" n="PMTS" /><l _t="reg_bit" b="4" n="MMCS" /><l _t="reg_bit" b="5" n="MMMCRS" /><l _t="reg_bit" b="6" n="MMCTS" /><l _t="reg_bit" b="9" n="TSTS" /></v></l><l _t="struct_field" doc="" l="4" n="MACIMR"><v _t="list"><l _t="reg_bit" b="3" n="PMTIM" /><l _t="reg_bit" b="9" n="TSTIM" /></v></l><l _t="struct_field" doc="" l="4" n="MACA0HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA0H" /></v></l><l _t="struct_field" doc="" l="4" n="MACA0LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA0L" /></v></l><l _t="struct_field" doc="" l="4" n="MACA1HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA1H" /><l _t="reg_bit" b="24" e="29" n="MBC" /><l _t="reg_bit" b="30" n="SA" /><l _t="reg_bit" b="31" n="AE" /></v></l><l _t="struct_field" doc="" l="4" n="MACA1LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA1L" /></v></l><l _t="struct_field" doc="" l="4" n="MACA2HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA2H" /><l _t="reg_bit" b="24" e="29" n="MBC" /><l _t="reg_bit" b="30" n="SA" /><l _t="reg_bit" b="31" n="AE" /></v></l><l _t="struct_field" doc="" l="4" n="MACA2LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA2L" /></v></l><l _t="struct_field" doc="" l="4" n="MACA3HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA3H" /><l _t="reg_bit" b="24" e="29" n="MBC" /><l _t="reg_bit" b="30" n="SA" /><l _t="reg_bit" b="31" n="AE" /></v></l><l _t="struct_field" doc="" l="4" n="MACA3LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA3L" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED2" ne="40"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="MMCCR"><v _t="list"><l _t="reg_bit" b="0" n="CR" /><l _t="reg_bit" b="1" n="CSR" /><l _t="reg_bit" b="2" n="ROR" /><l _t="reg_bit" b="3" n="MCF" /><l _t="reg_bit" b="4" n="MCP" /><l _t="reg_bit" b="5" n="MCFHP" /></v></l><l _t="struct_field" doc="" l="4" n="MMCRIR"><v _t="list"><l _t="reg_bit" b="5" n="RFCES" /><l _t="reg_bit" b="6" n="RFAES" /><l _t="reg_bit" b="17" n="RGUFS" /></v></l><l _t="struct_field" doc="" l="4" n="MMCTIR"><v _t="list"><l _t="reg_bit" b="14" n="TGFSCS" /><l _t="reg_bit" b="15" n="TGFMSCS" /><l _t="reg_bit" b="21" n="TGFS" /></v></l><l _t="struct_field" doc="" l="4" n="MMCRIMR"><v _t="list"><l _t="reg_bit" b="5" n="RFCEM" /><l _t="reg_bit" b="6" n="RFAEM" /><l _t="reg_bit" b="17" n="RGUFM" /></v></l><l _t="struct_field" doc="" l="4" n="MMCTIMR"><v _t="list"><l _t="reg_bit" b="14" n="TGFSCM" /><l _t="reg_bit" b="15" n="TGFMSCM" /><l _t="reg_bit" b="21" n="TGFM" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED3" ne="14"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="MMCTGFSCCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TGFSCC" /></v></l><l _t="struct_field" doc="" l="4" n="MMCTGFMSCCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TGFMSCC" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED4" ne="5"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="MMCTGFCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TGFC" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED5" ne="10"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="MMCRFCECR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RFCEC" /></v></l><l _t="struct_field" doc="" l="4" n="MMCRFAECR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RFAEC" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED6" ne="10"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="MMCRGUFCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RGUFC" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED7" ne="334"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="PTPTSCR"><v _t="list"><l _t="reg_bit" b="0" n="TSE" /><l _t="reg_bit" b="1" n="TSFCU" /><l _t="reg_bit" b="2" n="TSSTI" /><l _t="reg_bit" b="3" n="TSSTU" /><l _t="reg_bit" b="4" n="TSITE" /><l _t="reg_bit" b="5" n="TSARU" /><l _t="reg_bit" b="16" e="17" n="TSCNT" /></v></l><l _t="struct_field" doc="" l="4" n="PTPSSIR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="STSSI" /></v></l><l _t="struct_field" doc="" l="4" n="PTPTSHR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="STS" /></v></l><l _t="struct_field" doc="" l="4" n="PTPTSLR"><v _t="list"><l _t="reg_bit" b="0" e="30" n="STSS" /><l _t="reg_bit" b="31" n="STPNS" /></v></l><l _t="struct_field" doc="" l="4" n="PTPTSHUR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TSUS" /></v></l><l _t="struct_field" doc="" l="4" n="PTPTSLUR"><v _t="list"><l _t="reg_bit" b="0" e="30" n="TSUSS" /><l _t="reg_bit" b="31" n="TSUPNS" /></v></l><l _t="struct_field" doc="" l="4" n="PTPTSAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TSA" /></v></l><l _t="struct_field" doc="" l="4" n="PTPTTHR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TTSH" /></v></l><l _t="struct_field" doc="" l="4" n="PTPTTLR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TTSL" /></v></l><l _t="struct_field" doc="" l="4" n="RESERVED8"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="PTPTSSR"><v _t="list"><l _t="reg_bit" b="4" n="TSSO" /><l _t="reg_bit" b="5" n="TSTTR" /><l _t="reg_bit" b="8" n="TSSARFE" /><l _t="reg_bit" b="9" n="TSSSR" /><l _t="reg_bit" b="10" n="TSPTPPSV2E" /><l _t="reg_bit" b="11" n="TSSPTPOEFE" /><l _t="reg_bit" b="12" n="TSSIPV6FE" /><l _t="reg_bit" b="13" n="TSSIPV4FE" /><l _t="reg_bit" b="14" n="TSSEME" /><l _t="reg_bit" b="15" n="TSSMRME" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED9" ne="565"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="DMABMR"><v _t="list"><l _t="reg_bit" b="0" n="SR" /><l _t="reg_bit" b="1" n="DA" /><l _t="reg_bit" b="2" e="6" n="DSL" /><l _t="reg_bit" b="7" n="EDE" /><l _t="reg_bit" b="8" e="13" n="PBL" /><l _t="reg_bit" b="14" e="15" n="RTPR" /><l _t="reg_bit" b="16" n="FB" /><l _t="reg_bit" b="17" e="22" n="RDP" /><l _t="reg_bit" b="23" n="USP" /><l _t="reg_bit" b="24" n="FPM" /><l _t="reg_bit" b="25" n="AAB" /></v></l><l _t="struct_field" doc="" l="4" n="DMATPDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TPD" /></v></l><l _t="struct_field" doc="" l="4" n="DMARPDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RPD" /></v></l><l _t="struct_field" doc="" l="4" n="DMARDLAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="SRL" /></v></l><l _t="struct_field" doc="" l="4" n="DMATDLAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="STL" /></v></l><l _t="struct_field" doc="" l="4" n="DMASR"><v _t="list"><l _t="reg_bit" b="0" n="TS" /><l _t="reg_bit" b="1" n="TPSS" /><l _t="reg_bit" b="2" n="TBUS" /><l _t="reg_bit" b="3" n="TJTS" /><l _t="reg_bit" b="4" n="ROS" /><l _t="reg_bit" b="5" n="TUS" /><l _t="reg_bit" b="6" n="RS" /><l _t="reg_bit" b="7" n="RBUS" /><l _t="reg_bit" b="8" n="RPSS" /><l _t="reg_bit" b="9" n="RWTS" /><l _t="reg_bit" b="10" n="ETS" /><l _t="reg_bit" b="13" n="FBES" /><l _t="reg_bit" b="14" n="ERS" /><l _t="reg_bit" b="15" n="AIS" /><l _t="reg_bit" b="16" n="NIS" /><l _t="reg_bit" b="17" e="19" n="RPS" /><l _t="reg_bit" b="20" e="22" n="TPS" /><l _t="reg_bit" b="23" e="25" n="EBS" /><l _t="reg_bit" b="27" n="MMCS" /><l _t="reg_bit" b="28" n="PMTS" /><l _t="reg_bit" b="29" n="TSTS" /></v></l><l _t="struct_field" doc="" l="4" n="DMAOMR"><v _t="list"><l _t="reg_bit" b="1" n="SR" /><l _t="reg_bit" b="2" n="OSF" /><l _t="reg_bit" b="3" e="4" n="RTC" /><l _t="reg_bit" b="6" n="FUGF" /><l _t="reg_bit" b="7" n="FEF" /><l _t="reg_bit" b="13" n="ST" /><l _t="reg_bit" b="14" e="16" n="TTC" /><l _t="reg_bit" b="20" n="FTF" /><l _t="reg_bit" b="21" n="TSF" /><l _t="reg_bit" b="24" n="DFRF" /><l _t="reg_bit" b="25" n="RSF" /><l _t="reg_bit" b="26" n="DTCEFD" /></v></l><l _t="struct_field" doc="" l="4" n="DMAIER"><v _t="list"><l _t="reg_bit" b="0" n="TIE" /><l _t="reg_bit" b="1" n="TPSIE" /><l _t="reg_bit" b="2" n="TBUIE" /><l _t="reg_bit" b="3" n="TJTIE" /><l _t="reg_bit" b="4" n="ROIE" /><l _t="reg_bit" b="5" n="TUIE" /><l _t="reg_bit" b="6" n="RIE" /><l _t="reg_bit" b="7" n="RBUIE" /><l _t="reg_bit" b="8" n="RPSIE" /><l _t="reg_bit" b="9" n="RWTIE" /><l _t="reg_bit" b="10" n="ETIE" /><l _t="reg_bit" b="13" n="FBEIE" /><l _t="reg_bit" b="14" n="ERIE" /><l _t="reg_bit" b="15" n="AISE" /><l _t="reg_bit" b="16" n="NISE" /></v></l><l _t="struct_field" doc="" l="4" n="DMAMFBOCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MFC" /><l _t="reg_bit" b="16" n="OMFC" /><l _t="reg_bit" b="17" e="27" n="MFA" /><l _t="reg_bit" b="28" n="OFOC" /></v></l><l _t="struct_field" doc="" l="4" n="DMARSWTR"><v _t="list" /></l><l _t="struct_field" doc="" le="4" n="RESERVED10" ne="8"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="DMACHTDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTDAP" /></v></l><l _t="struct_field" doc="" l="4" n="DMACHRDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HRDAP" /></v></l><l _t="struct_field" doc="" l="4" n="DMACHTBAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTBAP" /></v></l><l _t="struct_field" doc="" l="4" n="DMACHRBAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HRBAP" /></v></l></tt></t><a _t="i" v="1073905664" /></ETH><DCMI _t="periph_obj" n="DCMI"><t _t="struct_descr" n="DCMI" rn="DCMI_TypeDef"><l _t="i" v="44" /><t _t="dict"><CR _t="struct_field" doc="DCMI control register 1,  Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="CAPTURE" /><l _t="reg_bit" b="1" n="CM" /><l _t="reg_bit" b="2" n="CROP" /><l _t="reg_bit" b="3" n="JPEG" /><l _t="reg_bit" b="4" n="ESS" /><l _t="reg_bit" b="5" n="PCKPOL" /><l _t="reg_bit" b="6" n="HSPOL" /><l _t="reg_bit" b="7" n="VSPOL" /><l _t="reg_bit" b="12" n="CRE" /><l _t="reg_bit" b="14" n="ENABLE" /></v></CR><SR _t="struct_field" doc="DCMI status register, Address offset: 0x04" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="HSYNC" /><l _t="reg_bit" b="1" n="VSYNC" /><l _t="reg_bit" b="2" n="FNE" /></v></SR><RISR _t="struct_field" doc="DCMI raw interrupt status register, Address offset: 0x08" l="4" n="RISR"><v _t="list" /></RISR><IER _t="struct_field" doc="DCMI interrupt enable register, Address offset: 0x0C" l="4" n="IER"><v _t="list" /></IER><MISR _t="struct_field" doc="DCMI masked interrupt status register,  Address offset: 0x10" l="4" n="MISR"><v _t="list" /></MISR><ICR _t="struct_field" doc="DCMI interrupt clear register,  Address offset: 0x14" l="4" n="ICR"><v _t="list" /></ICR><ESCR _t="struct_field" doc="DCMI embedded synchronization code register,  Address offset: 0x18" l="4" n="ESCR"><v _t="list" /></ESCR><ESUR _t="struct_field" doc="DCMI embedded synchronization unmask register, Address offset: 0x1C" l="4" n="ESUR"><v _t="list" /></ESUR><CWSTRTR _t="struct_field" doc="DCMI crop window start, Address offset: 0x20" l="4" n="CWSTRTR"><v _t="list" /></CWSTRTR><CWSIZER _t="struct_field" doc="DCMI crop window size,  Address offset: 0x24" l="4" n="CWSIZER"><v _t="list" /></CWSIZER><DR _t="struct_field" doc="DCMI data register, Address offset: 0x28" l="4" n="DR"><v _t="list" /></DR></t><tt _t="list"><l _t="struct_field" doc="DCMI control register 1,  Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="CAPTURE" /><l _t="reg_bit" b="1" n="CM" /><l _t="reg_bit" b="2" n="CROP" /><l _t="reg_bit" b="3" n="JPEG" /><l _t="reg_bit" b="4" n="ESS" /><l _t="reg_bit" b="5" n="PCKPOL" /><l _t="reg_bit" b="6" n="HSPOL" /><l _t="reg_bit" b="7" n="VSPOL" /><l _t="reg_bit" b="12" n="CRE" /><l _t="reg_bit" b="14" n="ENABLE" /></v></l><l _t="struct_field" doc="DCMI status register, Address offset: 0x04" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="HSYNC" /><l _t="reg_bit" b="1" n="VSYNC" /><l _t="reg_bit" b="2" n="FNE" /></v></l><l _t="struct_field" doc="DCMI raw interrupt status register, Address offset: 0x08" l="4" n="RISR"><v _t="list" /></l><l _t="struct_field" doc="DCMI interrupt enable register, Address offset: 0x0C" l="4" n="IER"><v _t="list" /></l><l _t="struct_field" doc="DCMI masked interrupt status register,  Address offset: 0x10" l="4" n="MISR"><v _t="list" /></l><l _t="struct_field" doc="DCMI interrupt clear register,  Address offset: 0x14" l="4" n="ICR"><v _t="list" /></l><l _t="struct_field" doc="DCMI embedded synchronization code register,  Address offset: 0x18" l="4" n="ESCR"><v _t="list" /></l><l _t="struct_field" doc="DCMI embedded synchronization unmask register, Address offset: 0x1C" l="4" n="ESUR"><v _t="list" /></l><l _t="struct_field" doc="DCMI crop window start, Address offset: 0x20" l="4" n="CWSTRTR"><v _t="list" /></l><l _t="struct_field" doc="DCMI crop window size,  Address offset: 0x24" l="4" n="CWSIZER"><v _t="list" /></l><l _t="struct_field" doc="DCMI data register, Address offset: 0x28" l="4" n="DR"><v _t="list" /></l></tt></t><a _t="i" v="1342504960" /></DCMI><RNG _t="periph_obj" n="RNG"><t _t="struct_descr" n="RNG" rn="RNG_TypeDef"><l _t="i" v="12" /><t _t="dict"><CR _t="struct_field" doc="RNG control register, Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="2" n="RNGEN" /><l _t="reg_bit" b="3" n="IE" /></v></CR><SR _t="struct_field" doc="RNG status register, Address offset: 0x04" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="DRDY" /><l _t="reg_bit" b="1" n="CECS" /><l _t="reg_bit" b="2" n="SECS" /><l _t="reg_bit" b="5" n="CEIS" /><l _t="reg_bit" b="6" n="SEIS" /></v></SR><DR _t="struct_field" doc="RNG data register, Address offset: 0x08" l="4" n="DR"><v _t="list" /></DR></t><tt _t="list"><l _t="struct_field" doc="RNG control register, Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="2" n="RNGEN" /><l _t="reg_bit" b="3" n="IE" /></v></l><l _t="struct_field" doc="RNG status register, Address offset: 0x04" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="DRDY" /><l _t="reg_bit" b="1" n="CECS" /><l _t="reg_bit" b="2" n="SECS" /><l _t="reg_bit" b="5" n="CEIS" /><l _t="reg_bit" b="6" n="SEIS" /></v></l><l _t="struct_field" doc="RNG data register, Address offset: 0x08" l="4" n="DR"><v _t="list" /></l></tt></t><a _t="i" v="1342572544" /></RNG><FSMC_Bank1 _t="periph_obj" n="FSMC_Bank1"><t _t="struct_descr" n="FSMC_Bank1" rn="FSMC_Bank1_TypeDef"><l _t="i" v="32" /><t _t="dict"><BTCR _t="struct_field" doc="NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C" le="4" n="BTCR" ne="8"><v _t="list" /></BTCR></t><tt _t="list"><l _t="struct_field" doc="NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C" le="4" n="BTCR" ne="8"><v _t="list" /></l></tt></t><a _t="i" v="2684354560" /></FSMC_Bank1><FSMC_Bank1E _t="periph_obj" n="FSMC_Bank1E"><t _t="struct_descr" n="FSMC_Bank1E" rn="FSMC_Bank1E_TypeDef"><l _t="i" v="28" /><t _t="dict"><BWTR _t="struct_field" doc="NOR/PSRAM write timing registers, Address offset: 0x104-0x11C" le="4" n="BWTR" ne="7"><v _t="list" /></BWTR></t><tt _t="list"><l _t="struct_field" doc="NOR/PSRAM write timing registers, Address offset: 0x104-0x11C" le="4" n="BWTR" ne="7"><v _t="list" /></l></tt></t><a _t="i" v="2684354820" /></FSMC_Bank1E><FSMC_Bank2_3 _t="periph_obj" n="FSMC_Bank2_3"><t _t="struct_descr" n="FSMC_Bank2_3" rn="FSMC_Bank2_3_TypeDef"><l _t="i" v="56" /><t _t="dict"><PCR2 _t="struct_field" doc="NAND Flash control register 2,  Address offset: 0x60" l="4" n="PCR2"><v _t="list" /></PCR2><SR2 _t="struct_field" doc="NAND Flash FIFO status and interrupt register 2,  Address offset: 0x64" l="4" n="SR2"><v _t="list" /></SR2><PMEM2 _t="struct_field" doc="NAND Flash Common memory space timing register 2, Address offset: 0x68" l="4" n="PMEM2"><v _t="list" /></PMEM2><PATT2 _t="struct_field" doc="NAND Flash Attribute memory space timing register 2, Address offset: 0x6C" l="4" n="PATT2"><v _t="list" /></PATT2><RESERVED0 _t="struct_field" doc="Reserved, 0x70" l="4" n="RESERVED0"><v _t="list" /></RESERVED0><ECCR2 _t="struct_field" doc="NAND Flash ECC result registers 2,  Address offset: 0x74" l="4" n="ECCR2"><v _t="list" /></ECCR2><RESERVED1 _t="struct_field" doc="Reserved, 0x78" l="4" n="RESERVED1"><v _t="list" /></RESERVED1><RESERVED2 _t="struct_field" doc="Reserved, 0x7C" l="4" n="RESERVED2"><v _t="list" /></RESERVED2><PCR3 _t="struct_field" doc="NAND Flash control register 3,  Address offset: 0x80" l="4" n="PCR3"><v _t="list" /></PCR3><SR3 _t="struct_field" doc="NAND Flash FIFO status and interrupt register 3,  Address offset: 0x84" l="4" n="SR3"><v _t="list" /></SR3><PMEM3 _t="struct_field" doc="NAND Flash Common memory space timing register 3, Address offset: 0x88" l="4" n="PMEM3"><v _t="list" /></PMEM3><PATT3 _t="struct_field" doc="NAND Flash Attribute memory space timing register 3, Address offset: 0x8C" l="4" n="PATT3"><v _t="list" /></PATT3><RESERVED3 _t="struct_field" doc="Reserved, 0x90" l="4" n="RESERVED3"><v _t="list" /></RESERVED3><ECCR3 _t="struct_field" doc="NAND Flash ECC result registers 3,  Address offset: 0x94" l="4" n="ECCR3"><v _t="list" /></ECCR3></t><tt _t="list"><l _t="struct_field" doc="NAND Flash control register 2,  Address offset: 0x60" l="4" n="PCR2"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash FIFO status and interrupt register 2,  Address offset: 0x64" l="4" n="SR2"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash Common memory space timing register 2, Address offset: 0x68" l="4" n="PMEM2"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash Attribute memory space timing register 2, Address offset: 0x6C" l="4" n="PATT2"><v _t="list" /></l><l _t="struct_field" doc="Reserved, 0x70" l="4" n="RESERVED0"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash ECC result registers 2,  Address offset: 0x74" l="4" n="ECCR2"><v _t="list" /></l><l _t="struct_field" doc="Reserved, 0x78" l="4" n="RESERVED1"><v _t="list" /></l><l _t="struct_field" doc="Reserved, 0x7C" l="4" n="RESERVED2"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash control register 3,  Address offset: 0x80" l="4" n="PCR3"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash FIFO status and interrupt register 3,  Address offset: 0x84" l="4" n="SR3"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash Common memory space timing register 3, Address offset: 0x88" l="4" n="PMEM3"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash Attribute memory space timing register 3, Address offset: 0x8C" l="4" n="PATT3"><v _t="list" /></l><l _t="struct_field" doc="Reserved, 0x90" l="4" n="RESERVED3"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash ECC result registers 3,  Address offset: 0x94" l="4" n="ECCR3"><v _t="list" /></l></tt></t><a _t="i" v="2684354656" /></FSMC_Bank2_3><FSMC_Bank4 _t="periph_obj" n="FSMC_Bank4"><t _t="struct_descr" n="FSMC_Bank4" rn="FSMC_Bank4_TypeDef"><l _t="i" v="20" /><t _t="dict"><PCR4 _t="struct_field" doc="PC Card control register 4,  Address offset: 0xA0" l="4" n="PCR4"><v _t="list" /></PCR4><SR4 _t="struct_field" doc="PC Card FIFO status and interrupt register 4,  Address offset: 0xA4" l="4" n="SR4"><v _t="list" /></SR4><PMEM4 _t="struct_field" doc="PC Card Common memory space timing register 4, Address offset: 0xA8" l="4" n="PMEM4"><v _t="list" /></PMEM4><PATT4 _t="struct_field" doc="PC Card Attribute memory space timing register 4, Address offset: 0xAC" l="4" n="PATT4"><v _t="list" /></PATT4><PIO4 _t="struct_field" doc="PC Card I/O space timing register 4, Address offset: 0xB0" l="4" n="PIO4"><v _t="list" /></PIO4></t><tt _t="list"><l _t="struct_field" doc="PC Card control register 4,  Address offset: 0xA0" l="4" n="PCR4"><v _t="list" /></l><l _t="struct_field" doc="PC Card FIFO status and interrupt register 4,  Address offset: 0xA4" l="4" n="SR4"><v _t="list" /></l><l _t="struct_field" doc="PC Card Common memory space timing register 4, Address offset: 0xA8" l="4" n="PMEM4"><v _t="list" /></l><l _t="struct_field" doc="PC Card Attribute memory space timing register 4, Address offset: 0xAC" l="4" n="PATT4"><v _t="list" /></l><l _t="struct_field" doc="PC Card I/O space timing register 4, Address offset: 0xB0" l="4" n="PIO4"><v _t="list" /></l></tt></t><a _t="i" v="2684354720" /></FSMC_Bank4><DBGMCU _t="periph_obj" n="DBGMCU"><t _t="struct_descr" n="DBGMCU" rn="DBGMCU_TypeDef"><l _t="i" v="16" /><t _t="dict"><IDCODE _t="struct_field" doc="MCU device ID code,  Address offset: 0x00" l="4" n="IDCODE"><v _t="list" /></IDCODE><CR _t="struct_field" doc="Debug MCU configuration register, Address offset: 0x04" l="4" n="CR"><v _t="list" /></CR><APB1FZ _t="struct_field" doc="Debug MCU APB1 freeze register,  Address offset: 0x08" l="4" n="APB1FZ"><v _t="list" /></APB1FZ><APB2FZ _t="struct_field" doc="Debug MCU APB2 freeze register,  Address offset: 0x0C" l="4" n="APB2FZ"><v _t="list" /></APB2FZ></t><tt _t="list"><l _t="struct_field" doc="MCU device ID code,  Address offset: 0x00" l="4" n="IDCODE"><v _t="list" /></l><l _t="struct_field" doc="Debug MCU configuration register, Address offset: 0x04" l="4" n="CR"><v _t="list" /></l><l _t="struct_field" doc="Debug MCU APB1 freeze register,  Address offset: 0x08" l="4" n="APB1FZ"><v _t="list" /></l><l _t="struct_field" doc="Debug MCU APB2 freeze register,  Address offset: 0x0C" l="4" n="APB2FZ"><v _t="list" /></l></tt></t><a _t="i" v="3758366720" /></DBGMCU><USB_OTG_FS _t="periph_obj" n="USB_OTG_FS"><t _t="struct_descr" n="USB_OTG_Global" rn="USB_OTG_GlobalTypeDef"><l _t="i" v="320" /><t _t="dict"><GOTGCTL _t="struct_field" doc="USB_OTG Control and Status Register 000h" l="4" n="GOTGCTL"><v _t="list" /></GOTGCTL><GOTGINT _t="struct_field" doc="USB_OTG Interrupt Register  004h" l="4" n="GOTGINT"><v _t="list" /></GOTGINT><GAHBCFG _t="struct_field" doc="Core AHB Configuration Register 008h" l="4" n="GAHBCFG"><v _t="list" /></GAHBCFG><GUSBCFG _t="struct_field" doc="Core USB Configuration Register 00Ch" l="4" n="GUSBCFG"><v _t="list" /></GUSBCFG><GRSTCTL _t="struct_field" doc="Core Reset Register 010h" l="4" n="GRSTCTL"><v _t="list" /></GRSTCTL><GINTSTS _t="struct_field" doc="Core Interrupt Register 014h" l="4" n="GINTSTS"><v _t="list" /></GINTSTS><GINTMSK _t="struct_field" doc="Core Interrupt Mask Register  018h" l="4" n="GINTMSK"><v _t="list" /></GINTMSK><GRXSTSR _t="struct_field" doc="Receive Sts Q Read Register 01Ch" l="4" n="GRXSTSR"><v _t="list" /></GRXSTSR><GRXSTSP _t="struct_field" doc="Receive Sts Q Read &amp; POP Register 020h" l="4" n="GRXSTSP"><v _t="list" /></GRXSTSP><GRXFSIZ _t="struct_field" doc="Receive FIFO Size Register  024h" l="4" n="GRXFSIZ"><v _t="list" /></GRXFSIZ><DIEPTXF0_HNPTXFSIZ _t="struct_field" doc="EP0 / Non Periodic Tx FIFO Size Register 028h" l="4" n="DIEPTXF0_HNPTXFSIZ"><v _t="list" /></DIEPTXF0_HNPTXFSIZ><HNPTXSTS _t="struct_field" doc="Non Periodic Tx FIFO/Queue Sts reg 02Ch" l="4" n="HNPTXSTS"><v _t="list" /></HNPTXSTS><Reserved30 _t="struct_field" doc="Reserved  030h" le="4" n="Reserved30" ne="2"><v _t="list" /></Reserved30><GCCFG _t="struct_field" doc="General Purpose IO Register 038h" l="4" n="GCCFG"><v _t="list" /></GCCFG><CID _t="struct_field" doc="User ID Register  03Ch" l="4" n="CID"><v _t="list" /></CID><Reserved40 _t="struct_field" doc="Reserved 040h-0FFh" le="4" n="Reserved40" ne="48"><v _t="list" /></Reserved40><HPTXFSIZ _t="struct_field" doc="Host Periodic Tx FIFO Size Reg  100h" l="4" n="HPTXFSIZ"><v _t="list" /></HPTXFSIZ><DIEPTXF _t="struct_field" doc="" le="4" n="DIEPTXF" ne="15"><v _t="list" /></DIEPTXF></t><tt _t="list"><l _t="struct_field" doc="USB_OTG Control and Status Register 000h" l="4" n="GOTGCTL"><v _t="list" /></l><l _t="struct_field" doc="USB_OTG Interrupt Register  004h" l="4" n="GOTGINT"><v _t="list" /></l><l _t="struct_field" doc="Core AHB Configuration Register 008h" l="4" n="GAHBCFG"><v _t="list" /></l><l _t="struct_field" doc="Core USB Configuration Register 00Ch" l="4" n="GUSBCFG"><v _t="list" /></l><l _t="struct_field" doc="Core Reset Register 010h" l="4" n="GRSTCTL"><v _t="list" /></l><l _t="struct_field" doc="Core Interrupt Register 014h" l="4" n="GINTSTS"><v _t="list" /></l><l _t="struct_field" doc="Core Interrupt Mask Register  018h" l="4" n="GINTMSK"><v _t="list" /></l><l _t="struct_field" doc="Receive Sts Q Read Register 01Ch" l="4" n="GRXSTSR"><v _t="list" /></l><l _t="struct_field" doc="Receive Sts Q Read &amp; POP Register 020h" l="4" n="GRXSTSP"><v _t="list" /></l><l _t="struct_field" doc="Receive FIFO Size Register  024h" l="4" n="GRXFSIZ"><v _t="list" /></l><l _t="struct_field" doc="EP0 / Non Periodic Tx FIFO Size Register 028h" l="4" n="DIEPTXF0_HNPTXFSIZ"><v _t="list" /></l><l _t="struct_field" doc="Non Periodic Tx FIFO/Queue Sts reg 02Ch" l="4" n="HNPTXSTS"><v _t="list" /></l><l _t="struct_field" doc="Reserved  030h" le="4" n="Reserved30" ne="2"><v _t="list" /></l><l _t="struct_field" doc="General Purpose IO Register 038h" l="4" n="GCCFG"><v _t="list" /></l><l _t="struct_field" doc="User ID Register  03Ch" l="4" n="CID"><v _t="list" /></l><l _t="struct_field" doc="Reserved 040h-0FFh" le="4" n="Reserved40" ne="48"><v _t="list" /></l><l _t="struct_field" doc="Host Periodic Tx FIFO Size Reg  100h" l="4" n="HPTXFSIZ"><v _t="list" /></l><l _t="struct_field" doc="" le="4" n="DIEPTXF" ne="15"><v _t="list" /></l></tt></t><a _t="i" v="1342177280" /></USB_OTG_FS><USB_OTG_HS _t="periph_obj" n="USB_OTG_HS"><t _t="struct_descr" n="USB_OTG_Global" rn="USB_OTG_GlobalTypeDef"><l _t="i" v="320" /><t _t="dict"><GOTGCTL _t="struct_field" doc="USB_OTG Control and Status Register 000h" l="4" n="GOTGCTL"><v _t="list" /></GOTGCTL><GOTGINT _t="struct_field" doc="USB_OTG Interrupt Register  004h" l="4" n="GOTGINT"><v _t="list" /></GOTGINT><GAHBCFG _t="struct_field" doc="Core AHB Configuration Register 008h" l="4" n="GAHBCFG"><v _t="list" /></GAHBCFG><GUSBCFG _t="struct_field" doc="Core USB Configuration Register 00Ch" l="4" n="GUSBCFG"><v _t="list" /></GUSBCFG><GRSTCTL _t="struct_field" doc="Core Reset Register 010h" l="4" n="GRSTCTL"><v _t="list" /></GRSTCTL><GINTSTS _t="struct_field" doc="Core Interrupt Register 014h" l="4" n="GINTSTS"><v _t="list" /></GINTSTS><GINTMSK _t="struct_field" doc="Core Interrupt Mask Register  018h" l="4" n="GINTMSK"><v _t="list" /></GINTMSK><GRXSTSR _t="struct_field" doc="Receive Sts Q Read Register 01Ch" l="4" n="GRXSTSR"><v _t="list" /></GRXSTSR><GRXSTSP _t="struct_field" doc="Receive Sts Q Read &amp; POP Register 020h" l="4" n="GRXSTSP"><v _t="list" /></GRXSTSP><GRXFSIZ _t="struct_field" doc="Receive FIFO Size Register  024h" l="4" n="GRXFSIZ"><v _t="list" /></GRXFSIZ><DIEPTXF0_HNPTXFSIZ _t="struct_field" doc="EP0 / Non Periodic Tx FIFO Size Register 028h" l="4" n="DIEPTXF0_HNPTXFSIZ"><v _t="list" /></DIEPTXF0_HNPTXFSIZ><HNPTXSTS _t="struct_field" doc="Non Periodic Tx FIFO/Queue Sts reg 02Ch" l="4" n="HNPTXSTS"><v _t="list" /></HNPTXSTS><Reserved30 _t="struct_field" doc="Reserved  030h" le="4" n="Reserved30" ne="2"><v _t="list" /></Reserved30><GCCFG _t="struct_field" doc="General Purpose IO Register 038h" l="4" n="GCCFG"><v _t="list" /></GCCFG><CID _t="struct_field" doc="User ID Register  03Ch" l="4" n="CID"><v _t="list" /></CID><Reserved40 _t="struct_field" doc="Reserved 040h-0FFh" le="4" n="Reserved40" ne="48"><v _t="list" /></Reserved40><HPTXFSIZ _t="struct_field" doc="Host Periodic Tx FIFO Size Reg  100h" l="4" n="HPTXFSIZ"><v _t="list" /></HPTXFSIZ><DIEPTXF _t="struct_field" doc="" le="4" n="DIEPTXF" ne="15"><v _t="list" /></DIEPTXF></t><tt _t="list"><l _t="struct_field" doc="USB_OTG Control and Status Register 000h" l="4" n="GOTGCTL"><v _t="list" /></l><l _t="struct_field" doc="USB_OTG Interrupt Register  004h" l="4" n="GOTGINT"><v _t="list" /></l><l _t="struct_field" doc="Core AHB Configuration Register 008h" l="4" n="GAHBCFG"><v _t="list" /></l><l _t="struct_field" doc="Core USB Configuration Register 00Ch" l="4" n="GUSBCFG"><v _t="list" /></l><l _t="struct_field" doc="Core Reset Register 010h" l="4" n="GRSTCTL"><v _t="list" /></l><l _t="struct_field" doc="Core Interrupt Register 014h" l="4" n="GINTSTS"><v _t="list" /></l><l _t="struct_field" doc="Core Interrupt Mask Register  018h" l="4" n="GINTMSK"><v _t="list" /></l><l _t="struct_field" doc="Receive Sts Q Read Register 01Ch" l="4" n="GRXSTSR"><v _t="list" /></l><l _t="struct_field" doc="Receive Sts Q Read &amp; POP Register 020h" l="4" n="GRXSTSP"><v _t="list" /></l><l _t="struct_field" doc="Receive FIFO Size Register  024h" l="4" n="GRXFSIZ"><v _t="list" /></l><l _t="struct_field" doc="EP0 / Non Periodic Tx FIFO Size Register 028h" l="4" n="DIEPTXF0_HNPTXFSIZ"><v _t="list" /></l><l _t="struct_field" doc="Non Periodic Tx FIFO/Queue Sts reg 02Ch" l="4" n="HNPTXSTS"><v _t="list" /></l><l _t="struct_field" doc="Reserved  030h" le="4" n="Reserved30" ne="2"><v _t="list" /></l><l _t="struct_field" doc="General Purpose IO Register 038h" l="4" n="GCCFG"><v _t="list" /></l><l _t="struct_field" doc="User ID Register  03Ch" l="4" n="CID"><v _t="list" /></l><l _t="struct_field" doc="Reserved 040h-0FFh" le="4" n="Reserved40" ne="48"><v _t="list" /></l><l _t="struct_field" doc="Host Periodic Tx FIFO Size Reg  100h" l="4" n="HPTXFSIZ"><v _t="list" /></l><l _t="struct_field" doc="" le="4" n="DIEPTXF" ne="15"><v _t="list" /></l></tt></t><a _t="i" v="1074003968" /></USB_OTG_HS></periph_data><types _t="dict"><ADC _t="struct_descr" n="ADC" rn="ADC_TypeDef"><l _t="i" v="80" /><t _t="dict"><SR _t="struct_field" doc="ADC status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="AWD" /><l _t="reg_bit" b="1" n="EOC" /><l _t="reg_bit" b="2" n="JEOC" /><l _t="reg_bit" b="3" n="JSTRT" /><l _t="reg_bit" b="4" n="STRT" /><l _t="reg_bit" b="5" n="OVR" /></v></SR><CR1 _t="struct_field" doc="ADC control register 1, Address offset: 0x04" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="AWDCH" /><l _t="reg_bit" b="5" n="EOCIE" /><l _t="reg_bit" b="6" n="AWDIE" /><l _t="reg_bit" b="7" n="JEOCIE" /><l _t="reg_bit" b="8" n="SCAN" /><l _t="reg_bit" b="9" n="AWDSGL" /><l _t="reg_bit" b="10" n="JAUTO" /><l _t="reg_bit" b="11" n="DISCEN" /><l _t="reg_bit" b="12" n="JDISCEN" /><l _t="reg_bit" b="13" e="15" n="DISCNUM" /><l _t="reg_bit" b="22" n="JAWDEN" /><l _t="reg_bit" b="23" n="AWDEN" /><l _t="reg_bit" b="24" e="25" n="RES" /><l _t="reg_bit" b="26" n="OVRIE" /></v></CR1><CR2 _t="struct_field" doc="ADC control register 2, Address offset: 0x08" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="ADON" /><l _t="reg_bit" b="1" n="CONT" /><l _t="reg_bit" b="8" n="DMA" /><l _t="reg_bit" b="9" n="DDS" /><l _t="reg_bit" b="10" n="EOCS" /><l _t="reg_bit" b="11" n="ALIGN" /><l _t="reg_bit" b="16" e="19" n="JEXTSEL" /><l _t="reg_bit" b="20" e="21" n="JEXTEN" /><l _t="reg_bit" b="22" n="JSWSTART" /><l _t="reg_bit" b="24" e="27" n="EXTSEL" /><l _t="reg_bit" b="28" e="29" n="EXTEN" /><l _t="reg_bit" b="30" n="SWSTART" /></v></CR2><SMPR1 _t="struct_field" doc="ADC sample time register 1, Address offset: 0x0C" l="4" n="SMPR1"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP10" /><l _t="reg_bit" b="3" e="5" n="SMP11" /><l _t="reg_bit" b="6" e="8" n="SMP12" /><l _t="reg_bit" b="9" e="11" n="SMP13" /><l _t="reg_bit" b="12" e="14" n="SMP14" /><l _t="reg_bit" b="15" e="17" n="SMP15" /><l _t="reg_bit" b="18" e="20" n="SMP16" /><l _t="reg_bit" b="21" e="23" n="SMP17" /><l _t="reg_bit" b="24" e="26" n="SMP18" /></v></SMPR1><SMPR2 _t="struct_field" doc="ADC sample time register 2, Address offset: 0x10" l="4" n="SMPR2"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP0" /><l _t="reg_bit" b="3" e="5" n="SMP1" /><l _t="reg_bit" b="6" e="8" n="SMP2" /><l _t="reg_bit" b="9" e="11" n="SMP3" /><l _t="reg_bit" b="12" e="14" n="SMP4" /><l _t="reg_bit" b="15" e="17" n="SMP5" /><l _t="reg_bit" b="18" e="20" n="SMP6" /><l _t="reg_bit" b="21" e="23" n="SMP7" /><l _t="reg_bit" b="24" e="26" n="SMP8" /><l _t="reg_bit" b="27" e="29" n="SMP9" /></v></SMPR2><JOFR1 _t="struct_field" doc="ADC injected channel data offset register 1, Address offset: 0x14" l="4" n="JOFR1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET1" /></v></JOFR1><JOFR2 _t="struct_field" doc="ADC injected channel data offset register 2, Address offset: 0x18" l="4" n="JOFR2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET2" /></v></JOFR2><JOFR3 _t="struct_field" doc="ADC injected channel data offset register 3, Address offset: 0x1C" l="4" n="JOFR3"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET3" /></v></JOFR3><JOFR4 _t="struct_field" doc="ADC injected channel data offset register 4, Address offset: 0x20" l="4" n="JOFR4"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET4" /></v></JOFR4><HTR _t="struct_field" doc="ADC watchdog higher threshold register, Address offset: 0x24" l="4" n="HTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="HT" /></v></HTR><LTR _t="struct_field" doc="ADC watchdog lower threshold register,  Address offset: 0x28" l="4" n="LTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="LT" /></v></LTR><SQR1 _t="struct_field" doc="ADC regular sequence register 1,  Address offset: 0x2C" l="4" n="SQR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ13" /><l _t="reg_bit" b="5" e="9" n="SQ14" /><l _t="reg_bit" b="10" e="14" n="SQ15" /><l _t="reg_bit" b="15" e="19" n="SQ16" /><l _t="reg_bit" b="20" e="23" n="L" /></v></SQR1><SQR2 _t="struct_field" doc="ADC regular sequence register 2,  Address offset: 0x30" l="4" n="SQR2"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ7" /><l _t="reg_bit" b="5" e="9" n="SQ8" /><l _t="reg_bit" b="10" e="14" n="SQ9" /><l _t="reg_bit" b="15" e="19" n="SQ10" /><l _t="reg_bit" b="20" e="24" n="SQ11" /><l _t="reg_bit" b="25" e="29" n="SQ12" /></v></SQR2><SQR3 _t="struct_field" doc="ADC regular sequence register 3,  Address offset: 0x34" l="4" n="SQR3"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ1" /><l _t="reg_bit" b="5" e="9" n="SQ2" /><l _t="reg_bit" b="10" e="14" n="SQ3" /><l _t="reg_bit" b="15" e="19" n="SQ4" /><l _t="reg_bit" b="20" e="24" n="SQ5" /><l _t="reg_bit" b="25" e="29" n="SQ6" /></v></SQR3><JSQR _t="struct_field" doc="ADC injected sequence register, Address offset: 0x38" l="4" n="JSQR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="JSQ1" /><l _t="reg_bit" b="5" e="9" n="JSQ2" /><l _t="reg_bit" b="10" e="14" n="JSQ3" /><l _t="reg_bit" b="15" e="19" n="JSQ4" /><l _t="reg_bit" b="20" e="21" n="JL" /></v></JSQR><JDR1 _t="struct_field" doc="ADC injected data register 1, Address offset: 0x3C" l="4" n="JDR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR1><JDR2 _t="struct_field" doc="ADC injected data register 2, Address offset: 0x40" l="4" n="JDR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR2><JDR3 _t="struct_field" doc="ADC injected data register 3, Address offset: 0x44" l="4" n="JDR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR3><JDR4 _t="struct_field" doc="ADC injected data register 4, Address offset: 0x48" l="4" n="JDR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></JDR4><DR _t="struct_field" doc="ADC regular data register,  Address offset: 0x4C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DATA" /><l _t="reg_bit" b="16" e="31" n="ADC2DATA" /></v></DR></t><tt _t="list"><l _t="struct_field" doc="ADC status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="AWD" /><l _t="reg_bit" b="1" n="EOC" /><l _t="reg_bit" b="2" n="JEOC" /><l _t="reg_bit" b="3" n="JSTRT" /><l _t="reg_bit" b="4" n="STRT" /><l _t="reg_bit" b="5" n="OVR" /></v></l><l _t="struct_field" doc="ADC control register 1, Address offset: 0x04" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="AWDCH" /><l _t="reg_bit" b="5" n="EOCIE" /><l _t="reg_bit" b="6" n="AWDIE" /><l _t="reg_bit" b="7" n="JEOCIE" /><l _t="reg_bit" b="8" n="SCAN" /><l _t="reg_bit" b="9" n="AWDSGL" /><l _t="reg_bit" b="10" n="JAUTO" /><l _t="reg_bit" b="11" n="DISCEN" /><l _t="reg_bit" b="12" n="JDISCEN" /><l _t="reg_bit" b="13" e="15" n="DISCNUM" /><l _t="reg_bit" b="22" n="JAWDEN" /><l _t="reg_bit" b="23" n="AWDEN" /><l _t="reg_bit" b="24" e="25" n="RES" /><l _t="reg_bit" b="26" n="OVRIE" /></v></l><l _t="struct_field" doc="ADC control register 2, Address offset: 0x08" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="ADON" /><l _t="reg_bit" b="1" n="CONT" /><l _t="reg_bit" b="8" n="DMA" /><l _t="reg_bit" b="9" n="DDS" /><l _t="reg_bit" b="10" n="EOCS" /><l _t="reg_bit" b="11" n="ALIGN" /><l _t="reg_bit" b="16" e="19" n="JEXTSEL" /><l _t="reg_bit" b="20" e="21" n="JEXTEN" /><l _t="reg_bit" b="22" n="JSWSTART" /><l _t="reg_bit" b="24" e="27" n="EXTSEL" /><l _t="reg_bit" b="28" e="29" n="EXTEN" /><l _t="reg_bit" b="30" n="SWSTART" /></v></l><l _t="struct_field" doc="ADC sample time register 1, Address offset: 0x0C" l="4" n="SMPR1"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP10" /><l _t="reg_bit" b="3" e="5" n="SMP11" /><l _t="reg_bit" b="6" e="8" n="SMP12" /><l _t="reg_bit" b="9" e="11" n="SMP13" /><l _t="reg_bit" b="12" e="14" n="SMP14" /><l _t="reg_bit" b="15" e="17" n="SMP15" /><l _t="reg_bit" b="18" e="20" n="SMP16" /><l _t="reg_bit" b="21" e="23" n="SMP17" /><l _t="reg_bit" b="24" e="26" n="SMP18" /></v></l><l _t="struct_field" doc="ADC sample time register 2, Address offset: 0x10" l="4" n="SMPR2"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMP0" /><l _t="reg_bit" b="3" e="5" n="SMP1" /><l _t="reg_bit" b="6" e="8" n="SMP2" /><l _t="reg_bit" b="9" e="11" n="SMP3" /><l _t="reg_bit" b="12" e="14" n="SMP4" /><l _t="reg_bit" b="15" e="17" n="SMP5" /><l _t="reg_bit" b="18" e="20" n="SMP6" /><l _t="reg_bit" b="21" e="23" n="SMP7" /><l _t="reg_bit" b="24" e="26" n="SMP8" /><l _t="reg_bit" b="27" e="29" n="SMP9" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 1, Address offset: 0x14" l="4" n="JOFR1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET1" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 2, Address offset: 0x18" l="4" n="JOFR2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET2" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 3, Address offset: 0x1C" l="4" n="JOFR3"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET3" /></v></l><l _t="struct_field" doc="ADC injected channel data offset register 4, Address offset: 0x20" l="4" n="JOFR4"><v _t="list"><l _t="reg_bit" b="0" e="11" n="JOFFSET4" /></v></l><l _t="struct_field" doc="ADC watchdog higher threshold register, Address offset: 0x24" l="4" n="HTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="HT" /></v></l><l _t="struct_field" doc="ADC watchdog lower threshold register,  Address offset: 0x28" l="4" n="LTR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="LT" /></v></l><l _t="struct_field" doc="ADC regular sequence register 1,  Address offset: 0x2C" l="4" n="SQR1"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ13" /><l _t="reg_bit" b="5" e="9" n="SQ14" /><l _t="reg_bit" b="10" e="14" n="SQ15" /><l _t="reg_bit" b="15" e="19" n="SQ16" /><l _t="reg_bit" b="20" e="23" n="L" /></v></l><l _t="struct_field" doc="ADC regular sequence register 2,  Address offset: 0x30" l="4" n="SQR2"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ7" /><l _t="reg_bit" b="5" e="9" n="SQ8" /><l _t="reg_bit" b="10" e="14" n="SQ9" /><l _t="reg_bit" b="15" e="19" n="SQ10" /><l _t="reg_bit" b="20" e="24" n="SQ11" /><l _t="reg_bit" b="25" e="29" n="SQ12" /></v></l><l _t="struct_field" doc="ADC regular sequence register 3,  Address offset: 0x34" l="4" n="SQR3"><v _t="list"><l _t="reg_bit" b="0" e="4" n="SQ1" /><l _t="reg_bit" b="5" e="9" n="SQ2" /><l _t="reg_bit" b="10" e="14" n="SQ3" /><l _t="reg_bit" b="15" e="19" n="SQ4" /><l _t="reg_bit" b="20" e="24" n="SQ5" /><l _t="reg_bit" b="25" e="29" n="SQ6" /></v></l><l _t="struct_field" doc="ADC injected sequence register, Address offset: 0x38" l="4" n="JSQR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="JSQ1" /><l _t="reg_bit" b="5" e="9" n="JSQ2" /><l _t="reg_bit" b="10" e="14" n="JSQ3" /><l _t="reg_bit" b="15" e="19" n="JSQ4" /><l _t="reg_bit" b="20" e="21" n="JL" /></v></l><l _t="struct_field" doc="ADC injected data register 1, Address offset: 0x3C" l="4" n="JDR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC injected data register 2, Address offset: 0x40" l="4" n="JDR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC injected data register 3, Address offset: 0x44" l="4" n="JDR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC injected data register 4, Address offset: 0x48" l="4" n="JDR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="JDATA" /></v></l><l _t="struct_field" doc="ADC regular data register,  Address offset: 0x4C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DATA" /><l _t="reg_bit" b="16" e="31" n="ADC2DATA" /></v></l></tt></ADC><ADC_Common _t="struct_descr" n="ADC_Common" rn="ADC_Common_TypeDef"><l _t="i" v="12" /><t _t="dict"><CSR _t="struct_field" doc="ADC Common status register, Address offset: ADC1 base address + 0x300" l="4" n="CSR"><v _t="list" /></CSR><CCR _t="struct_field" doc="ADC common control register,  Address offset: ADC1 base address + 0x304" l="4" n="CCR"><v _t="list" /></CCR><CDR _t="struct_field" doc="" l="4" n="CDR"><v _t="list" /></CDR></t><tt _t="list"><l _t="struct_field" doc="ADC Common status register, Address offset: ADC1 base address + 0x300" l="4" n="CSR"><v _t="list" /></l><l _t="struct_field" doc="ADC common control register,  Address offset: ADC1 base address + 0x304" l="4" n="CCR"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="CDR"><v _t="list" /></l></tt></ADC_Common><CAN_TxMailBox _t="struct_descr" n="CAN_TxMailBox" rn="CAN_TxMailBox_TypeDef"><l _t="i" v="16" /><t _t="dict"><TIR _t="struct_field" doc="CAN TX mailbox identifier register" l="4" n="TIR"><v _t="list" /></TIR><TDTR _t="struct_field" doc="CAN mailbox data length control and time stamp register" l="4" n="TDTR"><v _t="list" /></TDTR><TDLR _t="struct_field" doc="CAN mailbox data low register" l="4" n="TDLR"><v _t="list" /></TDLR><TDHR _t="struct_field" doc="CAN mailbox data high register" l="4" n="TDHR"><v _t="list" /></TDHR></t><tt _t="list"><l _t="struct_field" doc="CAN TX mailbox identifier register" l="4" n="TIR"><v _t="list" /></l><l _t="struct_field" doc="CAN mailbox data length control and time stamp register" l="4" n="TDTR"><v _t="list" /></l><l _t="struct_field" doc="CAN mailbox data low register" l="4" n="TDLR"><v _t="list" /></l><l _t="struct_field" doc="CAN mailbox data high register" l="4" n="TDHR"><v _t="list" /></l></tt></CAN_TxMailBox><CAN_FIFOMailBox _t="struct_descr" n="CAN_FIFOMailBox" rn="CAN_FIFOMailBox_TypeDef"><l _t="i" v="16" /><t _t="dict"><RIR _t="struct_field" doc="CAN receive FIFO mailbox identifier register" l="4" n="RIR"><v _t="list" /></RIR><RDTR _t="struct_field" doc="CAN receive FIFO mailbox data length control and time stamp register" l="4" n="RDTR"><v _t="list" /></RDTR><RDLR _t="struct_field" doc="CAN receive FIFO mailbox data low register" l="4" n="RDLR"><v _t="list" /></RDLR><RDHR _t="struct_field" doc="CAN receive FIFO mailbox data high register" l="4" n="RDHR"><v _t="list" /></RDHR></t><tt _t="list"><l _t="struct_field" doc="CAN receive FIFO mailbox identifier register" l="4" n="RIR"><v _t="list" /></l><l _t="struct_field" doc="CAN receive FIFO mailbox data length control and time stamp register" l="4" n="RDTR"><v _t="list" /></l><l _t="struct_field" doc="CAN receive FIFO mailbox data low register" l="4" n="RDLR"><v _t="list" /></l><l _t="struct_field" doc="CAN receive FIFO mailbox data high register" l="4" n="RDHR"><v _t="list" /></l></tt></CAN_FIFOMailBox><CAN_FilterRegister _t="struct_descr" n="CAN_FilterRegister" rn="CAN_FilterRegister_TypeDef"><l _t="i" v="8" /><t _t="dict"><FR1 _t="struct_field" doc="CAN Filter bank register 1" l="4" n="FR1"><v _t="list" /></FR1><FR2 _t="struct_field" doc="CAN Filter bank register 1" l="4" n="FR2"><v _t="list" /></FR2></t><tt _t="list"><l _t="struct_field" doc="CAN Filter bank register 1" l="4" n="FR1"><v _t="list" /></l><l _t="struct_field" doc="CAN Filter bank register 1" l="4" n="FR2"><v _t="list" /></l></tt></CAN_FilterRegister><CAN _t="struct_descr" n="CAN" rn="CAN_TypeDef"><l _t="i" v="800" /><t _t="dict"><MCR _t="struct_field" doc="CAN master control register,  Address offset: 0x00" l="4" n="MCR"><v _t="list"><l _t="reg_bit" b="0" n="INRQ" /><l _t="reg_bit" b="1" n="SLEEP" /><l _t="reg_bit" b="2" n="TXFP" /><l _t="reg_bit" b="3" n="RFLM" /><l _t="reg_bit" b="4" n="NART" /><l _t="reg_bit" b="5" n="AWUM" /><l _t="reg_bit" b="6" n="ABOM" /><l _t="reg_bit" b="7" n="TTCM" /><l _t="reg_bit" b="15" n="RESET" /><l _t="reg_bit" b="16" n="DBF" /></v></MCR><MSR _t="struct_field" doc="CAN master status register, Address offset: 0x04" l="4" n="MSR"><v _t="list"><l _t="reg_bit" b="0" n="INAK" /><l _t="reg_bit" b="1" n="SLAK" /><l _t="reg_bit" b="2" n="ERRI" /><l _t="reg_bit" b="3" n="WKUI" /><l _t="reg_bit" b="4" n="SLAKI" /><l _t="reg_bit" b="8" n="TXM" /><l _t="reg_bit" b="9" n="RXM" /><l _t="reg_bit" b="10" n="SAMP" /><l _t="reg_bit" b="11" n="RX" /></v></MSR><TSR _t="struct_field" doc="CAN transmit status register, Address offset: 0x08" l="4" n="TSR"><v _t="list"><l _t="reg_bit" b="0" n="RQCP0" /><l _t="reg_bit" b="1" n="TXOK0" /><l _t="reg_bit" b="2" n="ALST0" /><l _t="reg_bit" b="3" n="TERR0" /><l _t="reg_bit" b="7" n="ABRQ0" /><l _t="reg_bit" b="8" n="RQCP1" /><l _t="reg_bit" b="9" n="TXOK1" /><l _t="reg_bit" b="10" n="ALST1" /><l _t="reg_bit" b="11" n="TERR1" /><l _t="reg_bit" b="15" n="ABRQ1" /><l _t="reg_bit" b="16" n="RQCP2" /><l _t="reg_bit" b="17" n="TXOK2" /><l _t="reg_bit" b="18" n="ALST2" /><l _t="reg_bit" b="19" n="TERR2" /><l _t="reg_bit" b="23" n="ABRQ2" /><l _t="reg_bit" b="24" e="25" n="CODE" /><l _t="reg_bit" b="26" e="28" n="TME" /><l _t="reg_bit" b="26" n="TME0" /><l _t="reg_bit" b="27" n="TME1" /><l _t="reg_bit" b="28" n="TME2" /><l _t="reg_bit" b="29" e="31" n="LOW" /><l _t="reg_bit" b="29" n="LOW0" /><l _t="reg_bit" b="30" n="LOW1" /><l _t="reg_bit" b="31" n="LOW2" /></v></TSR><RF0R _t="struct_field" doc="CAN receive FIFO 0 register,  Address offset: 0x0C" l="4" n="RF0R"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FMP0" /><l _t="reg_bit" b="3" n="FULL0" /><l _t="reg_bit" b="4" n="FOVR0" /><l _t="reg_bit" b="5" n="RFOM0" /></v></RF0R><RF1R _t="struct_field" doc="CAN receive FIFO 1 register,  Address offset: 0x10" l="4" n="RF1R"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FMP1" /><l _t="reg_bit" b="3" n="FULL1" /><l _t="reg_bit" b="4" n="FOVR1" /><l _t="reg_bit" b="5" n="RFOM1" /></v></RF1R><IER _t="struct_field" doc="CAN interrupt enable register,  Address offset: 0x14" l="4" n="IER"><v _t="list"><l _t="reg_bit" b="0" n="TMEIE" /><l _t="reg_bit" b="1" n="FMPIE0" /><l _t="reg_bit" b="2" n="FFIE0" /><l _t="reg_bit" b="3" n="FOVIE0" /><l _t="reg_bit" b="4" n="FMPIE1" /><l _t="reg_bit" b="5" n="FFIE1" /><l _t="reg_bit" b="6" n="FOVIE1" /><l _t="reg_bit" b="8" n="EWGIE" /><l _t="reg_bit" b="9" n="EPVIE" /><l _t="reg_bit" b="10" n="BOFIE" /><l _t="reg_bit" b="11" n="LECIE" /><l _t="reg_bit" b="15" n="ERRIE" /><l _t="reg_bit" b="16" n="WKUIE" /><l _t="reg_bit" b="17" n="SLKIE" /></v></IER><ESR _t="struct_field" doc="CAN error status register,  Address offset: 0x18" l="4" n="ESR"><v _t="list"><l _t="reg_bit" b="0" n="EWGF" /><l _t="reg_bit" b="1" n="EPVF" /><l _t="reg_bit" b="2" n="BOFF" /><l _t="reg_bit" b="4" e="6" n="LEC" /><l _t="reg_bit" b="16" e="23" n="TEC" /><l _t="reg_bit" b="24" e="31" n="REC" /></v></ESR><BTR _t="struct_field" doc="CAN bit timing register,  Address offset: 0x1C" l="4" n="BTR"><v _t="list"><l _t="reg_bit" b="0" e="9" n="BRP" /><l _t="reg_bit" b="16" e="19" n="TS1" /><l _t="reg_bit" b="20" e="22" n="TS2" /><l _t="reg_bit" b="24" e="25" n="SJW" /><l _t="reg_bit" b="30" n="LBKM" /><l _t="reg_bit" b="31" n="SILM" /></v></BTR><RESERVED0 _t="struct_field" doc="Reserved, 0x020 - 0x17F" le="4" n="RESERVED0" ne="88"><v _t="list" /></RESERVED0><sTxMailBox _t="struct_field" doc="CAN Tx MailBox, Address offset: 0x180 - 0x1AC" le="16" n="sTxMailBox" ne="3" t="CAN_TxMailBox"><v _t="list" /></sTxMailBox><sFIFOMailBox _t="struct_field" doc="CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC" le="16" n="sFIFOMailBox" ne="2" t="CAN_FIFOMailBox"><v _t="list" /></sFIFOMailBox><RESERVED1 _t="struct_field" doc="Reserved, 0x1D0 - 0x1FF" le="4" n="RESERVED1" ne="12"><v _t="list" /></RESERVED1><FMR _t="struct_field" doc="CAN filter master register, Address offset: 0x200" l="4" n="FMR"><v _t="list"><l _t="reg_bit" b="0" n="FINIT" /><l _t="reg_bit" b="8" e="13" n="CAN2SB" /></v></FMR><FM1R _t="struct_field" doc="CAN filter mode register, Address offset: 0x204" l="4" n="FM1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FBM" /><l _t="reg_bit" b="0" n="FBM0" /><l _t="reg_bit" b="1" n="FBM1" /><l _t="reg_bit" b="2" n="FBM2" /><l _t="reg_bit" b="3" n="FBM3" /><l _t="reg_bit" b="4" n="FBM4" /><l _t="reg_bit" b="5" n="FBM5" /><l _t="reg_bit" b="6" n="FBM6" /><l _t="reg_bit" b="7" n="FBM7" /><l _t="reg_bit" b="8" n="FBM8" /><l _t="reg_bit" b="9" n="FBM9" /><l _t="reg_bit" b="10" n="FBM10" /><l _t="reg_bit" b="11" n="FBM11" /><l _t="reg_bit" b="12" n="FBM12" /><l _t="reg_bit" b="13" n="FBM13" /><l _t="reg_bit" b="14" n="FBM14" /><l _t="reg_bit" b="15" n="FBM15" /><l _t="reg_bit" b="16" n="FBM16" /><l _t="reg_bit" b="17" n="FBM17" /><l _t="reg_bit" b="18" n="FBM18" /><l _t="reg_bit" b="19" n="FBM19" /><l _t="reg_bit" b="20" n="FBM20" /><l _t="reg_bit" b="21" n="FBM21" /><l _t="reg_bit" b="22" n="FBM22" /><l _t="reg_bit" b="23" n="FBM23" /><l _t="reg_bit" b="24" n="FBM24" /><l _t="reg_bit" b="25" n="FBM25" /><l _t="reg_bit" b="26" n="FBM26" /><l _t="reg_bit" b="27" n="FBM27" /></v></FM1R><RESERVED2 _t="struct_field" doc="Reserved, 0x208" l="4" n="RESERVED2"><v _t="list" /></RESERVED2><FS1R _t="struct_field" doc="CAN filter scale register,  Address offset: 0x20C" l="4" n="FS1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FSC" /><l _t="reg_bit" b="0" n="FSC0" /><l _t="reg_bit" b="1" n="FSC1" /><l _t="reg_bit" b="2" n="FSC2" /><l _t="reg_bit" b="3" n="FSC3" /><l _t="reg_bit" b="4" n="FSC4" /><l _t="reg_bit" b="5" n="FSC5" /><l _t="reg_bit" b="6" n="FSC6" /><l _t="reg_bit" b="7" n="FSC7" /><l _t="reg_bit" b="8" n="FSC8" /><l _t="reg_bit" b="9" n="FSC9" /><l _t="reg_bit" b="10" n="FSC10" /><l _t="reg_bit" b="11" n="FSC11" /><l _t="reg_bit" b="12" n="FSC12" /><l _t="reg_bit" b="13" n="FSC13" /><l _t="reg_bit" b="14" n="FSC14" /><l _t="reg_bit" b="15" n="FSC15" /><l _t="reg_bit" b="16" n="FSC16" /><l _t="reg_bit" b="17" n="FSC17" /><l _t="reg_bit" b="18" n="FSC18" /><l _t="reg_bit" b="19" n="FSC19" /><l _t="reg_bit" b="20" n="FSC20" /><l _t="reg_bit" b="21" n="FSC21" /><l _t="reg_bit" b="22" n="FSC22" /><l _t="reg_bit" b="23" n="FSC23" /><l _t="reg_bit" b="24" n="FSC24" /><l _t="reg_bit" b="25" n="FSC25" /><l _t="reg_bit" b="26" n="FSC26" /><l _t="reg_bit" b="27" n="FSC27" /></v></FS1R><RESERVED3 _t="struct_field" doc="Reserved, 0x210" l="4" n="RESERVED3"><v _t="list" /></RESERVED3><FFA1R _t="struct_field" doc="CAN filter FIFO assignment register, Address offset: 0x214" l="4" n="FFA1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FFA" /><l _t="reg_bit" b="0" n="FFA0" /><l _t="reg_bit" b="1" n="FFA1" /><l _t="reg_bit" b="2" n="FFA2" /><l _t="reg_bit" b="3" n="FFA3" /><l _t="reg_bit" b="4" n="FFA4" /><l _t="reg_bit" b="5" n="FFA5" /><l _t="reg_bit" b="6" n="FFA6" /><l _t="reg_bit" b="7" n="FFA7" /><l _t="reg_bit" b="8" n="FFA8" /><l _t="reg_bit" b="9" n="FFA9" /><l _t="reg_bit" b="10" n="FFA10" /><l _t="reg_bit" b="11" n="FFA11" /><l _t="reg_bit" b="12" n="FFA12" /><l _t="reg_bit" b="13" n="FFA13" /><l _t="reg_bit" b="14" n="FFA14" /><l _t="reg_bit" b="15" n="FFA15" /><l _t="reg_bit" b="16" n="FFA16" /><l _t="reg_bit" b="17" n="FFA17" /><l _t="reg_bit" b="18" n="FFA18" /><l _t="reg_bit" b="19" n="FFA19" /><l _t="reg_bit" b="20" n="FFA20" /><l _t="reg_bit" b="21" n="FFA21" /><l _t="reg_bit" b="22" n="FFA22" /><l _t="reg_bit" b="23" n="FFA23" /><l _t="reg_bit" b="24" n="FFA24" /><l _t="reg_bit" b="25" n="FFA25" /><l _t="reg_bit" b="26" n="FFA26" /><l _t="reg_bit" b="27" n="FFA27" /></v></FFA1R><RESERVED4 _t="struct_field" doc="Reserved, 0x218" l="4" n="RESERVED4"><v _t="list" /></RESERVED4><FA1R _t="struct_field" doc="CAN filter activation register, Address offset: 0x21C" l="4" n="FA1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FACT" /><l _t="reg_bit" b="0" n="FACT0" /><l _t="reg_bit" b="1" n="FACT1" /><l _t="reg_bit" b="2" n="FACT2" /><l _t="reg_bit" b="3" n="FACT3" /><l _t="reg_bit" b="4" n="FACT4" /><l _t="reg_bit" b="5" n="FACT5" /><l _t="reg_bit" b="6" n="FACT6" /><l _t="reg_bit" b="7" n="FACT7" /><l _t="reg_bit" b="8" n="FACT8" /><l _t="reg_bit" b="9" n="FACT9" /><l _t="reg_bit" b="10" n="FACT10" /><l _t="reg_bit" b="11" n="FACT11" /><l _t="reg_bit" b="12" n="FACT12" /><l _t="reg_bit" b="13" n="FACT13" /><l _t="reg_bit" b="14" n="FACT14" /><l _t="reg_bit" b="15" n="FACT15" /><l _t="reg_bit" b="16" n="FACT16" /><l _t="reg_bit" b="17" n="FACT17" /><l _t="reg_bit" b="18" n="FACT18" /><l _t="reg_bit" b="19" n="FACT19" /><l _t="reg_bit" b="20" n="FACT20" /><l _t="reg_bit" b="21" n="FACT21" /><l _t="reg_bit" b="22" n="FACT22" /><l _t="reg_bit" b="23" n="FACT23" /><l _t="reg_bit" b="24" n="FACT24" /><l _t="reg_bit" b="25" n="FACT25" /><l _t="reg_bit" b="26" n="FACT26" /><l _t="reg_bit" b="27" n="FACT27" /></v></FA1R><RESERVED5 _t="struct_field" doc="Reserved, 0x220-0x23F" le="4" n="RESERVED5" ne="8"><v _t="list" /></RESERVED5><sFilterRegister _t="struct_field" doc="CAN Filter Register,  Address offset: 0x240-0x31C" le="8" n="sFilterRegister" ne="28" t="CAN_FilterRegister"><v _t="list" /></sFilterRegister></t><tt _t="list"><l _t="struct_field" doc="CAN master control register,  Address offset: 0x00" l="4" n="MCR"><v _t="list"><l _t="reg_bit" b="0" n="INRQ" /><l _t="reg_bit" b="1" n="SLEEP" /><l _t="reg_bit" b="2" n="TXFP" /><l _t="reg_bit" b="3" n="RFLM" /><l _t="reg_bit" b="4" n="NART" /><l _t="reg_bit" b="5" n="AWUM" /><l _t="reg_bit" b="6" n="ABOM" /><l _t="reg_bit" b="7" n="TTCM" /><l _t="reg_bit" b="15" n="RESET" /><l _t="reg_bit" b="16" n="DBF" /></v></l><l _t="struct_field" doc="CAN master status register, Address offset: 0x04" l="4" n="MSR"><v _t="list"><l _t="reg_bit" b="0" n="INAK" /><l _t="reg_bit" b="1" n="SLAK" /><l _t="reg_bit" b="2" n="ERRI" /><l _t="reg_bit" b="3" n="WKUI" /><l _t="reg_bit" b="4" n="SLAKI" /><l _t="reg_bit" b="8" n="TXM" /><l _t="reg_bit" b="9" n="RXM" /><l _t="reg_bit" b="10" n="SAMP" /><l _t="reg_bit" b="11" n="RX" /></v></l><l _t="struct_field" doc="CAN transmit status register, Address offset: 0x08" l="4" n="TSR"><v _t="list"><l _t="reg_bit" b="0" n="RQCP0" /><l _t="reg_bit" b="1" n="TXOK0" /><l _t="reg_bit" b="2" n="ALST0" /><l _t="reg_bit" b="3" n="TERR0" /><l _t="reg_bit" b="7" n="ABRQ0" /><l _t="reg_bit" b="8" n="RQCP1" /><l _t="reg_bit" b="9" n="TXOK1" /><l _t="reg_bit" b="10" n="ALST1" /><l _t="reg_bit" b="11" n="TERR1" /><l _t="reg_bit" b="15" n="ABRQ1" /><l _t="reg_bit" b="16" n="RQCP2" /><l _t="reg_bit" b="17" n="TXOK2" /><l _t="reg_bit" b="18" n="ALST2" /><l _t="reg_bit" b="19" n="TERR2" /><l _t="reg_bit" b="23" n="ABRQ2" /><l _t="reg_bit" b="24" e="25" n="CODE" /><l _t="reg_bit" b="26" e="28" n="TME" /><l _t="reg_bit" b="26" n="TME0" /><l _t="reg_bit" b="27" n="TME1" /><l _t="reg_bit" b="28" n="TME2" /><l _t="reg_bit" b="29" e="31" n="LOW" /><l _t="reg_bit" b="29" n="LOW0" /><l _t="reg_bit" b="30" n="LOW1" /><l _t="reg_bit" b="31" n="LOW2" /></v></l><l _t="struct_field" doc="CAN receive FIFO 0 register,  Address offset: 0x0C" l="4" n="RF0R"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FMP0" /><l _t="reg_bit" b="3" n="FULL0" /><l _t="reg_bit" b="4" n="FOVR0" /><l _t="reg_bit" b="5" n="RFOM0" /></v></l><l _t="struct_field" doc="CAN receive FIFO 1 register,  Address offset: 0x10" l="4" n="RF1R"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FMP1" /><l _t="reg_bit" b="3" n="FULL1" /><l _t="reg_bit" b="4" n="FOVR1" /><l _t="reg_bit" b="5" n="RFOM1" /></v></l><l _t="struct_field" doc="CAN interrupt enable register,  Address offset: 0x14" l="4" n="IER"><v _t="list"><l _t="reg_bit" b="0" n="TMEIE" /><l _t="reg_bit" b="1" n="FMPIE0" /><l _t="reg_bit" b="2" n="FFIE0" /><l _t="reg_bit" b="3" n="FOVIE0" /><l _t="reg_bit" b="4" n="FMPIE1" /><l _t="reg_bit" b="5" n="FFIE1" /><l _t="reg_bit" b="6" n="FOVIE1" /><l _t="reg_bit" b="8" n="EWGIE" /><l _t="reg_bit" b="9" n="EPVIE" /><l _t="reg_bit" b="10" n="BOFIE" /><l _t="reg_bit" b="11" n="LECIE" /><l _t="reg_bit" b="15" n="ERRIE" /><l _t="reg_bit" b="16" n="WKUIE" /><l _t="reg_bit" b="17" n="SLKIE" /></v></l><l _t="struct_field" doc="CAN error status register,  Address offset: 0x18" l="4" n="ESR"><v _t="list"><l _t="reg_bit" b="0" n="EWGF" /><l _t="reg_bit" b="1" n="EPVF" /><l _t="reg_bit" b="2" n="BOFF" /><l _t="reg_bit" b="4" e="6" n="LEC" /><l _t="reg_bit" b="16" e="23" n="TEC" /><l _t="reg_bit" b="24" e="31" n="REC" /></v></l><l _t="struct_field" doc="CAN bit timing register,  Address offset: 0x1C" l="4" n="BTR"><v _t="list"><l _t="reg_bit" b="0" e="9" n="BRP" /><l _t="reg_bit" b="16" e="19" n="TS1" /><l _t="reg_bit" b="20" e="22" n="TS2" /><l _t="reg_bit" b="24" e="25" n="SJW" /><l _t="reg_bit" b="30" n="LBKM" /><l _t="reg_bit" b="31" n="SILM" /></v></l><l _t="struct_field" doc="Reserved, 0x020 - 0x17F" le="4" n="RESERVED0" ne="88"><v _t="list" /></l><l _t="struct_field" doc="CAN Tx MailBox, Address offset: 0x180 - 0x1AC" le="16" n="sTxMailBox" ne="3" t="CAN_TxMailBox"><v _t="list" /></l><l _t="struct_field" doc="CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC" le="16" n="sFIFOMailBox" ne="2" t="CAN_FIFOMailBox"><v _t="list" /></l><l _t="struct_field" doc="Reserved, 0x1D0 - 0x1FF" le="4" n="RESERVED1" ne="12"><v _t="list" /></l><l _t="struct_field" doc="CAN filter master register, Address offset: 0x200" l="4" n="FMR"><v _t="list"><l _t="reg_bit" b="0" n="FINIT" /><l _t="reg_bit" b="8" e="13" n="CAN2SB" /></v></l><l _t="struct_field" doc="CAN filter mode register, Address offset: 0x204" l="4" n="FM1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FBM" /><l _t="reg_bit" b="0" n="FBM0" /><l _t="reg_bit" b="1" n="FBM1" /><l _t="reg_bit" b="2" n="FBM2" /><l _t="reg_bit" b="3" n="FBM3" /><l _t="reg_bit" b="4" n="FBM4" /><l _t="reg_bit" b="5" n="FBM5" /><l _t="reg_bit" b="6" n="FBM6" /><l _t="reg_bit" b="7" n="FBM7" /><l _t="reg_bit" b="8" n="FBM8" /><l _t="reg_bit" b="9" n="FBM9" /><l _t="reg_bit" b="10" n="FBM10" /><l _t="reg_bit" b="11" n="FBM11" /><l _t="reg_bit" b="12" n="FBM12" /><l _t="reg_bit" b="13" n="FBM13" /><l _t="reg_bit" b="14" n="FBM14" /><l _t="reg_bit" b="15" n="FBM15" /><l _t="reg_bit" b="16" n="FBM16" /><l _t="reg_bit" b="17" n="FBM17" /><l _t="reg_bit" b="18" n="FBM18" /><l _t="reg_bit" b="19" n="FBM19" /><l _t="reg_bit" b="20" n="FBM20" /><l _t="reg_bit" b="21" n="FBM21" /><l _t="reg_bit" b="22" n="FBM22" /><l _t="reg_bit" b="23" n="FBM23" /><l _t="reg_bit" b="24" n="FBM24" /><l _t="reg_bit" b="25" n="FBM25" /><l _t="reg_bit" b="26" n="FBM26" /><l _t="reg_bit" b="27" n="FBM27" /></v></l><l _t="struct_field" doc="Reserved, 0x208" l="4" n="RESERVED2"><v _t="list" /></l><l _t="struct_field" doc="CAN filter scale register,  Address offset: 0x20C" l="4" n="FS1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FSC" /><l _t="reg_bit" b="0" n="FSC0" /><l _t="reg_bit" b="1" n="FSC1" /><l _t="reg_bit" b="2" n="FSC2" /><l _t="reg_bit" b="3" n="FSC3" /><l _t="reg_bit" b="4" n="FSC4" /><l _t="reg_bit" b="5" n="FSC5" /><l _t="reg_bit" b="6" n="FSC6" /><l _t="reg_bit" b="7" n="FSC7" /><l _t="reg_bit" b="8" n="FSC8" /><l _t="reg_bit" b="9" n="FSC9" /><l _t="reg_bit" b="10" n="FSC10" /><l _t="reg_bit" b="11" n="FSC11" /><l _t="reg_bit" b="12" n="FSC12" /><l _t="reg_bit" b="13" n="FSC13" /><l _t="reg_bit" b="14" n="FSC14" /><l _t="reg_bit" b="15" n="FSC15" /><l _t="reg_bit" b="16" n="FSC16" /><l _t="reg_bit" b="17" n="FSC17" /><l _t="reg_bit" b="18" n="FSC18" /><l _t="reg_bit" b="19" n="FSC19" /><l _t="reg_bit" b="20" n="FSC20" /><l _t="reg_bit" b="21" n="FSC21" /><l _t="reg_bit" b="22" n="FSC22" /><l _t="reg_bit" b="23" n="FSC23" /><l _t="reg_bit" b="24" n="FSC24" /><l _t="reg_bit" b="25" n="FSC25" /><l _t="reg_bit" b="26" n="FSC26" /><l _t="reg_bit" b="27" n="FSC27" /></v></l><l _t="struct_field" doc="Reserved, 0x210" l="4" n="RESERVED3"><v _t="list" /></l><l _t="struct_field" doc="CAN filter FIFO assignment register, Address offset: 0x214" l="4" n="FFA1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FFA" /><l _t="reg_bit" b="0" n="FFA0" /><l _t="reg_bit" b="1" n="FFA1" /><l _t="reg_bit" b="2" n="FFA2" /><l _t="reg_bit" b="3" n="FFA3" /><l _t="reg_bit" b="4" n="FFA4" /><l _t="reg_bit" b="5" n="FFA5" /><l _t="reg_bit" b="6" n="FFA6" /><l _t="reg_bit" b="7" n="FFA7" /><l _t="reg_bit" b="8" n="FFA8" /><l _t="reg_bit" b="9" n="FFA9" /><l _t="reg_bit" b="10" n="FFA10" /><l _t="reg_bit" b="11" n="FFA11" /><l _t="reg_bit" b="12" n="FFA12" /><l _t="reg_bit" b="13" n="FFA13" /><l _t="reg_bit" b="14" n="FFA14" /><l _t="reg_bit" b="15" n="FFA15" /><l _t="reg_bit" b="16" n="FFA16" /><l _t="reg_bit" b="17" n="FFA17" /><l _t="reg_bit" b="18" n="FFA18" /><l _t="reg_bit" b="19" n="FFA19" /><l _t="reg_bit" b="20" n="FFA20" /><l _t="reg_bit" b="21" n="FFA21" /><l _t="reg_bit" b="22" n="FFA22" /><l _t="reg_bit" b="23" n="FFA23" /><l _t="reg_bit" b="24" n="FFA24" /><l _t="reg_bit" b="25" n="FFA25" /><l _t="reg_bit" b="26" n="FFA26" /><l _t="reg_bit" b="27" n="FFA27" /></v></l><l _t="struct_field" doc="Reserved, 0x218" l="4" n="RESERVED4"><v _t="list" /></l><l _t="struct_field" doc="CAN filter activation register, Address offset: 0x21C" l="4" n="FA1R"><v _t="list"><l _t="reg_bit" b="0" e="27" n="FACT" /><l _t="reg_bit" b="0" n="FACT0" /><l _t="reg_bit" b="1" n="FACT1" /><l _t="reg_bit" b="2" n="FACT2" /><l _t="reg_bit" b="3" n="FACT3" /><l _t="reg_bit" b="4" n="FACT4" /><l _t="reg_bit" b="5" n="FACT5" /><l _t="reg_bit" b="6" n="FACT6" /><l _t="reg_bit" b="7" n="FACT7" /><l _t="reg_bit" b="8" n="FACT8" /><l _t="reg_bit" b="9" n="FACT9" /><l _t="reg_bit" b="10" n="FACT10" /><l _t="reg_bit" b="11" n="FACT11" /><l _t="reg_bit" b="12" n="FACT12" /><l _t="reg_bit" b="13" n="FACT13" /><l _t="reg_bit" b="14" n="FACT14" /><l _t="reg_bit" b="15" n="FACT15" /><l _t="reg_bit" b="16" n="FACT16" /><l _t="reg_bit" b="17" n="FACT17" /><l _t="reg_bit" b="18" n="FACT18" /><l _t="reg_bit" b="19" n="FACT19" /><l _t="reg_bit" b="20" n="FACT20" /><l _t="reg_bit" b="21" n="FACT21" /><l _t="reg_bit" b="22" n="FACT22" /><l _t="reg_bit" b="23" n="FACT23" /><l _t="reg_bit" b="24" n="FACT24" /><l _t="reg_bit" b="25" n="FACT25" /><l _t="reg_bit" b="26" n="FACT26" /><l _t="reg_bit" b="27" n="FACT27" /></v></l><l _t="struct_field" doc="Reserved, 0x220-0x23F" le="4" n="RESERVED5" ne="8"><v _t="list" /></l><l _t="struct_field" doc="CAN Filter Register,  Address offset: 0x240-0x31C" le="8" n="sFilterRegister" ne="28" t="CAN_FilterRegister"><v _t="list" /></l></tt></CAN><CRC _t="struct_descr" n="CRC" rn="CRC_TypeDef"><l _t="i" v="12" /><t _t="dict"><DR _t="struct_field" doc="CRC Data register,  Address offset: 0x00" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="DR" /></v></DR><IDR _t="struct_field" doc="CRC Independent data register, Address offset: 0x04" l="1" n="IDR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="IDR" /></v></IDR><RESERVED0 _t="struct_field" doc="Reserved, 0x05" l="1" n="RESERVED0"><v _t="list" /></RESERVED0><RESERVED1 _t="struct_field" doc="Reserved, 0x06" l="2" n="RESERVED1"><v _t="list" /></RESERVED1><CR _t="struct_field" doc="CRC Control register, Address offset: 0x08" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="RESET" /></v></CR></t><tt _t="list"><l _t="struct_field" doc="CRC Data register,  Address offset: 0x00" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="DR" /></v></l><l _t="struct_field" doc="CRC Independent data register, Address offset: 0x04" l="1" n="IDR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="IDR" /></v></l><l _t="struct_field" doc="Reserved, 0x05" l="1" n="RESERVED0"><v _t="list" /></l><l _t="struct_field" doc="Reserved, 0x06" l="2" n="RESERVED1"><v _t="list" /></l><l _t="struct_field" doc="CRC Control register, Address offset: 0x08" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="RESET" /></v></l></tt></CRC><DAC _t="struct_descr" n="DAC" rn="DAC_TypeDef"><l _t="i" v="56" /><t _t="dict"><CR _t="struct_field" doc="DAC control register, Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN1" /><l _t="reg_bit" b="1" n="BOFF1" /><l _t="reg_bit" b="2" n="TEN1" /><l _t="reg_bit" b="3" e="5" n="TSEL1" /><l _t="reg_bit" b="6" e="7" n="WAVE1" /><l _t="reg_bit" b="8" e="11" n="MAMP1" /><l _t="reg_bit" b="12" n="DMAEN1" /><l _t="reg_bit" b="16" n="EN2" /><l _t="reg_bit" b="17" n="BOFF2" /><l _t="reg_bit" b="18" n="TEN2" /><l _t="reg_bit" b="19" e="21" n="TSEL2" /><l _t="reg_bit" b="22" e="23" n="WAVE2" /><l _t="reg_bit" b="24" e="27" n="MAMP2" /><l _t="reg_bit" b="28" n="DMAEN2" /></v></CR><SWTRIGR _t="struct_field" doc="DAC software trigger register,  Address offset: 0x04" l="4" n="SWTRIGR"><v _t="list"><l _t="reg_bit" b="0" n="SWTRIG1" /><l _t="reg_bit" b="1" n="SWTRIG2" /></v></SWTRIGR><DHR12R1 _t="struct_field" doc="DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08" l="4" n="DHR12R1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC1DHR" /></v></DHR12R1><DHR12L1 _t="struct_field" doc="DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C" l="4" n="DHR12L1"><v _t="list"><l _t="reg_bit" b="4" e="15" n="DACC1DHR" /></v></DHR12L1><DHR8R1 _t="struct_field" doc="DAC channel1 8-bit right aligned data holding register, Address offset: 0x10" l="4" n="DHR8R1"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DACC1DHR" /></v></DHR8R1><DHR12R2 _t="struct_field" doc="DAC channel2 12-bit right aligned data holding register, Address offset: 0x14" l="4" n="DHR12R2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC2DHR" /></v></DHR12R2><DHR12L2 _t="struct_field" doc="DAC channel2 12-bit left aligned data holding register, Address offset: 0x18" l="4" n="DHR12L2"><v _t="list"><l _t="reg_bit" b="4" e="15" n="DACC2DHR" /></v></DHR12L2><DHR8R2 _t="struct_field" doc="DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C" l="4" n="DHR8R2"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DACC2DHR" /></v></DHR8R2><DHR12RD _t="struct_field" doc="Dual DAC 12-bit right-aligned data holding register,  Address offset: 0x20" l="4" n="DHR12RD"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC1DHR" /><l _t="reg_bit" b="16" e="27" n="DACC2DHR" /></v></DHR12RD><DHR12LD _t="struct_field" doc="DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24" l="4" n="DHR12LD"><v _t="list"><l _t="reg_bit" b="4" e="15" n="DACC1DHR" /><l _t="reg_bit" b="20" e="31" n="DACC2DHR" /></v></DHR12LD><DHR8RD _t="struct_field" doc="DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28" l="4" n="DHR8RD"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DACC1DHR" /><l _t="reg_bit" b="8" e="15" n="DACC2DHR" /></v></DHR8RD><DOR1 _t="struct_field" doc="DAC channel1 data output register,  Address offset: 0x2C" l="4" n="DOR1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC1DOR" /></v></DOR1><DOR2 _t="struct_field" doc="DAC channel2 data output register,  Address offset: 0x30" l="4" n="DOR2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC2DOR" /></v></DOR2><SR _t="struct_field" doc="DAC status register,  Address offset: 0x34" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="13" n="DMAUDR1" /><l _t="reg_bit" b="29" n="DMAUDR2" /></v></SR></t><tt _t="list"><l _t="struct_field" doc="DAC control register, Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN1" /><l _t="reg_bit" b="1" n="BOFF1" /><l _t="reg_bit" b="2" n="TEN1" /><l _t="reg_bit" b="3" e="5" n="TSEL1" /><l _t="reg_bit" b="6" e="7" n="WAVE1" /><l _t="reg_bit" b="8" e="11" n="MAMP1" /><l _t="reg_bit" b="12" n="DMAEN1" /><l _t="reg_bit" b="16" n="EN2" /><l _t="reg_bit" b="17" n="BOFF2" /><l _t="reg_bit" b="18" n="TEN2" /><l _t="reg_bit" b="19" e="21" n="TSEL2" /><l _t="reg_bit" b="22" e="23" n="WAVE2" /><l _t="reg_bit" b="24" e="27" n="MAMP2" /><l _t="reg_bit" b="28" n="DMAEN2" /></v></l><l _t="struct_field" doc="DAC software trigger register,  Address offset: 0x04" l="4" n="SWTRIGR"><v _t="list"><l _t="reg_bit" b="0" n="SWTRIG1" /><l _t="reg_bit" b="1" n="SWTRIG2" /></v></l><l _t="struct_field" doc="DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08" l="4" n="DHR12R1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC1DHR" /></v></l><l _t="struct_field" doc="DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C" l="4" n="DHR12L1"><v _t="list"><l _t="reg_bit" b="4" e="15" n="DACC1DHR" /></v></l><l _t="struct_field" doc="DAC channel1 8-bit right aligned data holding register, Address offset: 0x10" l="4" n="DHR8R1"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DACC1DHR" /></v></l><l _t="struct_field" doc="DAC channel2 12-bit right aligned data holding register, Address offset: 0x14" l="4" n="DHR12R2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC2DHR" /></v></l><l _t="struct_field" doc="DAC channel2 12-bit left aligned data holding register, Address offset: 0x18" l="4" n="DHR12L2"><v _t="list"><l _t="reg_bit" b="4" e="15" n="DACC2DHR" /></v></l><l _t="struct_field" doc="DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C" l="4" n="DHR8R2"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DACC2DHR" /></v></l><l _t="struct_field" doc="Dual DAC 12-bit right-aligned data holding register,  Address offset: 0x20" l="4" n="DHR12RD"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC1DHR" /><l _t="reg_bit" b="16" e="27" n="DACC2DHR" /></v></l><l _t="struct_field" doc="DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24" l="4" n="DHR12LD"><v _t="list"><l _t="reg_bit" b="4" e="15" n="DACC1DHR" /><l _t="reg_bit" b="20" e="31" n="DACC2DHR" /></v></l><l _t="struct_field" doc="DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28" l="4" n="DHR8RD"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DACC1DHR" /><l _t="reg_bit" b="8" e="15" n="DACC2DHR" /></v></l><l _t="struct_field" doc="DAC channel1 data output register,  Address offset: 0x2C" l="4" n="DOR1"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC1DOR" /></v></l><l _t="struct_field" doc="DAC channel2 data output register,  Address offset: 0x30" l="4" n="DOR2"><v _t="list"><l _t="reg_bit" b="0" e="11" n="DACC2DOR" /></v></l><l _t="struct_field" doc="DAC status register,  Address offset: 0x34" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="13" n="DMAUDR1" /><l _t="reg_bit" b="29" n="DMAUDR2" /></v></l></tt></DAC><DBGMCU _t="struct_descr" n="DBGMCU" rn="DBGMCU_TypeDef"><l _t="i" v="16" /><t _t="dict"><IDCODE _t="struct_field" doc="MCU device ID code,  Address offset: 0x00" l="4" n="IDCODE"><v _t="list" /></IDCODE><CR _t="struct_field" doc="Debug MCU configuration register, Address offset: 0x04" l="4" n="CR"><v _t="list" /></CR><APB1FZ _t="struct_field" doc="Debug MCU APB1 freeze register,  Address offset: 0x08" l="4" n="APB1FZ"><v _t="list" /></APB1FZ><APB2FZ _t="struct_field" doc="Debug MCU APB2 freeze register,  Address offset: 0x0C" l="4" n="APB2FZ"><v _t="list" /></APB2FZ></t><tt _t="list"><l _t="struct_field" doc="MCU device ID code,  Address offset: 0x00" l="4" n="IDCODE"><v _t="list" /></l><l _t="struct_field" doc="Debug MCU configuration register, Address offset: 0x04" l="4" n="CR"><v _t="list" /></l><l _t="struct_field" doc="Debug MCU APB1 freeze register,  Address offset: 0x08" l="4" n="APB1FZ"><v _t="list" /></l><l _t="struct_field" doc="Debug MCU APB2 freeze register,  Address offset: 0x0C" l="4" n="APB2FZ"><v _t="list" /></l></tt></DBGMCU><DCMI _t="struct_descr" n="DCMI" rn="DCMI_TypeDef"><l _t="i" v="44" /><t _t="dict"><CR _t="struct_field" doc="DCMI control register 1,  Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="CAPTURE" /><l _t="reg_bit" b="1" n="CM" /><l _t="reg_bit" b="2" n="CROP" /><l _t="reg_bit" b="3" n="JPEG" /><l _t="reg_bit" b="4" n="ESS" /><l _t="reg_bit" b="5" n="PCKPOL" /><l _t="reg_bit" b="6" n="HSPOL" /><l _t="reg_bit" b="7" n="VSPOL" /><l _t="reg_bit" b="12" n="CRE" /><l _t="reg_bit" b="14" n="ENABLE" /></v></CR><SR _t="struct_field" doc="DCMI status register, Address offset: 0x04" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="HSYNC" /><l _t="reg_bit" b="1" n="VSYNC" /><l _t="reg_bit" b="2" n="FNE" /></v></SR><RISR _t="struct_field" doc="DCMI raw interrupt status register, Address offset: 0x08" l="4" n="RISR"><v _t="list" /></RISR><IER _t="struct_field" doc="DCMI interrupt enable register, Address offset: 0x0C" l="4" n="IER"><v _t="list" /></IER><MISR _t="struct_field" doc="DCMI masked interrupt status register,  Address offset: 0x10" l="4" n="MISR"><v _t="list" /></MISR><ICR _t="struct_field" doc="DCMI interrupt clear register,  Address offset: 0x14" l="4" n="ICR"><v _t="list" /></ICR><ESCR _t="struct_field" doc="DCMI embedded synchronization code register,  Address offset: 0x18" l="4" n="ESCR"><v _t="list" /></ESCR><ESUR _t="struct_field" doc="DCMI embedded synchronization unmask register, Address offset: 0x1C" l="4" n="ESUR"><v _t="list" /></ESUR><CWSTRTR _t="struct_field" doc="DCMI crop window start, Address offset: 0x20" l="4" n="CWSTRTR"><v _t="list" /></CWSTRTR><CWSIZER _t="struct_field" doc="DCMI crop window size,  Address offset: 0x24" l="4" n="CWSIZER"><v _t="list" /></CWSIZER><DR _t="struct_field" doc="DCMI data register, Address offset: 0x28" l="4" n="DR"><v _t="list" /></DR></t><tt _t="list"><l _t="struct_field" doc="DCMI control register 1,  Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="CAPTURE" /><l _t="reg_bit" b="1" n="CM" /><l _t="reg_bit" b="2" n="CROP" /><l _t="reg_bit" b="3" n="JPEG" /><l _t="reg_bit" b="4" n="ESS" /><l _t="reg_bit" b="5" n="PCKPOL" /><l _t="reg_bit" b="6" n="HSPOL" /><l _t="reg_bit" b="7" n="VSPOL" /><l _t="reg_bit" b="12" n="CRE" /><l _t="reg_bit" b="14" n="ENABLE" /></v></l><l _t="struct_field" doc="DCMI status register, Address offset: 0x04" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="HSYNC" /><l _t="reg_bit" b="1" n="VSYNC" /><l _t="reg_bit" b="2" n="FNE" /></v></l><l _t="struct_field" doc="DCMI raw interrupt status register, Address offset: 0x08" l="4" n="RISR"><v _t="list" /></l><l _t="struct_field" doc="DCMI interrupt enable register, Address offset: 0x0C" l="4" n="IER"><v _t="list" /></l><l _t="struct_field" doc="DCMI masked interrupt status register,  Address offset: 0x10" l="4" n="MISR"><v _t="list" /></l><l _t="struct_field" doc="DCMI interrupt clear register,  Address offset: 0x14" l="4" n="ICR"><v _t="list" /></l><l _t="struct_field" doc="DCMI embedded synchronization code register,  Address offset: 0x18" l="4" n="ESCR"><v _t="list" /></l><l _t="struct_field" doc="DCMI embedded synchronization unmask register, Address offset: 0x1C" l="4" n="ESUR"><v _t="list" /></l><l _t="struct_field" doc="DCMI crop window start, Address offset: 0x20" l="4" n="CWSTRTR"><v _t="list" /></l><l _t="struct_field" doc="DCMI crop window size,  Address offset: 0x24" l="4" n="CWSIZER"><v _t="list" /></l><l _t="struct_field" doc="DCMI data register, Address offset: 0x28" l="4" n="DR"><v _t="list" /></l></tt></DCMI><DMA_Stream _t="struct_descr" n="DMA_Stream" rn="DMA_Stream_TypeDef"><l _t="i" v="24" /><t _t="dict"><CR _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></CR><NDTR _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></NDTR><PAR _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></PAR><M0AR _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></M0AR><M1AR _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></M1AR><FCR _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></FCR></t><tt _t="list"><l _t="struct_field" doc="DMA stream x configuration register" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="EN" /><l _t="reg_bit" b="1" n="DMEIE" /><l _t="reg_bit" b="2" n="TEIE" /><l _t="reg_bit" b="3" n="HTIE" /><l _t="reg_bit" b="4" n="TCIE" /><l _t="reg_bit" b="5" n="PFCTRL" /><l _t="reg_bit" b="6" e="7" n="DIR" /><l _t="reg_bit" b="8" n="CIRC" /><l _t="reg_bit" b="9" n="PINC" /><l _t="reg_bit" b="10" n="MINC" /><l _t="reg_bit" b="11" e="12" n="PSIZE" /><l _t="reg_bit" b="13" e="14" n="MSIZE" /><l _t="reg_bit" b="15" n="PINCOS" /><l _t="reg_bit" b="16" e="17" n="PL" /><l _t="reg_bit" b="18" n="DBM" /><l _t="reg_bit" b="19" n="CT" /><l _t="reg_bit" b="20" n="ACK" /><l _t="reg_bit" b="21" e="22" n="PBURST" /><l _t="reg_bit" b="23" e="24" n="MBURST" /><l _t="reg_bit" b="25" e="27" n="CHSEL" /></v></l><l _t="struct_field" doc="DMA stream x number of data register" l="4" n="NDTR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x peripheral address register" l="4" n="PAR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 0 address register" l="4" n="M0AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x memory 1 address register" l="4" n="M1AR"><v _t="list" /></l><l _t="struct_field" doc="DMA stream x FIFO control register" l="4" n="FCR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="FTH" /><l _t="reg_bit" b="2" n="DMDIS" /><l _t="reg_bit" b="3" e="5" n="FS" /><l _t="reg_bit" b="7" n="FEIE" /></v></l></tt></DMA_Stream><DMA _t="struct_descr" n="DMA" rn="DMA_TypeDef"><l _t="i" v="16" /><t _t="dict"><LISR _t="struct_field" doc="DMA low interrupt status register, Address offset: 0x00" l="4" n="LISR"><v _t="list"><l _t="reg_bit" b="0" n="FEIF0" /><l _t="reg_bit" b="2" n="DMEIF0" /><l _t="reg_bit" b="3" n="TEIF0" /><l _t="reg_bit" b="4" n="HTIF0" /><l _t="reg_bit" b="5" n="TCIF0" /><l _t="reg_bit" b="6" n="FEIF1" /><l _t="reg_bit" b="8" n="DMEIF1" /><l _t="reg_bit" b="9" n="TEIF1" /><l _t="reg_bit" b="10" n="HTIF1" /><l _t="reg_bit" b="11" n="TCIF1" /><l _t="reg_bit" b="16" n="FEIF2" /><l _t="reg_bit" b="18" n="DMEIF2" /><l _t="reg_bit" b="19" n="TEIF2" /><l _t="reg_bit" b="20" n="HTIF2" /><l _t="reg_bit" b="21" n="TCIF2" /><l _t="reg_bit" b="22" n="FEIF3" /><l _t="reg_bit" b="24" n="DMEIF3" /><l _t="reg_bit" b="25" n="TEIF3" /><l _t="reg_bit" b="26" n="HTIF3" /><l _t="reg_bit" b="27" n="TCIF3" /></v></LISR><HISR _t="struct_field" doc="DMA high interrupt status register,  Address offset: 0x04" l="4" n="HISR"><v _t="list"><l _t="reg_bit" b="0" n="FEIF4" /><l _t="reg_bit" b="2" n="DMEIF4" /><l _t="reg_bit" b="3" n="TEIF4" /><l _t="reg_bit" b="4" n="HTIF4" /><l _t="reg_bit" b="5" n="TCIF4" /><l _t="reg_bit" b="6" n="FEIF5" /><l _t="reg_bit" b="8" n="DMEIF5" /><l _t="reg_bit" b="9" n="TEIF5" /><l _t="reg_bit" b="10" n="HTIF5" /><l _t="reg_bit" b="11" n="TCIF5" /><l _t="reg_bit" b="16" n="FEIF6" /><l _t="reg_bit" b="18" n="DMEIF6" /><l _t="reg_bit" b="19" n="TEIF6" /><l _t="reg_bit" b="20" n="HTIF6" /><l _t="reg_bit" b="21" n="TCIF6" /><l _t="reg_bit" b="22" n="FEIF7" /><l _t="reg_bit" b="24" n="DMEIF7" /><l _t="reg_bit" b="25" n="TEIF7" /><l _t="reg_bit" b="26" n="HTIF7" /><l _t="reg_bit" b="27" n="TCIF7" /></v></HISR><LIFCR _t="struct_field" doc="DMA low interrupt flag clear register, Address offset: 0x08" l="4" n="LIFCR"><v _t="list"><l _t="reg_bit" b="0" n="CFEIF0" /><l _t="reg_bit" b="2" n="CDMEIF0" /><l _t="reg_bit" b="3" n="CTEIF0" /><l _t="reg_bit" b="4" n="CHTIF0" /><l _t="reg_bit" b="5" n="CTCIF0" /><l _t="reg_bit" b="6" n="CFEIF1" /><l _t="reg_bit" b="8" n="CDMEIF1" /><l _t="reg_bit" b="9" n="CTEIF1" /><l _t="reg_bit" b="10" n="CHTIF1" /><l _t="reg_bit" b="11" n="CTCIF1" /><l _t="reg_bit" b="16" n="CFEIF2" /><l _t="reg_bit" b="18" n="CDMEIF2" /><l _t="reg_bit" b="19" n="CTEIF2" /><l _t="reg_bit" b="20" n="CHTIF2" /><l _t="reg_bit" b="21" n="CTCIF2" /><l _t="reg_bit" b="22" n="CFEIF3" /><l _t="reg_bit" b="24" n="CDMEIF3" /><l _t="reg_bit" b="25" n="CTEIF3" /><l _t="reg_bit" b="26" n="CHTIF3" /><l _t="reg_bit" b="27" n="CTCIF3" /></v></LIFCR><HIFCR _t="struct_field" doc="DMA high interrupt flag clear register, Address offset: 0x0C" l="4" n="HIFCR"><v _t="list"><l _t="reg_bit" b="0" n="CFEIF4" /><l _t="reg_bit" b="2" n="CDMEIF4" /><l _t="reg_bit" b="3" n="CTEIF4" /><l _t="reg_bit" b="4" n="CHTIF4" /><l _t="reg_bit" b="5" n="CTCIF4" /><l _t="reg_bit" b="6" n="CFEIF5" /><l _t="reg_bit" b="8" n="CDMEIF5" /><l _t="reg_bit" b="9" n="CTEIF5" /><l _t="reg_bit" b="10" n="CHTIF5" /><l _t="reg_bit" b="11" n="CTCIF5" /><l _t="reg_bit" b="16" n="CFEIF6" /><l _t="reg_bit" b="18" n="CDMEIF6" /><l _t="reg_bit" b="19" n="CTEIF6" /><l _t="reg_bit" b="20" n="CHTIF6" /><l _t="reg_bit" b="21" n="CTCIF6" /><l _t="reg_bit" b="22" n="CFEIF7" /><l _t="reg_bit" b="24" n="CDMEIF7" /><l _t="reg_bit" b="25" n="CTEIF7" /><l _t="reg_bit" b="26" n="CHTIF7" /><l _t="reg_bit" b="27" n="CTCIF7" /></v></HIFCR></t><tt _t="list"><l _t="struct_field" doc="DMA low interrupt status register, Address offset: 0x00" l="4" n="LISR"><v _t="list"><l _t="reg_bit" b="0" n="FEIF0" /><l _t="reg_bit" b="2" n="DMEIF0" /><l _t="reg_bit" b="3" n="TEIF0" /><l _t="reg_bit" b="4" n="HTIF0" /><l _t="reg_bit" b="5" n="TCIF0" /><l _t="reg_bit" b="6" n="FEIF1" /><l _t="reg_bit" b="8" n="DMEIF1" /><l _t="reg_bit" b="9" n="TEIF1" /><l _t="reg_bit" b="10" n="HTIF1" /><l _t="reg_bit" b="11" n="TCIF1" /><l _t="reg_bit" b="16" n="FEIF2" /><l _t="reg_bit" b="18" n="DMEIF2" /><l _t="reg_bit" b="19" n="TEIF2" /><l _t="reg_bit" b="20" n="HTIF2" /><l _t="reg_bit" b="21" n="TCIF2" /><l _t="reg_bit" b="22" n="FEIF3" /><l _t="reg_bit" b="24" n="DMEIF3" /><l _t="reg_bit" b="25" n="TEIF3" /><l _t="reg_bit" b="26" n="HTIF3" /><l _t="reg_bit" b="27" n="TCIF3" /></v></l><l _t="struct_field" doc="DMA high interrupt status register,  Address offset: 0x04" l="4" n="HISR"><v _t="list"><l _t="reg_bit" b="0" n="FEIF4" /><l _t="reg_bit" b="2" n="DMEIF4" /><l _t="reg_bit" b="3" n="TEIF4" /><l _t="reg_bit" b="4" n="HTIF4" /><l _t="reg_bit" b="5" n="TCIF4" /><l _t="reg_bit" b="6" n="FEIF5" /><l _t="reg_bit" b="8" n="DMEIF5" /><l _t="reg_bit" b="9" n="TEIF5" /><l _t="reg_bit" b="10" n="HTIF5" /><l _t="reg_bit" b="11" n="TCIF5" /><l _t="reg_bit" b="16" n="FEIF6" /><l _t="reg_bit" b="18" n="DMEIF6" /><l _t="reg_bit" b="19" n="TEIF6" /><l _t="reg_bit" b="20" n="HTIF6" /><l _t="reg_bit" b="21" n="TCIF6" /><l _t="reg_bit" b="22" n="FEIF7" /><l _t="reg_bit" b="24" n="DMEIF7" /><l _t="reg_bit" b="25" n="TEIF7" /><l _t="reg_bit" b="26" n="HTIF7" /><l _t="reg_bit" b="27" n="TCIF7" /></v></l><l _t="struct_field" doc="DMA low interrupt flag clear register, Address offset: 0x08" l="4" n="LIFCR"><v _t="list"><l _t="reg_bit" b="0" n="CFEIF0" /><l _t="reg_bit" b="2" n="CDMEIF0" /><l _t="reg_bit" b="3" n="CTEIF0" /><l _t="reg_bit" b="4" n="CHTIF0" /><l _t="reg_bit" b="5" n="CTCIF0" /><l _t="reg_bit" b="6" n="CFEIF1" /><l _t="reg_bit" b="8" n="CDMEIF1" /><l _t="reg_bit" b="9" n="CTEIF1" /><l _t="reg_bit" b="10" n="CHTIF1" /><l _t="reg_bit" b="11" n="CTCIF1" /><l _t="reg_bit" b="16" n="CFEIF2" /><l _t="reg_bit" b="18" n="CDMEIF2" /><l _t="reg_bit" b="19" n="CTEIF2" /><l _t="reg_bit" b="20" n="CHTIF2" /><l _t="reg_bit" b="21" n="CTCIF2" /><l _t="reg_bit" b="22" n="CFEIF3" /><l _t="reg_bit" b="24" n="CDMEIF3" /><l _t="reg_bit" b="25" n="CTEIF3" /><l _t="reg_bit" b="26" n="CHTIF3" /><l _t="reg_bit" b="27" n="CTCIF3" /></v></l><l _t="struct_field" doc="DMA high interrupt flag clear register, Address offset: 0x0C" l="4" n="HIFCR"><v _t="list"><l _t="reg_bit" b="0" n="CFEIF4" /><l _t="reg_bit" b="2" n="CDMEIF4" /><l _t="reg_bit" b="3" n="CTEIF4" /><l _t="reg_bit" b="4" n="CHTIF4" /><l _t="reg_bit" b="5" n="CTCIF4" /><l _t="reg_bit" b="6" n="CFEIF5" /><l _t="reg_bit" b="8" n="CDMEIF5" /><l _t="reg_bit" b="9" n="CTEIF5" /><l _t="reg_bit" b="10" n="CHTIF5" /><l _t="reg_bit" b="11" n="CTCIF5" /><l _t="reg_bit" b="16" n="CFEIF6" /><l _t="reg_bit" b="18" n="CDMEIF6" /><l _t="reg_bit" b="19" n="CTEIF6" /><l _t="reg_bit" b="20" n="CHTIF6" /><l _t="reg_bit" b="21" n="CTCIF6" /><l _t="reg_bit" b="22" n="CFEIF7" /><l _t="reg_bit" b="24" n="CDMEIF7" /><l _t="reg_bit" b="25" n="CTEIF7" /><l _t="reg_bit" b="26" n="CHTIF7" /><l _t="reg_bit" b="27" n="CTCIF7" /></v></l></tt></DMA><ETH _t="struct_descr" n="ETH" rn="ETH_TypeDef"><l _t="i" v="4184" /><t _t="dict"><MACCR _t="struct_field" doc="" l="4" n="MACCR"><v _t="list"><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="DC" /><l _t="reg_bit" b="5" e="6" n="BL" /><l _t="reg_bit" b="7" n="APCS" /><l _t="reg_bit" b="9" n="RD" /><l _t="reg_bit" b="10" n="IPCO" /><l _t="reg_bit" b="11" n="DM" /><l _t="reg_bit" b="12" n="LM" /><l _t="reg_bit" b="13" n="ROD" /><l _t="reg_bit" b="14" n="FES" /><l _t="reg_bit" b="16" n="CSD" /><l _t="reg_bit" b="17" e="19" n="IFG" /><l _t="reg_bit" b="22" n="JD" /><l _t="reg_bit" b="23" n="WD" /></v></MACCR><MACFFR _t="struct_field" doc="" l="4" n="MACFFR"><v _t="list"><l _t="reg_bit" b="0" n="PM" /><l _t="reg_bit" b="1" n="HU" /><l _t="reg_bit" b="2" n="HM" /><l _t="reg_bit" b="3" n="DAIF" /><l _t="reg_bit" b="4" n="PAM" /><l _t="reg_bit" b="5" n="BFD" /><l _t="reg_bit" b="6" e="7" n="PCF" /><l _t="reg_bit" b="8" n="SAIF" /><l _t="reg_bit" b="9" n="SAF" /><l _t="reg_bit" b="10" n="HPF" /><l _t="reg_bit" b="31" n="RA" /></v></MACFFR><MACHTHR _t="struct_field" doc="" l="4" n="MACHTHR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTH" /></v></MACHTHR><MACHTLR _t="struct_field" doc="" l="4" n="MACHTLR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTL" /></v></MACHTLR><MACMIIAR _t="struct_field" doc="" l="4" n="MACMIIAR"><v _t="list"><l _t="reg_bit" b="0" n="MB" /><l _t="reg_bit" b="1" n="MW" /><l _t="reg_bit" b="2" e="4" n="CR" /><l _t="reg_bit" b="6" e="10" n="MR" /><l _t="reg_bit" b="11" e="15" n="PA" /></v></MACMIIAR><MACMIIDR _t="struct_field" doc="" l="4" n="MACMIIDR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MD" /></v></MACMIIDR><MACFCR _t="struct_field" doc="" l="4" n="MACFCR"><v _t="list"><l _t="reg_bit" b="0" n="FCBBPA" /><l _t="reg_bit" b="1" n="TFCE" /><l _t="reg_bit" b="2" n="RFCE" /><l _t="reg_bit" b="3" n="UPFD" /><l _t="reg_bit" b="4" e="5" n="PLT" /><l _t="reg_bit" b="7" n="ZQPD" /><l _t="reg_bit" b="16" e="31" n="PT" /></v></MACFCR><MACVLANTR _t="struct_field" doc="" l="4" n="MACVLANTR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="VLANTI" /><l _t="reg_bit" b="16" n="VLANTC" /></v></MACVLANTR><RESERVED0 _t="struct_field" doc="" le="4" n="RESERVED0" ne="2"><v _t="list" /></RESERVED0><MACRWUFFR _t="struct_field" doc="" l="4" n="MACRWUFFR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="D" /></v></MACRWUFFR><MACPMTCSR _t="struct_field" doc="" l="4" n="MACPMTCSR"><v _t="list"><l _t="reg_bit" b="0" n="PD" /><l _t="reg_bit" b="1" n="MPE" /><l _t="reg_bit" b="2" n="WFE" /><l _t="reg_bit" b="5" n="MPR" /><l _t="reg_bit" b="6" n="WFR" /><l _t="reg_bit" b="9" n="GU" /><l _t="reg_bit" b="31" n="WFFRPR" /></v></MACPMTCSR><RESERVED1 _t="struct_field" doc="" le="4" n="RESERVED1" ne="2"><v _t="list" /></RESERVED1><MACSR _t="struct_field" doc="" l="4" n="MACSR"><v _t="list"><l _t="reg_bit" b="3" n="PMTS" /><l _t="reg_bit" b="4" n="MMCS" /><l _t="reg_bit" b="5" n="MMMCRS" /><l _t="reg_bit" b="6" n="MMCTS" /><l _t="reg_bit" b="9" n="TSTS" /></v></MACSR><MACIMR _t="struct_field" doc="" l="4" n="MACIMR"><v _t="list"><l _t="reg_bit" b="3" n="PMTIM" /><l _t="reg_bit" b="9" n="TSTIM" /></v></MACIMR><MACA0HR _t="struct_field" doc="" l="4" n="MACA0HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA0H" /></v></MACA0HR><MACA0LR _t="struct_field" doc="" l="4" n="MACA0LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA0L" /></v></MACA0LR><MACA1HR _t="struct_field" doc="" l="4" n="MACA1HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA1H" /><l _t="reg_bit" b="24" e="29" n="MBC" /><l _t="reg_bit" b="30" n="SA" /><l _t="reg_bit" b="31" n="AE" /></v></MACA1HR><MACA1LR _t="struct_field" doc="" l="4" n="MACA1LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA1L" /></v></MACA1LR><MACA2HR _t="struct_field" doc="" l="4" n="MACA2HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA2H" /><l _t="reg_bit" b="24" e="29" n="MBC" /><l _t="reg_bit" b="30" n="SA" /><l _t="reg_bit" b="31" n="AE" /></v></MACA2HR><MACA2LR _t="struct_field" doc="" l="4" n="MACA2LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA2L" /></v></MACA2LR><MACA3HR _t="struct_field" doc="" l="4" n="MACA3HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA3H" /><l _t="reg_bit" b="24" e="29" n="MBC" /><l _t="reg_bit" b="30" n="SA" /><l _t="reg_bit" b="31" n="AE" /></v></MACA3HR><MACA3LR _t="struct_field" doc="" l="4" n="MACA3LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA3L" /></v></MACA3LR><RESERVED2 _t="struct_field" doc="" le="4" n="RESERVED2" ne="40"><v _t="list" /></RESERVED2><MMCCR _t="struct_field" doc="" l="4" n="MMCCR"><v _t="list"><l _t="reg_bit" b="0" n="CR" /><l _t="reg_bit" b="1" n="CSR" /><l _t="reg_bit" b="2" n="ROR" /><l _t="reg_bit" b="3" n="MCF" /><l _t="reg_bit" b="4" n="MCP" /><l _t="reg_bit" b="5" n="MCFHP" /></v></MMCCR><MMCRIR _t="struct_field" doc="" l="4" n="MMCRIR"><v _t="list"><l _t="reg_bit" b="5" n="RFCES" /><l _t="reg_bit" b="6" n="RFAES" /><l _t="reg_bit" b="17" n="RGUFS" /></v></MMCRIR><MMCTIR _t="struct_field" doc="" l="4" n="MMCTIR"><v _t="list"><l _t="reg_bit" b="14" n="TGFSCS" /><l _t="reg_bit" b="15" n="TGFMSCS" /><l _t="reg_bit" b="21" n="TGFS" /></v></MMCTIR><MMCRIMR _t="struct_field" doc="" l="4" n="MMCRIMR"><v _t="list"><l _t="reg_bit" b="5" n="RFCEM" /><l _t="reg_bit" b="6" n="RFAEM" /><l _t="reg_bit" b="17" n="RGUFM" /></v></MMCRIMR><MMCTIMR _t="struct_field" doc="" l="4" n="MMCTIMR"><v _t="list"><l _t="reg_bit" b="14" n="TGFSCM" /><l _t="reg_bit" b="15" n="TGFMSCM" /><l _t="reg_bit" b="21" n="TGFM" /></v></MMCTIMR><RESERVED3 _t="struct_field" doc="" le="4" n="RESERVED3" ne="14"><v _t="list" /></RESERVED3><MMCTGFSCCR _t="struct_field" doc="" l="4" n="MMCTGFSCCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TGFSCC" /></v></MMCTGFSCCR><MMCTGFMSCCR _t="struct_field" doc="" l="4" n="MMCTGFMSCCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TGFMSCC" /></v></MMCTGFMSCCR><RESERVED4 _t="struct_field" doc="" le="4" n="RESERVED4" ne="5"><v _t="list" /></RESERVED4><MMCTGFCR _t="struct_field" doc="" l="4" n="MMCTGFCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TGFC" /></v></MMCTGFCR><RESERVED5 _t="struct_field" doc="" le="4" n="RESERVED5" ne="10"><v _t="list" /></RESERVED5><MMCRFCECR _t="struct_field" doc="" l="4" n="MMCRFCECR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RFCEC" /></v></MMCRFCECR><MMCRFAECR _t="struct_field" doc="" l="4" n="MMCRFAECR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RFAEC" /></v></MMCRFAECR><RESERVED6 _t="struct_field" doc="" le="4" n="RESERVED6" ne="10"><v _t="list" /></RESERVED6><MMCRGUFCR _t="struct_field" doc="" l="4" n="MMCRGUFCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RGUFC" /></v></MMCRGUFCR><RESERVED7 _t="struct_field" doc="" le="4" n="RESERVED7" ne="334"><v _t="list" /></RESERVED7><PTPTSCR _t="struct_field" doc="" l="4" n="PTPTSCR"><v _t="list"><l _t="reg_bit" b="0" n="TSE" /><l _t="reg_bit" b="1" n="TSFCU" /><l _t="reg_bit" b="2" n="TSSTI" /><l _t="reg_bit" b="3" n="TSSTU" /><l _t="reg_bit" b="4" n="TSITE" /><l _t="reg_bit" b="5" n="TSARU" /><l _t="reg_bit" b="16" e="17" n="TSCNT" /></v></PTPTSCR><PTPSSIR _t="struct_field" doc="" l="4" n="PTPSSIR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="STSSI" /></v></PTPSSIR><PTPTSHR _t="struct_field" doc="" l="4" n="PTPTSHR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="STS" /></v></PTPTSHR><PTPTSLR _t="struct_field" doc="" l="4" n="PTPTSLR"><v _t="list"><l _t="reg_bit" b="0" e="30" n="STSS" /><l _t="reg_bit" b="31" n="STPNS" /></v></PTPTSLR><PTPTSHUR _t="struct_field" doc="" l="4" n="PTPTSHUR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TSUS" /></v></PTPTSHUR><PTPTSLUR _t="struct_field" doc="" l="4" n="PTPTSLUR"><v _t="list"><l _t="reg_bit" b="0" e="30" n="TSUSS" /><l _t="reg_bit" b="31" n="TSUPNS" /></v></PTPTSLUR><PTPTSAR _t="struct_field" doc="" l="4" n="PTPTSAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TSA" /></v></PTPTSAR><PTPTTHR _t="struct_field" doc="" l="4" n="PTPTTHR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TTSH" /></v></PTPTTHR><PTPTTLR _t="struct_field" doc="" l="4" n="PTPTTLR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TTSL" /></v></PTPTTLR><RESERVED8 _t="struct_field" doc="" l="4" n="RESERVED8"><v _t="list" /></RESERVED8><PTPTSSR _t="struct_field" doc="" l="4" n="PTPTSSR"><v _t="list"><l _t="reg_bit" b="4" n="TSSO" /><l _t="reg_bit" b="5" n="TSTTR" /><l _t="reg_bit" b="8" n="TSSARFE" /><l _t="reg_bit" b="9" n="TSSSR" /><l _t="reg_bit" b="10" n="TSPTPPSV2E" /><l _t="reg_bit" b="11" n="TSSPTPOEFE" /><l _t="reg_bit" b="12" n="TSSIPV6FE" /><l _t="reg_bit" b="13" n="TSSIPV4FE" /><l _t="reg_bit" b="14" n="TSSEME" /><l _t="reg_bit" b="15" n="TSSMRME" /></v></PTPTSSR><RESERVED9 _t="struct_field" doc="" le="4" n="RESERVED9" ne="565"><v _t="list" /></RESERVED9><DMABMR _t="struct_field" doc="" l="4" n="DMABMR"><v _t="list"><l _t="reg_bit" b="0" n="SR" /><l _t="reg_bit" b="1" n="DA" /><l _t="reg_bit" b="2" e="6" n="DSL" /><l _t="reg_bit" b="7" n="EDE" /><l _t="reg_bit" b="8" e="13" n="PBL" /><l _t="reg_bit" b="14" e="15" n="RTPR" /><l _t="reg_bit" b="16" n="FB" /><l _t="reg_bit" b="17" e="22" n="RDP" /><l _t="reg_bit" b="23" n="USP" /><l _t="reg_bit" b="24" n="FPM" /><l _t="reg_bit" b="25" n="AAB" /></v></DMABMR><DMATPDR _t="struct_field" doc="" l="4" n="DMATPDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TPD" /></v></DMATPDR><DMARPDR _t="struct_field" doc="" l="4" n="DMARPDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RPD" /></v></DMARPDR><DMARDLAR _t="struct_field" doc="" l="4" n="DMARDLAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="SRL" /></v></DMARDLAR><DMATDLAR _t="struct_field" doc="" l="4" n="DMATDLAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="STL" /></v></DMATDLAR><DMASR _t="struct_field" doc="" l="4" n="DMASR"><v _t="list"><l _t="reg_bit" b="0" n="TS" /><l _t="reg_bit" b="1" n="TPSS" /><l _t="reg_bit" b="2" n="TBUS" /><l _t="reg_bit" b="3" n="TJTS" /><l _t="reg_bit" b="4" n="ROS" /><l _t="reg_bit" b="5" n="TUS" /><l _t="reg_bit" b="6" n="RS" /><l _t="reg_bit" b="7" n="RBUS" /><l _t="reg_bit" b="8" n="RPSS" /><l _t="reg_bit" b="9" n="RWTS" /><l _t="reg_bit" b="10" n="ETS" /><l _t="reg_bit" b="13" n="FBES" /><l _t="reg_bit" b="14" n="ERS" /><l _t="reg_bit" b="15" n="AIS" /><l _t="reg_bit" b="16" n="NIS" /><l _t="reg_bit" b="17" e="19" n="RPS" /><l _t="reg_bit" b="20" e="22" n="TPS" /><l _t="reg_bit" b="23" e="25" n="EBS" /><l _t="reg_bit" b="27" n="MMCS" /><l _t="reg_bit" b="28" n="PMTS" /><l _t="reg_bit" b="29" n="TSTS" /></v></DMASR><DMAOMR _t="struct_field" doc="" l="4" n="DMAOMR"><v _t="list"><l _t="reg_bit" b="1" n="SR" /><l _t="reg_bit" b="2" n="OSF" /><l _t="reg_bit" b="3" e="4" n="RTC" /><l _t="reg_bit" b="6" n="FUGF" /><l _t="reg_bit" b="7" n="FEF" /><l _t="reg_bit" b="13" n="ST" /><l _t="reg_bit" b="14" e="16" n="TTC" /><l _t="reg_bit" b="20" n="FTF" /><l _t="reg_bit" b="21" n="TSF" /><l _t="reg_bit" b="24" n="DFRF" /><l _t="reg_bit" b="25" n="RSF" /><l _t="reg_bit" b="26" n="DTCEFD" /></v></DMAOMR><DMAIER _t="struct_field" doc="" l="4" n="DMAIER"><v _t="list"><l _t="reg_bit" b="0" n="TIE" /><l _t="reg_bit" b="1" n="TPSIE" /><l _t="reg_bit" b="2" n="TBUIE" /><l _t="reg_bit" b="3" n="TJTIE" /><l _t="reg_bit" b="4" n="ROIE" /><l _t="reg_bit" b="5" n="TUIE" /><l _t="reg_bit" b="6" n="RIE" /><l _t="reg_bit" b="7" n="RBUIE" /><l _t="reg_bit" b="8" n="RPSIE" /><l _t="reg_bit" b="9" n="RWTIE" /><l _t="reg_bit" b="10" n="ETIE" /><l _t="reg_bit" b="13" n="FBEIE" /><l _t="reg_bit" b="14" n="ERIE" /><l _t="reg_bit" b="15" n="AISE" /><l _t="reg_bit" b="16" n="NISE" /></v></DMAIER><DMAMFBOCR _t="struct_field" doc="" l="4" n="DMAMFBOCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MFC" /><l _t="reg_bit" b="16" n="OMFC" /><l _t="reg_bit" b="17" e="27" n="MFA" /><l _t="reg_bit" b="28" n="OFOC" /></v></DMAMFBOCR><DMARSWTR _t="struct_field" doc="" l="4" n="DMARSWTR"><v _t="list" /></DMARSWTR><RESERVED10 _t="struct_field" doc="" le="4" n="RESERVED10" ne="8"><v _t="list" /></RESERVED10><DMACHTDR _t="struct_field" doc="" l="4" n="DMACHTDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTDAP" /></v></DMACHTDR><DMACHRDR _t="struct_field" doc="" l="4" n="DMACHRDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HRDAP" /></v></DMACHRDR><DMACHTBAR _t="struct_field" doc="" l="4" n="DMACHTBAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTBAP" /></v></DMACHTBAR><DMACHRBAR _t="struct_field" doc="" l="4" n="DMACHRBAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HRBAP" /></v></DMACHRBAR></t><tt _t="list"><l _t="struct_field" doc="" l="4" n="MACCR"><v _t="list"><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="DC" /><l _t="reg_bit" b="5" e="6" n="BL" /><l _t="reg_bit" b="7" n="APCS" /><l _t="reg_bit" b="9" n="RD" /><l _t="reg_bit" b="10" n="IPCO" /><l _t="reg_bit" b="11" n="DM" /><l _t="reg_bit" b="12" n="LM" /><l _t="reg_bit" b="13" n="ROD" /><l _t="reg_bit" b="14" n="FES" /><l _t="reg_bit" b="16" n="CSD" /><l _t="reg_bit" b="17" e="19" n="IFG" /><l _t="reg_bit" b="22" n="JD" /><l _t="reg_bit" b="23" n="WD" /></v></l><l _t="struct_field" doc="" l="4" n="MACFFR"><v _t="list"><l _t="reg_bit" b="0" n="PM" /><l _t="reg_bit" b="1" n="HU" /><l _t="reg_bit" b="2" n="HM" /><l _t="reg_bit" b="3" n="DAIF" /><l _t="reg_bit" b="4" n="PAM" /><l _t="reg_bit" b="5" n="BFD" /><l _t="reg_bit" b="6" e="7" n="PCF" /><l _t="reg_bit" b="8" n="SAIF" /><l _t="reg_bit" b="9" n="SAF" /><l _t="reg_bit" b="10" n="HPF" /><l _t="reg_bit" b="31" n="RA" /></v></l><l _t="struct_field" doc="" l="4" n="MACHTHR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTH" /></v></l><l _t="struct_field" doc="" l="4" n="MACHTLR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTL" /></v></l><l _t="struct_field" doc="" l="4" n="MACMIIAR"><v _t="list"><l _t="reg_bit" b="0" n="MB" /><l _t="reg_bit" b="1" n="MW" /><l _t="reg_bit" b="2" e="4" n="CR" /><l _t="reg_bit" b="6" e="10" n="MR" /><l _t="reg_bit" b="11" e="15" n="PA" /></v></l><l _t="struct_field" doc="" l="4" n="MACMIIDR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MD" /></v></l><l _t="struct_field" doc="" l="4" n="MACFCR"><v _t="list"><l _t="reg_bit" b="0" n="FCBBPA" /><l _t="reg_bit" b="1" n="TFCE" /><l _t="reg_bit" b="2" n="RFCE" /><l _t="reg_bit" b="3" n="UPFD" /><l _t="reg_bit" b="4" e="5" n="PLT" /><l _t="reg_bit" b="7" n="ZQPD" /><l _t="reg_bit" b="16" e="31" n="PT" /></v></l><l _t="struct_field" doc="" l="4" n="MACVLANTR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="VLANTI" /><l _t="reg_bit" b="16" n="VLANTC" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED0" ne="2"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="MACRWUFFR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="D" /></v></l><l _t="struct_field" doc="" l="4" n="MACPMTCSR"><v _t="list"><l _t="reg_bit" b="0" n="PD" /><l _t="reg_bit" b="1" n="MPE" /><l _t="reg_bit" b="2" n="WFE" /><l _t="reg_bit" b="5" n="MPR" /><l _t="reg_bit" b="6" n="WFR" /><l _t="reg_bit" b="9" n="GU" /><l _t="reg_bit" b="31" n="WFFRPR" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED1" ne="2"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="MACSR"><v _t="list"><l _t="reg_bit" b="3" n="PMTS" /><l _t="reg_bit" b="4" n="MMCS" /><l _t="reg_bit" b="5" n="MMMCRS" /><l _t="reg_bit" b="6" n="MMCTS" /><l _t="reg_bit" b="9" n="TSTS" /></v></l><l _t="struct_field" doc="" l="4" n="MACIMR"><v _t="list"><l _t="reg_bit" b="3" n="PMTIM" /><l _t="reg_bit" b="9" n="TSTIM" /></v></l><l _t="struct_field" doc="" l="4" n="MACA0HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA0H" /></v></l><l _t="struct_field" doc="" l="4" n="MACA0LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA0L" /></v></l><l _t="struct_field" doc="" l="4" n="MACA1HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA1H" /><l _t="reg_bit" b="24" e="29" n="MBC" /><l _t="reg_bit" b="30" n="SA" /><l _t="reg_bit" b="31" n="AE" /></v></l><l _t="struct_field" doc="" l="4" n="MACA1LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA1L" /></v></l><l _t="struct_field" doc="" l="4" n="MACA2HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA2H" /><l _t="reg_bit" b="24" e="29" n="MBC" /><l _t="reg_bit" b="30" n="SA" /><l _t="reg_bit" b="31" n="AE" /></v></l><l _t="struct_field" doc="" l="4" n="MACA2LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA2L" /></v></l><l _t="struct_field" doc="" l="4" n="MACA3HR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MACA3H" /><l _t="reg_bit" b="24" e="29" n="MBC" /><l _t="reg_bit" b="30" n="SA" /><l _t="reg_bit" b="31" n="AE" /></v></l><l _t="struct_field" doc="" l="4" n="MACA3LR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="MACA3L" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED2" ne="40"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="MMCCR"><v _t="list"><l _t="reg_bit" b="0" n="CR" /><l _t="reg_bit" b="1" n="CSR" /><l _t="reg_bit" b="2" n="ROR" /><l _t="reg_bit" b="3" n="MCF" /><l _t="reg_bit" b="4" n="MCP" /><l _t="reg_bit" b="5" n="MCFHP" /></v></l><l _t="struct_field" doc="" l="4" n="MMCRIR"><v _t="list"><l _t="reg_bit" b="5" n="RFCES" /><l _t="reg_bit" b="6" n="RFAES" /><l _t="reg_bit" b="17" n="RGUFS" /></v></l><l _t="struct_field" doc="" l="4" n="MMCTIR"><v _t="list"><l _t="reg_bit" b="14" n="TGFSCS" /><l _t="reg_bit" b="15" n="TGFMSCS" /><l _t="reg_bit" b="21" n="TGFS" /></v></l><l _t="struct_field" doc="" l="4" n="MMCRIMR"><v _t="list"><l _t="reg_bit" b="5" n="RFCEM" /><l _t="reg_bit" b="6" n="RFAEM" /><l _t="reg_bit" b="17" n="RGUFM" /></v></l><l _t="struct_field" doc="" l="4" n="MMCTIMR"><v _t="list"><l _t="reg_bit" b="14" n="TGFSCM" /><l _t="reg_bit" b="15" n="TGFMSCM" /><l _t="reg_bit" b="21" n="TGFM" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED3" ne="14"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="MMCTGFSCCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TGFSCC" /></v></l><l _t="struct_field" doc="" l="4" n="MMCTGFMSCCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TGFMSCC" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED4" ne="5"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="MMCTGFCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TGFC" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED5" ne="10"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="MMCRFCECR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RFCEC" /></v></l><l _t="struct_field" doc="" l="4" n="MMCRFAECR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RFAEC" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED6" ne="10"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="MMCRGUFCR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RGUFC" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED7" ne="334"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="PTPTSCR"><v _t="list"><l _t="reg_bit" b="0" n="TSE" /><l _t="reg_bit" b="1" n="TSFCU" /><l _t="reg_bit" b="2" n="TSSTI" /><l _t="reg_bit" b="3" n="TSSTU" /><l _t="reg_bit" b="4" n="TSITE" /><l _t="reg_bit" b="5" n="TSARU" /><l _t="reg_bit" b="16" e="17" n="TSCNT" /></v></l><l _t="struct_field" doc="" l="4" n="PTPSSIR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="STSSI" /></v></l><l _t="struct_field" doc="" l="4" n="PTPTSHR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="STS" /></v></l><l _t="struct_field" doc="" l="4" n="PTPTSLR"><v _t="list"><l _t="reg_bit" b="0" e="30" n="STSS" /><l _t="reg_bit" b="31" n="STPNS" /></v></l><l _t="struct_field" doc="" l="4" n="PTPTSHUR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TSUS" /></v></l><l _t="struct_field" doc="" l="4" n="PTPTSLUR"><v _t="list"><l _t="reg_bit" b="0" e="30" n="TSUSS" /><l _t="reg_bit" b="31" n="TSUPNS" /></v></l><l _t="struct_field" doc="" l="4" n="PTPTSAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TSA" /></v></l><l _t="struct_field" doc="" l="4" n="PTPTTHR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TTSH" /></v></l><l _t="struct_field" doc="" l="4" n="PTPTTLR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TTSL" /></v></l><l _t="struct_field" doc="" l="4" n="RESERVED8"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="PTPTSSR"><v _t="list"><l _t="reg_bit" b="4" n="TSSO" /><l _t="reg_bit" b="5" n="TSTTR" /><l _t="reg_bit" b="8" n="TSSARFE" /><l _t="reg_bit" b="9" n="TSSSR" /><l _t="reg_bit" b="10" n="TSPTPPSV2E" /><l _t="reg_bit" b="11" n="TSSPTPOEFE" /><l _t="reg_bit" b="12" n="TSSIPV6FE" /><l _t="reg_bit" b="13" n="TSSIPV4FE" /><l _t="reg_bit" b="14" n="TSSEME" /><l _t="reg_bit" b="15" n="TSSMRME" /></v></l><l _t="struct_field" doc="" le="4" n="RESERVED9" ne="565"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="DMABMR"><v _t="list"><l _t="reg_bit" b="0" n="SR" /><l _t="reg_bit" b="1" n="DA" /><l _t="reg_bit" b="2" e="6" n="DSL" /><l _t="reg_bit" b="7" n="EDE" /><l _t="reg_bit" b="8" e="13" n="PBL" /><l _t="reg_bit" b="14" e="15" n="RTPR" /><l _t="reg_bit" b="16" n="FB" /><l _t="reg_bit" b="17" e="22" n="RDP" /><l _t="reg_bit" b="23" n="USP" /><l _t="reg_bit" b="24" n="FPM" /><l _t="reg_bit" b="25" n="AAB" /></v></l><l _t="struct_field" doc="" l="4" n="DMATPDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="TPD" /></v></l><l _t="struct_field" doc="" l="4" n="DMARPDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="RPD" /></v></l><l _t="struct_field" doc="" l="4" n="DMARDLAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="SRL" /></v></l><l _t="struct_field" doc="" l="4" n="DMATDLAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="STL" /></v></l><l _t="struct_field" doc="" l="4" n="DMASR"><v _t="list"><l _t="reg_bit" b="0" n="TS" /><l _t="reg_bit" b="1" n="TPSS" /><l _t="reg_bit" b="2" n="TBUS" /><l _t="reg_bit" b="3" n="TJTS" /><l _t="reg_bit" b="4" n="ROS" /><l _t="reg_bit" b="5" n="TUS" /><l _t="reg_bit" b="6" n="RS" /><l _t="reg_bit" b="7" n="RBUS" /><l _t="reg_bit" b="8" n="RPSS" /><l _t="reg_bit" b="9" n="RWTS" /><l _t="reg_bit" b="10" n="ETS" /><l _t="reg_bit" b="13" n="FBES" /><l _t="reg_bit" b="14" n="ERS" /><l _t="reg_bit" b="15" n="AIS" /><l _t="reg_bit" b="16" n="NIS" /><l _t="reg_bit" b="17" e="19" n="RPS" /><l _t="reg_bit" b="20" e="22" n="TPS" /><l _t="reg_bit" b="23" e="25" n="EBS" /><l _t="reg_bit" b="27" n="MMCS" /><l _t="reg_bit" b="28" n="PMTS" /><l _t="reg_bit" b="29" n="TSTS" /></v></l><l _t="struct_field" doc="" l="4" n="DMAOMR"><v _t="list"><l _t="reg_bit" b="1" n="SR" /><l _t="reg_bit" b="2" n="OSF" /><l _t="reg_bit" b="3" e="4" n="RTC" /><l _t="reg_bit" b="6" n="FUGF" /><l _t="reg_bit" b="7" n="FEF" /><l _t="reg_bit" b="13" n="ST" /><l _t="reg_bit" b="14" e="16" n="TTC" /><l _t="reg_bit" b="20" n="FTF" /><l _t="reg_bit" b="21" n="TSF" /><l _t="reg_bit" b="24" n="DFRF" /><l _t="reg_bit" b="25" n="RSF" /><l _t="reg_bit" b="26" n="DTCEFD" /></v></l><l _t="struct_field" doc="" l="4" n="DMAIER"><v _t="list"><l _t="reg_bit" b="0" n="TIE" /><l _t="reg_bit" b="1" n="TPSIE" /><l _t="reg_bit" b="2" n="TBUIE" /><l _t="reg_bit" b="3" n="TJTIE" /><l _t="reg_bit" b="4" n="ROIE" /><l _t="reg_bit" b="5" n="TUIE" /><l _t="reg_bit" b="6" n="RIE" /><l _t="reg_bit" b="7" n="RBUIE" /><l _t="reg_bit" b="8" n="RPSIE" /><l _t="reg_bit" b="9" n="RWTIE" /><l _t="reg_bit" b="10" n="ETIE" /><l _t="reg_bit" b="13" n="FBEIE" /><l _t="reg_bit" b="14" n="ERIE" /><l _t="reg_bit" b="15" n="AISE" /><l _t="reg_bit" b="16" n="NISE" /></v></l><l _t="struct_field" doc="" l="4" n="DMAMFBOCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="MFC" /><l _t="reg_bit" b="16" n="OMFC" /><l _t="reg_bit" b="17" e="27" n="MFA" /><l _t="reg_bit" b="28" n="OFOC" /></v></l><l _t="struct_field" doc="" l="4" n="DMARSWTR"><v _t="list" /></l><l _t="struct_field" doc="" le="4" n="RESERVED10" ne="8"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="DMACHTDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTDAP" /></v></l><l _t="struct_field" doc="" l="4" n="DMACHRDR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HRDAP" /></v></l><l _t="struct_field" doc="" l="4" n="DMACHTBAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HTBAP" /></v></l><l _t="struct_field" doc="" l="4" n="DMACHRBAR"><v _t="list"><l _t="reg_bit" b="0" e="31" n="HRBAP" /></v></l></tt></ETH><EXTI _t="struct_descr" n="EXTI" rn="EXTI_TypeDef"><l _t="i" v="24" /><t _t="dict"><IMR _t="struct_field" doc="EXTI Interrupt mask register, Address offset: 0x00" l="4" n="IMR"><v _t="list"><l _t="reg_bit" b="0" n="MR0" /><l _t="reg_bit" b="1" n="MR1" /><l _t="reg_bit" b="2" n="MR2" /><l _t="reg_bit" b="3" n="MR3" /><l _t="reg_bit" b="4" n="MR4" /><l _t="reg_bit" b="5" n="MR5" /><l _t="reg_bit" b="6" n="MR6" /><l _t="reg_bit" b="7" n="MR7" /><l _t="reg_bit" b="8" n="MR8" /><l _t="reg_bit" b="9" n="MR9" /><l _t="reg_bit" b="10" n="MR10" /><l _t="reg_bit" b="11" n="MR11" /><l _t="reg_bit" b="12" n="MR12" /><l _t="reg_bit" b="13" n="MR13" /><l _t="reg_bit" b="14" n="MR14" /><l _t="reg_bit" b="15" n="MR15" /><l _t="reg_bit" b="16" n="MR16" /><l _t="reg_bit" b="17" n="MR17" /><l _t="reg_bit" b="18" n="MR18" /><l _t="reg_bit" b="19" n="MR19" /><l _t="reg_bit" b="20" n="MR20" /><l _t="reg_bit" b="21" n="MR21" /><l _t="reg_bit" b="22" n="MR22" /></v></IMR><EMR _t="struct_field" doc="EXTI Event mask register, Address offset: 0x04" l="4" n="EMR"><v _t="list"><l _t="reg_bit" b="0" n="MR0" /><l _t="reg_bit" b="1" n="MR1" /><l _t="reg_bit" b="2" n="MR2" /><l _t="reg_bit" b="3" n="MR3" /><l _t="reg_bit" b="4" n="MR4" /><l _t="reg_bit" b="5" n="MR5" /><l _t="reg_bit" b="6" n="MR6" /><l _t="reg_bit" b="7" n="MR7" /><l _t="reg_bit" b="8" n="MR8" /><l _t="reg_bit" b="9" n="MR9" /><l _t="reg_bit" b="10" n="MR10" /><l _t="reg_bit" b="11" n="MR11" /><l _t="reg_bit" b="12" n="MR12" /><l _t="reg_bit" b="13" n="MR13" /><l _t="reg_bit" b="14" n="MR14" /><l _t="reg_bit" b="15" n="MR15" /><l _t="reg_bit" b="16" n="MR16" /><l _t="reg_bit" b="17" n="MR17" /><l _t="reg_bit" b="18" n="MR18" /><l _t="reg_bit" b="19" n="MR19" /><l _t="reg_bit" b="20" n="MR20" /><l _t="reg_bit" b="21" n="MR21" /><l _t="reg_bit" b="22" n="MR22" /></v></EMR><RTSR _t="struct_field" doc="EXTI Rising trigger selection register, Address offset: 0x08" l="4" n="RTSR"><v _t="list"><l _t="reg_bit" b="0" n="TR0" /><l _t="reg_bit" b="1" n="TR1" /><l _t="reg_bit" b="2" n="TR2" /><l _t="reg_bit" b="3" n="TR3" /><l _t="reg_bit" b="4" n="TR4" /><l _t="reg_bit" b="5" n="TR5" /><l _t="reg_bit" b="6" n="TR6" /><l _t="reg_bit" b="7" n="TR7" /><l _t="reg_bit" b="8" n="TR8" /><l _t="reg_bit" b="9" n="TR9" /><l _t="reg_bit" b="10" n="TR10" /><l _t="reg_bit" b="11" n="TR11" /><l _t="reg_bit" b="12" n="TR12" /><l _t="reg_bit" b="13" n="TR13" /><l _t="reg_bit" b="14" n="TR14" /><l _t="reg_bit" b="15" n="TR15" /><l _t="reg_bit" b="16" n="TR16" /><l _t="reg_bit" b="17" n="TR17" /><l _t="reg_bit" b="18" n="TR18" /><l _t="reg_bit" b="19" n="TR19" /><l _t="reg_bit" b="20" n="TR20" /><l _t="reg_bit" b="21" n="TR21" /><l _t="reg_bit" b="22" n="TR22" /></v></RTSR><FTSR _t="struct_field" doc="EXTI Falling trigger selection register, Address offset: 0x0C" l="4" n="FTSR"><v _t="list"><l _t="reg_bit" b="0" n="TR0" /><l _t="reg_bit" b="1" n="TR1" /><l _t="reg_bit" b="2" n="TR2" /><l _t="reg_bit" b="3" n="TR3" /><l _t="reg_bit" b="4" n="TR4" /><l _t="reg_bit" b="5" n="TR5" /><l _t="reg_bit" b="6" n="TR6" /><l _t="reg_bit" b="7" n="TR7" /><l _t="reg_bit" b="8" n="TR8" /><l _t="reg_bit" b="9" n="TR9" /><l _t="reg_bit" b="10" n="TR10" /><l _t="reg_bit" b="11" n="TR11" /><l _t="reg_bit" b="12" n="TR12" /><l _t="reg_bit" b="13" n="TR13" /><l _t="reg_bit" b="14" n="TR14" /><l _t="reg_bit" b="15" n="TR15" /><l _t="reg_bit" b="16" n="TR16" /><l _t="reg_bit" b="17" n="TR17" /><l _t="reg_bit" b="18" n="TR18" /><l _t="reg_bit" b="19" n="TR19" /><l _t="reg_bit" b="20" n="TR20" /><l _t="reg_bit" b="21" n="TR21" /><l _t="reg_bit" b="22" n="TR22" /></v></FTSR><SWIER _t="struct_field" doc="EXTI Software interrupt event register, Address offset: 0x10" l="4" n="SWIER"><v _t="list"><l _t="reg_bit" b="0" n="SWIER0" /><l _t="reg_bit" b="1" n="SWIER1" /><l _t="reg_bit" b="2" n="SWIER2" /><l _t="reg_bit" b="3" n="SWIER3" /><l _t="reg_bit" b="4" n="SWIER4" /><l _t="reg_bit" b="5" n="SWIER5" /><l _t="reg_bit" b="6" n="SWIER6" /><l _t="reg_bit" b="7" n="SWIER7" /><l _t="reg_bit" b="8" n="SWIER8" /><l _t="reg_bit" b="9" n="SWIER9" /><l _t="reg_bit" b="10" n="SWIER10" /><l _t="reg_bit" b="11" n="SWIER11" /><l _t="reg_bit" b="12" n="SWIER12" /><l _t="reg_bit" b="13" n="SWIER13" /><l _t="reg_bit" b="14" n="SWIER14" /><l _t="reg_bit" b="15" n="SWIER15" /><l _t="reg_bit" b="16" n="SWIER16" /><l _t="reg_bit" b="17" n="SWIER17" /><l _t="reg_bit" b="18" n="SWIER18" /><l _t="reg_bit" b="19" n="SWIER19" /><l _t="reg_bit" b="20" n="SWIER20" /><l _t="reg_bit" b="21" n="SWIER21" /><l _t="reg_bit" b="22" n="SWIER22" /></v></SWIER><PR _t="struct_field" doc="EXTI Pending register,  Address offset: 0x14" l="4" n="PR"><v _t="list"><l _t="reg_bit" b="0" n="PR0" /><l _t="reg_bit" b="1" n="PR1" /><l _t="reg_bit" b="2" n="PR2" /><l _t="reg_bit" b="3" n="PR3" /><l _t="reg_bit" b="4" n="PR4" /><l _t="reg_bit" b="5" n="PR5" /><l _t="reg_bit" b="6" n="PR6" /><l _t="reg_bit" b="7" n="PR7" /><l _t="reg_bit" b="8" n="PR8" /><l _t="reg_bit" b="9" n="PR9" /><l _t="reg_bit" b="10" n="PR10" /><l _t="reg_bit" b="11" n="PR11" /><l _t="reg_bit" b="12" n="PR12" /><l _t="reg_bit" b="13" n="PR13" /><l _t="reg_bit" b="14" n="PR14" /><l _t="reg_bit" b="15" n="PR15" /><l _t="reg_bit" b="16" n="PR16" /><l _t="reg_bit" b="17" n="PR17" /><l _t="reg_bit" b="18" n="PR18" /><l _t="reg_bit" b="19" n="PR19" /><l _t="reg_bit" b="20" n="PR20" /><l _t="reg_bit" b="21" n="PR21" /><l _t="reg_bit" b="22" n="PR22" /></v></PR></t><tt _t="list"><l _t="struct_field" doc="EXTI Interrupt mask register, Address offset: 0x00" l="4" n="IMR"><v _t="list"><l _t="reg_bit" b="0" n="MR0" /><l _t="reg_bit" b="1" n="MR1" /><l _t="reg_bit" b="2" n="MR2" /><l _t="reg_bit" b="3" n="MR3" /><l _t="reg_bit" b="4" n="MR4" /><l _t="reg_bit" b="5" n="MR5" /><l _t="reg_bit" b="6" n="MR6" /><l _t="reg_bit" b="7" n="MR7" /><l _t="reg_bit" b="8" n="MR8" /><l _t="reg_bit" b="9" n="MR9" /><l _t="reg_bit" b="10" n="MR10" /><l _t="reg_bit" b="11" n="MR11" /><l _t="reg_bit" b="12" n="MR12" /><l _t="reg_bit" b="13" n="MR13" /><l _t="reg_bit" b="14" n="MR14" /><l _t="reg_bit" b="15" n="MR15" /><l _t="reg_bit" b="16" n="MR16" /><l _t="reg_bit" b="17" n="MR17" /><l _t="reg_bit" b="18" n="MR18" /><l _t="reg_bit" b="19" n="MR19" /><l _t="reg_bit" b="20" n="MR20" /><l _t="reg_bit" b="21" n="MR21" /><l _t="reg_bit" b="22" n="MR22" /></v></l><l _t="struct_field" doc="EXTI Event mask register, Address offset: 0x04" l="4" n="EMR"><v _t="list"><l _t="reg_bit" b="0" n="MR0" /><l _t="reg_bit" b="1" n="MR1" /><l _t="reg_bit" b="2" n="MR2" /><l _t="reg_bit" b="3" n="MR3" /><l _t="reg_bit" b="4" n="MR4" /><l _t="reg_bit" b="5" n="MR5" /><l _t="reg_bit" b="6" n="MR6" /><l _t="reg_bit" b="7" n="MR7" /><l _t="reg_bit" b="8" n="MR8" /><l _t="reg_bit" b="9" n="MR9" /><l _t="reg_bit" b="10" n="MR10" /><l _t="reg_bit" b="11" n="MR11" /><l _t="reg_bit" b="12" n="MR12" /><l _t="reg_bit" b="13" n="MR13" /><l _t="reg_bit" b="14" n="MR14" /><l _t="reg_bit" b="15" n="MR15" /><l _t="reg_bit" b="16" n="MR16" /><l _t="reg_bit" b="17" n="MR17" /><l _t="reg_bit" b="18" n="MR18" /><l _t="reg_bit" b="19" n="MR19" /><l _t="reg_bit" b="20" n="MR20" /><l _t="reg_bit" b="21" n="MR21" /><l _t="reg_bit" b="22" n="MR22" /></v></l><l _t="struct_field" doc="EXTI Rising trigger selection register, Address offset: 0x08" l="4" n="RTSR"><v _t="list"><l _t="reg_bit" b="0" n="TR0" /><l _t="reg_bit" b="1" n="TR1" /><l _t="reg_bit" b="2" n="TR2" /><l _t="reg_bit" b="3" n="TR3" /><l _t="reg_bit" b="4" n="TR4" /><l _t="reg_bit" b="5" n="TR5" /><l _t="reg_bit" b="6" n="TR6" /><l _t="reg_bit" b="7" n="TR7" /><l _t="reg_bit" b="8" n="TR8" /><l _t="reg_bit" b="9" n="TR9" /><l _t="reg_bit" b="10" n="TR10" /><l _t="reg_bit" b="11" n="TR11" /><l _t="reg_bit" b="12" n="TR12" /><l _t="reg_bit" b="13" n="TR13" /><l _t="reg_bit" b="14" n="TR14" /><l _t="reg_bit" b="15" n="TR15" /><l _t="reg_bit" b="16" n="TR16" /><l _t="reg_bit" b="17" n="TR17" /><l _t="reg_bit" b="18" n="TR18" /><l _t="reg_bit" b="19" n="TR19" /><l _t="reg_bit" b="20" n="TR20" /><l _t="reg_bit" b="21" n="TR21" /><l _t="reg_bit" b="22" n="TR22" /></v></l><l _t="struct_field" doc="EXTI Falling trigger selection register, Address offset: 0x0C" l="4" n="FTSR"><v _t="list"><l _t="reg_bit" b="0" n="TR0" /><l _t="reg_bit" b="1" n="TR1" /><l _t="reg_bit" b="2" n="TR2" /><l _t="reg_bit" b="3" n="TR3" /><l _t="reg_bit" b="4" n="TR4" /><l _t="reg_bit" b="5" n="TR5" /><l _t="reg_bit" b="6" n="TR6" /><l _t="reg_bit" b="7" n="TR7" /><l _t="reg_bit" b="8" n="TR8" /><l _t="reg_bit" b="9" n="TR9" /><l _t="reg_bit" b="10" n="TR10" /><l _t="reg_bit" b="11" n="TR11" /><l _t="reg_bit" b="12" n="TR12" /><l _t="reg_bit" b="13" n="TR13" /><l _t="reg_bit" b="14" n="TR14" /><l _t="reg_bit" b="15" n="TR15" /><l _t="reg_bit" b="16" n="TR16" /><l _t="reg_bit" b="17" n="TR17" /><l _t="reg_bit" b="18" n="TR18" /><l _t="reg_bit" b="19" n="TR19" /><l _t="reg_bit" b="20" n="TR20" /><l _t="reg_bit" b="21" n="TR21" /><l _t="reg_bit" b="22" n="TR22" /></v></l><l _t="struct_field" doc="EXTI Software interrupt event register, Address offset: 0x10" l="4" n="SWIER"><v _t="list"><l _t="reg_bit" b="0" n="SWIER0" /><l _t="reg_bit" b="1" n="SWIER1" /><l _t="reg_bit" b="2" n="SWIER2" /><l _t="reg_bit" b="3" n="SWIER3" /><l _t="reg_bit" b="4" n="SWIER4" /><l _t="reg_bit" b="5" n="SWIER5" /><l _t="reg_bit" b="6" n="SWIER6" /><l _t="reg_bit" b="7" n="SWIER7" /><l _t="reg_bit" b="8" n="SWIER8" /><l _t="reg_bit" b="9" n="SWIER9" /><l _t="reg_bit" b="10" n="SWIER10" /><l _t="reg_bit" b="11" n="SWIER11" /><l _t="reg_bit" b="12" n="SWIER12" /><l _t="reg_bit" b="13" n="SWIER13" /><l _t="reg_bit" b="14" n="SWIER14" /><l _t="reg_bit" b="15" n="SWIER15" /><l _t="reg_bit" b="16" n="SWIER16" /><l _t="reg_bit" b="17" n="SWIER17" /><l _t="reg_bit" b="18" n="SWIER18" /><l _t="reg_bit" b="19" n="SWIER19" /><l _t="reg_bit" b="20" n="SWIER20" /><l _t="reg_bit" b="21" n="SWIER21" /><l _t="reg_bit" b="22" n="SWIER22" /></v></l><l _t="struct_field" doc="EXTI Pending register,  Address offset: 0x14" l="4" n="PR"><v _t="list"><l _t="reg_bit" b="0" n="PR0" /><l _t="reg_bit" b="1" n="PR1" /><l _t="reg_bit" b="2" n="PR2" /><l _t="reg_bit" b="3" n="PR3" /><l _t="reg_bit" b="4" n="PR4" /><l _t="reg_bit" b="5" n="PR5" /><l _t="reg_bit" b="6" n="PR6" /><l _t="reg_bit" b="7" n="PR7" /><l _t="reg_bit" b="8" n="PR8" /><l _t="reg_bit" b="9" n="PR9" /><l _t="reg_bit" b="10" n="PR10" /><l _t="reg_bit" b="11" n="PR11" /><l _t="reg_bit" b="12" n="PR12" /><l _t="reg_bit" b="13" n="PR13" /><l _t="reg_bit" b="14" n="PR14" /><l _t="reg_bit" b="15" n="PR15" /><l _t="reg_bit" b="16" n="PR16" /><l _t="reg_bit" b="17" n="PR17" /><l _t="reg_bit" b="18" n="PR18" /><l _t="reg_bit" b="19" n="PR19" /><l _t="reg_bit" b="20" n="PR20" /><l _t="reg_bit" b="21" n="PR21" /><l _t="reg_bit" b="22" n="PR22" /></v></l></tt></EXTI><FLASH _t="struct_descr" n="FLASH" rn="FLASH_TypeDef"><l _t="i" v="28" /><t _t="dict"><ACR _t="struct_field" doc="FLASH access control register,  Address offset: 0x00" l="4" n="ACR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="LATENCY" /><l _t="reg_bit" b="8" n="PRFTEN" /><l _t="reg_bit" b="9" n="ICEN" /><l _t="reg_bit" b="10" n="DCEN" /><l _t="reg_bit" b="11" n="ICRST" /><l _t="reg_bit" b="12" n="DCRST" /></v></ACR><KEYR _t="struct_field" doc="FLASH key register, Address offset: 0x04" l="4" n="KEYR"><v _t="list" /></KEYR><OPTKEYR _t="struct_field" doc="FLASH option key register,  Address offset: 0x08" l="4" n="OPTKEYR"><v _t="list" /></OPTKEYR><SR _t="struct_field" doc="FLASH status register,  Address offset: 0x0C" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="EOP" /><l _t="reg_bit" b="1" n="SOP" /><l _t="reg_bit" b="4" n="WRPERR" /><l _t="reg_bit" b="5" n="PGAERR" /><l _t="reg_bit" b="6" n="PGPERR" /><l _t="reg_bit" b="7" n="PGSERR" /><l _t="reg_bit" b="16" n="BSY" /></v></SR><CR _t="struct_field" doc="FLASH control register, Address offset: 0x10" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="PG" /><l _t="reg_bit" b="1" n="SER" /><l _t="reg_bit" b="2" n="MER" /><l _t="reg_bit" b="3" e="7" n="SNB" /><l _t="reg_bit" b="8" e="9" n="PSIZE" /><l _t="reg_bit" b="16" n="STRT" /><l _t="reg_bit" b="24" n="EOPIE" /><l _t="reg_bit" b="31" n="LOCK" /></v></CR><OPTCR _t="struct_field" doc="FLASH option control register , Address offset: 0x14" l="4" n="OPTCR"><v _t="list"><l _t="reg_bit" b="0" n="OPTLOCK" /><l _t="reg_bit" b="1" n="OPTSTRT" /><l _t="reg_bit" b="8" e="15" n="RDP" /><l _t="reg_bit" b="16" e="27" n="nWRP" /></v></OPTCR><OPTCR1 _t="struct_field" doc="FLASH option control register 1, Address offset: 0x18" l="4" n="OPTCR1"><v _t="list"><l _t="reg_bit" b="16" e="27" n="nWRP" /></v></OPTCR1></t><tt _t="list"><l _t="struct_field" doc="FLASH access control register,  Address offset: 0x00" l="4" n="ACR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="LATENCY" /><l _t="reg_bit" b="8" n="PRFTEN" /><l _t="reg_bit" b="9" n="ICEN" /><l _t="reg_bit" b="10" n="DCEN" /><l _t="reg_bit" b="11" n="ICRST" /><l _t="reg_bit" b="12" n="DCRST" /></v></l><l _t="struct_field" doc="FLASH key register, Address offset: 0x04" l="4" n="KEYR"><v _t="list" /></l><l _t="struct_field" doc="FLASH option key register,  Address offset: 0x08" l="4" n="OPTKEYR"><v _t="list" /></l><l _t="struct_field" doc="FLASH status register,  Address offset: 0x0C" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="EOP" /><l _t="reg_bit" b="1" n="SOP" /><l _t="reg_bit" b="4" n="WRPERR" /><l _t="reg_bit" b="5" n="PGAERR" /><l _t="reg_bit" b="6" n="PGPERR" /><l _t="reg_bit" b="7" n="PGSERR" /><l _t="reg_bit" b="16" n="BSY" /></v></l><l _t="struct_field" doc="FLASH control register, Address offset: 0x10" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="PG" /><l _t="reg_bit" b="1" n="SER" /><l _t="reg_bit" b="2" n="MER" /><l _t="reg_bit" b="3" e="7" n="SNB" /><l _t="reg_bit" b="8" e="9" n="PSIZE" /><l _t="reg_bit" b="16" n="STRT" /><l _t="reg_bit" b="24" n="EOPIE" /><l _t="reg_bit" b="31" n="LOCK" /></v></l><l _t="struct_field" doc="FLASH option control register , Address offset: 0x14" l="4" n="OPTCR"><v _t="list"><l _t="reg_bit" b="0" n="OPTLOCK" /><l _t="reg_bit" b="1" n="OPTSTRT" /><l _t="reg_bit" b="8" e="15" n="RDP" /><l _t="reg_bit" b="16" e="27" n="nWRP" /></v></l><l _t="struct_field" doc="FLASH option control register 1, Address offset: 0x18" l="4" n="OPTCR1"><v _t="list"><l _t="reg_bit" b="16" e="27" n="nWRP" /></v></l></tt></FLASH><FSMC_Bank1 _t="struct_descr" n="FSMC_Bank1" rn="FSMC_Bank1_TypeDef"><l _t="i" v="32" /><t _t="dict"><BTCR _t="struct_field" doc="NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C" le="4" n="BTCR" ne="8"><v _t="list" /></BTCR></t><tt _t="list"><l _t="struct_field" doc="NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C" le="4" n="BTCR" ne="8"><v _t="list" /></l></tt></FSMC_Bank1><FSMC_Bank1E _t="struct_descr" n="FSMC_Bank1E" rn="FSMC_Bank1E_TypeDef"><l _t="i" v="28" /><t _t="dict"><BWTR _t="struct_field" doc="NOR/PSRAM write timing registers, Address offset: 0x104-0x11C" le="4" n="BWTR" ne="7"><v _t="list" /></BWTR></t><tt _t="list"><l _t="struct_field" doc="NOR/PSRAM write timing registers, Address offset: 0x104-0x11C" le="4" n="BWTR" ne="7"><v _t="list" /></l></tt></FSMC_Bank1E><FSMC_Bank2_3 _t="struct_descr" n="FSMC_Bank2_3" rn="FSMC_Bank2_3_TypeDef"><l _t="i" v="56" /><t _t="dict"><PCR2 _t="struct_field" doc="NAND Flash control register 2,  Address offset: 0x60" l="4" n="PCR2"><v _t="list" /></PCR2><SR2 _t="struct_field" doc="NAND Flash FIFO status and interrupt register 2,  Address offset: 0x64" l="4" n="SR2"><v _t="list" /></SR2><PMEM2 _t="struct_field" doc="NAND Flash Common memory space timing register 2, Address offset: 0x68" l="4" n="PMEM2"><v _t="list" /></PMEM2><PATT2 _t="struct_field" doc="NAND Flash Attribute memory space timing register 2, Address offset: 0x6C" l="4" n="PATT2"><v _t="list" /></PATT2><RESERVED0 _t="struct_field" doc="Reserved, 0x70" l="4" n="RESERVED0"><v _t="list" /></RESERVED0><ECCR2 _t="struct_field" doc="NAND Flash ECC result registers 2,  Address offset: 0x74" l="4" n="ECCR2"><v _t="list" /></ECCR2><RESERVED1 _t="struct_field" doc="Reserved, 0x78" l="4" n="RESERVED1"><v _t="list" /></RESERVED1><RESERVED2 _t="struct_field" doc="Reserved, 0x7C" l="4" n="RESERVED2"><v _t="list" /></RESERVED2><PCR3 _t="struct_field" doc="NAND Flash control register 3,  Address offset: 0x80" l="4" n="PCR3"><v _t="list" /></PCR3><SR3 _t="struct_field" doc="NAND Flash FIFO status and interrupt register 3,  Address offset: 0x84" l="4" n="SR3"><v _t="list" /></SR3><PMEM3 _t="struct_field" doc="NAND Flash Common memory space timing register 3, Address offset: 0x88" l="4" n="PMEM3"><v _t="list" /></PMEM3><PATT3 _t="struct_field" doc="NAND Flash Attribute memory space timing register 3, Address offset: 0x8C" l="4" n="PATT3"><v _t="list" /></PATT3><RESERVED3 _t="struct_field" doc="Reserved, 0x90" l="4" n="RESERVED3"><v _t="list" /></RESERVED3><ECCR3 _t="struct_field" doc="NAND Flash ECC result registers 3,  Address offset: 0x94" l="4" n="ECCR3"><v _t="list" /></ECCR3></t><tt _t="list"><l _t="struct_field" doc="NAND Flash control register 2,  Address offset: 0x60" l="4" n="PCR2"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash FIFO status and interrupt register 2,  Address offset: 0x64" l="4" n="SR2"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash Common memory space timing register 2, Address offset: 0x68" l="4" n="PMEM2"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash Attribute memory space timing register 2, Address offset: 0x6C" l="4" n="PATT2"><v _t="list" /></l><l _t="struct_field" doc="Reserved, 0x70" l="4" n="RESERVED0"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash ECC result registers 2,  Address offset: 0x74" l="4" n="ECCR2"><v _t="list" /></l><l _t="struct_field" doc="Reserved, 0x78" l="4" n="RESERVED1"><v _t="list" /></l><l _t="struct_field" doc="Reserved, 0x7C" l="4" n="RESERVED2"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash control register 3,  Address offset: 0x80" l="4" n="PCR3"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash FIFO status and interrupt register 3,  Address offset: 0x84" l="4" n="SR3"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash Common memory space timing register 3, Address offset: 0x88" l="4" n="PMEM3"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash Attribute memory space timing register 3, Address offset: 0x8C" l="4" n="PATT3"><v _t="list" /></l><l _t="struct_field" doc="Reserved, 0x90" l="4" n="RESERVED3"><v _t="list" /></l><l _t="struct_field" doc="NAND Flash ECC result registers 3,  Address offset: 0x94" l="4" n="ECCR3"><v _t="list" /></l></tt></FSMC_Bank2_3><FSMC_Bank4 _t="struct_descr" n="FSMC_Bank4" rn="FSMC_Bank4_TypeDef"><l _t="i" v="20" /><t _t="dict"><PCR4 _t="struct_field" doc="PC Card control register 4,  Address offset: 0xA0" l="4" n="PCR4"><v _t="list" /></PCR4><SR4 _t="struct_field" doc="PC Card FIFO status and interrupt register 4,  Address offset: 0xA4" l="4" n="SR4"><v _t="list" /></SR4><PMEM4 _t="struct_field" doc="PC Card Common memory space timing register 4, Address offset: 0xA8" l="4" n="PMEM4"><v _t="list" /></PMEM4><PATT4 _t="struct_field" doc="PC Card Attribute memory space timing register 4, Address offset: 0xAC" l="4" n="PATT4"><v _t="list" /></PATT4><PIO4 _t="struct_field" doc="PC Card I/O space timing register 4, Address offset: 0xB0" l="4" n="PIO4"><v _t="list" /></PIO4></t><tt _t="list"><l _t="struct_field" doc="PC Card control register 4,  Address offset: 0xA0" l="4" n="PCR4"><v _t="list" /></l><l _t="struct_field" doc="PC Card FIFO status and interrupt register 4,  Address offset: 0xA4" l="4" n="SR4"><v _t="list" /></l><l _t="struct_field" doc="PC Card Common memory space timing register 4, Address offset: 0xA8" l="4" n="PMEM4"><v _t="list" /></l><l _t="struct_field" doc="PC Card Attribute memory space timing register 4, Address offset: 0xAC" l="4" n="PATT4"><v _t="list" /></l><l _t="struct_field" doc="PC Card I/O space timing register 4, Address offset: 0xB0" l="4" n="PIO4"><v _t="list" /></l></tt></FSMC_Bank4><GPIO _t="struct_descr" n="GPIO" rn="GPIO_TypeDef"><l _t="i" v="40" /><t _t="dict"><MODER _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></MODER><OTYPER _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></OTYPER><OSPEEDR _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></OSPEEDR><PUPDR _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></PUPDR><IDR _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></IDR><ODR _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></ODR><BSRR _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></BSRR><LCKR _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></LCKR><AFR _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></AFR></t><tt _t="list"><l _t="struct_field" doc="GPIO port mode register,  Address offset: 0x00" l="4" n="MODER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="MODER0" /><l _t="reg_bit" b="2" e="3" n="MODER1" /><l _t="reg_bit" b="4" e="5" n="MODER2" /><l _t="reg_bit" b="6" e="7" n="MODER3" /><l _t="reg_bit" b="8" e="9" n="MODER4" /><l _t="reg_bit" b="10" e="11" n="MODER5" /><l _t="reg_bit" b="12" e="13" n="MODER6" /><l _t="reg_bit" b="14" e="15" n="MODER7" /><l _t="reg_bit" b="16" e="17" n="MODER8" /><l _t="reg_bit" b="18" e="19" n="MODER9" /><l _t="reg_bit" b="20" e="21" n="MODER10" /><l _t="reg_bit" b="22" e="23" n="MODER11" /><l _t="reg_bit" b="24" e="25" n="MODER12" /><l _t="reg_bit" b="26" e="27" n="MODER13" /><l _t="reg_bit" b="28" e="29" n="MODER14" /><l _t="reg_bit" b="30" e="31" n="MODER15" /></v></l><l _t="struct_field" doc="GPIO port output type register, Address offset: 0x04" l="4" n="OTYPER"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output speed register,  Address offset: 0x08" l="4" n="OSPEEDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port pull-up/pull-down register, Address offset: 0x0C" l="4" n="PUPDR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PUPDR0" /><l _t="reg_bit" b="2" e="3" n="PUPDR1" /><l _t="reg_bit" b="4" e="5" n="PUPDR2" /><l _t="reg_bit" b="6" e="7" n="PUPDR3" /><l _t="reg_bit" b="8" e="9" n="PUPDR4" /><l _t="reg_bit" b="10" e="11" n="PUPDR5" /><l _t="reg_bit" b="12" e="13" n="PUPDR6" /><l _t="reg_bit" b="14" e="15" n="PUPDR7" /><l _t="reg_bit" b="16" e="17" n="PUPDR8" /><l _t="reg_bit" b="18" e="19" n="PUPDR9" /><l _t="reg_bit" b="20" e="21" n="PUPDR10" /><l _t="reg_bit" b="22" e="23" n="PUPDR11" /><l _t="reg_bit" b="24" e="25" n="PUPDR12" /><l _t="reg_bit" b="26" e="27" n="PUPDR13" /><l _t="reg_bit" b="28" e="29" n="PUPDR14" /><l _t="reg_bit" b="30" e="31" n="PUPDR15" /></v></l><l _t="struct_field" doc="GPIO port input data register,  Address offset: 0x10" l="4" n="IDR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port output data register, Address offset: 0x14" l="4" n="ODR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port bit set/reset register, Address offset: 0x18" l="4" n="BSRR"><v _t="list" /></l><l _t="struct_field" doc="GPIO port configuration lock register, Address offset: 0x1C" l="4" n="LCKR"><v _t="list"><l _t="reg_bit" b="0" n="LCK0" /><l _t="reg_bit" b="1" n="LCK1" /><l _t="reg_bit" b="2" n="LCK2" /><l _t="reg_bit" b="3" n="LCK3" /><l _t="reg_bit" b="4" n="LCK4" /><l _t="reg_bit" b="5" n="LCK5" /><l _t="reg_bit" b="6" n="LCK6" /><l _t="reg_bit" b="7" n="LCK7" /><l _t="reg_bit" b="8" n="LCK8" /><l _t="reg_bit" b="9" n="LCK9" /><l _t="reg_bit" b="10" n="LCK10" /><l _t="reg_bit" b="11" n="LCK11" /><l _t="reg_bit" b="12" n="LCK12" /><l _t="reg_bit" b="13" n="LCK13" /><l _t="reg_bit" b="14" n="LCK14" /><l _t="reg_bit" b="15" n="LCK15" /><l _t="reg_bit" b="16" n="LCKK" /></v></l><l _t="struct_field" doc="GPIO alternate function registers,  Address offset: 0x20-0x24" le="4" n="AFR" ne="2"><v _t="list" /></l></tt></GPIO><SYSCFG _t="struct_descr" n="SYSCFG" rn="SYSCFG_TypeDef"><l _t="i" v="36" /><t _t="dict"><MEMRMP _t="struct_field" doc="SYSCFG memory remap register, Address offset: 0x00" l="4" n="MEMRMP"><v _t="list" /></MEMRMP><PMC _t="struct_field" doc="SYSCFG peripheral mode configuration register,  Address offset: 0x04" l="4" n="PMC"><v _t="list" /></PMC><EXTICR _t="struct_field" doc="SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14" le="4" n="EXTICR" ne="4"><v _t="list" /></EXTICR><RESERVED _t="struct_field" doc="Reserved, 0x18-0x1C" le="4" n="RESERVED" ne="2"><v _t="list" /></RESERVED><CMPCR _t="struct_field" doc="SYSCFG Compensation cell control register,  Address offset: 0x20" l="4" n="CMPCR"><v _t="list"><l _t="reg_bit" b="8" n="READY" /></v></CMPCR></t><tt _t="list"><l _t="struct_field" doc="SYSCFG memory remap register, Address offset: 0x00" l="4" n="MEMRMP"><v _t="list" /></l><l _t="struct_field" doc="SYSCFG peripheral mode configuration register,  Address offset: 0x04" l="4" n="PMC"><v _t="list" /></l><l _t="struct_field" doc="SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14" le="4" n="EXTICR" ne="4"><v _t="list" /></l><l _t="struct_field" doc="Reserved, 0x18-0x1C" le="4" n="RESERVED" ne="2"><v _t="list" /></l><l _t="struct_field" doc="SYSCFG Compensation cell control register,  Address offset: 0x20" l="4" n="CMPCR"><v _t="list"><l _t="reg_bit" b="8" n="READY" /></v></l></tt></SYSCFG><I2C _t="struct_descr" n="I2C" rn="I2C_TypeDef"><l _t="i" v="40" /><t _t="dict"><CR1 _t="struct_field" doc="I2C Control register 1,  Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="SMBUS" /><l _t="reg_bit" b="3" n="SMBTYPE" /><l _t="reg_bit" b="4" n="ENARP" /><l _t="reg_bit" b="5" n="ENPEC" /><l _t="reg_bit" b="6" n="ENGC" /><l _t="reg_bit" b="7" n="NOSTRETCH" /><l _t="reg_bit" b="8" n="START" /><l _t="reg_bit" b="9" n="STOP" /><l _t="reg_bit" b="10" n="ACK" /><l _t="reg_bit" b="11" n="POS" /><l _t="reg_bit" b="12" n="PEC" /><l _t="reg_bit" b="13" n="ALERT" /><l _t="reg_bit" b="15" n="SWRST" /></v></CR1><CR2 _t="struct_field" doc="I2C Control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="5" n="FREQ" /><l _t="reg_bit" b="8" n="ITERREN" /><l _t="reg_bit" b="9" n="ITEVTEN" /><l _t="reg_bit" b="10" n="ITBUFEN" /><l _t="reg_bit" b="11" n="DMAEN" /><l _t="reg_bit" b="12" n="LAST" /></v></CR2><OAR1 _t="struct_field" doc="I2C Own address register 1, Address offset: 0x08" l="4" n="OAR1"><v _t="list"><l _t="reg_bit" b="0" n="ADD0" /><l _t="reg_bit" b="1" n="ADD1" /><l _t="reg_bit" b="2" n="ADD2" /><l _t="reg_bit" b="3" n="ADD3" /><l _t="reg_bit" b="4" n="ADD4" /><l _t="reg_bit" b="5" n="ADD5" /><l _t="reg_bit" b="6" n="ADD6" /><l _t="reg_bit" b="7" n="ADD7" /><l _t="reg_bit" b="8" n="ADD8" /><l _t="reg_bit" b="9" n="ADD9" /><l _t="reg_bit" b="15" n="ADDMODE" /></v></OAR1><OAR2 _t="struct_field" doc="I2C Own address register 2, Address offset: 0x0C" l="4" n="OAR2"><v _t="list"><l _t="reg_bit" b="0" n="ENDUAL" /><l _t="reg_bit" b="1" e="7" n="ADD2" /></v></OAR2><DR _t="struct_field" doc="I2C Data register, Address offset: 0x10" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DR" /></v></DR><SR1 _t="struct_field" doc="I2C Status register 1, Address offset: 0x14" l="4" n="SR1"><v _t="list"><l _t="reg_bit" b="0" n="SB" /><l _t="reg_bit" b="1" n="ADDR" /><l _t="reg_bit" b="2" n="BTF" /><l _t="reg_bit" b="3" n="ADD10" /><l _t="reg_bit" b="4" n="STOPF" /><l _t="reg_bit" b="6" n="RXNE" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="BERR" /><l _t="reg_bit" b="9" n="ARLO" /><l _t="reg_bit" b="10" n="AF" /><l _t="reg_bit" b="11" n="OVR" /><l _t="reg_bit" b="12" n="PECERR" /><l _t="reg_bit" b="14" n="TIMEOUT" /><l _t="reg_bit" b="15" n="SMBALERT" /></v></SR1><SR2 _t="struct_field" doc="I2C Status register 2, Address offset: 0x18" l="4" n="SR2"><v _t="list"><l _t="reg_bit" b="0" n="MSL" /><l _t="reg_bit" b="1" n="BUSY" /><l _t="reg_bit" b="2" n="TRA" /><l _t="reg_bit" b="4" n="GENCALL" /><l _t="reg_bit" b="5" n="SMBDEFAULT" /><l _t="reg_bit" b="6" n="SMBHOST" /><l _t="reg_bit" b="7" n="DUALF" /><l _t="reg_bit" b="8" e="15" n="PEC" /></v></SR2><CCR _t="struct_field" doc="I2C Clock control register, Address offset: 0x1C" l="4" n="CCR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="CCR" /><l _t="reg_bit" b="14" n="DUTY" /><l _t="reg_bit" b="15" n="FS" /></v></CCR><TRISE _t="struct_field" doc="I2C TRISE register,  Address offset: 0x20" l="4" n="TRISE"><v _t="list"><l _t="reg_bit" b="0" e="5" n="TRISE" /></v></TRISE><FLTR _t="struct_field" doc="I2C FLTR register, Address offset: 0x24" l="4" n="FLTR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DNF" /><l _t="reg_bit" b="4" n="ANOFF" /></v></FLTR></t><tt _t="list"><l _t="struct_field" doc="I2C Control register 1,  Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="SMBUS" /><l _t="reg_bit" b="3" n="SMBTYPE" /><l _t="reg_bit" b="4" n="ENARP" /><l _t="reg_bit" b="5" n="ENPEC" /><l _t="reg_bit" b="6" n="ENGC" /><l _t="reg_bit" b="7" n="NOSTRETCH" /><l _t="reg_bit" b="8" n="START" /><l _t="reg_bit" b="9" n="STOP" /><l _t="reg_bit" b="10" n="ACK" /><l _t="reg_bit" b="11" n="POS" /><l _t="reg_bit" b="12" n="PEC" /><l _t="reg_bit" b="13" n="ALERT" /><l _t="reg_bit" b="15" n="SWRST" /></v></l><l _t="struct_field" doc="I2C Control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="5" n="FREQ" /><l _t="reg_bit" b="8" n="ITERREN" /><l _t="reg_bit" b="9" n="ITEVTEN" /><l _t="reg_bit" b="10" n="ITBUFEN" /><l _t="reg_bit" b="11" n="DMAEN" /><l _t="reg_bit" b="12" n="LAST" /></v></l><l _t="struct_field" doc="I2C Own address register 1, Address offset: 0x08" l="4" n="OAR1"><v _t="list"><l _t="reg_bit" b="0" n="ADD0" /><l _t="reg_bit" b="1" n="ADD1" /><l _t="reg_bit" b="2" n="ADD2" /><l _t="reg_bit" b="3" n="ADD3" /><l _t="reg_bit" b="4" n="ADD4" /><l _t="reg_bit" b="5" n="ADD5" /><l _t="reg_bit" b="6" n="ADD6" /><l _t="reg_bit" b="7" n="ADD7" /><l _t="reg_bit" b="8" n="ADD8" /><l _t="reg_bit" b="9" n="ADD9" /><l _t="reg_bit" b="15" n="ADDMODE" /></v></l><l _t="struct_field" doc="I2C Own address register 2, Address offset: 0x0C" l="4" n="OAR2"><v _t="list"><l _t="reg_bit" b="0" n="ENDUAL" /><l _t="reg_bit" b="1" e="7" n="ADD2" /></v></l><l _t="struct_field" doc="I2C Data register, Address offset: 0x10" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DR" /></v></l><l _t="struct_field" doc="I2C Status register 1, Address offset: 0x14" l="4" n="SR1"><v _t="list"><l _t="reg_bit" b="0" n="SB" /><l _t="reg_bit" b="1" n="ADDR" /><l _t="reg_bit" b="2" n="BTF" /><l _t="reg_bit" b="3" n="ADD10" /><l _t="reg_bit" b="4" n="STOPF" /><l _t="reg_bit" b="6" n="RXNE" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="BERR" /><l _t="reg_bit" b="9" n="ARLO" /><l _t="reg_bit" b="10" n="AF" /><l _t="reg_bit" b="11" n="OVR" /><l _t="reg_bit" b="12" n="PECERR" /><l _t="reg_bit" b="14" n="TIMEOUT" /><l _t="reg_bit" b="15" n="SMBALERT" /></v></l><l _t="struct_field" doc="I2C Status register 2, Address offset: 0x18" l="4" n="SR2"><v _t="list"><l _t="reg_bit" b="0" n="MSL" /><l _t="reg_bit" b="1" n="BUSY" /><l _t="reg_bit" b="2" n="TRA" /><l _t="reg_bit" b="4" n="GENCALL" /><l _t="reg_bit" b="5" n="SMBDEFAULT" /><l _t="reg_bit" b="6" n="SMBHOST" /><l _t="reg_bit" b="7" n="DUALF" /><l _t="reg_bit" b="8" e="15" n="PEC" /></v></l><l _t="struct_field" doc="I2C Clock control register, Address offset: 0x1C" l="4" n="CCR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="CCR" /><l _t="reg_bit" b="14" n="DUTY" /><l _t="reg_bit" b="15" n="FS" /></v></l><l _t="struct_field" doc="I2C TRISE register,  Address offset: 0x20" l="4" n="TRISE"><v _t="list"><l _t="reg_bit" b="0" e="5" n="TRISE" /></v></l><l _t="struct_field" doc="I2C FLTR register, Address offset: 0x24" l="4" n="FLTR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DNF" /><l _t="reg_bit" b="4" n="ANOFF" /></v></l></tt></I2C><IWDG _t="struct_descr" n="IWDG" rn="IWDG_TypeDef"><l _t="i" v="16" /><t _t="dict"><KR _t="struct_field" doc="IWDG Key register,  Address offset: 0x00" l="4" n="KR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="KEY" /></v></KR><PR _t="struct_field" doc="IWDG Prescaler register, Address offset: 0x04" l="4" n="PR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="PR" /></v></PR><RLR _t="struct_field" doc="IWDG Reload register, Address offset: 0x08" l="4" n="RLR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="RL" /></v></RLR><SR _t="struct_field" doc="IWDG Status register, Address offset: 0x0C" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PVU" /><l _t="reg_bit" b="1" n="RVU" /></v></SR></t><tt _t="list"><l _t="struct_field" doc="IWDG Key register,  Address offset: 0x00" l="4" n="KR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="KEY" /></v></l><l _t="struct_field" doc="IWDG Prescaler register, Address offset: 0x04" l="4" n="PR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="PR" /></v></l><l _t="struct_field" doc="IWDG Reload register, Address offset: 0x08" l="4" n="RLR"><v _t="list"><l _t="reg_bit" b="0" e="11" n="RL" /></v></l><l _t="struct_field" doc="IWDG Status register, Address offset: 0x0C" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PVU" /><l _t="reg_bit" b="1" n="RVU" /></v></l></tt></IWDG><PWR _t="struct_descr" n="PWR" rn="PWR_TypeDef"><l _t="i" v="8" /><t _t="dict"><CR _t="struct_field" doc="PWR power control register, Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="LPDS" /><l _t="reg_bit" b="1" n="PDDS" /><l _t="reg_bit" b="2" n="CWUF" /><l _t="reg_bit" b="3" n="CSBF" /><l _t="reg_bit" b="4" n="PVDE" /><l _t="reg_bit" b="5" e="7" n="PLS" /><l _t="reg_bit" b="8" n="DBP" /><l _t="reg_bit" b="9" n="FPDS" /><l _t="reg_bit" b="14" n="VOS" /></v></CR><CSR _t="struct_field" doc="PWR power control/status register, Address offset: 0x04" l="4" n="CSR"><v _t="list"><l _t="reg_bit" b="0" n="WUF" /><l _t="reg_bit" b="1" n="SBF" /><l _t="reg_bit" b="2" n="PVDO" /><l _t="reg_bit" b="3" n="BRR" /><l _t="reg_bit" b="8" n="EWUP" /><l _t="reg_bit" b="9" n="BRE" /><l _t="reg_bit" b="14" n="VOSRDY" /></v></CSR></t><tt _t="list"><l _t="struct_field" doc="PWR power control register, Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="LPDS" /><l _t="reg_bit" b="1" n="PDDS" /><l _t="reg_bit" b="2" n="CWUF" /><l _t="reg_bit" b="3" n="CSBF" /><l _t="reg_bit" b="4" n="PVDE" /><l _t="reg_bit" b="5" e="7" n="PLS" /><l _t="reg_bit" b="8" n="DBP" /><l _t="reg_bit" b="9" n="FPDS" /><l _t="reg_bit" b="14" n="VOS" /></v></l><l _t="struct_field" doc="PWR power control/status register, Address offset: 0x04" l="4" n="CSR"><v _t="list"><l _t="reg_bit" b="0" n="WUF" /><l _t="reg_bit" b="1" n="SBF" /><l _t="reg_bit" b="2" n="PVDO" /><l _t="reg_bit" b="3" n="BRR" /><l _t="reg_bit" b="8" n="EWUP" /><l _t="reg_bit" b="9" n="BRE" /><l _t="reg_bit" b="14" n="VOSRDY" /></v></l></tt></PWR><RCC _t="struct_descr" n="RCC" rn="RCC_TypeDef"><l _t="i" v="140" /><t _t="dict"><CR _t="struct_field" doc="RCC clock control register, Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" n="HSION" /><l _t="reg_bit" b="1" n="HSIRDY" /><l _t="reg_bit" b="3" e="7" n="HSITRIM" /><l _t="reg_bit" b="8" e="15" n="HSICAL" /><l _t="reg_bit" b="16" n="HSEON" /><l _t="reg_bit" b="17" n="HSERDY" /><l _t="reg_bit" b="18" n="HSEBYP" /><l _t="reg_bit" b="19" n="CSSON" /><l _t="reg_bit" b="24" n="PLLON" /><l _t="reg_bit" b="25" n="PLLRDY" /><l _t="reg_bit" b="26" n="PLLI2SON" /><l _t="reg_bit" b="27" n="PLLI2SRDY" /></v></CR><PLLCFGR _t="struct_field" doc="RCC PLL configuration register, Address offset: 0x04" l="4" n="PLLCFGR"><v _t="list"><l _t="reg_bit" b="0" e="5" n="PLLM" /><l _t="reg_bit" b="6" e="14" n="PLLN" /><l _t="reg_bit" b="16" e="17" n="PLLP" /><l _t="reg_bit" b="22" n="PLLSRC" /><l _t="reg_bit" b="24" e="27" n="PLLQ" /></v></PLLCFGR><CFGR _t="struct_field" doc="RCC clock configuration register, Address offset: 0x08" l="4" n="CFGR"><v _t="list"><l _t="reg_bit" b="0" e="1" n="SW" /><l _t="reg_bit" b="2" e="3" n="SWS" /><l _t="reg_bit" b="4" e="7" n="HPRE" /><l _t="reg_bit" b="10" e="12" n="PPRE1" /><l _t="reg_bit" b="13" e="15" n="PPRE2" /><l _t="reg_bit" b="16" e="20" n="RTCPRE" /><l _t="reg_bit" b="21" e="22" n="MCO1" /><l _t="reg_bit" b="23" n="I2SSRC" /><l _t="reg_bit" b="24" e="26" n="MCO1PRE" /><l _t="reg_bit" b="27" e="29" n="MCO2PRE" /><l _t="reg_bit" b="30" e="31" n="MCO2" /></v></CFGR><CIR _t="struct_field" doc="RCC clock interrupt register, Address offset: 0x0C" l="4" n="CIR"><v _t="list"><l _t="reg_bit" b="0" n="LSIRDYF" /><l _t="reg_bit" b="1" n="LSERDYF" /><l _t="reg_bit" b="2" n="HSIRDYF" /><l _t="reg_bit" b="3" n="HSERDYF" /><l _t="reg_bit" b="4" n="PLLRDYF" /><l _t="reg_bit" b="5" n="PLLI2SRDYF" /><l _t="reg_bit" b="7" n="CSSF" /><l _t="reg_bit" b="8" n="LSIRDYIE" /><l _t="reg_bit" b="9" n="LSERDYIE" /><l _t="reg_bit" b="10" n="HSIRDYIE" /><l _t="reg_bit" b="11" n="HSERDYIE" /><l _t="reg_bit" b="12" n="PLLRDYIE" /><l _t="reg_bit" b="13" n="PLLI2SRDYIE" /><l _t="reg_bit" b="16" n="LSIRDYC" /><l _t="reg_bit" b="17" n="LSERDYC" /><l _t="reg_bit" b="18" n="HSIRDYC" /><l _t="reg_bit" b="19" n="HSERDYC" /><l _t="reg_bit" b="20" n="PLLRDYC" /><l _t="reg_bit" b="21" n="PLLI2SRDYC" /><l _t="reg_bit" b="23" n="CSSC" /></v></CIR><AHB1RSTR _t="struct_field" doc="RCC AHB1 peripheral reset register, Address offset: 0x10" l="4" n="AHB1RSTR"><v _t="list"><l _t="reg_bit" b="0" n="GPIOARST" /><l _t="reg_bit" b="1" n="GPIOBRST" /><l _t="reg_bit" b="2" n="GPIOCRST" /><l _t="reg_bit" b="3" n="GPIODRST" /><l _t="reg_bit" b="4" n="GPIOERST" /><l _t="reg_bit" b="5" n="GPIOFRST" /><l _t="reg_bit" b="6" n="GPIOGRST" /><l _t="reg_bit" b="7" n="GPIOHRST" /><l _t="reg_bit" b="8" n="GPIOIRST" /><l _t="reg_bit" b="12" n="CRCRST" /><l _t="reg_bit" b="21" n="DMA1RST" /><l _t="reg_bit" b="22" n="DMA2RST" /><l _t="reg_bit" b="25" n="ETHMACRST" /><l _t="reg_bit" b="29" n="OTGHRST" /></v></AHB1RSTR><AHB2RSTR _t="struct_field" doc="RCC AHB2 peripheral reset register, Address offset: 0x14" l="4" n="AHB2RSTR"><v _t="list"><l _t="reg_bit" b="0" n="DCMIRST" /><l _t="reg_bit" b="6" n="RNGRST" /><l _t="reg_bit" b="7" n="OTGFSRST" /></v></AHB2RSTR><AHB3RSTR _t="struct_field" doc="RCC AHB3 peripheral reset register, Address offset: 0x18" l="4" n="AHB3RSTR"><v _t="list"><l _t="reg_bit" b="0" n="FSMCRST" /></v></AHB3RSTR><RESERVED0 _t="struct_field" doc="Reserved, 0x1C" l="4" n="RESERVED0"><v _t="list" /></RESERVED0><APB1RSTR _t="struct_field" doc="RCC APB1 peripheral reset register, Address offset: 0x20" l="4" n="APB1RSTR"><v _t="list"><l _t="reg_bit" b="0" n="TIM2RST" /><l _t="reg_bit" b="1" n="TIM3RST" /><l _t="reg_bit" b="2" n="TIM4RST" /><l _t="reg_bit" b="3" n="TIM5RST" /><l _t="reg_bit" b="4" n="TIM6RST" /><l _t="reg_bit" b="5" n="TIM7RST" /><l _t="reg_bit" b="6" n="TIM12RST" /><l _t="reg_bit" b="7" n="TIM13RST" /><l _t="reg_bit" b="8" n="TIM14RST" /><l _t="reg_bit" b="11" n="WWDGRST" /><l _t="reg_bit" b="14" n="SPI2RST" /><l _t="reg_bit" b="15" n="SPI3RST" /><l _t="reg_bit" b="17" n="USART2RST" /><l _t="reg_bit" b="18" n="USART3RST" /><l _t="reg_bit" b="19" n="UART4RST" /><l _t="reg_bit" b="20" n="UART5RST" /><l _t="reg_bit" b="21" n="I2C1RST" /><l _t="reg_bit" b="22" n="I2C2RST" /><l _t="reg_bit" b="23" n="I2C3RST" /><l _t="reg_bit" b="25" n="CAN1RST" /><l _t="reg_bit" b="26" n="CAN2RST" /><l _t="reg_bit" b="28" n="PWRRST" /><l _t="reg_bit" b="29" n="DACRST" /></v></APB1RSTR><APB2RSTR _t="struct_field" doc="RCC APB2 peripheral reset register, Address offset: 0x24" l="4" n="APB2RSTR"><v _t="list"><l _t="reg_bit" b="0" n="TIM1RST" /><l _t="reg_bit" b="1" n="TIM8RST" /><l _t="reg_bit" b="4" n="USART1RST" /><l _t="reg_bit" b="5" n="USART6RST" /><l _t="reg_bit" b="8" n="ADCRST" /><l _t="reg_bit" b="11" n="SDIORST" /><l _t="reg_bit" b="12" n="SPI1RST" /><l _t="reg_bit" b="14" n="SYSCFGRST" /><l _t="reg_bit" b="16" n="TIM9RST" /><l _t="reg_bit" b="17" n="TIM10RST" /><l _t="reg_bit" b="18" n="TIM11RST" /></v></APB2RSTR><RESERVED1 _t="struct_field" doc="Reserved, 0x28-0x2C" le="4" n="RESERVED1" ne="2"><v _t="list" /></RESERVED1><BDCR _t="struct_field" doc="RCC Backup domain control register, Address offset: 0x70" l="4" n="BDCR"><v _t="list"><l _t="reg_bit" b="0" n="LSEON" /><l _t="reg_bit" b="1" n="LSERDY" /><l _t="reg_bit" b="2" n="LSEBYP" /><l _t="reg_bit" b="8" e="9" n="RTCSEL" /><l _t="reg_bit" b="15" n="RTCEN" /><l _t="reg_bit" b="16" n="BDRST" /></v></BDCR><CSR _t="struct_field" doc="RCC clock control &amp; status register,  Address offset: 0x74" l="4" n="CSR"><v _t="list"><l _t="reg_bit" b="0" n="LSION" /><l _t="reg_bit" b="1" n="LSIRDY" /><l _t="reg_bit" b="24" n="RMVF" /><l _t="reg_bit" b="25" n="BORRSTF" /><l _t="reg_bit" b="26" n="PADRSTF" /><l _t="reg_bit" b="27" n="PORRSTF" /><l _t="reg_bit" b="28" n="SFTRSTF" /><l _t="reg_bit" b="29" n="WDGRSTF" /><l _t="reg_bit" b="30" n="WWDGRSTF" /><l _t="reg_bit" b="31" n="LPWRRSTF" /></v></CSR><RESERVED6 _t="struct_field" doc="Reserved, 0x78-0x7C" le="4" n="RESERVED6" ne="2"><v _t="list" /></RESERVED6><SSCGR _t="struct_field" doc="RCC spread spectrum clock generation register,  Address offset: 0x80" l="4" n="SSCGR"><v _t="list"><l _t="reg_bit" b="0" e="12" n="MODPER" /><l _t="reg_bit" b="13" e="27" n="INCSTEP" /><l _t="reg_bit" b="30" n="SPREADSEL" /><l _t="reg_bit" b="31" n="SSCGEN" /></v></SSCGR><PLLI2SCFGR _t="struct_field" doc="" l="4" n="PLLI2SCFGR"><v _t="list"><l _t="reg_bit" b="6" e="14" n="PLLI2SN" /><l _t="reg_bit" b="28" e="30" n="PLLI2SR" /></v></PLLI2SCFGR><ENR _t="struct_field" doc="RCC AHB1 peripheral clock register, Address offset: 0x30" le="4" n="ENR" ne="16"><v _t="list"><l _t="reg_bit" b="0" n="GPIOAEN" /><l _t="reg_bit" b="1" n="GPIOBEN" /><l _t="reg_bit" b="2" n="GPIOCEN" /><l _t="reg_bit" b="3" n="GPIODEN" /><l _t="reg_bit" b="4" n="GPIOEEN" /><l _t="reg_bit" b="5" n="GPIOFEN" /><l _t="reg_bit" b="6" n="GPIOGEN" /><l _t="reg_bit" b="7" n="GPIOHEN" /><l _t="reg_bit" b="8" n="GPIOIEN" /><l _t="reg_bit" b="12" n="CRCEN" /><l _t="reg_bit" b="18" n="BKPSRAMEN" /><l _t="reg_bit" b="20" n="CCMDATARAMEN" /><l _t="reg_bit" b="21" n="DMA1EN" /><l _t="reg_bit" b="22" n="DMA2EN" /><l _t="reg_bit" b="25" n="ETHMACEN" /><l _t="reg_bit" b="26" n="ETHMACTXEN" /><l _t="reg_bit" b="27" n="ETHMACRXEN" /><l _t="reg_bit" b="28" n="ETHMACPTPEN" /><l _t="reg_bit" b="29" n="OTGHSEN" /><l _t="reg_bit" b="30" n="OTGHSULPIEN" /><l _t="reg_bit" b="32" n="DCMIEN" /><l _t="reg_bit" b="38" n="RNGEN" /><l _t="reg_bit" b="39" n="OTGFSEN" /><l _t="reg_bit" b="64" n="FSMCEN" /><l _t="reg_bit" b="128" n="TIM2EN" /><l _t="reg_bit" b="129" n="TIM3EN" /><l _t="reg_bit" b="130" n="TIM4EN" /><l _t="reg_bit" b="131" n="TIM5EN" /><l _t="reg_bit" b="132" n="TIM6EN" /><l _t="reg_bit" b="133" n="TIM7EN" /><l _t="reg_bit" b="134" n="TIM12EN" /><l _t="reg_bit" b="135" n="TIM13EN" /><l _t="reg_bit" b="136" n="TIM14EN" /><l _t="reg_bit" b="139" n="WWDGEN" /><l _t="reg_bit" b="142" n="SPI2EN" /><l _t="reg_bit" b="143" n="SPI3EN" /><l _t="reg_bit" b="145" n="USART2EN" /><l _t="reg_bit" b="146" n="USART3EN" /><l _t="reg_bit" b="147" n="UART4EN" /><l _t="reg_bit" b="148" n="UART5EN" /><l _t="reg_bit" b="149" n="I2C1EN" /><l _t="reg_bit" b="150" n="I2C2EN" /><l _t="reg_bit" b="151" n="I2C3EN" /><l _t="reg_bit" b="153" n="CAN1EN" /><l _t="reg_bit" b="154" n="CAN2EN" /><l _t="reg_bit" b="156" n="PWREN" /><l _t="reg_bit" b="157" n="DACEN" /><l _t="reg_bit" b="160" n="TIM1EN" /><l _t="reg_bit" b="161" n="TIM8EN" /><l _t="reg_bit" b="164" n="USART1EN" /><l _t="reg_bit" b="165" n="USART6EN" /><l _t="reg_bit" b="168" n="ADC1EN" /><l _t="reg_bit" b="169" n="ADC2EN" /><l _t="reg_bit" b="170" n="ADC3EN" /><l _t="reg_bit" b="171" n="SDIOEN" /><l _t="reg_bit" b="172" n="SPI1EN" /><l _t="reg_bit" b="174" n="SYSCFGEN" /><l _t="reg_bit" b="176" n="TIM9EN" /><l _t="reg_bit" b="177" n="TIM10EN" /><l _t="reg_bit" b="178" n="TIM11EN" /><l _t="reg_bit" b="180" n="SPI5EN" /><l _t="reg_bit" b="181" n="SPI6EN" /><l _t="reg_bit" b="256" n="GPIOALPEN" /><l _t="reg_bit" b="257" n="GPIOBLPEN" /><l _t="reg_bit" b="258" n="GPIOCLPEN" /><l _t="reg_bit" b="259" n="GPIODLPEN" /><l _t="reg_bit" b="260" n="GPIOELPEN" /><l _t="reg_bit" b="261" n="GPIOFLPEN" /><l _t="reg_bit" b="262" n="GPIOGLPEN" /><l _t="reg_bit" b="263" n="GPIOHLPEN" /><l _t="reg_bit" b="264" n="GPIOILPEN" /><l _t="reg_bit" b="268" n="CRCLPEN" /><l _t="reg_bit" b="271" n="FLITFLPEN" /><l _t="reg_bit" b="272" n="SRAM1LPEN" /><l _t="reg_bit" b="273" n="SRAM2LPEN" /><l _t="reg_bit" b="274" n="BKPSRAMLPEN" /><l _t="reg_bit" b="275" n="SRAM3LPEN" /><l _t="reg_bit" b="277" n="DMA1LPEN" /><l _t="reg_bit" b="278" n="DMA2LPEN" /><l _t="reg_bit" b="281" n="ETHMACLPEN" /><l _t="reg_bit" b="282" n="ETHMACTXLPEN" /><l _t="reg_bit" b="283" n="ETHMACRXLPEN" /><l _t="reg_bit" b="284" n="ETHMACPTPLPEN" /><l _t="reg_bit" b="285" n="OTGHSLPEN" /><l _t="reg_bit" b="286" n="OTGHSULPILPEN" /><l _t="reg_bit" b="288" n="DCMILPEN" /><l _t="reg_bit" b="294" n="RNGLPEN" /><l _t="reg_bit" b="295" n="OTGFSLPEN" /><l _t="reg_bit" b="320" n="FSMCLPEN" /><l _t="reg_bit" b="384" n="TIM2LPEN" /><l _t="reg_bit" b="385" n="TIM3LPEN" /><l _t="reg_bit" b="386" n="TIM4LPEN" /><l _t="reg_bit" b="387" n="TIM5LPEN" /><l _t="reg_bit" b="388" n="TIM6LPEN" /><l _t="reg_bit" b="389" n="TIM7LPEN" /><l _t="reg_bit" b="390" n="TIM12LPEN" /><l _t="reg_bit" b="391" n="TIM13LPEN" /><l _t="reg_bit" b="392" n="TIM14LPEN" /><l _t="reg_bit" b="395" n="WWDGLPEN" /><l _t="reg_bit" b="398" n="SPI2LPEN" /><l _t="reg_bit" b="399" n="SPI3LPEN" /><l _t="reg_bit" b="401" n="USART2LPEN" /><l _t="reg_bit" b="402" n="USART3LPEN" /><l _t="reg_bit" b="403" n="UART4LPEN" /><l _t="reg_bit" b="404" n="UART5LPEN" /><l _t="reg_bit" b="405" n="I2C1LPEN" /><l _t="reg_bit" b="406" n="I2C2LPEN" /><l _t="reg_bit" b="407" n="I2C3LPEN" /><l _t="reg_bit" b="409" n="CAN1LPEN" /><l _t="reg_bit" b="410" n="CAN2LPEN" /><l _t="reg_bit" b="412" n="PWRLPEN" /><l _t="reg_bit" b="413" n="DACLPEN" /><l _t="reg_bit" b="416" n="TIM1LPEN" /><l _t="reg_bit" b="417" n="TIM8LPEN" /><l _t="reg_bit" b="420" n="USART1LPEN" /><l _t="reg_bit" b="421" n="USART6LPEN" /><l _t="reg_bit" b="424" n="ADC1LPEN" /><l _t="reg_bit" b="425" n="ADC2LPEN" /><l _t="reg_bit" b="426" n="ADC3LPEN" /><l _t="reg_bit" b="427" n="SDIOLPEN" /><l _t="reg_bit" b="428" n="SPI1LPEN" /><l _t="reg_bit" b="430" n="SYSCFGLPEN" /><l _t="reg_bit" b="432" n="TIM9LPEN" /><l _t="reg_bit" b="433" n="TIM10LPEN" /><l _t="reg_bit" b="434" n="TIM11LPEN" /></v></ENR></t></RCC><RTC _t="struct_descr" n="RTC" rn="RTC_TypeDef"><l _t="i" v="160" /><t _t="dict"><TR _t="struct_field" doc="RTC time register, Address offset: 0x00" l="4" n="TR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /></v></TR><DR _t="struct_field" doc="RTC date register, Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DU" /><l _t="reg_bit" b="4" e="5" n="DT" /><l _t="reg_bit" b="8" e="11" n="MU" /><l _t="reg_bit" b="12" n="MT" /><l _t="reg_bit" b="13" e="15" n="WDU" /><l _t="reg_bit" b="16" e="19" n="YU" /><l _t="reg_bit" b="20" e="23" n="YT" /></v></DR><CR _t="struct_field" doc="RTC control register,  Address offset: 0x08" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="WUCKSEL" /><l _t="reg_bit" b="3" n="TSEDGE" /><l _t="reg_bit" b="4" n="REFCKON" /><l _t="reg_bit" b="5" n="BYPSHAD" /><l _t="reg_bit" b="6" n="FMT" /><l _t="reg_bit" b="7" n="DCE" /><l _t="reg_bit" b="8" n="ALRAE" /><l _t="reg_bit" b="9" n="ALRBE" /><l _t="reg_bit" b="10" n="WUTE" /><l _t="reg_bit" b="11" n="TSE" /><l _t="reg_bit" b="12" n="ALRAIE" /><l _t="reg_bit" b="13" n="ALRBIE" /><l _t="reg_bit" b="14" n="WUTIE" /><l _t="reg_bit" b="15" n="TSIE" /><l _t="reg_bit" b="16" n="ADD1H" /><l _t="reg_bit" b="17" n="SUB1H" /><l _t="reg_bit" b="18" n="BCK" /><l _t="reg_bit" b="19" n="COSEL" /><l _t="reg_bit" b="20" n="POL" /><l _t="reg_bit" b="21" e="22" n="OSEL" /><l _t="reg_bit" b="23" n="COE" /></v></CR><ISR _t="struct_field" doc="RTC initialization and status register,  Address offset: 0x0C" l="4" n="ISR"><v _t="list"><l _t="reg_bit" b="0" n="ALRAWF" /><l _t="reg_bit" b="1" n="ALRBWF" /><l _t="reg_bit" b="2" n="WUTWF" /><l _t="reg_bit" b="3" n="SHPF" /><l _t="reg_bit" b="4" n="INITS" /><l _t="reg_bit" b="5" n="RSF" /><l _t="reg_bit" b="6" n="INITF" /><l _t="reg_bit" b="7" n="INIT" /><l _t="reg_bit" b="8" n="ALRAF" /><l _t="reg_bit" b="9" n="ALRBF" /><l _t="reg_bit" b="10" n="WUTF" /><l _t="reg_bit" b="11" n="TSF" /><l _t="reg_bit" b="12" n="TSOVF" /><l _t="reg_bit" b="13" n="TAMP1F" /><l _t="reg_bit" b="14" n="TAMP2F" /><l _t="reg_bit" b="16" n="RECALPF" /></v></ISR><PRER _t="struct_field" doc="RTC prescaler register,  Address offset: 0x10" l="4" n="PRER"><v _t="list" /></PRER><WUTR _t="struct_field" doc="RTC wakeup timer register, Address offset: 0x14" l="4" n="WUTR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="WUT" /></v></WUTR><CALIBR _t="struct_field" doc="RTC calibration register,  Address offset: 0x18" l="4" n="CALIBR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DC" /><l _t="reg_bit" b="7" n="DCS" /></v></CALIBR><ALRMAR _t="struct_field" doc="RTC alarm A register,  Address offset: 0x1C" l="4" n="ALRMAR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="7" n="MSK1" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="15" n="MSK2" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /><l _t="reg_bit" b="23" n="MSK3" /><l _t="reg_bit" b="24" e="27" n="DU" /><l _t="reg_bit" b="28" e="29" n="DT" /><l _t="reg_bit" b="30" n="WDSEL" /><l _t="reg_bit" b="31" n="MSK4" /></v></ALRMAR><ALRMBR _t="struct_field" doc="RTC alarm B register,  Address offset: 0x20" l="4" n="ALRMBR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="7" n="MSK1" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="15" n="MSK2" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /><l _t="reg_bit" b="23" n="MSK3" /><l _t="reg_bit" b="24" e="27" n="DU" /><l _t="reg_bit" b="28" e="29" n="DT" /><l _t="reg_bit" b="30" n="WDSEL" /><l _t="reg_bit" b="31" n="MSK4" /></v></ALRMBR><WPR _t="struct_field" doc="RTC write protection register, Address offset: 0x24" l="4" n="WPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="KEY" /></v></WPR><SSR _t="struct_field" doc="RTC sub second register, Address offset: 0x28" l="4" n="SSR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="SS" /></v></SSR><SHIFTR _t="struct_field" doc="RTC shift control register,  Address offset: 0x2C" l="4" n="SHIFTR"><v _t="list"><l _t="reg_bit" b="0" e="14" n="SUBFS" /><l _t="reg_bit" b="31" n="ADD1S" /></v></SHIFTR><TSTR _t="struct_field" doc="RTC time stamp time register,  Address offset: 0x30" l="4" n="TSTR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /></v></TSTR><TSDR _t="struct_field" doc="RTC time stamp date register,  Address offset: 0x34" l="4" n="TSDR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DU" /><l _t="reg_bit" b="4" e="5" n="DT" /><l _t="reg_bit" b="8" e="11" n="MU" /><l _t="reg_bit" b="12" n="MT" /><l _t="reg_bit" b="13" e="15" n="WDU" /></v></TSDR><TSSSR _t="struct_field" doc="RTC time-stamp sub second register,  Address offset: 0x38" l="4" n="TSSSR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="SS" /></v></TSSSR><CALR _t="struct_field" doc="RTC calibration register,  Address offset: 0x3C" l="4" n="CALR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="CALM" /><l _t="reg_bit" b="13" n="CALW16" /><l _t="reg_bit" b="14" n="CALW8" /><l _t="reg_bit" b="15" n="CALP" /></v></CALR><TAFCR _t="struct_field" doc="RTC tamper and alternate function configuration register, Address offset: 0x40" l="4" n="TAFCR"><v _t="list"><l _t="reg_bit" b="0" n="TAMP1E" /><l _t="reg_bit" b="1" n="TAMP1TRG" /><l _t="reg_bit" b="2" n="TAMPIE" /><l _t="reg_bit" b="3" n="TAMP2E" /><l _t="reg_bit" b="4" n="TAMP2TRG" /><l _t="reg_bit" b="7" n="TAMPTS" /><l _t="reg_bit" b="8" e="10" n="TAMPFREQ" /><l _t="reg_bit" b="11" e="12" n="TAMPFLT" /><l _t="reg_bit" b="13" e="14" n="TAMPPRCH" /><l _t="reg_bit" b="15" n="TAMPPUDIS" /><l _t="reg_bit" b="16" n="TAMPINSEL" /><l _t="reg_bit" b="17" n="TSINSEL" /><l _t="reg_bit" b="18" n="ALARMOUTTYPE" /></v></TAFCR><ALRMASSR _t="struct_field" doc="RTC alarm A sub second register, Address offset: 0x44" l="4" n="ALRMASSR"><v _t="list"><l _t="reg_bit" b="0" e="14" n="SS" /><l _t="reg_bit" b="24" e="27" n="MASKSS" /></v></ALRMASSR><ALRMBSSR _t="struct_field" doc="RTC alarm B sub second register, Address offset: 0x48" l="4" n="ALRMBSSR"><v _t="list"><l _t="reg_bit" b="0" e="14" n="SS" /><l _t="reg_bit" b="24" e="27" n="MASKSS" /></v></ALRMBSSR><RESERVED7 _t="struct_field" doc="Reserved, 0x4C" l="4" n="RESERVED7"><v _t="list" /></RESERVED7><BKP0R _t="struct_field" doc="RTC backup register 1, Address offset: 0x50" l="4" n="BKP0R"><v _t="list" /></BKP0R><BKP1R _t="struct_field" doc="RTC backup register 1, Address offset: 0x54" l="4" n="BKP1R"><v _t="list" /></BKP1R><BKP2R _t="struct_field" doc="RTC backup register 2, Address offset: 0x58" l="4" n="BKP2R"><v _t="list" /></BKP2R><BKP3R _t="struct_field" doc="RTC backup register 3, Address offset: 0x5C" l="4" n="BKP3R"><v _t="list" /></BKP3R><BKP4R _t="struct_field" doc="RTC backup register 4, Address offset: 0x60" l="4" n="BKP4R"><v _t="list" /></BKP4R><BKP5R _t="struct_field" doc="RTC backup register 5, Address offset: 0x64" l="4" n="BKP5R"><v _t="list" /></BKP5R><BKP6R _t="struct_field" doc="RTC backup register 6, Address offset: 0x68" l="4" n="BKP6R"><v _t="list" /></BKP6R><BKP7R _t="struct_field" doc="RTC backup register 7, Address offset: 0x6C" l="4" n="BKP7R"><v _t="list" /></BKP7R><BKP8R _t="struct_field" doc="RTC backup register 8, Address offset: 0x70" l="4" n="BKP8R"><v _t="list" /></BKP8R><BKP9R _t="struct_field" doc="RTC backup register 9, Address offset: 0x74" l="4" n="BKP9R"><v _t="list" /></BKP9R><BKP10R _t="struct_field" doc="RTC backup register 10,  Address offset: 0x78" l="4" n="BKP10R"><v _t="list" /></BKP10R><BKP11R _t="struct_field" doc="RTC backup register 11,  Address offset: 0x7C" l="4" n="BKP11R"><v _t="list" /></BKP11R><BKP12R _t="struct_field" doc="RTC backup register 12,  Address offset: 0x80" l="4" n="BKP12R"><v _t="list" /></BKP12R><BKP13R _t="struct_field" doc="RTC backup register 13,  Address offset: 0x84" l="4" n="BKP13R"><v _t="list" /></BKP13R><BKP14R _t="struct_field" doc="RTC backup register 14,  Address offset: 0x88" l="4" n="BKP14R"><v _t="list" /></BKP14R><BKP15R _t="struct_field" doc="RTC backup register 15,  Address offset: 0x8C" l="4" n="BKP15R"><v _t="list" /></BKP15R><BKP16R _t="struct_field" doc="RTC backup register 16,  Address offset: 0x90" l="4" n="BKP16R"><v _t="list" /></BKP16R><BKP17R _t="struct_field" doc="RTC backup register 17,  Address offset: 0x94" l="4" n="BKP17R"><v _t="list" /></BKP17R><BKP18R _t="struct_field" doc="RTC backup register 18,  Address offset: 0x98" l="4" n="BKP18R"><v _t="list" /></BKP18R><BKP19R _t="struct_field" doc="RTC backup register 19,  Address offset: 0x9C" l="4" n="BKP19R"><v _t="list" /></BKP19R></t><tt _t="list"><l _t="struct_field" doc="RTC time register, Address offset: 0x00" l="4" n="TR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /></v></l><l _t="struct_field" doc="RTC date register, Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DU" /><l _t="reg_bit" b="4" e="5" n="DT" /><l _t="reg_bit" b="8" e="11" n="MU" /><l _t="reg_bit" b="12" n="MT" /><l _t="reg_bit" b="13" e="15" n="WDU" /><l _t="reg_bit" b="16" e="19" n="YU" /><l _t="reg_bit" b="20" e="23" n="YT" /></v></l><l _t="struct_field" doc="RTC control register,  Address offset: 0x08" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="WUCKSEL" /><l _t="reg_bit" b="3" n="TSEDGE" /><l _t="reg_bit" b="4" n="REFCKON" /><l _t="reg_bit" b="5" n="BYPSHAD" /><l _t="reg_bit" b="6" n="FMT" /><l _t="reg_bit" b="7" n="DCE" /><l _t="reg_bit" b="8" n="ALRAE" /><l _t="reg_bit" b="9" n="ALRBE" /><l _t="reg_bit" b="10" n="WUTE" /><l _t="reg_bit" b="11" n="TSE" /><l _t="reg_bit" b="12" n="ALRAIE" /><l _t="reg_bit" b="13" n="ALRBIE" /><l _t="reg_bit" b="14" n="WUTIE" /><l _t="reg_bit" b="15" n="TSIE" /><l _t="reg_bit" b="16" n="ADD1H" /><l _t="reg_bit" b="17" n="SUB1H" /><l _t="reg_bit" b="18" n="BCK" /><l _t="reg_bit" b="19" n="COSEL" /><l _t="reg_bit" b="20" n="POL" /><l _t="reg_bit" b="21" e="22" n="OSEL" /><l _t="reg_bit" b="23" n="COE" /></v></l><l _t="struct_field" doc="RTC initialization and status register,  Address offset: 0x0C" l="4" n="ISR"><v _t="list"><l _t="reg_bit" b="0" n="ALRAWF" /><l _t="reg_bit" b="1" n="ALRBWF" /><l _t="reg_bit" b="2" n="WUTWF" /><l _t="reg_bit" b="3" n="SHPF" /><l _t="reg_bit" b="4" n="INITS" /><l _t="reg_bit" b="5" n="RSF" /><l _t="reg_bit" b="6" n="INITF" /><l _t="reg_bit" b="7" n="INIT" /><l _t="reg_bit" b="8" n="ALRAF" /><l _t="reg_bit" b="9" n="ALRBF" /><l _t="reg_bit" b="10" n="WUTF" /><l _t="reg_bit" b="11" n="TSF" /><l _t="reg_bit" b="12" n="TSOVF" /><l _t="reg_bit" b="13" n="TAMP1F" /><l _t="reg_bit" b="14" n="TAMP2F" /><l _t="reg_bit" b="16" n="RECALPF" /></v></l><l _t="struct_field" doc="RTC prescaler register,  Address offset: 0x10" l="4" n="PRER"><v _t="list" /></l><l _t="struct_field" doc="RTC wakeup timer register, Address offset: 0x14" l="4" n="WUTR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="WUT" /></v></l><l _t="struct_field" doc="RTC calibration register,  Address offset: 0x18" l="4" n="CALIBR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DC" /><l _t="reg_bit" b="7" n="DCS" /></v></l><l _t="struct_field" doc="RTC alarm A register,  Address offset: 0x1C" l="4" n="ALRMAR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="7" n="MSK1" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="15" n="MSK2" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /><l _t="reg_bit" b="23" n="MSK3" /><l _t="reg_bit" b="24" e="27" n="DU" /><l _t="reg_bit" b="28" e="29" n="DT" /><l _t="reg_bit" b="30" n="WDSEL" /><l _t="reg_bit" b="31" n="MSK4" /></v></l><l _t="struct_field" doc="RTC alarm B register,  Address offset: 0x20" l="4" n="ALRMBR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="7" n="MSK1" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="15" n="MSK2" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /><l _t="reg_bit" b="23" n="MSK3" /><l _t="reg_bit" b="24" e="27" n="DU" /><l _t="reg_bit" b="28" e="29" n="DT" /><l _t="reg_bit" b="30" n="WDSEL" /><l _t="reg_bit" b="31" n="MSK4" /></v></l><l _t="struct_field" doc="RTC write protection register, Address offset: 0x24" l="4" n="WPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="KEY" /></v></l><l _t="struct_field" doc="RTC sub second register, Address offset: 0x28" l="4" n="SSR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="SS" /></v></l><l _t="struct_field" doc="RTC shift control register,  Address offset: 0x2C" l="4" n="SHIFTR"><v _t="list"><l _t="reg_bit" b="0" e="14" n="SUBFS" /><l _t="reg_bit" b="31" n="ADD1S" /></v></l><l _t="struct_field" doc="RTC time stamp time register,  Address offset: 0x30" l="4" n="TSTR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="SU" /><l _t="reg_bit" b="4" e="6" n="ST" /><l _t="reg_bit" b="8" e="11" n="MNU" /><l _t="reg_bit" b="12" e="14" n="MNT" /><l _t="reg_bit" b="16" e="19" n="HU" /><l _t="reg_bit" b="20" e="21" n="HT" /><l _t="reg_bit" b="22" n="PM" /></v></l><l _t="struct_field" doc="RTC time stamp date register,  Address offset: 0x34" l="4" n="TSDR"><v _t="list"><l _t="reg_bit" b="0" e="3" n="DU" /><l _t="reg_bit" b="4" e="5" n="DT" /><l _t="reg_bit" b="8" e="11" n="MU" /><l _t="reg_bit" b="12" n="MT" /><l _t="reg_bit" b="13" e="15" n="WDU" /></v></l><l _t="struct_field" doc="RTC time-stamp sub second register,  Address offset: 0x38" l="4" n="TSSSR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="SS" /></v></l><l _t="struct_field" doc="RTC calibration register,  Address offset: 0x3C" l="4" n="CALR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="CALM" /><l _t="reg_bit" b="13" n="CALW16" /><l _t="reg_bit" b="14" n="CALW8" /><l _t="reg_bit" b="15" n="CALP" /></v></l><l _t="struct_field" doc="RTC tamper and alternate function configuration register, Address offset: 0x40" l="4" n="TAFCR"><v _t="list"><l _t="reg_bit" b="0" n="TAMP1E" /><l _t="reg_bit" b="1" n="TAMP1TRG" /><l _t="reg_bit" b="2" n="TAMPIE" /><l _t="reg_bit" b="3" n="TAMP2E" /><l _t="reg_bit" b="4" n="TAMP2TRG" /><l _t="reg_bit" b="7" n="TAMPTS" /><l _t="reg_bit" b="8" e="10" n="TAMPFREQ" /><l _t="reg_bit" b="11" e="12" n="TAMPFLT" /><l _t="reg_bit" b="13" e="14" n="TAMPPRCH" /><l _t="reg_bit" b="15" n="TAMPPUDIS" /><l _t="reg_bit" b="16" n="TAMPINSEL" /><l _t="reg_bit" b="17" n="TSINSEL" /><l _t="reg_bit" b="18" n="ALARMOUTTYPE" /></v></l><l _t="struct_field" doc="RTC alarm A sub second register, Address offset: 0x44" l="4" n="ALRMASSR"><v _t="list"><l _t="reg_bit" b="0" e="14" n="SS" /><l _t="reg_bit" b="24" e="27" n="MASKSS" /></v></l><l _t="struct_field" doc="RTC alarm B sub second register, Address offset: 0x48" l="4" n="ALRMBSSR"><v _t="list"><l _t="reg_bit" b="0" e="14" n="SS" /><l _t="reg_bit" b="24" e="27" n="MASKSS" /></v></l><l _t="struct_field" doc="Reserved, 0x4C" l="4" n="RESERVED7"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 1, Address offset: 0x50" l="4" n="BKP0R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 1, Address offset: 0x54" l="4" n="BKP1R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 2, Address offset: 0x58" l="4" n="BKP2R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 3, Address offset: 0x5C" l="4" n="BKP3R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 4, Address offset: 0x60" l="4" n="BKP4R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 5, Address offset: 0x64" l="4" n="BKP5R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 6, Address offset: 0x68" l="4" n="BKP6R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 7, Address offset: 0x6C" l="4" n="BKP7R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 8, Address offset: 0x70" l="4" n="BKP8R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 9, Address offset: 0x74" l="4" n="BKP9R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 10,  Address offset: 0x78" l="4" n="BKP10R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 11,  Address offset: 0x7C" l="4" n="BKP11R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 12,  Address offset: 0x80" l="4" n="BKP12R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 13,  Address offset: 0x84" l="4" n="BKP13R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 14,  Address offset: 0x88" l="4" n="BKP14R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 15,  Address offset: 0x8C" l="4" n="BKP15R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 16,  Address offset: 0x90" l="4" n="BKP16R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 17,  Address offset: 0x94" l="4" n="BKP17R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 18,  Address offset: 0x98" l="4" n="BKP18R"><v _t="list" /></l><l _t="struct_field" doc="RTC backup register 19,  Address offset: 0x9C" l="4" n="BKP19R"><v _t="list" /></l></tt></RTC><SDIO _t="struct_descr" n="SDIO" rn="SDIO_TypeDef"><l _t="i" v="132" /><t _t="dict"><POWER _t="struct_field" doc="SDIO power control register, Address offset: 0x00" l="4" n="POWER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PWRCTRL" /></v></POWER><CLKCR _t="struct_field" doc="SDI clock control register,  Address offset: 0x04" l="4" n="CLKCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="CLKDIV" /><l _t="reg_bit" b="8" n="CLKEN" /><l _t="reg_bit" b="9" n="PWRSAV" /><l _t="reg_bit" b="10" n="BYPASS" /><l _t="reg_bit" b="11" e="12" n="WIDBUS" /><l _t="reg_bit" b="13" n="NEGEDGE" /></v></CLKCR><ARG _t="struct_field" doc="SDIO argument register,  Address offset: 0x08" l="4" n="ARG"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CMDARG" /></v></ARG><CMD _t="struct_field" doc="SDIO command register, Address offset: 0x0C" l="4" n="CMD"><v _t="list"><l _t="reg_bit" b="0" e="5" n="CMDINDEX" /><l _t="reg_bit" b="6" e="7" n="WAITRESP" /><l _t="reg_bit" b="8" n="WAITINT" /><l _t="reg_bit" b="9" n="WAITPEND" /><l _t="reg_bit" b="10" n="CPSMEN" /><l _t="reg_bit" b="11" n="SDIOSUSPEND" /><l _t="reg_bit" b="12" n="ENCMDCOMPL" /><l _t="reg_bit" b="13" n="NIEN" /><l _t="reg_bit" b="14" n="CEATACMD" /></v></CMD><RESPCMD _t="struct_field" doc="SDIO command response register, Address offset: 0x10" l="4" n="RESPCMD"><v _t="list"><l _t="reg_bit" b="0" e="5" n="RESPCMD" /></v></RESPCMD><RESP1 _t="struct_field" doc="SDIO response 1 register,  Address offset: 0x14" l="4" n="RESP1"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS1" /></v></RESP1><RESP2 _t="struct_field" doc="SDIO response 2 register,  Address offset: 0x18" l="4" n="RESP2"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS2" /></v></RESP2><RESP3 _t="struct_field" doc="SDIO response 3 register,  Address offset: 0x1C" l="4" n="RESP3"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS3" /></v></RESP3><RESP4 _t="struct_field" doc="SDIO response 4 register,  Address offset: 0x20" l="4" n="RESP4"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS4" /></v></RESP4><DTIMER _t="struct_field" doc="SDIO data timer register,  Address offset: 0x24" l="4" n="DTIMER"><v _t="list"><l _t="reg_bit" b="0" e="31" n="DATATIME" /></v></DTIMER><DLEN _t="struct_field" doc="SDIO data length register, Address offset: 0x28" l="4" n="DLEN"><v _t="list"><l _t="reg_bit" b="0" e="24" n="DATALENGTH" /></v></DLEN><DCTRL _t="struct_field" doc="SDIO data control register,  Address offset: 0x2C" l="4" n="DCTRL"><v _t="list"><l _t="reg_bit" b="0" n="DTEN" /><l _t="reg_bit" b="1" n="DTDIR" /><l _t="reg_bit" b="2" n="DTMODE" /><l _t="reg_bit" b="3" n="DMAEN" /><l _t="reg_bit" b="4" e="7" n="DBLOCKSIZE" /><l _t="reg_bit" b="8" n="RWSTART" /><l _t="reg_bit" b="9" n="RWSTOP" /><l _t="reg_bit" b="10" n="RWMOD" /><l _t="reg_bit" b="11" n="SDIOEN" /></v></DCTRL><DCOUNT _t="struct_field" doc="SDIO data counter register,  Address offset: 0x30" l="4" n="DCOUNT"><v _t="list"><l _t="reg_bit" b="0" e="24" n="DATACOUNT" /></v></DCOUNT><STA _t="struct_field" doc="SDIO status register,  Address offset: 0x34" l="4" n="STA"><v _t="list"><l _t="reg_bit" b="0" n="CCRCFAIL" /><l _t="reg_bit" b="1" n="DCRCFAIL" /><l _t="reg_bit" b="2" n="CTIMEOUT" /><l _t="reg_bit" b="3" n="DTIMEOUT" /><l _t="reg_bit" b="4" n="TXUNDERR" /><l _t="reg_bit" b="5" n="RXOVERR" /><l _t="reg_bit" b="6" n="CMDREND" /><l _t="reg_bit" b="7" n="CMDSENT" /><l _t="reg_bit" b="8" n="DATAEND" /><l _t="reg_bit" b="9" n="STBITERR" /><l _t="reg_bit" b="10" n="DBCKEND" /><l _t="reg_bit" b="11" n="CMDACT" /><l _t="reg_bit" b="12" n="TXACT" /><l _t="reg_bit" b="13" n="RXACT" /><l _t="reg_bit" b="14" n="TXFIFOHE" /><l _t="reg_bit" b="15" n="RXFIFOHF" /><l _t="reg_bit" b="16" n="TXFIFOF" /><l _t="reg_bit" b="17" n="RXFIFOF" /><l _t="reg_bit" b="18" n="TXFIFOE" /><l _t="reg_bit" b="19" n="RXFIFOE" /><l _t="reg_bit" b="20" n="TXDAVL" /><l _t="reg_bit" b="21" n="RXDAVL" /><l _t="reg_bit" b="22" n="SDIOIT" /><l _t="reg_bit" b="23" n="CEATAEND" /></v></STA><ICR _t="struct_field" doc="SDIO interrupt clear register, Address offset: 0x38" l="4" n="ICR"><v _t="list"><l _t="reg_bit" b="0" n="CCRCFAILC" /><l _t="reg_bit" b="1" n="DCRCFAILC" /><l _t="reg_bit" b="2" n="CTIMEOUTC" /><l _t="reg_bit" b="3" n="DTIMEOUTC" /><l _t="reg_bit" b="4" n="TXUNDERRC" /><l _t="reg_bit" b="5" n="RXOVERRC" /><l _t="reg_bit" b="6" n="CMDRENDC" /><l _t="reg_bit" b="7" n="CMDSENTC" /><l _t="reg_bit" b="8" n="DATAENDC" /><l _t="reg_bit" b="9" n="STBITERRC" /><l _t="reg_bit" b="10" n="DBCKENDC" /><l _t="reg_bit" b="22" n="SDIOITC" /><l _t="reg_bit" b="23" n="CEATAENDC" /></v></ICR><MASK _t="struct_field" doc="SDIO mask register,  Address offset: 0x3C" l="4" n="MASK"><v _t="list"><l _t="reg_bit" b="0" n="CCRCFAILIE" /><l _t="reg_bit" b="1" n="DCRCFAILIE" /><l _t="reg_bit" b="2" n="CTIMEOUTIE" /><l _t="reg_bit" b="3" n="DTIMEOUTIE" /><l _t="reg_bit" b="4" n="TXUNDERRIE" /><l _t="reg_bit" b="5" n="RXOVERRIE" /><l _t="reg_bit" b="6" n="CMDRENDIE" /><l _t="reg_bit" b="7" n="CMDSENTIE" /><l _t="reg_bit" b="8" n="DATAENDIE" /><l _t="reg_bit" b="9" n="STBITERRIE" /><l _t="reg_bit" b="10" n="DBCKENDIE" /><l _t="reg_bit" b="11" n="CMDACTIE" /><l _t="reg_bit" b="12" n="TXACTIE" /><l _t="reg_bit" b="13" n="RXACTIE" /><l _t="reg_bit" b="14" n="TXFIFOHEIE" /><l _t="reg_bit" b="15" n="RXFIFOHFIE" /><l _t="reg_bit" b="16" n="TXFIFOFIE" /><l _t="reg_bit" b="17" n="RXFIFOFIE" /><l _t="reg_bit" b="18" n="TXFIFOEIE" /><l _t="reg_bit" b="19" n="RXFIFOEIE" /><l _t="reg_bit" b="20" n="TXDAVLIE" /><l _t="reg_bit" b="21" n="RXDAVLIE" /><l _t="reg_bit" b="22" n="SDIOITIE" /><l _t="reg_bit" b="23" n="CEATAENDIE" /></v></MASK><RESERVED0 _t="struct_field" doc="Reserved, 0x40-0x44" le="4" n="RESERVED0" ne="2"><v _t="list" /></RESERVED0><FIFOCNT _t="struct_field" doc="SDIO FIFO counter register,  Address offset: 0x48" l="4" n="FIFOCNT"><v _t="list"><l _t="reg_bit" b="0" e="23" n="FIFOCOUNT" /></v></FIFOCNT><RESERVED1 _t="struct_field" doc="Reserved, 0x4C-0x7C" le="4" n="RESERVED1" ne="13"><v _t="list" /></RESERVED1><FIFO _t="struct_field" doc="SDIO data FIFO register, Address offset: 0x80" l="4" n="FIFO"><v _t="list"><l _t="reg_bit" b="0" e="31" n="FIFODATA" /></v></FIFO></t><tt _t="list"><l _t="struct_field" doc="SDIO power control register, Address offset: 0x00" l="4" n="POWER"><v _t="list"><l _t="reg_bit" b="0" e="1" n="PWRCTRL" /></v></l><l _t="struct_field" doc="SDI clock control register,  Address offset: 0x04" l="4" n="CLKCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="CLKDIV" /><l _t="reg_bit" b="8" n="CLKEN" /><l _t="reg_bit" b="9" n="PWRSAV" /><l _t="reg_bit" b="10" n="BYPASS" /><l _t="reg_bit" b="11" e="12" n="WIDBUS" /><l _t="reg_bit" b="13" n="NEGEDGE" /></v></l><l _t="struct_field" doc="SDIO argument register,  Address offset: 0x08" l="4" n="ARG"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CMDARG" /></v></l><l _t="struct_field" doc="SDIO command register, Address offset: 0x0C" l="4" n="CMD"><v _t="list"><l _t="reg_bit" b="0" e="5" n="CMDINDEX" /><l _t="reg_bit" b="6" e="7" n="WAITRESP" /><l _t="reg_bit" b="8" n="WAITINT" /><l _t="reg_bit" b="9" n="WAITPEND" /><l _t="reg_bit" b="10" n="CPSMEN" /><l _t="reg_bit" b="11" n="SDIOSUSPEND" /><l _t="reg_bit" b="12" n="ENCMDCOMPL" /><l _t="reg_bit" b="13" n="NIEN" /><l _t="reg_bit" b="14" n="CEATACMD" /></v></l><l _t="struct_field" doc="SDIO command response register, Address offset: 0x10" l="4" n="RESPCMD"><v _t="list"><l _t="reg_bit" b="0" e="5" n="RESPCMD" /></v></l><l _t="struct_field" doc="SDIO response 1 register,  Address offset: 0x14" l="4" n="RESP1"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS1" /></v></l><l _t="struct_field" doc="SDIO response 2 register,  Address offset: 0x18" l="4" n="RESP2"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS2" /></v></l><l _t="struct_field" doc="SDIO response 3 register,  Address offset: 0x1C" l="4" n="RESP3"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS3" /></v></l><l _t="struct_field" doc="SDIO response 4 register,  Address offset: 0x20" l="4" n="RESP4"><v _t="list"><l _t="reg_bit" b="0" e="31" n="CARDSTATUS4" /></v></l><l _t="struct_field" doc="SDIO data timer register,  Address offset: 0x24" l="4" n="DTIMER"><v _t="list"><l _t="reg_bit" b="0" e="31" n="DATATIME" /></v></l><l _t="struct_field" doc="SDIO data length register, Address offset: 0x28" l="4" n="DLEN"><v _t="list"><l _t="reg_bit" b="0" e="24" n="DATALENGTH" /></v></l><l _t="struct_field" doc="SDIO data control register,  Address offset: 0x2C" l="4" n="DCTRL"><v _t="list"><l _t="reg_bit" b="0" n="DTEN" /><l _t="reg_bit" b="1" n="DTDIR" /><l _t="reg_bit" b="2" n="DTMODE" /><l _t="reg_bit" b="3" n="DMAEN" /><l _t="reg_bit" b="4" e="7" n="DBLOCKSIZE" /><l _t="reg_bit" b="8" n="RWSTART" /><l _t="reg_bit" b="9" n="RWSTOP" /><l _t="reg_bit" b="10" n="RWMOD" /><l _t="reg_bit" b="11" n="SDIOEN" /></v></l><l _t="struct_field" doc="SDIO data counter register,  Address offset: 0x30" l="4" n="DCOUNT"><v _t="list"><l _t="reg_bit" b="0" e="24" n="DATACOUNT" /></v></l><l _t="struct_field" doc="SDIO status register,  Address offset: 0x34" l="4" n="STA"><v _t="list"><l _t="reg_bit" b="0" n="CCRCFAIL" /><l _t="reg_bit" b="1" n="DCRCFAIL" /><l _t="reg_bit" b="2" n="CTIMEOUT" /><l _t="reg_bit" b="3" n="DTIMEOUT" /><l _t="reg_bit" b="4" n="TXUNDERR" /><l _t="reg_bit" b="5" n="RXOVERR" /><l _t="reg_bit" b="6" n="CMDREND" /><l _t="reg_bit" b="7" n="CMDSENT" /><l _t="reg_bit" b="8" n="DATAEND" /><l _t="reg_bit" b="9" n="STBITERR" /><l _t="reg_bit" b="10" n="DBCKEND" /><l _t="reg_bit" b="11" n="CMDACT" /><l _t="reg_bit" b="12" n="TXACT" /><l _t="reg_bit" b="13" n="RXACT" /><l _t="reg_bit" b="14" n="TXFIFOHE" /><l _t="reg_bit" b="15" n="RXFIFOHF" /><l _t="reg_bit" b="16" n="TXFIFOF" /><l _t="reg_bit" b="17" n="RXFIFOF" /><l _t="reg_bit" b="18" n="TXFIFOE" /><l _t="reg_bit" b="19" n="RXFIFOE" /><l _t="reg_bit" b="20" n="TXDAVL" /><l _t="reg_bit" b="21" n="RXDAVL" /><l _t="reg_bit" b="22" n="SDIOIT" /><l _t="reg_bit" b="23" n="CEATAEND" /></v></l><l _t="struct_field" doc="SDIO interrupt clear register, Address offset: 0x38" l="4" n="ICR"><v _t="list"><l _t="reg_bit" b="0" n="CCRCFAILC" /><l _t="reg_bit" b="1" n="DCRCFAILC" /><l _t="reg_bit" b="2" n="CTIMEOUTC" /><l _t="reg_bit" b="3" n="DTIMEOUTC" /><l _t="reg_bit" b="4" n="TXUNDERRC" /><l _t="reg_bit" b="5" n="RXOVERRC" /><l _t="reg_bit" b="6" n="CMDRENDC" /><l _t="reg_bit" b="7" n="CMDSENTC" /><l _t="reg_bit" b="8" n="DATAENDC" /><l _t="reg_bit" b="9" n="STBITERRC" /><l _t="reg_bit" b="10" n="DBCKENDC" /><l _t="reg_bit" b="22" n="SDIOITC" /><l _t="reg_bit" b="23" n="CEATAENDC" /></v></l><l _t="struct_field" doc="SDIO mask register,  Address offset: 0x3C" l="4" n="MASK"><v _t="list"><l _t="reg_bit" b="0" n="CCRCFAILIE" /><l _t="reg_bit" b="1" n="DCRCFAILIE" /><l _t="reg_bit" b="2" n="CTIMEOUTIE" /><l _t="reg_bit" b="3" n="DTIMEOUTIE" /><l _t="reg_bit" b="4" n="TXUNDERRIE" /><l _t="reg_bit" b="5" n="RXOVERRIE" /><l _t="reg_bit" b="6" n="CMDRENDIE" /><l _t="reg_bit" b="7" n="CMDSENTIE" /><l _t="reg_bit" b="8" n="DATAENDIE" /><l _t="reg_bit" b="9" n="STBITERRIE" /><l _t="reg_bit" b="10" n="DBCKENDIE" /><l _t="reg_bit" b="11" n="CMDACTIE" /><l _t="reg_bit" b="12" n="TXACTIE" /><l _t="reg_bit" b="13" n="RXACTIE" /><l _t="reg_bit" b="14" n="TXFIFOHEIE" /><l _t="reg_bit" b="15" n="RXFIFOHFIE" /><l _t="reg_bit" b="16" n="TXFIFOFIE" /><l _t="reg_bit" b="17" n="RXFIFOFIE" /><l _t="reg_bit" b="18" n="TXFIFOEIE" /><l _t="reg_bit" b="19" n="RXFIFOEIE" /><l _t="reg_bit" b="20" n="TXDAVLIE" /><l _t="reg_bit" b="21" n="RXDAVLIE" /><l _t="reg_bit" b="22" n="SDIOITIE" /><l _t="reg_bit" b="23" n="CEATAENDIE" /></v></l><l _t="struct_field" doc="Reserved, 0x40-0x44" le="4" n="RESERVED0" ne="2"><v _t="list" /></l><l _t="struct_field" doc="SDIO FIFO counter register,  Address offset: 0x48" l="4" n="FIFOCNT"><v _t="list"><l _t="reg_bit" b="0" e="23" n="FIFOCOUNT" /></v></l><l _t="struct_field" doc="Reserved, 0x4C-0x7C" le="4" n="RESERVED1" ne="13"><v _t="list" /></l><l _t="struct_field" doc="SDIO data FIFO register, Address offset: 0x80" l="4" n="FIFO"><v _t="list"><l _t="reg_bit" b="0" e="31" n="FIFODATA" /></v></l></tt></SDIO><SPI _t="struct_descr" n="SPI" rn="SPI_TypeDef"><l _t="i" v="36" /><t _t="dict"><CR1 _t="struct_field" doc="SPI control register 1 (not used in I2S mode), Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CPHA" /><l _t="reg_bit" b="1" n="CPOL" /><l _t="reg_bit" b="2" n="MSTR" /><l _t="reg_bit" b="3" e="5" n="BR" /><l _t="reg_bit" b="6" n="SPE" /><l _t="reg_bit" b="7" n="LSBFIRST" /><l _t="reg_bit" b="8" n="SSI" /><l _t="reg_bit" b="9" n="SSM" /><l _t="reg_bit" b="10" n="RXONLY" /><l _t="reg_bit" b="11" n="DFF" /><l _t="reg_bit" b="12" n="CRCNEXT" /><l _t="reg_bit" b="13" n="CRCEN" /><l _t="reg_bit" b="14" n="BIDIOE" /><l _t="reg_bit" b="15" n="BIDIMODE" /></v></CR1><CR2 _t="struct_field" doc="SPI control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="RXDMAEN" /><l _t="reg_bit" b="1" n="TXDMAEN" /><l _t="reg_bit" b="2" n="SSOE" /><l _t="reg_bit" b="4" n="FRF" /><l _t="reg_bit" b="5" n="ERRIE" /><l _t="reg_bit" b="6" n="RXNEIE" /><l _t="reg_bit" b="7" n="TXEIE" /></v></CR2><SR _t="struct_field" doc="SPI status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="RXNE" /><l _t="reg_bit" b="1" n="TXE" /><l _t="reg_bit" b="2" n="CHSIDE" /><l _t="reg_bit" b="3" n="UDR" /><l _t="reg_bit" b="4" n="CRCERR" /><l _t="reg_bit" b="5" n="MODF" /><l _t="reg_bit" b="6" n="OVR" /><l _t="reg_bit" b="7" n="BSY" /><l _t="reg_bit" b="8" n="FRE" /></v></SR><DR _t="struct_field" doc="SPI data register, Address offset: 0x0C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DR" /></v></DR><CRCPR _t="struct_field" doc="SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10" l="4" n="CRCPR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CRCPOLY" /></v></CRCPR><RXCRCR _t="struct_field" doc="SPI RX CRC register (not used in I2S mode),  Address offset: 0x14" l="4" n="RXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="RXCRC" /></v></RXCRCR><TXCRCR _t="struct_field" doc="SPI TX CRC register (not used in I2S mode),  Address offset: 0x18" l="4" n="TXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="TXCRC" /></v></TXCRCR><I2SCFGR _t="struct_field" doc="SPI_I2S configuration register,  Address offset: 0x1C" l="4" n="I2SCFGR"><v _t="list"><l _t="reg_bit" b="0" n="CHLEN" /><l _t="reg_bit" b="1" e="2" n="DATLEN" /><l _t="reg_bit" b="3" n="CKPOL" /><l _t="reg_bit" b="4" e="5" n="I2SSTD" /><l _t="reg_bit" b="7" n="PCMSYNC" /><l _t="reg_bit" b="8" e="9" n="I2SCFG" /><l _t="reg_bit" b="10" n="I2SE" /><l _t="reg_bit" b="11" n="I2SMOD" /></v></I2SCFGR><I2SPR _t="struct_field" doc="SPI_I2S prescaler register,  Address offset: 0x20" l="4" n="I2SPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="I2SDIV" /><l _t="reg_bit" b="8" n="ODD" /><l _t="reg_bit" b="9" n="MCKOE" /></v></I2SPR></t><tt _t="list"><l _t="struct_field" doc="SPI control register 1 (not used in I2S mode), Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CPHA" /><l _t="reg_bit" b="1" n="CPOL" /><l _t="reg_bit" b="2" n="MSTR" /><l _t="reg_bit" b="3" e="5" n="BR" /><l _t="reg_bit" b="6" n="SPE" /><l _t="reg_bit" b="7" n="LSBFIRST" /><l _t="reg_bit" b="8" n="SSI" /><l _t="reg_bit" b="9" n="SSM" /><l _t="reg_bit" b="10" n="RXONLY" /><l _t="reg_bit" b="11" n="DFF" /><l _t="reg_bit" b="12" n="CRCNEXT" /><l _t="reg_bit" b="13" n="CRCEN" /><l _t="reg_bit" b="14" n="BIDIOE" /><l _t="reg_bit" b="15" n="BIDIMODE" /></v></l><l _t="struct_field" doc="SPI control register 2,  Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="RXDMAEN" /><l _t="reg_bit" b="1" n="TXDMAEN" /><l _t="reg_bit" b="2" n="SSOE" /><l _t="reg_bit" b="4" n="FRF" /><l _t="reg_bit" b="5" n="ERRIE" /><l _t="reg_bit" b="6" n="RXNEIE" /><l _t="reg_bit" b="7" n="TXEIE" /></v></l><l _t="struct_field" doc="SPI status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="RXNE" /><l _t="reg_bit" b="1" n="TXE" /><l _t="reg_bit" b="2" n="CHSIDE" /><l _t="reg_bit" b="3" n="UDR" /><l _t="reg_bit" b="4" n="CRCERR" /><l _t="reg_bit" b="5" n="MODF" /><l _t="reg_bit" b="6" n="OVR" /><l _t="reg_bit" b="7" n="BSY" /><l _t="reg_bit" b="8" n="FRE" /></v></l><l _t="struct_field" doc="SPI data register, Address offset: 0x0C" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DR" /></v></l><l _t="struct_field" doc="SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10" l="4" n="CRCPR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CRCPOLY" /></v></l><l _t="struct_field" doc="SPI RX CRC register (not used in I2S mode),  Address offset: 0x14" l="4" n="RXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="RXCRC" /></v></l><l _t="struct_field" doc="SPI TX CRC register (not used in I2S mode),  Address offset: 0x18" l="4" n="TXCRCR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="TXCRC" /></v></l><l _t="struct_field" doc="SPI_I2S configuration register,  Address offset: 0x1C" l="4" n="I2SCFGR"><v _t="list"><l _t="reg_bit" b="0" n="CHLEN" /><l _t="reg_bit" b="1" e="2" n="DATLEN" /><l _t="reg_bit" b="3" n="CKPOL" /><l _t="reg_bit" b="4" e="5" n="I2SSTD" /><l _t="reg_bit" b="7" n="PCMSYNC" /><l _t="reg_bit" b="8" e="9" n="I2SCFG" /><l _t="reg_bit" b="10" n="I2SE" /><l _t="reg_bit" b="11" n="I2SMOD" /></v></l><l _t="struct_field" doc="SPI_I2S prescaler register,  Address offset: 0x20" l="4" n="I2SPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="I2SDIV" /><l _t="reg_bit" b="8" n="ODD" /><l _t="reg_bit" b="9" n="MCKOE" /></v></l></tt></SPI><TIM _t="struct_descr" n="TIM" rn="TIM_TypeDef"><l _t="i" v="84" /><t _t="dict"><CR1 _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></CR1><CR2 _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></CR2><SMCR _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></SMCR><DIER _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></DIER><SR _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></SR><EGR _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></EGR><CCMR1 _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></CCMR1><CCMR2 _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></CCMR2><CCER _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></CCER><CNT _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></CNT><PSC _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></PSC><ARR _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></ARR><RCR _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></RCR><CCR1 _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></CCR1><CCR2 _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></CCR2><CCR3 _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></CCR3><CCR4 _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></CCR4><BDTR _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></BDTR><DCR _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></DCR><DMAR _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></DMAR><OR _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></OR></t><tt _t="list"><l _t="struct_field" doc="TIM control register 1, Address offset: 0x00" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="CEN" /><l _t="reg_bit" b="1" n="UDIS" /><l _t="reg_bit" b="2" n="URS" /><l _t="reg_bit" b="3" n="OPM" /><l _t="reg_bit" b="4" n="DIR" /><l _t="reg_bit" b="5" e="6" n="CMS" /><l _t="reg_bit" b="7" n="ARPE" /><l _t="reg_bit" b="8" e="9" n="CKD" /></v></l><l _t="struct_field" doc="TIM control register 2, Address offset: 0x04" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" n="CCPC" /><l _t="reg_bit" b="2" n="CCUS" /><l _t="reg_bit" b="3" n="CCDS" /><l _t="reg_bit" b="4" e="6" n="MMS" /><l _t="reg_bit" b="7" n="TI1S" /><l _t="reg_bit" b="8" n="OIS1" /><l _t="reg_bit" b="9" n="OIS1N" /><l _t="reg_bit" b="10" n="OIS2" /><l _t="reg_bit" b="11" n="OIS2N" /><l _t="reg_bit" b="12" n="OIS3" /><l _t="reg_bit" b="13" n="OIS3N" /><l _t="reg_bit" b="14" n="OIS4" /></v></l><l _t="struct_field" doc="TIM slave mode control register,  Address offset: 0x08" l="4" n="SMCR"><v _t="list"><l _t="reg_bit" b="0" e="2" n="SMS" /><l _t="reg_bit" b="4" e="6" n="TS" /><l _t="reg_bit" b="7" n="MSM" /><l _t="reg_bit" b="8" e="11" n="ETF" /><l _t="reg_bit" b="12" e="13" n="ETPS" /><l _t="reg_bit" b="14" n="ECE" /><l _t="reg_bit" b="15" n="ETP" /></v></l><l _t="struct_field" doc="TIM DMA/interrupt enable register,  Address offset: 0x0C" l="4" n="DIER"><v _t="list"><l _t="reg_bit" b="0" n="UIE" /><l _t="reg_bit" b="1" n="CC1IE" /><l _t="reg_bit" b="2" n="CC2IE" /><l _t="reg_bit" b="3" n="CC3IE" /><l _t="reg_bit" b="4" n="CC4IE" /><l _t="reg_bit" b="5" n="COMIE" /><l _t="reg_bit" b="6" n="TIE" /><l _t="reg_bit" b="7" n="BIE" /><l _t="reg_bit" b="8" n="UDE" /><l _t="reg_bit" b="9" n="CC1DE" /><l _t="reg_bit" b="10" n="CC2DE" /><l _t="reg_bit" b="11" n="CC3DE" /><l _t="reg_bit" b="12" n="CC4DE" /><l _t="reg_bit" b="13" n="COMDE" /><l _t="reg_bit" b="14" n="TDE" /></v></l><l _t="struct_field" doc="TIM status register,  Address offset: 0x10" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="UIF" /><l _t="reg_bit" b="1" n="CC1IF" /><l _t="reg_bit" b="2" n="CC2IF" /><l _t="reg_bit" b="3" n="CC3IF" /><l _t="reg_bit" b="4" n="CC4IF" /><l _t="reg_bit" b="5" n="COMIF" /><l _t="reg_bit" b="6" n="TIF" /><l _t="reg_bit" b="7" n="BIF" /><l _t="reg_bit" b="9" n="CC1OF" /><l _t="reg_bit" b="10" n="CC2OF" /><l _t="reg_bit" b="11" n="CC3OF" /><l _t="reg_bit" b="12" n="CC4OF" /></v></l><l _t="struct_field" doc="TIM event generation register,  Address offset: 0x14" l="4" n="EGR"><v _t="list"><l _t="reg_bit" b="0" n="UG" /><l _t="reg_bit" b="1" n="CC1G" /><l _t="reg_bit" b="2" n="CC2G" /><l _t="reg_bit" b="3" n="CC3G" /><l _t="reg_bit" b="4" n="CC4G" /><l _t="reg_bit" b="5" n="COMG" /><l _t="reg_bit" b="6" n="TG" /><l _t="reg_bit" b="7" n="BG" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 1, Address offset: 0x18" l="4" n="CCMR1"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC1S" /><l _t="reg_bit" b="2" n="OC1FE" /><l _t="reg_bit" b="2" e="3" n="IC1PSC" /><l _t="reg_bit" b="3" n="OC1PE" /><l _t="reg_bit" b="4" e="6" n="OC1M" /><l _t="reg_bit" b="4" e="7" n="IC1F" /><l _t="reg_bit" b="7" n="OC1CE" /><l _t="reg_bit" b="8" e="9" n="CC2S" /><l _t="reg_bit" b="10" n="OC2FE" /><l _t="reg_bit" b="10" e="11" n="IC2PSC" /><l _t="reg_bit" b="11" n="OC2PE" /><l _t="reg_bit" b="12" e="14" n="OC2M" /><l _t="reg_bit" b="12" e="15" n="IC2F" /><l _t="reg_bit" b="15" n="OC2CE" /></v></l><l _t="struct_field" doc="TIM capture/compare mode register 2, Address offset: 0x1C" l="4" n="CCMR2"><v _t="list"><l _t="reg_bit" b="0" e="1" n="CC3S" /><l _t="reg_bit" b="2" n="OC3FE" /><l _t="reg_bit" b="2" e="3" n="IC3PSC" /><l _t="reg_bit" b="3" n="OC3PE" /><l _t="reg_bit" b="4" e="6" n="OC3M" /><l _t="reg_bit" b="4" e="7" n="IC3F" /><l _t="reg_bit" b="7" n="OC3CE" /><l _t="reg_bit" b="8" e="9" n="CC4S" /><l _t="reg_bit" b="10" n="OC4FE" /><l _t="reg_bit" b="10" e="11" n="IC4PSC" /><l _t="reg_bit" b="11" n="OC4PE" /><l _t="reg_bit" b="12" e="14" n="OC4M" /><l _t="reg_bit" b="12" e="15" n="IC4F" /><l _t="reg_bit" b="15" n="OC4CE" /></v></l><l _t="struct_field" doc="TIM capture/compare enable register, Address offset: 0x20" l="4" n="CCER"><v _t="list"><l _t="reg_bit" b="0" n="CC1E" /><l _t="reg_bit" b="1" n="CC1P" /><l _t="reg_bit" b="2" n="CC1NE" /><l _t="reg_bit" b="3" n="CC1NP" /><l _t="reg_bit" b="4" n="CC2E" /><l _t="reg_bit" b="5" n="CC2P" /><l _t="reg_bit" b="6" n="CC2NE" /><l _t="reg_bit" b="7" n="CC2NP" /><l _t="reg_bit" b="8" n="CC3E" /><l _t="reg_bit" b="9" n="CC3P" /><l _t="reg_bit" b="10" n="CC3NE" /><l _t="reg_bit" b="11" n="CC3NP" /><l _t="reg_bit" b="12" n="CC4E" /><l _t="reg_bit" b="13" n="CC4P" /><l _t="reg_bit" b="15" n="CC4NP" /></v></l><l _t="struct_field" doc="TIM counter register, Address offset: 0x24" l="4" n="CNT"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CNT" /></v></l><l _t="struct_field" doc="TIM prescaler,  Address offset: 0x28" l="4" n="PSC"><v _t="list"><l _t="reg_bit" b="0" e="15" n="PSC" /></v></l><l _t="struct_field" doc="TIM auto-reload register, Address offset: 0x2C" l="4" n="ARR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="ARR" /></v></l><l _t="struct_field" doc="TIM repetition counter register,  Address offset: 0x30" l="4" n="RCR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="REP" /></v></l><l _t="struct_field" doc="TIM capture/compare register 1, Address offset: 0x34" l="4" n="CCR1"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR1" /></v></l><l _t="struct_field" doc="TIM capture/compare register 2, Address offset: 0x38" l="4" n="CCR2"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR2" /></v></l><l _t="struct_field" doc="TIM capture/compare register 3, Address offset: 0x3C" l="4" n="CCR3"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR3" /></v></l><l _t="struct_field" doc="TIM capture/compare register 4, Address offset: 0x40" l="4" n="CCR4"><v _t="list"><l _t="reg_bit" b="0" e="15" n="CCR4" /></v></l><l _t="struct_field" doc="TIM break and dead-time register, Address offset: 0x44" l="4" n="BDTR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="DTG" /><l _t="reg_bit" b="8" e="9" n="LOCK" /><l _t="reg_bit" b="10" n="OSSI" /><l _t="reg_bit" b="11" n="OSSR" /><l _t="reg_bit" b="12" n="BKE" /><l _t="reg_bit" b="13" n="BKP" /><l _t="reg_bit" b="14" n="AOE" /><l _t="reg_bit" b="15" n="MOE" /></v></l><l _t="struct_field" doc="TIM DMA control register, Address offset: 0x48" l="4" n="DCR"><v _t="list"><l _t="reg_bit" b="0" e="4" n="DBA" /><l _t="reg_bit" b="8" e="12" n="DBL" /></v></l><l _t="struct_field" doc="TIM DMA address for full transfer,  Address offset: 0x4C" l="4" n="DMAR"><v _t="list"><l _t="reg_bit" b="0" e="15" n="DMAB" /></v></l><l _t="struct_field" doc="TIM option register,  Address offset: 0x50" l="4" n="OR"><v _t="list" /></l></tt></TIM><USART _t="struct_descr" n="USART" rn="USART_TypeDef"><l _t="i" v="28" /><t _t="dict"><SR _t="struct_field" doc="USART Status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="FE" /><l _t="reg_bit" b="2" n="NE" /><l _t="reg_bit" b="3" n="ORE" /><l _t="reg_bit" b="4" n="IDLE" /><l _t="reg_bit" b="5" n="RXNE" /><l _t="reg_bit" b="6" n="TC" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="LBD" /><l _t="reg_bit" b="9" n="CTS" /></v></SR><DR _t="struct_field" doc="USART Data register,  Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="DR" /></v></DR><BRR _t="struct_field" doc="USART Baud rate register, Address offset: 0x08" l="4" n="BRR"><v _t="list" /></BRR><CR1 _t="struct_field" doc="USART Control register 1, Address offset: 0x0C" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="SBK" /><l _t="reg_bit" b="1" n="RWU" /><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="IDLEIE" /><l _t="reg_bit" b="5" n="RXNEIE" /><l _t="reg_bit" b="6" n="TCIE" /><l _t="reg_bit" b="7" n="TXEIE" /><l _t="reg_bit" b="8" n="PEIE" /><l _t="reg_bit" b="9" n="PS" /><l _t="reg_bit" b="10" n="PCE" /><l _t="reg_bit" b="11" n="WAKE" /><l _t="reg_bit" b="12" n="M" /><l _t="reg_bit" b="13" n="UE" /><l _t="reg_bit" b="15" n="OVER8" /></v></CR1><CR2 _t="struct_field" doc="USART Control register 2, Address offset: 0x10" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="3" n="ADD" /><l _t="reg_bit" b="5" n="LBDL" /><l _t="reg_bit" b="6" n="LBDIE" /><l _t="reg_bit" b="8" n="LBCL" /><l _t="reg_bit" b="9" n="CPHA" /><l _t="reg_bit" b="10" n="CPOL" /><l _t="reg_bit" b="11" n="CLKEN" /><l _t="reg_bit" b="12" e="13" n="STOP" /><l _t="reg_bit" b="14" n="LINEN" /></v></CR2><CR3 _t="struct_field" doc="USART Control register 3, Address offset: 0x14" l="4" n="CR3"><v _t="list"><l _t="reg_bit" b="0" n="EIE" /><l _t="reg_bit" b="1" n="IREN" /><l _t="reg_bit" b="2" n="IRLP" /><l _t="reg_bit" b="3" n="HDSEL" /><l _t="reg_bit" b="4" n="NACK" /><l _t="reg_bit" b="5" n="SCEN" /><l _t="reg_bit" b="6" n="DMAR" /><l _t="reg_bit" b="7" n="DMAT" /><l _t="reg_bit" b="8" n="RTSE" /><l _t="reg_bit" b="9" n="CTSE" /><l _t="reg_bit" b="10" n="CTSIE" /><l _t="reg_bit" b="11" n="ONEBIT" /></v></CR3><GTPR _t="struct_field" doc="USART Guard time and prescaler register, Address offset: 0x18" l="4" n="GTPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="PSC" /><l _t="reg_bit" b="8" e="15" n="GT" /></v></GTPR></t><tt _t="list"><l _t="struct_field" doc="USART Status register,  Address offset: 0x00" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="PE" /><l _t="reg_bit" b="1" n="FE" /><l _t="reg_bit" b="2" n="NE" /><l _t="reg_bit" b="3" n="ORE" /><l _t="reg_bit" b="4" n="IDLE" /><l _t="reg_bit" b="5" n="RXNE" /><l _t="reg_bit" b="6" n="TC" /><l _t="reg_bit" b="7" n="TXE" /><l _t="reg_bit" b="8" n="LBD" /><l _t="reg_bit" b="9" n="CTS" /></v></l><l _t="struct_field" doc="USART Data register,  Address offset: 0x04" l="4" n="DR"><v _t="list"><l _t="reg_bit" b="0" e="8" n="DR" /></v></l><l _t="struct_field" doc="USART Baud rate register, Address offset: 0x08" l="4" n="BRR"><v _t="list" /></l><l _t="struct_field" doc="USART Control register 1, Address offset: 0x0C" l="4" n="CR1"><v _t="list"><l _t="reg_bit" b="0" n="SBK" /><l _t="reg_bit" b="1" n="RWU" /><l _t="reg_bit" b="2" n="RE" /><l _t="reg_bit" b="3" n="TE" /><l _t="reg_bit" b="4" n="IDLEIE" /><l _t="reg_bit" b="5" n="RXNEIE" /><l _t="reg_bit" b="6" n="TCIE" /><l _t="reg_bit" b="7" n="TXEIE" /><l _t="reg_bit" b="8" n="PEIE" /><l _t="reg_bit" b="9" n="PS" /><l _t="reg_bit" b="10" n="PCE" /><l _t="reg_bit" b="11" n="WAKE" /><l _t="reg_bit" b="12" n="M" /><l _t="reg_bit" b="13" n="UE" /><l _t="reg_bit" b="15" n="OVER8" /></v></l><l _t="struct_field" doc="USART Control register 2, Address offset: 0x10" l="4" n="CR2"><v _t="list"><l _t="reg_bit" b="0" e="3" n="ADD" /><l _t="reg_bit" b="5" n="LBDL" /><l _t="reg_bit" b="6" n="LBDIE" /><l _t="reg_bit" b="8" n="LBCL" /><l _t="reg_bit" b="9" n="CPHA" /><l _t="reg_bit" b="10" n="CPOL" /><l _t="reg_bit" b="11" n="CLKEN" /><l _t="reg_bit" b="12" e="13" n="STOP" /><l _t="reg_bit" b="14" n="LINEN" /></v></l><l _t="struct_field" doc="USART Control register 3, Address offset: 0x14" l="4" n="CR3"><v _t="list"><l _t="reg_bit" b="0" n="EIE" /><l _t="reg_bit" b="1" n="IREN" /><l _t="reg_bit" b="2" n="IRLP" /><l _t="reg_bit" b="3" n="HDSEL" /><l _t="reg_bit" b="4" n="NACK" /><l _t="reg_bit" b="5" n="SCEN" /><l _t="reg_bit" b="6" n="DMAR" /><l _t="reg_bit" b="7" n="DMAT" /><l _t="reg_bit" b="8" n="RTSE" /><l _t="reg_bit" b="9" n="CTSE" /><l _t="reg_bit" b="10" n="CTSIE" /><l _t="reg_bit" b="11" n="ONEBIT" /></v></l><l _t="struct_field" doc="USART Guard time and prescaler register, Address offset: 0x18" l="4" n="GTPR"><v _t="list"><l _t="reg_bit" b="0" e="7" n="PSC" /><l _t="reg_bit" b="8" e="15" n="GT" /></v></l></tt></USART><WWDG _t="struct_descr" n="WWDG" rn="WWDG_TypeDef"><l _t="i" v="12" /><t _t="dict"><CR _t="struct_field" doc="WWDG Control register,  Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" e="6" n="T" /><l _t="reg_bit" b="0" n="T0" /><l _t="reg_bit" b="1" n="T1" /><l _t="reg_bit" b="2" n="T2" /><l _t="reg_bit" b="3" n="T3" /><l _t="reg_bit" b="4" n="T4" /><l _t="reg_bit" b="5" n="T5" /><l _t="reg_bit" b="6" n="T6" /><l _t="reg_bit" b="7" n="WDGA" /></v></CR><CFR _t="struct_field" doc="WWDG Configuration register, Address offset: 0x04" l="4" n="CFR"><v _t="list"><l _t="reg_bit" b="0" e="6" n="W" /><l _t="reg_bit" b="0" n="W0" /><l _t="reg_bit" b="1" n="W1" /><l _t="reg_bit" b="2" n="W2" /><l _t="reg_bit" b="3" n="W3" /><l _t="reg_bit" b="4" n="W4" /><l _t="reg_bit" b="5" n="W5" /><l _t="reg_bit" b="6" n="W6" /><l _t="reg_bit" b="7" e="8" n="WDGTB" /><l _t="reg_bit" b="7" n="WDGTB0" /><l _t="reg_bit" b="8" n="WDGTB1" /><l _t="reg_bit" b="9" n="EWI" /></v></CFR><SR _t="struct_field" doc="WWDG Status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="EWIF" /></v></SR></t><tt _t="list"><l _t="struct_field" doc="WWDG Control register,  Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="0" e="6" n="T" /><l _t="reg_bit" b="0" n="T0" /><l _t="reg_bit" b="1" n="T1" /><l _t="reg_bit" b="2" n="T2" /><l _t="reg_bit" b="3" n="T3" /><l _t="reg_bit" b="4" n="T4" /><l _t="reg_bit" b="5" n="T5" /><l _t="reg_bit" b="6" n="T6" /><l _t="reg_bit" b="7" n="WDGA" /></v></l><l _t="struct_field" doc="WWDG Configuration register, Address offset: 0x04" l="4" n="CFR"><v _t="list"><l _t="reg_bit" b="0" e="6" n="W" /><l _t="reg_bit" b="0" n="W0" /><l _t="reg_bit" b="1" n="W1" /><l _t="reg_bit" b="2" n="W2" /><l _t="reg_bit" b="3" n="W3" /><l _t="reg_bit" b="4" n="W4" /><l _t="reg_bit" b="5" n="W5" /><l _t="reg_bit" b="6" n="W6" /><l _t="reg_bit" b="7" e="8" n="WDGTB" /><l _t="reg_bit" b="7" n="WDGTB0" /><l _t="reg_bit" b="8" n="WDGTB1" /><l _t="reg_bit" b="9" n="EWI" /></v></l><l _t="struct_field" doc="WWDG Status register, Address offset: 0x08" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="EWIF" /></v></l></tt></WWDG><RNG _t="struct_descr" n="RNG" rn="RNG_TypeDef"><l _t="i" v="12" /><t _t="dict"><CR _t="struct_field" doc="RNG control register, Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="2" n="RNGEN" /><l _t="reg_bit" b="3" n="IE" /></v></CR><SR _t="struct_field" doc="RNG status register, Address offset: 0x04" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="DRDY" /><l _t="reg_bit" b="1" n="CECS" /><l _t="reg_bit" b="2" n="SECS" /><l _t="reg_bit" b="5" n="CEIS" /><l _t="reg_bit" b="6" n="SEIS" /></v></SR><DR _t="struct_field" doc="RNG data register, Address offset: 0x08" l="4" n="DR"><v _t="list" /></DR></t><tt _t="list"><l _t="struct_field" doc="RNG control register, Address offset: 0x00" l="4" n="CR"><v _t="list"><l _t="reg_bit" b="2" n="RNGEN" /><l _t="reg_bit" b="3" n="IE" /></v></l><l _t="struct_field" doc="RNG status register, Address offset: 0x04" l="4" n="SR"><v _t="list"><l _t="reg_bit" b="0" n="DRDY" /><l _t="reg_bit" b="1" n="CECS" /><l _t="reg_bit" b="2" n="SECS" /><l _t="reg_bit" b="5" n="CEIS" /><l _t="reg_bit" b="6" n="SEIS" /></v></l><l _t="struct_field" doc="RNG data register, Address offset: 0x08" l="4" n="DR"><v _t="list" /></l></tt></RNG><USB_OTG_Global _t="struct_descr" n="USB_OTG_Global" rn="USB_OTG_GlobalTypeDef"><l _t="i" v="320" /><t _t="dict"><GOTGCTL _t="struct_field" doc="USB_OTG Control and Status Register 000h" l="4" n="GOTGCTL"><v _t="list" /></GOTGCTL><GOTGINT _t="struct_field" doc="USB_OTG Interrupt Register  004h" l="4" n="GOTGINT"><v _t="list" /></GOTGINT><GAHBCFG _t="struct_field" doc="Core AHB Configuration Register 008h" l="4" n="GAHBCFG"><v _t="list" /></GAHBCFG><GUSBCFG _t="struct_field" doc="Core USB Configuration Register 00Ch" l="4" n="GUSBCFG"><v _t="list" /></GUSBCFG><GRSTCTL _t="struct_field" doc="Core Reset Register 010h" l="4" n="GRSTCTL"><v _t="list" /></GRSTCTL><GINTSTS _t="struct_field" doc="Core Interrupt Register 014h" l="4" n="GINTSTS"><v _t="list" /></GINTSTS><GINTMSK _t="struct_field" doc="Core Interrupt Mask Register  018h" l="4" n="GINTMSK"><v _t="list" /></GINTMSK><GRXSTSR _t="struct_field" doc="Receive Sts Q Read Register 01Ch" l="4" n="GRXSTSR"><v _t="list" /></GRXSTSR><GRXSTSP _t="struct_field" doc="Receive Sts Q Read &amp; POP Register 020h" l="4" n="GRXSTSP"><v _t="list" /></GRXSTSP><GRXFSIZ _t="struct_field" doc="Receive FIFO Size Register  024h" l="4" n="GRXFSIZ"><v _t="list" /></GRXFSIZ><DIEPTXF0_HNPTXFSIZ _t="struct_field" doc="EP0 / Non Periodic Tx FIFO Size Register 028h" l="4" n="DIEPTXF0_HNPTXFSIZ"><v _t="list" /></DIEPTXF0_HNPTXFSIZ><HNPTXSTS _t="struct_field" doc="Non Periodic Tx FIFO/Queue Sts reg 02Ch" l="4" n="HNPTXSTS"><v _t="list" /></HNPTXSTS><Reserved30 _t="struct_field" doc="Reserved  030h" le="4" n="Reserved30" ne="2"><v _t="list" /></Reserved30><GCCFG _t="struct_field" doc="General Purpose IO Register 038h" l="4" n="GCCFG"><v _t="list" /></GCCFG><CID _t="struct_field" doc="User ID Register  03Ch" l="4" n="CID"><v _t="list" /></CID><Reserved40 _t="struct_field" doc="Reserved 040h-0FFh" le="4" n="Reserved40" ne="48"><v _t="list" /></Reserved40><HPTXFSIZ _t="struct_field" doc="Host Periodic Tx FIFO Size Reg  100h" l="4" n="HPTXFSIZ"><v _t="list" /></HPTXFSIZ><DIEPTXF _t="struct_field" doc="" le="4" n="DIEPTXF" ne="15"><v _t="list" /></DIEPTXF></t><tt _t="list"><l _t="struct_field" doc="USB_OTG Control and Status Register 000h" l="4" n="GOTGCTL"><v _t="list" /></l><l _t="struct_field" doc="USB_OTG Interrupt Register  004h" l="4" n="GOTGINT"><v _t="list" /></l><l _t="struct_field" doc="Core AHB Configuration Register 008h" l="4" n="GAHBCFG"><v _t="list" /></l><l _t="struct_field" doc="Core USB Configuration Register 00Ch" l="4" n="GUSBCFG"><v _t="list" /></l><l _t="struct_field" doc="Core Reset Register 010h" l="4" n="GRSTCTL"><v _t="list" /></l><l _t="struct_field" doc="Core Interrupt Register 014h" l="4" n="GINTSTS"><v _t="list" /></l><l _t="struct_field" doc="Core Interrupt Mask Register  018h" l="4" n="GINTMSK"><v _t="list" /></l><l _t="struct_field" doc="Receive Sts Q Read Register 01Ch" l="4" n="GRXSTSR"><v _t="list" /></l><l _t="struct_field" doc="Receive Sts Q Read &amp; POP Register 020h" l="4" n="GRXSTSP"><v _t="list" /></l><l _t="struct_field" doc="Receive FIFO Size Register  024h" l="4" n="GRXFSIZ"><v _t="list" /></l><l _t="struct_field" doc="EP0 / Non Periodic Tx FIFO Size Register 028h" l="4" n="DIEPTXF0_HNPTXFSIZ"><v _t="list" /></l><l _t="struct_field" doc="Non Periodic Tx FIFO/Queue Sts reg 02Ch" l="4" n="HNPTXSTS"><v _t="list" /></l><l _t="struct_field" doc="Reserved  030h" le="4" n="Reserved30" ne="2"><v _t="list" /></l><l _t="struct_field" doc="General Purpose IO Register 038h" l="4" n="GCCFG"><v _t="list" /></l><l _t="struct_field" doc="User ID Register  03Ch" l="4" n="CID"><v _t="list" /></l><l _t="struct_field" doc="Reserved 040h-0FFh" le="4" n="Reserved40" ne="48"><v _t="list" /></l><l _t="struct_field" doc="Host Periodic Tx FIFO Size Reg  100h" l="4" n="HPTXFSIZ"><v _t="list" /></l><l _t="struct_field" doc="" le="4" n="DIEPTXF" ne="15"><v _t="list" /></l></tt></USB_OTG_Global><USB_OTG_Device _t="struct_descr" n="USB_OTG_Device" rn="USB_OTG_DeviceTypeDef"><l _t="i" v="136" /><t _t="dict"><DCFG _t="struct_field" doc="dev Configuration Register  800h" l="4" n="DCFG"><v _t="list" /></DCFG><DCTL _t="struct_field" doc="dev Control Register  804h" l="4" n="DCTL"><v _t="list" /></DCTL><DSTS _t="struct_field" doc="dev Status Register (RO)  808h" l="4" n="DSTS"><v _t="list" /></DSTS><Reserved0C _t="struct_field" doc="Reserved  80Ch" l="4" n="Reserved0C"><v _t="list" /></Reserved0C><DIEPMSK _t="struct_field" doc="dev IN Endpoint Mask  810h" l="4" n="DIEPMSK"><v _t="list" /></DIEPMSK><DOEPMSK _t="struct_field" doc="dev OUT Endpoint Mask 814h" l="4" n="DOEPMSK"><v _t="list" /></DOEPMSK><DAINT _t="struct_field" doc="dev All Endpoints Itr Reg 818h" l="4" n="DAINT"><v _t="list" /></DAINT><DAINTMSK _t="struct_field" doc="dev All Endpoints Itr Mask  81Ch" l="4" n="DAINTMSK"><v _t="list" /></DAINTMSK><Reserved20 _t="struct_field" doc="Reserved  820h" l="4" n="Reserved20"><v _t="list" /></Reserved20><Reserved9 _t="struct_field" doc="Reserved  824h" l="4" n="Reserved9"><v _t="list" /></Reserved9><DVBUSDIS _t="struct_field" doc="dev VBUS discharge Register 828h" l="4" n="DVBUSDIS"><v _t="list" /></DVBUSDIS><DVBUSPULSE _t="struct_field" doc="dev VBUS Pulse Register 82Ch" l="4" n="DVBUSPULSE"><v _t="list" /></DVBUSPULSE><DTHRCTL _t="struct_field" doc="dev thr 830h" l="4" n="DTHRCTL"><v _t="list" /></DTHRCTL><DIEPEMPMSK _t="struct_field" doc="dev empty msk  834h" l="4" n="DIEPEMPMSK"><v _t="list" /></DIEPEMPMSK><DEACHINT _t="struct_field" doc="dedicated EP interrupt  838h" l="4" n="DEACHINT"><v _t="list" /></DEACHINT><DEACHMSK _t="struct_field" doc="dedicated EP msk  83Ch" l="4" n="DEACHMSK"><v _t="list" /></DEACHMSK><Reserved40 _t="struct_field" doc="dedicated EP mask  840h" l="4" n="Reserved40"><v _t="list" /></Reserved40><DINEP1MSK _t="struct_field" doc="dedicated EP mask  844h" l="4" n="DINEP1MSK"><v _t="list" /></DINEP1MSK><Reserved44 _t="struct_field" doc="Reserved  844-87Ch" le="4" n="Reserved44" ne="15"><v _t="list" /></Reserved44><DOUTEP1MSK _t="struct_field" doc="" l="4" n="DOUTEP1MSK"><v _t="list" /></DOUTEP1MSK></t><tt _t="list"><l _t="struct_field" doc="dev Configuration Register  800h" l="4" n="DCFG"><v _t="list" /></l><l _t="struct_field" doc="dev Control Register  804h" l="4" n="DCTL"><v _t="list" /></l><l _t="struct_field" doc="dev Status Register (RO)  808h" l="4" n="DSTS"><v _t="list" /></l><l _t="struct_field" doc="Reserved  80Ch" l="4" n="Reserved0C"><v _t="list" /></l><l _t="struct_field" doc="dev IN Endpoint Mask  810h" l="4" n="DIEPMSK"><v _t="list" /></l><l _t="struct_field" doc="dev OUT Endpoint Mask 814h" l="4" n="DOEPMSK"><v _t="list" /></l><l _t="struct_field" doc="dev All Endpoints Itr Reg 818h" l="4" n="DAINT"><v _t="list" /></l><l _t="struct_field" doc="dev All Endpoints Itr Mask  81Ch" l="4" n="DAINTMSK"><v _t="list" /></l><l _t="struct_field" doc="Reserved  820h" l="4" n="Reserved20"><v _t="list" /></l><l _t="struct_field" doc="Reserved  824h" l="4" n="Reserved9"><v _t="list" /></l><l _t="struct_field" doc="dev VBUS discharge Register 828h" l="4" n="DVBUSDIS"><v _t="list" /></l><l _t="struct_field" doc="dev VBUS Pulse Register 82Ch" l="4" n="DVBUSPULSE"><v _t="list" /></l><l _t="struct_field" doc="dev thr 830h" l="4" n="DTHRCTL"><v _t="list" /></l><l _t="struct_field" doc="dev empty msk  834h" l="4" n="DIEPEMPMSK"><v _t="list" /></l><l _t="struct_field" doc="dedicated EP interrupt  838h" l="4" n="DEACHINT"><v _t="list" /></l><l _t="struct_field" doc="dedicated EP msk  83Ch" l="4" n="DEACHMSK"><v _t="list" /></l><l _t="struct_field" doc="dedicated EP mask  840h" l="4" n="Reserved40"><v _t="list" /></l><l _t="struct_field" doc="dedicated EP mask  844h" l="4" n="DINEP1MSK"><v _t="list" /></l><l _t="struct_field" doc="Reserved  844-87Ch" le="4" n="Reserved44" ne="15"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="DOUTEP1MSK"><v _t="list" /></l></tt></USB_OTG_Device><USB_OTG_INEndpoint _t="struct_descr" n="USB_OTG_INEndpoint" rn="USB_OTG_INEndpointTypeDef"><l _t="i" v="32" /><t _t="dict"><DIEPCTL _t="struct_field" doc="dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h" l="4" n="DIEPCTL"><v _t="list" /></DIEPCTL><Reserved04 _t="struct_field" doc="Reserved  900h + (ep_num * 20h) + 04h" l="4" n="Reserved04"><v _t="list" /></Reserved04><DIEPINT _t="struct_field" doc="dev IN Endpoint Itr Reg  900h + (ep_num * 20h) + 08h" l="4" n="DIEPINT"><v _t="list" /></DIEPINT><Reserved0C _t="struct_field" doc="Reserved  900h + (ep_num * 20h) + 0Ch" l="4" n="Reserved0C"><v _t="list" /></Reserved0C><DIEPTSIZ _t="struct_field" doc="IN Endpoint Txfer Size  900h + (ep_num * 20h) + 10h" l="4" n="DIEPTSIZ"><v _t="list" /></DIEPTSIZ><DIEPDMA _t="struct_field" doc="IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h" l="4" n="DIEPDMA"><v _t="list" /></DIEPDMA><DTXFSTS _t="struct_field" doc="IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h" l="4" n="DTXFSTS"><v _t="list" /></DTXFSTS><Reserved18 _t="struct_field" doc="" l="4" n="Reserved18"><v _t="list" /></Reserved18></t><tt _t="list"><l _t="struct_field" doc="dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h" l="4" n="DIEPCTL"><v _t="list" /></l><l _t="struct_field" doc="Reserved  900h + (ep_num * 20h) + 04h" l="4" n="Reserved04"><v _t="list" /></l><l _t="struct_field" doc="dev IN Endpoint Itr Reg  900h + (ep_num * 20h) + 08h" l="4" n="DIEPINT"><v _t="list" /></l><l _t="struct_field" doc="Reserved  900h + (ep_num * 20h) + 0Ch" l="4" n="Reserved0C"><v _t="list" /></l><l _t="struct_field" doc="IN Endpoint Txfer Size  900h + (ep_num * 20h) + 10h" l="4" n="DIEPTSIZ"><v _t="list" /></l><l _t="struct_field" doc="IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h" l="4" n="DIEPDMA"><v _t="list" /></l><l _t="struct_field" doc="IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h" l="4" n="DTXFSTS"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="Reserved18"><v _t="list" /></l></tt></USB_OTG_INEndpoint><USB_OTG_OUTEndpoint _t="struct_descr" n="USB_OTG_OUTEndpoint" rn="USB_OTG_OUTEndpointTypeDef"><l _t="i" v="32" /><t _t="dict"><DOEPCTL _t="struct_field" doc="dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h" l="4" n="DOEPCTL"><v _t="list" /></DOEPCTL><Reserved04 _t="struct_field" doc="Reserved B00h + (ep_num * 20h) + 04h" l="4" n="Reserved04"><v _t="list" /></Reserved04><DOEPINT _t="struct_field" doc="dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h" l="4" n="DOEPINT"><v _t="list" /></DOEPINT><Reserved0C _t="struct_field" doc="Reserved B00h + (ep_num * 20h) + 0Ch" l="4" n="Reserved0C"><v _t="list" /></Reserved0C><DOEPTSIZ _t="struct_field" doc="dev OUT Endpoint Txfer Size  B00h + (ep_num * 20h) + 10h" l="4" n="DOEPTSIZ"><v _t="list" /></DOEPTSIZ><DOEPDMA _t="struct_field" doc="dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h" l="4" n="DOEPDMA"><v _t="list" /></DOEPDMA><Reserved18 _t="struct_field" doc="" le="4" n="Reserved18" ne="2"><v _t="list" /></Reserved18></t><tt _t="list"><l _t="struct_field" doc="dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h" l="4" n="DOEPCTL"><v _t="list" /></l><l _t="struct_field" doc="Reserved B00h + (ep_num * 20h) + 04h" l="4" n="Reserved04"><v _t="list" /></l><l _t="struct_field" doc="dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h" l="4" n="DOEPINT"><v _t="list" /></l><l _t="struct_field" doc="Reserved B00h + (ep_num * 20h) + 0Ch" l="4" n="Reserved0C"><v _t="list" /></l><l _t="struct_field" doc="dev OUT Endpoint Txfer Size  B00h + (ep_num * 20h) + 10h" l="4" n="DOEPTSIZ"><v _t="list" /></l><l _t="struct_field" doc="dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h" l="4" n="DOEPDMA"><v _t="list" /></l><l _t="struct_field" doc="" le="4" n="Reserved18" ne="2"><v _t="list" /></l></tt></USB_OTG_OUTEndpoint><USB_OTG_Host _t="struct_descr" n="USB_OTG_Host" rn="USB_OTG_HostTypeDef"><l _t="i" v="28" /><t _t="dict"><HCFG _t="struct_field" doc="Host Configuration Register 400h" l="4" n="HCFG"><v _t="list" /></HCFG><HFIR _t="struct_field" doc="Host Frame Interval Register  404h" l="4" n="HFIR"><v _t="list" /></HFIR><HFNUM _t="struct_field" doc="Host Frame Nbr/Frame Remaining 408h" l="4" n="HFNUM"><v _t="list" /></HFNUM><Reserved40C _t="struct_field" doc="Reserved  40Ch" l="4" n="Reserved40C"><v _t="list" /></Reserved40C><HPTXSTS _t="struct_field" doc="Host Periodic Tx FIFO/ Queue Status 410h" l="4" n="HPTXSTS"><v _t="list" /></HPTXSTS><HAINT _t="struct_field" doc="Host All Channels Interrupt Register 414h" l="4" n="HAINT"><v _t="list" /></HAINT><HAINTMSK _t="struct_field" doc="" l="4" n="HAINTMSK"><v _t="list" /></HAINTMSK></t><tt _t="list"><l _t="struct_field" doc="Host Configuration Register 400h" l="4" n="HCFG"><v _t="list" /></l><l _t="struct_field" doc="Host Frame Interval Register  404h" l="4" n="HFIR"><v _t="list" /></l><l _t="struct_field" doc="Host Frame Nbr/Frame Remaining 408h" l="4" n="HFNUM"><v _t="list" /></l><l _t="struct_field" doc="Reserved  40Ch" l="4" n="Reserved40C"><v _t="list" /></l><l _t="struct_field" doc="Host Periodic Tx FIFO/ Queue Status 410h" l="4" n="HPTXSTS"><v _t="list" /></l><l _t="struct_field" doc="Host All Channels Interrupt Register 414h" l="4" n="HAINT"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="HAINTMSK"><v _t="list" /></l></tt></USB_OTG_Host><USB_OTG_HostChannel _t="struct_descr" n="USB_OTG_HostChannel" rn="USB_OTG_HostChannelTypeDef"><l _t="i" v="32" /><t _t="dict"><HCCHAR _t="struct_field" doc="" l="4" n="HCCHAR"><v _t="list" /></HCCHAR><HCSPLT _t="struct_field" doc="" l="4" n="HCSPLT"><v _t="list" /></HCSPLT><HCINT _t="struct_field" doc="" l="4" n="HCINT"><v _t="list" /></HCINT><HCINTMSK _t="struct_field" doc="" l="4" n="HCINTMSK"><v _t="list" /></HCINTMSK><HCTSIZ _t="struct_field" doc="" l="4" n="HCTSIZ"><v _t="list" /></HCTSIZ><HCDMA _t="struct_field" doc="" l="4" n="HCDMA"><v _t="list" /></HCDMA><Reserved _t="struct_field" doc="" le="4" n="Reserved" ne="2"><v _t="list" /></Reserved></t><tt _t="list"><l _t="struct_field" doc="" l="4" n="HCCHAR"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="HCSPLT"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="HCINT"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="HCINTMSK"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="HCTSIZ"><v _t="list" /></l><l _t="struct_field" doc="" l="4" n="HCDMA"><v _t="list" /></l><l _t="struct_field" doc="" le="4" n="Reserved" ne="2"><v _t="list" /></l></tt></USB_OTG_HostChannel></types><vars _t="dict" /></proc>