// Seed: 3326494644
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  output id_4;
  output id_3;
  inout id_2;
  output id_1;
  assign id_2 = id_2;
  logic id_6;
  type_0 id_7 (
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(1'h0),
      .id_4(1'b0),
      .id_5(1),
      .id_6(),
      .id_7(id_4)
  );
  logic id_8;
endmodule
