#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Mar  8 15:55:42 2023
# Process ID: 4387
# Current directory: /home/ispr/Documentos/ispr/tutorials/lab4/hw
# Command line: vivado
# Log file: /home/ispr/Documentos/ispr/tutorials/lab4/hw/vivado.log
# Journal file: /home/ispr/Documentos/ispr/tutorials/lab4/hw/vivado.jou
# Running On: pc-b042-18, OS: Linux, CPU Frequency: 2800.000 MHz, CPU Physical cores: 6, Host memory: 16654 MB
#-----------------------------------------------------------
start_gui
open_project /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/ispr/Documentos/ispr/tutorials/lab4/hw/project/lab4.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {140} CONFIG.PCW_USE_M_AXI_GP1 {1} CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (140 MHz)} Master {/processing_system7_0/M_AXI_GP1} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64}] [get_bd_cells axi_bram_ctrl_0]
endgroup
set_property range 64K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
validate_bd_design
validate_bd_design
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_xbar {Auto} Master {/axi_cdma_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (140 MHz)} Master {/axi_cdma_0/M_AXI_SG} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_cdma_0/M_AXI_SG]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_cdma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK1 (140 MHz)} Master {/axi_cdma_0/M_AXI} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_1]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64}] [get_bd_cells axi_bram_ctrl_1]
endgroup
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTB] [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
set_property location {2 297 -652} [get_bd_cells axi_cdma_1]
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins axi_cdma_0/cdma_introut]
set_property location {1 -51 273} [get_bd_cells axi_cdma_1]
set_property location {5.5 1781 -359} [get_bd_cells ps7_0_axi_periph]
set_property location {6.5 2122 -387} [get_bd_cells ps7_0_axi_periph]
set_property location {5 1524 -382} [get_bd_cells ps7_0_axi_periph]
set_property location {1796 -609} [get_bd_intf_ports leds_4bits]
set_property location {1948 -606} [get_bd_intf_ports leds_4bits]
set_property location {2372 -609} [get_bd_intf_ports leds_4bits]
set_property location {5.5 2672 -304} [get_bd_cells ps7_0_axi_periph]
set_property location {5 1457 -310} [get_bd_cells ps7_0_axi_periph]
set_property location {1913 -549} [get_bd_intf_ports leds_4bits]
startgroup
copy_bd_objs /  [get_bd_intf_ports {leds_4bits}]
copy_bd_objs /  [get_bd_intf_ports {btn DDR sws_4bits FIXED_IO}]
set_property location {1876 -559} [get_bd_intf_ports leds_4bits1]
set_property location {1876 -559} [get_bd_intf_ports DDR1]
set_property location {1876 -559} [get_bd_intf_ports FIXED_IO1]
set_property location {1876 -559} [get_bd_intf_ports btn1]
set_property location {1876 -559} [get_bd_intf_ports sws_4bits1]
endgroup
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
redo
redo
redo
redo
redo
redo
redo
redo
redo
set_property location {5 1396 7} [get_bd_cells axi_smc]
set_property range 64K [get_bd_addr_segs {axi_cdma_0/Data/SEG_axi_bram_ctrl_1_Mem0}]
validate_bd_design
set_property location {2 8 74} [get_bd_cells axi_cdma_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (140 MHz)} Master {/axi_cdma_1/M_AXI} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_cdma_1/M_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (140 MHz)} Master {/axi_cdma_1/M_AXI_SG} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_cdma_1/M_AXI_SG]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_cdma_1/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_cdma_1/S_AXI_LITE]
endgroup
undo
set_property -dict [list CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (140 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (140 MHz)} Master {/axi_cdma_1/M_AXI} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_cdma_1/M_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_cdma_1/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_cdma_1/S_AXI_LITE]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
validate_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {32}] [get_bd_cells axi_bram_ctrl_0]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64}] [get_bd_cells axi_bram_ctrl_0]
endgroup
startgroup
set_property -dict [list CONFIG.SUPPORTS_NARROW_BURST.VALUE_SRC PROPAGATED] [get_bd_cells axi_bram_ctrl_1]
set_property -dict [list CONFIG.DATA_WIDTH {64}] [get_bd_cells axi_bram_ctrl_1]
endgroup
delete_bd_objs [get_bd_intf_nets axi_cdma_1_M_AXI] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_cells axi_cdma_1]
startgroup
set_property -dict [list CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
delete_bd_objs [get_bd_intf_nets axi_cdma_0_M_AXI_SG]
endgroup
validate_bd_design
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
write_project_tcl -force {/home/ispr/Documentos/ispr/tutorials/lab4/hw/create_project.tcl}
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/ispr/Documentos/ispr/tutorials/lab4/hw/project/system_wrapper.xsa
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/ispr/Documentos/ispr/tutorials/lab4/hw/system_wrapper.xsa
