From 9333656136f5cb532cd11090de9900682a953e88 Mon Sep 17 00:00:00 2001
From: David Daney <david.daney@cavium.com>
Date: Tue, 22 Oct 2013 15:23:43 -0700
Subject: [PATCH 311/382] MIPS: Define read_gc0_epc() and read_gc0_errorepc()

Based on SDK octeon3_3.10.

... to allow access to the corresponding Guest context registers.

Signed-off-by: David Daney <david.daney@cavium.com>
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/mips/include/asm/mipsregs.h |    6 ++++++
 1 files changed, 6 insertions(+), 0 deletions(-)

diff --git a/arch/mips/include/asm/mipsregs.h b/arch/mips/include/asm/mipsregs.h
index f05ce67..83aa897 100644
--- a/arch/mips/include/asm/mipsregs.h
+++ b/arch/mips/include/asm/mipsregs.h
@@ -1394,6 +1394,9 @@ do {									\
 #define read_gc0_cause()		__read_32bit_gc0_register($13, 0)
 #define write_gc0_cause(val)		__write_32bit_gc0_register($13, 0, val)
 
+#define read_gc0_epc()			__read_64bit_gc0_register($14, 0)
+#define write_gc0_epc(val)		__write_64bit_gc0_register($14, 0, val)
+
 #define read_gc0_ebase()		__read_64bit_gc0_register($15, 1)
 #define write_gc0_ebase(val)		__write_64bit_gc0_register($15, 1, val)
 
@@ -1417,6 +1420,9 @@ do {									\
 #define read_gc0_xcontext()		__read_64bit_gc0_register($20, 0)
 #define write_gc0_xcontext(val)		__write_64bit_gc0_register($20, 0, val)
 
+#define read_gc0_errorepc()		__read_64bit_gc0_register($30, 0)
+#define write_gc0_errorepc(val)		__write_64bit_gc0_register($30, 0, val)
+
 #define read_gc0_kscratch(idx)		__read_64bit_gc0_register($31, (idx))
 #define write_gc0_kscratch(idx, val)	__write_64bit_gc0_register($31, (idx), val)
 
-- 
1.7.0.4

