// Seed: 1459280995
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout supply1 id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
  assign id_6 = -1;
  wire id_11;
  ;
  wire id_12;
  assign module_1._id_1 = 0;
  localparam id_13 = 1 ^ -1, id_14 = id_13;
  wire id_15;
endmodule
module module_1 #(
    parameter id_1 = 32'd28,
    parameter id_2 = 32'd88
) (
    input  wire  id_0,
    input  wor   _id_1,
    input  tri0  _id_2,
    output logic id_3,
    output wire  id_4
);
  reg [id_1 : id_2] id_6;
  assign id_3 = id_2;
  always begin : LABEL_0
    id_3 <= -1'b0;
  end
  tri1 id_7;
  parameter id_8 = -1;
  assign id_3 = id_6;
  wire  id_9;
  logic id_10 = 1;
  initial id_6 = -1;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_10,
      id_8,
      id_8,
      id_7,
      id_8,
      id_8
  );
  logic [7:0] id_11;
  ;
  parameter id_12 = ~1;
  localparam id_13 = 1;
  assign id_7 = 1'h0 - id_9 << id_11[1];
  assign id_4 = 1;
  parameter id_14 = 1;
  parameter id_15 = id_8;
  wire id_16;
  assign id_16 = id_12;
  assign id_10 = -1;
  wire id_17;
endmodule
