V3 5
FL C:/Users/Arti/Documents/oneplusone/parta/USR44/USR44.vhd 2023/10/16.17:48:48 P.20131013
EN work/USR44 1700246081 \
      FL C:/Users/Arti/Documents/oneplusone/parta/USR44/USR44.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/USR44/Behavioral 1700246082 \
      FL C:/Users/Arti/Documents/oneplusone/parta/USR44/USR44.vhd EN work/USR44 1700246081
FL C:/Users/Arti/Documents/VLSI/sppu_e-tc_notes_and_praticals-master/sppu_e-tc_notes_and_praticals-master/sem7/vlsi_praticals/parta/parta/USR44/USR44.vhd 2023/10/16.17:48:48 P.20131013
FL D:/sem7/42410/USR44/USR44.vhd 2022/09/27.17:32:29 P.20131013
