<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMMCCodeEmitter.cpp source code [llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>ARM</a>/<a href='./'>MCTargetDesc</a>/<a href='ARMMCCodeEmitter.cpp.html'>ARMMCCodeEmitter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARM/ARMMCCodeEmitter.cpp - Convert ARM code to machine code -------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the ARMMCCodeEmitter class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="ARMAddressingModes.h.html">"MCTargetDesc/ARMAddressingModes.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ARMBaseInfo.h.html">"MCTargetDesc/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="ARMFixupKinds.h.html">"MCTargetDesc/ARMFixupKinds.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ARMMCExpr.h.html">"MCTargetDesc/ARMMCExpr.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/ADT/APFloat.h.html">"llvm/ADT/APFloat.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/ADT/APInt.h.html">"llvm/ADT/APInt.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/MC/MCCodeEmitter.h.html">"llvm/MC/MCCodeEmitter.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixup.h.html">"llvm/MC/MCFixup.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../../../include/c++/7/cstdlib.html">&lt;cstdlib&gt;</a></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mccodeemitter"</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><a class="macro" href="../../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic MCNumEmitted = {&quot;mccodeemitter&quot;, &quot;MCNumEmitted&quot;, &quot;Number of MC instructions emitted.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="MCNumEmitted" title='MCNumEmitted' data-ref="MCNumEmitted">MCNumEmitted</dfn>, <q>"Number of MC instructions emitted."</q>);</td></tr>
<tr><th id="46">46</th><td><a class="macro" href="../../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic MCNumCPRelocations = {&quot;mccodeemitter&quot;, &quot;MCNumCPRelocations&quot;, &quot;Number of constant pool relocations created.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="MCNumCPRelocations" title='MCNumCPRelocations' data-ref="MCNumCPRelocations">MCNumCPRelocations</dfn>, <q>"Number of constant pool relocations created."</q>);</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>namespace</b> {</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> {</td></tr>
<tr><th id="51">51</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ARMMCCodeEmitter::MCII" title='(anonymous namespace)::ARMMCCodeEmitter::MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::MCII">MCII</dfn>;</td></tr>
<tr><th id="52">52</th><td>  <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-type='llvm::MCContext &amp;' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</dfn>;</td></tr>
<tr><th id="53">53</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMMCCodeEmitter::IsLittleEndian" title='(anonymous namespace)::ARMMCCodeEmitter::IsLittleEndian' data-type='bool' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::IsLittleEndian">IsLittleEndian</dfn>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><b>public</b>:</td></tr>
<tr><th id="56">56</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116ARMMCCodeEmitterC1ERKN4llvm11MCInstrInfoERNS1_9MCContextEb" title='(anonymous namespace)::ARMMCCodeEmitter::ARMMCCodeEmitter' data-type='void (anonymous namespace)::ARMMCCodeEmitter::ARMMCCodeEmitter(const llvm::MCInstrInfo &amp; mcii, llvm::MCContext &amp; ctx, bool IsLittle)' data-ref="_ZN12_GLOBAL__N_116ARMMCCodeEmitterC1ERKN4llvm11MCInstrInfoERNS1_9MCContextEb">ARMMCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col1 decl" id="1mcii" title='mcii' data-type='const llvm::MCInstrInfo &amp;' data-ref="1mcii">mcii</dfn>, <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col2 decl" id="2ctx" title='ctx' data-type='llvm::MCContext &amp;' data-ref="2ctx">ctx</dfn>, <em>bool</em> <dfn class="local col3 decl" id="3IsLittle" title='IsLittle' data-type='bool' data-ref="3IsLittle">IsLittle</dfn>)</td></tr>
<tr><th id="57">57</th><td>    : <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::MCII" title='(anonymous namespace)::ARMMCCodeEmitter::MCII' data-use='w' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::MCII">MCII</a>(<a class="local col1 ref" href="#1mcii" title='mcii' data-ref="1mcii">mcii</a>), <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='w' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>(<a class="local col2 ref" href="#2ctx" title='ctx' data-ref="2ctx">ctx</a>), <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::IsLittleEndian" title='(anonymous namespace)::ARMMCCodeEmitter::IsLittleEndian' data-use='w' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::IsLittleEndian">IsLittleEndian</a>(<a class="local col3 ref" href="#3IsLittle" title='IsLittle' data-ref="3IsLittle">IsLittle</a>) {</td></tr>
<tr><th id="58">58</th><td>  }</td></tr>
<tr><th id="59">59</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116ARMMCCodeEmitterC1ERKS0_" title='(anonymous namespace)::ARMMCCodeEmitter::ARMMCCodeEmitter' data-type='void (anonymous namespace)::ARMMCCodeEmitter::ARMMCCodeEmitter(const (anonymous namespace)::ARMMCCodeEmitter &amp; )' data-ref="_ZN12_GLOBAL__N_116ARMMCCodeEmitterC1ERKS0_">ARMMCCodeEmitter</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="60">60</th><td>  <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116ARMMCCodeEmitteraSERKS0_" title='(anonymous namespace)::ARMMCCodeEmitter::operator=' data-type='(anonymous namespace)::ARMMCCodeEmitter &amp; (anonymous namespace)::ARMMCCodeEmitter::operator=(const (anonymous namespace)::ARMMCCodeEmitter &amp; )' data-ref="_ZN12_GLOBAL__N_116ARMMCCodeEmitteraSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="61">61</th><td>  <dfn class="virtual tu decl" id="_ZN12_GLOBAL__N_116ARMMCCodeEmitterD1Ev" title='(anonymous namespace)::ARMMCCodeEmitter::~ARMMCCodeEmitter' data-type='void (anonymous namespace)::ARMMCCodeEmitter::~ARMMCCodeEmitter()' data-ref="_ZN12_GLOBAL__N_116ARMMCCodeEmitterD1Ev">~ARMMCCodeEmitter</dfn>() override = <b>default</b>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter7isThumbERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::isThumb' data-type='bool (anonymous namespace)::ARMMCCodeEmitter::isThumb(const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter7isThumbERKN4llvm15MCSubtargetInfoE">isThumb</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="4STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="4STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="64">64</th><td>    <b>return</b> STI.getFeatureBits()[ARM::<span class='error' title="no member named &apos;ModeThumb&apos; in namespace &apos;llvm::ARM&apos;">ModeThumb</span>];</td></tr>
<tr><th id="65">65</th><td>  }</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::isThumb2' data-type='bool (anonymous namespace)::ARMMCCodeEmitter::isThumb2(const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE">isThumb2</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="5STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="5STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="68">68</th><td>    <b>return</b> isThumb(STI) &amp;&amp; STI.getFeatureBits()[ARM::<span class='error' title="no member named &apos;FeatureThumb2&apos; in namespace &apos;llvm::ARM&apos;">FeatureThumb2</span>];</td></tr>
<tr><th id="69">69</th><td>  }</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter13isTargetMachOERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::isTargetMachO' data-type='bool (anonymous namespace)::ARMMCCodeEmitter::isTargetMachO(const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter13isTargetMachOERKN4llvm15MCSubtargetInfoE">isTargetMachO</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="6STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="6STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="72">72</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col7 decl" id="7TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="7TT">TT</dfn> = <a class="local col6 ref" href="#6STI" title='STI' data-ref="6STI">STI</a>.<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" title='llvm::MCSubtargetInfo::getTargetTriple' data-ref="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv">getTargetTriple</a>();</td></tr>
<tr><th id="73">73</th><td>    <b>return</b> <a class="local col7 ref" href="#7TT" title='TT' data-ref="7TT">TT</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple18isOSBinFormatMachOEv" title='llvm::Triple::isOSBinFormatMachO' data-ref="_ZNK4llvm6Triple18isOSBinFormatMachOEv">isOSBinFormatMachO</a>();</td></tr>
<tr><th id="74">74</th><td>  }</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <em>unsigned</em> <dfn class="tu decl" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getMachineSoImmOpValueEj" title='(anonymous namespace)::ARMMCCodeEmitter::getMachineSoImmOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getMachineSoImmOpValue(unsigned int SoImm) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getMachineSoImmOpValueEj">getMachineSoImmOpValue</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="8SoImm" title='SoImm' data-type='unsigned int' data-ref="8SoImm">SoImm</dfn>) <em>const</em>;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">// getBinaryCodeForInstr - TableGen'erated function for getting the</i></td></tr>
<tr><th id="79">79</th><td><i  data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  // binary encoding for an instruction.</i></td></tr>
<tr><th id="80">80</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getBinaryCodeForInstr' data-type='uint64_t (anonymous namespace)::ARMMCCodeEmitter::getBinaryCodeForInstr(const llvm::MCInst &amp; MI, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBinaryCodeForInstr</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="9MI">MI</dfn>,</td></tr>
<tr><th id="81">81</th><td>                                 <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="10Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="10Fixups">Fixups</dfn>,</td></tr>
<tr><th id="82">82</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="11STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="11STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getMachineOpValue - Return binary encoding of operand. If the machine</i></td></tr>
<tr><th id="85">85</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// operand requires relocation, record the relocation and return zero.</i></td></tr>
<tr><th id="86">86</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getMachineOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getMachineOpValue(const llvm::MCInst &amp; MI, const llvm::MCOperand &amp; MO, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMachineOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="12MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="12MI">MI</dfn>,<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="13MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="13MO">MO</dfn>,</td></tr>
<tr><th id="87">87</th><td>                             <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="14Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="14Fixups">Fixups</dfn>,</td></tr>
<tr><th id="88">88</th><td>                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="15STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="15STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getHiLo16ImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getHiLo16ImmOpValue - Return the encoding for the hi / low 16-bit of</i></td></tr>
<tr><th id="91">91</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getHiLo16ImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// the specified operand. This is used for operands with :lower16: and</i></td></tr>
<tr><th id="92">92</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getHiLo16ImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// :upper16: prefixes.</i></td></tr>
<tr><th id="93">93</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getHiLo16ImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getHiLo16ImmOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getHiLo16ImmOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getHiLo16ImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getHiLo16ImmOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="16MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="16MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="17OpIdx" title='OpIdx' data-type='unsigned int' data-ref="17OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="94">94</th><td>                               <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="18Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="18Fixups">Fixups</dfn>,</td></tr>
<tr><th id="95">95</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="19STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="19STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22EncodeAddrModeOpValuesERKN4llvm6MCInstEjRjS5_RNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::EncodeAddrModeOpValues' data-type='bool (anonymous namespace)::ARMMCCodeEmitter::EncodeAddrModeOpValues(const llvm::MCInst &amp; MI, unsigned int OpIdx, unsigned int &amp; Reg, unsigned int &amp; Imm, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22EncodeAddrModeOpValuesERKN4llvm6MCInstEjRjS5_RNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">EncodeAddrModeOpValues</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="20MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="21OpIdx" title='OpIdx' data-type='unsigned int' data-ref="21OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="98">98</th><td>                              <em>unsigned</em> &amp;<dfn class="local col2 decl" id="22Reg" title='Reg' data-type='unsigned int &amp;' data-ref="22Reg">Reg</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="23Imm" title='Imm' data-type='unsigned int &amp;' data-ref="23Imm">Imm</dfn>,</td></tr>
<tr><th id="99">99</th><td>                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="24Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="24Fixups">Fixups</dfn>,</td></tr>
<tr><th id="100">100</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="25STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="25STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbBLTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getThumbBLTargetOpValue - Return encoding info for Thumb immediate</i></td></tr>
<tr><th id="103">103</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbBLTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// BL branch target.</i></td></tr>
<tr><th id="104">104</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbBLTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbBLTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbBLTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbBLTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbBLTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="26MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="27OpIdx" title='OpIdx' data-type='unsigned int' data-ref="27OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="105">105</th><td>                                   <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="28Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="28Fixups">Fixups</dfn>,</td></tr>
<tr><th id="106">106</th><td>                                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="29STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="29STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getThumbBLXTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getThumbBLXTargetOpValue - Return encoding info for Thumb immediate</i></td></tr>
<tr><th id="109">109</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getThumbBLXTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// BLX branch target.</i></td></tr>
<tr><th id="110">110</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getThumbBLXTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbBLXTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbBLXTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getThumbBLXTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbBLXTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="30MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="30MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="31OpIdx" title='OpIdx' data-type='unsigned int' data-ref="31OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="111">111</th><td>                                    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="32Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="32Fixups">Fixups</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="33STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="33STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbBRTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getThumbBRTargetOpValue - Return encoding info for Thumb branch target.</i></td></tr>
<tr><th id="115">115</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbBRTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbBRTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbBRTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbBRTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbBRTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="34MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="34MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="35OpIdx" title='OpIdx' data-type='unsigned int' data-ref="35OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="116">116</th><td>                                   <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="36Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="36Fixups">Fixups</dfn>,</td></tr>
<tr><th id="117">117</th><td>                                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="37STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="37STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getThumbBCCTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getThumbBCCTargetOpValue - Return encoding info for Thumb branch target.</i></td></tr>
<tr><th id="120">120</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getThumbBCCTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbBCCTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbBCCTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getThumbBCCTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbBCCTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="38MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="38MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="39OpIdx" title='OpIdx' data-type='unsigned int' data-ref="39OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="121">121</th><td>                                    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="40Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="40Fixups">Fixups</dfn>,</td></tr>
<tr><th id="122">122</th><td>                                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="41STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="41STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbCBTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getThumbCBTargetOpValue - Return encoding info for Thumb branch target.</i></td></tr>
<tr><th id="125">125</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbCBTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbCBTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbCBTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbCBTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbCBTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="42MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="42MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43OpIdx" title='OpIdx' data-type='unsigned int' data-ref="43OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="126">126</th><td>                                   <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="44Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="44Fixups">Fixups</dfn>,</td></tr>
<tr><th id="127">127</th><td>                                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="45STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="45STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getBranchTargetOpValue - Return encoding info for 24-bit immediate</i></td></tr>
<tr><th id="130">130</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// branch target.</i></td></tr>
<tr><th id="131">131</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getBranchTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getBranchTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="46MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="46MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="47OpIdx" title='OpIdx' data-type='unsigned int' data-ref="47OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="132">132</th><td>                                  <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="48Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="48Fixups">Fixups</dfn>,</td></tr>
<tr><th id="133">133</th><td>                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="49STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="49STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter27getThumbBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getThumbBranchTargetOpValue - Return encoding info for 24-bit</i></td></tr>
<tr><th id="136">136</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter27getThumbBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// immediate Thumb2 direct branch target.</i></td></tr>
<tr><th id="137">137</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter27getThumbBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbBranchTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbBranchTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter27getThumbBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbBranchTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="50MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="50MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="51OpIdx" title='OpIdx' data-type='unsigned int' data-ref="51OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                       <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="52Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="52Fixups">Fixups</dfn>,</td></tr>
<tr><th id="139">139</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="53STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="53STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getARMBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getARMBranchTargetOpValue - Return encoding info for 24-bit immediate</i></td></tr>
<tr><th id="142">142</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getARMBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// branch target.</i></td></tr>
<tr><th id="143">143</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getARMBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getARMBranchTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getARMBranchTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getARMBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getARMBranchTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="54MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="54MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="55OpIdx" title='OpIdx' data-type='unsigned int' data-ref="55OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="144">144</th><td>                                     <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="56Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="56Fixups">Fixups</dfn>,</td></tr>
<tr><th id="145">145</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="57STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="57STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="146">146</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter21getARMBLTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getARMBLTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getARMBLTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter21getARMBLTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getARMBLTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="58MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="58MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="59OpIdx" title='OpIdx' data-type='unsigned int' data-ref="59OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="147">147</th><td>                                 <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="60Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="60Fixups">Fixups</dfn>,</td></tr>
<tr><th id="148">148</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="61STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="61STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="149">149</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getARMBLXTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getARMBLXTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getARMBLXTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getARMBLXTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getARMBLXTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="62MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="62MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="63OpIdx" title='OpIdx' data-type='unsigned int' data-ref="63OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="150">150</th><td>                                  <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="64Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="64Fixups">Fixups</dfn>,</td></tr>
<tr><th id="151">151</th><td>                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="65STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="65STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAdrLabelOpValue - Return encoding info for 12-bit immediate</i></td></tr>
<tr><th id="154">154</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// ADR label target.</i></td></tr>
<tr><th id="155">155</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAdrLabelOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAdrLabelOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAdrLabelOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="66MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="67OpIdx" title='OpIdx' data-type='unsigned int' data-ref="67OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="156">156</th><td>                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="68Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="68Fixups">Fixups</dfn>,</td></tr>
<tr><th id="157">157</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="69STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="69STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="158">158</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbAdrLabelOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbAdrLabelOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbAdrLabelOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="70MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="70MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="71OpIdx" title='OpIdx' data-type='unsigned int' data-ref="71OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="159">159</th><td>                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="72Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="72Fixups">Fixups</dfn>,</td></tr>
<tr><th id="160">160</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="73STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="73STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="161">161</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getT2AdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2AdrLabelOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getT2AdrLabelOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getT2AdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2AdrLabelOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="74MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="74MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="75OpIdx" title='OpIdx' data-type='unsigned int' data-ref="75OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="162">162</th><td>                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="76Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="76Fixups">Fixups</dfn>,</td></tr>
<tr><th id="163">163</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="77STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="77STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter16getITMaskOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getITMaskOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getITMaskOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter16getITMaskOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getITMaskOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="78MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="78MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="79OpIdx" title='OpIdx' data-type='unsigned int' data-ref="79OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="166">166</th><td>                            <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="80Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="80Fixups">Fixups</dfn>,</td></tr>
<tr><th id="167">167</th><td>                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="81STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="81STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getAddrModeImm12OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrModeImm12OpValue - Return encoding info for 'reg +/- imm12'</i></td></tr>
<tr><th id="170">170</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getAddrModeImm12OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// operand.</i></td></tr>
<tr><th id="171">171</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getAddrModeImm12OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrModeImm12OpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrModeImm12OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getAddrModeImm12OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrModeImm12OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="82MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="82MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="83OpIdx" title='OpIdx' data-type='unsigned int' data-ref="83OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="172">172</th><td>                                   <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="84Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="84Fixups">Fixups</dfn>,</td></tr>
<tr><th id="173">173</th><td>                                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="85STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="85STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter29getThumbAddrModeRegRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getThumbAddrModeRegRegOpValue - Return encoding for 'reg + reg' operand.</i></td></tr>
<tr><th id="176">176</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter29getThumbAddrModeRegRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbAddrModeRegRegOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbAddrModeRegRegOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter29getThumbAddrModeRegRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbAddrModeRegRegOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="86MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="86MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="87OpIdx" title='OpIdx' data-type='unsigned int' data-ref="87OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="177">177</th><td>                                         <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="88Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="88Fixups">Fixups</dfn>,</td></tr>
<tr><th id="178">178</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="89STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="89STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm8s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getT2AddrModeImm8s4OpValue - Return encoding info for 'reg +/- imm8&lt;&lt;2'</i></td></tr>
<tr><th id="181">181</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm8s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// operand.</i></td></tr>
<tr><th id="182">182</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm8s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm8s4OpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm8s4OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm8s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2AddrModeImm8s4OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="90MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="90MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="91OpIdx" title='OpIdx' data-type='unsigned int' data-ref="91OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="183">183</th><td>                                   <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="92Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="92Fixups">Fixups</dfn>,</td></tr>
<tr><th id="184">184</th><td>                                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="93STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="93STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm7s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getT2AddrModeImm7s4OpValue - Return encoding info for 'reg +/- imm7&lt;&lt;2'</i></td></tr>
<tr><th id="187">187</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm7s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// operand.</i></td></tr>
<tr><th id="188">188</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm7s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm7s4OpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm7s4OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm7s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2AddrModeImm7s4OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="94MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="94MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="95OpIdx" title='OpIdx' data-type='unsigned int' data-ref="95OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="189">189</th><td>                                      <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="96Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="96Fixups">Fixups</dfn>,</td></tr>
<tr><th id="190">190</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="97STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="97STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter31getT2AddrModeImm0_1020s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getT2AddrModeImm0_1020s4OpValue - Return encoding info for 'reg + imm8&lt;&lt;2'</i></td></tr>
<tr><th id="193">193</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter31getT2AddrModeImm0_1020s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// operand.</i></td></tr>
<tr><th id="194">194</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter31getT2AddrModeImm0_1020s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm0_1020s4OpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm0_1020s4OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter31getT2AddrModeImm0_1020s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2AddrModeImm0_1020s4OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="98MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="98MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="99OpIdx" title='OpIdx' data-type='unsigned int' data-ref="99OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="195">195</th><td>                                   <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="100Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="100Fixups">Fixups</dfn>,</td></tr>
<tr><th id="196">196</th><td>                                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="101STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="101STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <i class="doc">/// getT2ScaledImmOpValue - Return encoding info for '+/- immX&lt;&lt;Y'</i></td></tr>
<tr><th id="199">199</th><td><i class="doc">  /// operand.</i></td></tr>
<tr><th id="200">200</th><td>  <b>template</b>&lt;<em>unsigned</em> Bits, <em>unsigned</em> Shift&gt;</td></tr>
<tr><th id="201">201</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter21getT2ScaledImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2ScaledImmOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getT2ScaledImmOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter21getT2ScaledImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2ScaledImmOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="102MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="102MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="103OpIdx" title='OpIdx' data-type='unsigned int' data-ref="103OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="202">202</th><td>                                 <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="104Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="104Fixups">Fixups</dfn>,</td></tr>
<tr><th id="203">203</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="105STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="105STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getLdStSORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getLdStSORegOpValue - Return encoding info for 'reg +/- reg shop imm'</i></td></tr>
<tr><th id="206">206</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getLdStSORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// operand as needed by load/store instructions.</i></td></tr>
<tr><th id="207">207</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getLdStSORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getLdStSORegOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getLdStSORegOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getLdStSORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getLdStSORegOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="106MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="106MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="107OpIdx" title='OpIdx' data-type='unsigned int' data-ref="107OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="208">208</th><td>                               <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="108Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="108Fixups">Fixups</dfn>,</td></tr>
<tr><th id="209">209</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="109STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="109STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getLdStmModeOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getLdStmModeOpValue - Return encoding for load/store multiple mode.</i></td></tr>
<tr><th id="212">212</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getLdStmModeOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getLdStmModeOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getLdStmModeOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getLdStmModeOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getLdStmModeOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="110MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="110MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="111OpIdx" title='OpIdx' data-type='unsigned int' data-ref="111OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="213">213</th><td>                               <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="112Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="112Fixups">Fixups</dfn>,</td></tr>
<tr><th id="214">214</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="113STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="113STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="215">215</th><td>    <span class="namespace">ARM_AM::</span><a class="type" href="ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode" title='llvm::ARM_AM::AMSubMode' data-ref="llvm::ARM_AM::AMSubMode">AMSubMode</a> <dfn class="local col4 decl" id="114Mode" title='Mode' data-type='ARM_AM::AMSubMode' data-ref="114Mode">Mode</dfn> = (<span class="namespace">ARM_AM::</span><a class="type" href="ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode" title='llvm::ARM_AM::AMSubMode' data-ref="llvm::ARM_AM::AMSubMode">AMSubMode</a>)<a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#111OpIdx" title='OpIdx' data-ref="111OpIdx">OpIdx</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="216">216</th><td>    <b>switch</b> (<a class="local col4 ref" href="#114Mode" title='Mode' data-ref="114Mode">Mode</a>) {</td></tr>
<tr><th id="217">217</th><td>    <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown addressing sub-mode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 217)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown addressing sub-mode!"</q>);</td></tr>
<tr><th id="218">218</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::da" title='llvm::ARM_AM::AMSubMode::da' data-ref="llvm::ARM_AM::AMSubMode::da">da</a>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="219">219</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a>: <b>return</b> <var>1</var>;</td></tr>
<tr><th id="220">220</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::db" title='llvm::ARM_AM::AMSubMode::db' data-ref="llvm::ARM_AM::AMSubMode::db">db</a>: <b>return</b> <var>2</var>;</td></tr>
<tr><th id="221">221</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::AMSubMode::ib" title='llvm::ARM_AM::AMSubMode::ib' data-ref="llvm::ARM_AM::AMSubMode::ib">ib</a>: <b>return</b> <var>3</var>;</td></tr>
<tr><th id="222">222</th><td>    }</td></tr>
<tr><th id="223">223</th><td>  }</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter10getShiftOpEN4llvm6ARM_AM8ShiftOpcE">/// getShiftOp - Return the shift opcode (bit[6:5]) of the immediate value.</i></td></tr>
<tr><th id="226">226</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter10getShiftOpEN4llvm6ARM_AM8ShiftOpcE">  ///</i></td></tr>
<tr><th id="227">227</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter10getShiftOpEN4llvm6ARM_AM8ShiftOpcE" title='(anonymous namespace)::ARMMCCodeEmitter::getShiftOp' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getShiftOp(ARM_AM::ShiftOpc ShOpc) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter10getShiftOpEN4llvm6ARM_AM8ShiftOpcE">getShiftOp</dfn>(<span class="namespace">ARM_AM::</span><a class="type" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col5 decl" id="115ShOpc" title='ShOpc' data-type='ARM_AM::ShiftOpc' data-ref="115ShOpc">ShOpc</dfn>) <em>const</em> {</td></tr>
<tr><th id="228">228</th><td>    <b>switch</b> (<a class="local col5 ref" href="#115ShOpc" title='ShOpc' data-ref="115ShOpc">ShOpc</a>) {</td></tr>
<tr><th id="229">229</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>:</td></tr>
<tr><th id="230">230</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="231">231</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsr" title='llvm::ARM_AM::ShiftOpc::lsr' data-ref="llvm::ARM_AM::ShiftOpc::lsr">lsr</a>: <b>return</b> <var>1</var>;</td></tr>
<tr><th id="232">232</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::asr" title='llvm::ARM_AM::ShiftOpc::asr' data-ref="llvm::ARM_AM::ShiftOpc::asr">asr</a>: <b>return</b> <var>2</var>;</td></tr>
<tr><th id="233">233</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::ror" title='llvm::ARM_AM::ShiftOpc::ror' data-ref="llvm::ARM_AM::ShiftOpc::ror">ror</a>:</td></tr>
<tr><th id="234">234</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::rrx" title='llvm::ARM_AM::ShiftOpc::rrx' data-ref="llvm::ARM_AM::ShiftOpc::rrx">rrx</a>: <b>return</b> <var>3</var>;</td></tr>
<tr><th id="235">235</th><td>    }</td></tr>
<tr><th id="236">236</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid ShiftOpc!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 236)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid ShiftOpc!"</q>);</td></tr>
<tr><th id="237">237</th><td>  }</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrMode2OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrMode2OffsetOpValue - Return encoding for am2offset operands.</i></td></tr>
<tr><th id="240">240</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrMode2OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode2OffsetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrMode2OffsetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrMode2OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode2OffsetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="116MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="116MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="117OpIdx" title='OpIdx' data-type='unsigned int' data-ref="117OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="241">241</th><td>                                     <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="118Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="118Fixups">Fixups</dfn>,</td></tr>
<tr><th id="242">242</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="119STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="119STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getPostIdxRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getPostIdxRegOpValue - Return encoding for postidx_reg operands.</i></td></tr>
<tr><th id="245">245</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getPostIdxRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getPostIdxRegOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getPostIdxRegOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getPostIdxRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getPostIdxRegOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="120MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="120MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="121OpIdx" title='OpIdx' data-type='unsigned int' data-ref="121OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="246">246</th><td>                                <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="122Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="122Fixups">Fixups</dfn>,</td></tr>
<tr><th id="247">247</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="123STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="123STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrMode3OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrMode3OffsetOpValue - Return encoding for am3offset operands.</i></td></tr>
<tr><th id="250">250</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrMode3OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode3OffsetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrMode3OffsetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrMode3OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode3OffsetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="124MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="124MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="125OpIdx" title='OpIdx' data-type='unsigned int' data-ref="125OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="251">251</th><td>                                     <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="126Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="126Fixups">Fixups</dfn>,</td></tr>
<tr><th id="252">252</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="127STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="127STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getAddrMode3OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrMode3OpValue - Return encoding for addrmode3 operands.</i></td></tr>
<tr><th id="255">255</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getAddrMode3OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode3OpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrMode3OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getAddrMode3OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode3OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="128MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="128MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="129OpIdx" title='OpIdx' data-type='unsigned int' data-ref="129OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="256">256</th><td>                               <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="130Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="130Fixups">Fixups</dfn>,</td></tr>
<tr><th id="257">257</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="131STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="131STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrModeThumbSPOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrModeThumbSPOpValue - Return encoding info for 'reg +/- imm12'</i></td></tr>
<tr><th id="260">260</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrModeThumbSPOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  /// operand.</i></td></tr>
<tr><th id="261">261</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrModeThumbSPOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrModeThumbSPOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrModeThumbSPOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrModeThumbSPOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrModeThumbSPOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="132MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="132MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="133OpIdx" title='OpIdx' data-type='unsigned int' data-ref="133OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="262">262</th><td>                                     <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="134Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="134Fixups">Fixups</dfn>,</td></tr>
<tr><th id="263">263</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="135STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="135STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getAddrModeISOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrModeISOpValue - Encode the t_addrmode_is# operands.</i></td></tr>
<tr><th id="266">266</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getAddrModeISOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrModeISOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrModeISOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getAddrModeISOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrModeISOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="136MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="136MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="137OpIdx" title='OpIdx' data-type='unsigned int' data-ref="137OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="267">267</th><td>                                <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="138Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="138Fixups">Fixups</dfn>,</td></tr>
<tr><th id="268">268</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="139STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="139STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getAddrModePCOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrModePCOpValue - Return encoding for t_addrmode_pc operands.</i></td></tr>
<tr><th id="271">271</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getAddrModePCOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrModePCOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrModePCOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getAddrModePCOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrModePCOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="140MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="140MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="141OpIdx" title='OpIdx' data-type='unsigned int' data-ref="141OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="272">272</th><td>                                <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="142Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="142Fixups">Fixups</dfn>,</td></tr>
<tr><th id="273">273</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="143STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="143STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getAddrMode5OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrMode5OpValue - Return encoding info for 'reg +/- (imm8 &lt;&lt; 2)' operand.</i></td></tr>
<tr><th id="276">276</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getAddrMode5OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode5OpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrMode5OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getAddrMode5OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode5OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="144MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="144MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="145OpIdx" title='OpIdx' data-type='unsigned int' data-ref="145OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="277">277</th><td>                               <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="146Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="146Fixups">Fixups</dfn>,</td></tr>
<tr><th id="278">278</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="147STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="147STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getAddrMode5FP16OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrMode5FP16OpValue - Return encoding info for 'reg +/- (imm8 &lt;&lt; 1)' operand.</i></td></tr>
<tr><th id="281">281</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getAddrMode5FP16OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode5FP16OpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrMode5FP16OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getAddrMode5FP16OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode5FP16OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="148MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="148MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="149OpIdx" title='OpIdx' data-type='unsigned int' data-ref="149OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="282">282</th><td>                               <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="150Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="150Fixups">Fixups</dfn>,</td></tr>
<tr><th id="283">283</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="151STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="151STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter15getCCOutOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getCCOutOpValue - Return encoding of the 's' bit.</i></td></tr>
<tr><th id="286">286</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter15getCCOutOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getCCOutOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getCCOutOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter15getCCOutOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getCCOutOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="152MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="152MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="153Op" title='Op' data-type='unsigned int' data-ref="153Op">Op</dfn>,</td></tr>
<tr><th id="287">287</th><td>                           <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="154Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="154Fixups">Fixups</dfn>,</td></tr>
<tr><th id="288">288</th><td>                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="155STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="155STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="289">289</th><td>    <i>// The operand is either reg0 or CPSR. The 's' bit is encoded as '0' or</i></td></tr>
<tr><th id="290">290</th><td><i>    // '1' respectively.</i></td></tr>
<tr><th id="291">291</th><td>    <b>return</b> MI.getOperand(Op).getReg() == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>;</td></tr>
<tr><th id="292">292</th><td>  }</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter16getModImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getModImmOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getModImmOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; ST) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter16getModImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getModImmOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="156MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="156MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="157Op" title='Op' data-type='unsigned int' data-ref="157Op">Op</dfn>,</td></tr>
<tr><th id="295">295</th><td>                            <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="158Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="158Fixups">Fixups</dfn>,</td></tr>
<tr><th id="296">296</th><td>                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="159ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="159ST">ST</dfn>) <em>const</em> {</td></tr>
<tr><th id="297">297</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="160MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="160MO">MO</dfn> = <a class="local col6 ref" href="#156MI" title='MI' data-ref="156MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#157Op" title='Op' data-ref="157Op">Op</a>);</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>    <i>// Support for fixups (MCFixup)</i></td></tr>
<tr><th id="300">300</th><td>    <b>if</b> (<a class="local col0 ref" href="#160MO" title='MO' data-ref="160MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>()) {</td></tr>
<tr><th id="301">301</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col1 decl" id="161Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="161Expr">Expr</dfn> = <a class="local col0 ref" href="#160MO" title='MO' data-ref="160MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="302">302</th><td>      <i>// Fixups resolve to plain values that need to be encoded.</i></td></tr>
<tr><th id="303">303</th><td>      <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col2 decl" id="162Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="162Kind">Kind</dfn> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_mod_imm" title='llvm::ARM::Fixups::fixup_arm_mod_imm' data-ref="llvm::ARM::Fixups::fixup_arm_mod_imm">fixup_arm_mod_imm</a>);</td></tr>
<tr><th id="304">304</th><td>      <a class="local col8 ref" href="#158Fixups" title='Fixups' data-ref="158Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col1 ref" href="#161Expr" title='Expr' data-ref="161Expr">Expr</a>, <a class="local col2 ref" href="#162Kind" title='Kind' data-ref="162Kind">Kind</a>, <a class="local col6 ref" href="#156MI" title='MI' data-ref="156MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="305">305</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="306">306</th><td>    }</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>    <i>// Immediate is already in its encoded format</i></td></tr>
<tr><th id="309">309</th><td>    <b>return</b> <a class="local col0 ref" href="#160MO" title='MO' data-ref="160MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="310">310</th><td>  }</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getT2SOImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getT2SOImmOpValue - Return an encoded 12-bit shifted-immediate value.</i></td></tr>
<tr><th id="313">313</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getT2SOImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2SOImmOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getT2SOImmOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getT2SOImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2SOImmOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="163MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="163MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="164Op" title='Op' data-type='unsigned int' data-ref="164Op">Op</dfn>,</td></tr>
<tr><th id="314">314</th><td>                           <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="165Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="165Fixups">Fixups</dfn>,</td></tr>
<tr><th id="315">315</th><td>                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="166STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="166STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="316">316</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col7 decl" id="167MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="167MO">MO</dfn> = <a class="local col3 ref" href="#163MI" title='MI' data-ref="163MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#164Op" title='Op' data-ref="164Op">Op</a>);</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>    <i>// Support for fixups (MCFixup)</i></td></tr>
<tr><th id="319">319</th><td>    <b>if</b> (<a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>()) {</td></tr>
<tr><th id="320">320</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col8 decl" id="168Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="168Expr">Expr</dfn> = <a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="321">321</th><td>      <i>// Fixups resolve to plain values that need to be encoded.</i></td></tr>
<tr><th id="322">322</th><td>      <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col9 decl" id="169Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="169Kind">Kind</dfn> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_t2_so_imm" title='llvm::ARM::Fixups::fixup_t2_so_imm' data-ref="llvm::ARM::Fixups::fixup_t2_so_imm">fixup_t2_so_imm</a>);</td></tr>
<tr><th id="323">323</th><td>      <a class="local col5 ref" href="#165Fixups" title='Fixups' data-ref="165Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col8 ref" href="#168Expr" title='Expr' data-ref="168Expr">Expr</a>, <a class="local col9 ref" href="#169Kind" title='Kind' data-ref="169Kind">Kind</a>, <a class="local col3 ref" href="#163MI" title='MI' data-ref="163MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="324">324</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="325">325</th><td>    }</td></tr>
<tr><th id="326">326</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="170SoImm" title='SoImm' data-type='unsigned int' data-ref="170SoImm">SoImm</dfn> = <a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="327">327</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="171Encoded" title='Encoded' data-type='unsigned int' data-ref="171Encoded">Encoded</dfn> =  <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col0 ref" href="#170SoImm" title='SoImm' data-ref="170SoImm">SoImm</a>);</td></tr>
<tr><th id="328">328</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Encoded != ~0U &amp;&amp; &quot;Not a Thumb2 so_imm value?&quot;) ? void (0) : __assert_fail (&quot;Encoded != ~0U &amp;&amp; \&quot;Not a Thumb2 so_imm value?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 328, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#171Encoded" title='Encoded' data-ref="171Encoded">Encoded</a> != ~<var>0U</var> &amp;&amp; <q>"Not a Thumb2 so_imm value?"</q>);</td></tr>
<tr><th id="329">329</th><td>    <b>return</b> <a class="local col1 ref" href="#171Encoded" title='Encoded' data-ref="171Encoded">Encoded</a>;</td></tr>
<tr><th id="330">330</th><td>  }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getT2AddrModeSORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeSORegOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeSORegOpValue(const llvm::MCInst &amp; MI, unsigned int OpNum, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getT2AddrModeSORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2AddrModeSORegOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="172MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="172MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="173OpNum" title='OpNum' data-type='unsigned int' data-ref="173OpNum">OpNum</dfn>,</td></tr>
<tr><th id="333">333</th><td>    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="174Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="174Fixups">Fixups</dfn>,</td></tr>
<tr><th id="334">334</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="175STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="175STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="335">335</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getT2AddrModeImm8OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm8OpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm8OpValue(const llvm::MCInst &amp; MI, unsigned int OpNum, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getT2AddrModeImm8OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2AddrModeImm8OpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="176MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="176MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="177OpNum" title='OpNum' data-type='unsigned int' data-ref="177OpNum">OpNum</dfn>,</td></tr>
<tr><th id="336">336</th><td>    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="178Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="178Fixups">Fixups</dfn>,</td></tr>
<tr><th id="337">337</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="179STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="179STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="338">338</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter30getT2AddrModeImm8OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm8OffsetOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm8OffsetOpValue(const llvm::MCInst &amp; MI, unsigned int OpNum, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter30getT2AddrModeImm8OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2AddrModeImm8OffsetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="180MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="180MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="181OpNum" title='OpNum' data-type='unsigned int' data-ref="181OpNum">OpNum</dfn>,</td></tr>
<tr><th id="339">339</th><td>    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="182Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="182Fixups">Fixups</dfn>,</td></tr>
<tr><th id="340">340</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="183STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="183STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getSORegRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getSORegOpValue - Return an encoded so_reg shifted register value.</i></td></tr>
<tr><th id="343">343</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getSORegRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getSORegRegOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getSORegRegOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getSORegRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getSORegRegOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="184MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="184MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="185Op" title='Op' data-type='unsigned int' data-ref="185Op">Op</dfn>,</td></tr>
<tr><th id="344">344</th><td>                           <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="186Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="186Fixups">Fixups</dfn>,</td></tr>
<tr><th id="345">345</th><td>                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="187STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="187STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="346">346</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getSORegImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getSORegImmOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getSORegImmOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getSORegImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getSORegImmOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="188MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="188MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="189Op" title='Op' data-type='unsigned int' data-ref="189Op">Op</dfn>,</td></tr>
<tr><th id="347">347</th><td>                           <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="190Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="190Fixups">Fixups</dfn>,</td></tr>
<tr><th id="348">348</th><td>                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="191STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="191STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="349">349</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getT2SORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2SORegOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getT2SORegOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getT2SORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2SORegOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="192MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="192MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="193Op" title='Op' data-type='unsigned int' data-ref="193Op">Op</dfn>,</td></tr>
<tr><th id="350">350</th><td>                             <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="194Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="194Fixups">Fixups</dfn>,</td></tr>
<tr><th id="351">351</th><td>                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="195STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="195STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getNEONVcvtImm32OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getNEONVcvtImm32OpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getNEONVcvtImm32OpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getNEONVcvtImm32OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getNEONVcvtImm32OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="196MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="196MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="197Op" title='Op' data-type='unsigned int' data-ref="197Op">Op</dfn>,</td></tr>
<tr><th id="354">354</th><td>                                   <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="198Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="198Fixups">Fixups</dfn>,</td></tr>
<tr><th id="355">355</th><td>                                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="199STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="199STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="356">356</th><td>    <b>return</b> <var>64</var> - <a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#197Op" title='Op' data-ref="197Op">Op</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="357">357</th><td>  }</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter30getBitfieldInvertedMaskOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getBitfieldInvertedMaskOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getBitfieldInvertedMaskOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter30getBitfieldInvertedMaskOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBitfieldInvertedMaskOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="200MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="200MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="201Op" title='Op' data-type='unsigned int' data-ref="201Op">Op</dfn>,</td></tr>
<tr><th id="360">360</th><td>                                      <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="202Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="202Fixups">Fixups</dfn>,</td></tr>
<tr><th id="361">361</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="203STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="203STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getRegisterListOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getRegisterListOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getRegisterListOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getRegisterListOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getRegisterListOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="204MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="204MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="205Op" title='Op' data-type='unsigned int' data-ref="205Op">Op</dfn>,</td></tr>
<tr><th id="364">364</th><td>                                  <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="206Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="206Fixups">Fixups</dfn>,</td></tr>
<tr><th id="365">365</th><td>                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="207STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="207STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="366">366</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getAddrMode6AddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode6AddressOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getAddrMode6AddressOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getAddrMode6AddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode6AddressOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="208MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="208MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="209Op" title='Op' data-type='unsigned int' data-ref="209Op">Op</dfn>,</td></tr>
<tr><th id="367">367</th><td>                                      <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="210Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="210Fixups">Fixups</dfn>,</td></tr>
<tr><th id="368">368</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="211STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="211STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="369">369</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter35getAddrMode6OneLane32AddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode6OneLane32AddressOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getAddrMode6OneLane32AddressOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter35getAddrMode6OneLane32AddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode6OneLane32AddressOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="212MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="212MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="213Op" title='Op' data-type='unsigned int' data-ref="213Op">Op</dfn>,</td></tr>
<tr><th id="370">370</th><td>                                        <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="214Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="214Fixups">Fixups</dfn>,</td></tr>
<tr><th id="371">371</th><td>                                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="215STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="215STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="372">372</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter29getAddrMode6DupAddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode6DupAddressOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getAddrMode6DupAddressOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter29getAddrMode6DupAddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode6DupAddressOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="216MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="216MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="217Op" title='Op' data-type='unsigned int' data-ref="217Op">Op</dfn>,</td></tr>
<tr><th id="373">373</th><td>                                        <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="218Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="218Fixups">Fixups</dfn>,</td></tr>
<tr><th id="374">374</th><td>                                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="219STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="219STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="375">375</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrMode6OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode6OffsetOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getAddrMode6OffsetOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrMode6OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode6OffsetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="220MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="220MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="221Op" title='Op' data-type='unsigned int' data-ref="221Op">Op</dfn>,</td></tr>
<tr><th id="376">376</th><td>                                     <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="222Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="222Fixups">Fixups</dfn>,</td></tr>
<tr><th id="377">377</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="223STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="223STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getShiftRight8ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getShiftRight8Imm' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getShiftRight8Imm(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getShiftRight8ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getShiftRight8Imm</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="224MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="224MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="225Op" title='Op' data-type='unsigned int' data-ref="225Op">Op</dfn>,</td></tr>
<tr><th id="380">380</th><td>                             <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="226Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="226Fixups">Fixups</dfn>,</td></tr>
<tr><th id="381">381</th><td>                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="227STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="227STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="382">382</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getShiftRight16ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getShiftRight16Imm' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getShiftRight16Imm(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getShiftRight16ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getShiftRight16Imm</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="228MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="228MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="229Op" title='Op' data-type='unsigned int' data-ref="229Op">Op</dfn>,</td></tr>
<tr><th id="383">383</th><td>                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="230Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="230Fixups">Fixups</dfn>,</td></tr>
<tr><th id="384">384</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="231STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="231STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="385">385</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getShiftRight32ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getShiftRight32Imm' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getShiftRight32Imm(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getShiftRight32ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getShiftRight32Imm</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="232MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="232MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="233Op" title='Op' data-type='unsigned int' data-ref="233Op">Op</dfn>,</td></tr>
<tr><th id="386">386</th><td>                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="234Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="234Fixups">Fixups</dfn>,</td></tr>
<tr><th id="387">387</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="235STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="235STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="388">388</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getShiftRight64ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getShiftRight64Imm' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getShiftRight64Imm(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getShiftRight64ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getShiftRight64Imm</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="236MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="236MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="237Op" title='Op' data-type='unsigned int' data-ref="237Op">Op</dfn>,</td></tr>
<tr><th id="389">389</th><td>                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="238Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="238Fixups">Fixups</dfn>,</td></tr>
<tr><th id="390">390</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="239STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="239STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <em>unsigned</em> <dfn class="tu decl" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getThumbSRImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbSRImmOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getThumbSRImmOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getThumbSRImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbSRImmOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="240MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="240MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="241Op" title='Op' data-type='unsigned int' data-ref="241Op">Op</dfn>,</td></tr>
<tr><th id="393">393</th><td>                                 <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="242Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="242Fixups">Fixups</dfn>,</td></tr>
<tr><th id="394">394</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="243STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="243STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26NEONThumb2DataIPostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::NEONThumb2DataIPostEncoder' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::NEONThumb2DataIPostEncoder(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26NEONThumb2DataIPostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">NEONThumb2DataIPostEncoder</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="244MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="244MI">MI</dfn>,</td></tr>
<tr><th id="397">397</th><td>                                      <em>unsigned</em> <dfn class="local col5 decl" id="245EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="245EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="398">398</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="246STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="246STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="399">399</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter30NEONThumb2LoadStorePostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::NEONThumb2LoadStorePostEncoder' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::NEONThumb2LoadStorePostEncoder(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter30NEONThumb2LoadStorePostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">NEONThumb2LoadStorePostEncoder</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="247MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="247MI">MI</dfn>,</td></tr>
<tr><th id="400">400</th><td>                                          <em>unsigned</em> <dfn class="local col8 decl" id="248EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="248EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="401">401</th><td>                                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="249STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="249STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="402">402</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24NEONThumb2DupPostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::NEONThumb2DupPostEncoder' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::NEONThumb2DupPostEncoder(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24NEONThumb2DupPostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">NEONThumb2DupPostEncoder</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="250MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="250MI">MI</dfn>,</td></tr>
<tr><th id="403">403</th><td>                                    <em>unsigned</em> <dfn class="local col1 decl" id="251EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="251EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="404">404</th><td>                                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="252STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="252STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="405">405</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23NEONThumb2V8PostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::NEONThumb2V8PostEncoder' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::NEONThumb2V8PostEncoder(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23NEONThumb2V8PostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">NEONThumb2V8PostEncoder</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="253MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="253MI">MI</dfn>,</td></tr>
<tr><th id="406">406</th><td>                                   <em>unsigned</em> <dfn class="local col4 decl" id="254EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="254EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="407">407</th><td>                                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="255STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="255STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20VFPThumb2PostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::VFPThumb2PostEncoder' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::VFPThumb2PostEncoder(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20VFPThumb2PostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">VFPThumb2PostEncoder</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="256MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="256MI">MI</dfn>,</td></tr>
<tr><th id="410">410</th><td>                                <em>unsigned</em> <dfn class="local col7 decl" id="257EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="257EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="411">411</th><td>                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="258STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="258STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8EmitByteEhRN4llvm11raw_ostreamE" title='(anonymous namespace)::ARMMCCodeEmitter::EmitByte' data-type='void (anonymous namespace)::ARMMCCodeEmitter::EmitByte(unsigned char C, llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8EmitByteEhRN4llvm11raw_ostreamE">EmitByte</dfn>(<em>unsigned</em> <em>char</em> <dfn class="local col9 decl" id="259C" title='C' data-type='unsigned char' data-ref="259C">C</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="260OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="260OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="414">414</th><td>    <a class="local col0 ref" href="#260OS" title='OS' data-ref="260OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> (<em>char</em>)<a class="local col9 ref" href="#259C" title='C' data-ref="259C">C</a>;</td></tr>
<tr><th id="415">415</th><td>  }</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter12EmitConstantEmjRN4llvm11raw_ostreamE" title='(anonymous namespace)::ARMMCCodeEmitter::EmitConstant' data-type='void (anonymous namespace)::ARMMCCodeEmitter::EmitConstant(uint64_t Val, unsigned int Size, llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter12EmitConstantEmjRN4llvm11raw_ostreamE">EmitConstant</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="261Val" title='Val' data-type='uint64_t' data-ref="261Val">Val</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="262Size" title='Size' data-type='unsigned int' data-ref="262Size">Size</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="263OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="263OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="418">418</th><td>    <i>// Output the constant in little endian byte order.</i></td></tr>
<tr><th id="419">419</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="264i" title='i' data-type='unsigned int' data-ref="264i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#264i" title='i' data-ref="264i">i</a> != <a class="local col2 ref" href="#262Size" title='Size' data-ref="262Size">Size</a>; ++<a class="local col4 ref" href="#264i" title='i' data-ref="264i">i</a>) {</td></tr>
<tr><th id="420">420</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="265Shift" title='Shift' data-type='unsigned int' data-ref="265Shift">Shift</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::IsLittleEndian" title='(anonymous namespace)::ARMMCCodeEmitter::IsLittleEndian' data-use='r' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::IsLittleEndian">IsLittleEndian</a> ? <a class="local col4 ref" href="#264i" title='i' data-ref="264i">i</a> * <var>8</var> : (<a class="local col2 ref" href="#262Size" title='Size' data-ref="262Size">Size</a> - <var>1</var> - <a class="local col4 ref" href="#264i" title='i' data-ref="264i">i</a>) * <var>8</var>;</td></tr>
<tr><th id="421">421</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8EmitByteEhRN4llvm11raw_ostreamE" title='(anonymous namespace)::ARMMCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8EmitByteEhRN4llvm11raw_ostreamE">EmitByte</a>((<a class="local col1 ref" href="#261Val" title='Val' data-ref="261Val">Val</a> &gt;&gt; <a class="local col5 ref" href="#265Shift" title='Shift' data-ref="265Shift">Shift</a>) &amp; <var>0xff</var>, <span class='refarg'><a class="local col3 ref" href="#263OS" title='OS' data-ref="263OS">OS</a></span>);</td></tr>
<tr><th id="422">422</th><td>    }</td></tr>
<tr><th id="423">423</th><td>  }</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::encodeInstruction' data-type='void (anonymous namespace)::ARMMCCodeEmitter::encodeInstruction(const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">encodeInstruction</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="266MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="266MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="267OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="267OS">OS</dfn>,</td></tr>
<tr><th id="426">426</th><td>                         <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="268Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="268Fixups">Fixups</dfn>,</td></tr>
<tr><th id="427">427</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="269STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="269STI">STI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <b>template</b> &lt;<em>bool</em> isNeg, <span class="namespace">ARM::</span><a class="type" href="ARMFixupKinds.h.html#llvm::ARM::Fixups" title='llvm::ARM::Fixups' data-ref="llvm::ARM::Fixups">Fixups</a> fixup&gt;</td></tr>
<tr><th id="430">430</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getBFTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getBFTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getBFTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getBFTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBFTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="270MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="270MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="271OpIdx" title='OpIdx' data-type='unsigned int' data-ref="271OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="431">431</th><td>                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="272Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="272Fixups">Fixups</dfn>,</td></tr>
<tr><th id="432">432</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="273STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="273STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getBFAfterTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getBFAfterTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getBFAfterTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getBFAfterTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBFAfterTargetOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="274MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="274MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="275OpIdx" title='OpIdx' data-type='unsigned int' data-ref="275OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="435">435</th><td>                                   <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="276Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="276Fixups">Fixups</dfn>,</td></tr>
<tr><th id="436">436</th><td>                                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="277STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="277STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="437">437</th><td>};</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26NEONThumb2DataIPostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">/// NEONThumb2DataIPostEncoder - Post-process encoded NEON data-processing</i></td></tr>
<tr><th id="442">442</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26NEONThumb2DataIPostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">/// instructions, and rewrite them to their Thumb2 form if we are currently in</i></td></tr>
<tr><th id="443">443</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26NEONThumb2DataIPostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">/// Thumb2 mode.</i></td></tr>
<tr><th id="444">444</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26NEONThumb2DataIPostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::NEONThumb2DataIPostEncoder' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::NEONThumb2DataIPostEncoder(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26NEONThumb2DataIPostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">NEONThumb2DataIPostEncoder</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="278MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="278MI">MI</dfn>,</td></tr>
<tr><th id="445">445</th><td>                                                 <em>unsigned</em> <dfn class="local col9 decl" id="279EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="279EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="446">446</th><td>                                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="280STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="280STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="447">447</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::isThumb2' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE">isThumb2</a>(<a class="local col0 ref" href="#280STI" title='STI' data-ref="280STI">STI</a>)) {</td></tr>
<tr><th id="448">448</th><td>    <i>// NEON Thumb2 data-processsing encodings are very simple: bit 24 is moved</i></td></tr>
<tr><th id="449">449</th><td><i>    // to bit 12 of the high half-word (i.e. bit 28), and bits 27-24 are</i></td></tr>
<tr><th id="450">450</th><td><i>    // set to 1111.</i></td></tr>
<tr><th id="451">451</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="281Bit24" title='Bit24' data-type='unsigned int' data-ref="281Bit24">Bit24</dfn> = <a class="local col9 ref" href="#279EncodedValue" title='EncodedValue' data-ref="279EncodedValue">EncodedValue</a> &amp; <var>0x01000000</var>;</td></tr>
<tr><th id="452">452</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="282Bit28" title='Bit28' data-type='unsigned int' data-ref="282Bit28">Bit28</dfn> = <a class="local col1 ref" href="#281Bit24" title='Bit24' data-ref="281Bit24">Bit24</a> &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="453">453</th><td>    <a class="local col9 ref" href="#279EncodedValue" title='EncodedValue' data-ref="279EncodedValue">EncodedValue</a> &amp;= <var>0xEFFFFFFF</var>;</td></tr>
<tr><th id="454">454</th><td>    <a class="local col9 ref" href="#279EncodedValue" title='EncodedValue' data-ref="279EncodedValue">EncodedValue</a> |= <a class="local col2 ref" href="#282Bit28" title='Bit28' data-ref="282Bit28">Bit28</a>;</td></tr>
<tr><th id="455">455</th><td>    <a class="local col9 ref" href="#279EncodedValue" title='EncodedValue' data-ref="279EncodedValue">EncodedValue</a> |= <var>0x0F000000</var>;</td></tr>
<tr><th id="456">456</th><td>  }</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <b>return</b> <a class="local col9 ref" href="#279EncodedValue" title='EncodedValue' data-ref="279EncodedValue">EncodedValue</a>;</td></tr>
<tr><th id="459">459</th><td>}</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter30NEONThumb2LoadStorePostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">/// NEONThumb2LoadStorePostEncoder - Post-process encoded NEON load/store</i></td></tr>
<tr><th id="462">462</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter30NEONThumb2LoadStorePostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">/// instructions, and rewrite them to their Thumb2 form if we are currently in</i></td></tr>
<tr><th id="463">463</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter30NEONThumb2LoadStorePostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">/// Thumb2 mode.</i></td></tr>
<tr><th id="464">464</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter30NEONThumb2LoadStorePostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::NEONThumb2LoadStorePostEncoder' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::NEONThumb2LoadStorePostEncoder(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter30NEONThumb2LoadStorePostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">NEONThumb2LoadStorePostEncoder</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="283MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="283MI">MI</dfn>,</td></tr>
<tr><th id="465">465</th><td>                                                 <em>unsigned</em> <dfn class="local col4 decl" id="284EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="284EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="466">466</th><td>                                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="285STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="285STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="467">467</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::isThumb2' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE">isThumb2</a>(<a class="local col5 ref" href="#285STI" title='STI' data-ref="285STI">STI</a>)) {</td></tr>
<tr><th id="468">468</th><td>    <a class="local col4 ref" href="#284EncodedValue" title='EncodedValue' data-ref="284EncodedValue">EncodedValue</a> &amp;= <var>0xF0FFFFFF</var>;</td></tr>
<tr><th id="469">469</th><td>    <a class="local col4 ref" href="#284EncodedValue" title='EncodedValue' data-ref="284EncodedValue">EncodedValue</a> |= <var>0x09000000</var>;</td></tr>
<tr><th id="470">470</th><td>  }</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <b>return</b> <a class="local col4 ref" href="#284EncodedValue" title='EncodedValue' data-ref="284EncodedValue">EncodedValue</a>;</td></tr>
<tr><th id="473">473</th><td>}</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24NEONThumb2DupPostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">/// NEONThumb2DupPostEncoder - Post-process encoded NEON vdup</i></td></tr>
<tr><th id="476">476</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24NEONThumb2DupPostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">/// instructions, and rewrite them to their Thumb2 form if we are currently in</i></td></tr>
<tr><th id="477">477</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24NEONThumb2DupPostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">/// Thumb2 mode.</i></td></tr>
<tr><th id="478">478</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24NEONThumb2DupPostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::NEONThumb2DupPostEncoder' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::NEONThumb2DupPostEncoder(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24NEONThumb2DupPostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">NEONThumb2DupPostEncoder</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="286MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="286MI">MI</dfn>,</td></tr>
<tr><th id="479">479</th><td>                                                 <em>unsigned</em> <dfn class="local col7 decl" id="287EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="287EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="480">480</th><td>                                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="288STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="288STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="481">481</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::isThumb2' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE">isThumb2</a>(<a class="local col8 ref" href="#288STI" title='STI' data-ref="288STI">STI</a>)) {</td></tr>
<tr><th id="482">482</th><td>    <a class="local col7 ref" href="#287EncodedValue" title='EncodedValue' data-ref="287EncodedValue">EncodedValue</a> &amp;= <var>0x00FFFFFF</var>;</td></tr>
<tr><th id="483">483</th><td>    <a class="local col7 ref" href="#287EncodedValue" title='EncodedValue' data-ref="287EncodedValue">EncodedValue</a> |= <var>0xEE000000</var>;</td></tr>
<tr><th id="484">484</th><td>  }</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <b>return</b> <a class="local col7 ref" href="#287EncodedValue" title='EncodedValue' data-ref="287EncodedValue">EncodedValue</a>;</td></tr>
<tr><th id="487">487</th><td>}</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23NEONThumb2V8PostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">/// Post-process encoded NEON v8 instructions, and rewrite them to Thumb2 form</i></td></tr>
<tr><th id="490">490</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23NEONThumb2V8PostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">/// if we are in Thumb2.</i></td></tr>
<tr><th id="491">491</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23NEONThumb2V8PostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::NEONThumb2V8PostEncoder' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::NEONThumb2V8PostEncoder(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23NEONThumb2V8PostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">NEONThumb2V8PostEncoder</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="289MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="289MI">MI</dfn>,</td></tr>
<tr><th id="492">492</th><td>                                                 <em>unsigned</em> <dfn class="local col0 decl" id="290EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="290EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="493">493</th><td>                                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="291STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="291STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="494">494</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::isThumb2' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE">isThumb2</a>(<a class="local col1 ref" href="#291STI" title='STI' data-ref="291STI">STI</a>)) {</td></tr>
<tr><th id="495">495</th><td>    <a class="local col0 ref" href="#290EncodedValue" title='EncodedValue' data-ref="290EncodedValue">EncodedValue</a> |= <var>0xC000000</var>; <i>// Set bits 27-26</i></td></tr>
<tr><th id="496">496</th><td>  }</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>  <b>return</b> <a class="local col0 ref" href="#290EncodedValue" title='EncodedValue' data-ref="290EncodedValue">EncodedValue</a>;</td></tr>
<tr><th id="499">499</th><td>}</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20VFPThumb2PostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">/// VFPThumb2PostEncoder - Post-process encoded VFP instructions and rewrite</i></td></tr>
<tr><th id="502">502</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20VFPThumb2PostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">/// them to their Thumb2 form if we are currently in Thumb2 mode.</i></td></tr>
<tr><th id="503">503</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="504">504</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20VFPThumb2PostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::VFPThumb2PostEncoder' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::VFPThumb2PostEncoder(const llvm::MCInst &amp; MI, unsigned int EncodedValue, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20VFPThumb2PostEncoderERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">VFPThumb2PostEncoder</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="292MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="292MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="293EncodedValue" title='EncodedValue' data-type='unsigned int' data-ref="293EncodedValue">EncodedValue</dfn>,</td></tr>
<tr><th id="505">505</th><td>                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="294STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="294STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="506">506</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::isThumb2' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE">isThumb2</a>(<a class="local col4 ref" href="#294STI" title='STI' data-ref="294STI">STI</a>)) {</td></tr>
<tr><th id="507">507</th><td>    <a class="local col3 ref" href="#293EncodedValue" title='EncodedValue' data-ref="293EncodedValue">EncodedValue</a> &amp;= <var>0x0FFFFFFF</var>;</td></tr>
<tr><th id="508">508</th><td>    <a class="local col3 ref" href="#293EncodedValue" title='EncodedValue' data-ref="293EncodedValue">EncodedValue</a> |= <var>0xE0000000</var>;</td></tr>
<tr><th id="509">509</th><td>  }</td></tr>
<tr><th id="510">510</th><td>  <b>return</b> <a class="local col3 ref" href="#293EncodedValue" title='EncodedValue' data-ref="293EncodedValue">EncodedValue</a>;</td></tr>
<tr><th id="511">511</th><td>}</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getMachineOpValue - Return binary encoding of operand. If the machine</i></td></tr>
<tr><th id="514">514</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// operand requires relocation, record the relocation and return zero.</i></td></tr>
<tr><th id="515">515</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="516">516</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getMachineOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getMachineOpValue(const llvm::MCInst &amp; MI, const llvm::MCOperand &amp; MO, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMachineOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="295MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="295MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="296MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="296MO">MO</dfn>,</td></tr>
<tr><th id="517">517</th><td>                  <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="297Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="297Fixups">Fixups</dfn>,</td></tr>
<tr><th id="518">518</th><td>                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="298STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="298STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="519">519</th><td>  <b>if</b> (<a class="local col6 ref" href="#296MO" title='MO' data-ref="296MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="520">520</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="299Reg" title='Reg' data-type='unsigned int' data-ref="299Reg">Reg</dfn> = <a class="local col6 ref" href="#296MO" title='MO' data-ref="296MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="521">521</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="300RegNo" title='RegNo' data-type='unsigned int' data-ref="300RegNo">RegNo</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col9 ref" href="#299Reg" title='Reg' data-ref="299Reg">Reg</a>);</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>    <i>// Q registers are encoded as 2x their register number.</i></td></tr>
<tr><th id="524">524</th><td>    <b>switch</b> (<a class="local col9 ref" href="#299Reg" title='Reg' data-ref="299Reg">Reg</a>) {</td></tr>
<tr><th id="525">525</th><td>    <b>default</b>:</td></tr>
<tr><th id="526">526</th><td>      <b>return</b> <a class="local col0 ref" href="#300RegNo" title='RegNo' data-ref="300RegNo">RegNo</a>;</td></tr>
<tr><th id="527">527</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;Q0&apos; in namespace &apos;llvm::ARM&apos;">Q0</span>:  <b>case</b> ARM::<span class='error' title="no member named &apos;Q1&apos; in namespace &apos;llvm::ARM&apos;">Q1</span>:  <b>case</b> ARM::<span class='error' title="no member named &apos;Q2&apos; in namespace &apos;llvm::ARM&apos;">Q2</span>:  <b>case</b> ARM::<span class='error' title="no member named &apos;Q3&apos; in namespace &apos;llvm::ARM&apos;">Q3</span>:</td></tr>
<tr><th id="528">528</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;Q4&apos; in namespace &apos;llvm::ARM&apos;">Q4</span>:  <b>case</b> ARM::<span class='error' title="no member named &apos;Q5&apos; in namespace &apos;llvm::ARM&apos;">Q5</span>:  <b>case</b> ARM::<span class='error' title="no member named &apos;Q6&apos; in namespace &apos;llvm::ARM&apos;">Q6</span>:  <b>case</b> ARM::<span class='error' title="no member named &apos;Q7&apos; in namespace &apos;llvm::ARM&apos;">Q7</span>:</td></tr>
<tr><th id="529">529</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;Q8&apos; in namespace &apos;llvm::ARM&apos;">Q8</span>:  <b>case</b> ARM::<span class='error' title="no member named &apos;Q9&apos; in namespace &apos;llvm::ARM&apos;">Q9</span>:  <b>case</b> ARM::<span class='error' title="no member named &apos;Q10&apos; in namespace &apos;llvm::ARM&apos;">Q10</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;Q11&apos; in namespace &apos;llvm::ARM&apos;">Q11</span>:</td></tr>
<tr><th id="530">530</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;Q12&apos; in namespace &apos;llvm::ARM&apos;">Q12</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;Q13&apos; in namespace &apos;llvm::ARM&apos;">Q13</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;Q14&apos; in namespace &apos;llvm::ARM&apos;">Q14</span>: <b>case</b> ARM::<span class='error' title="no member named &apos;Q15&apos; in namespace &apos;llvm::ARM&apos;">Q15</span>:</td></tr>
<tr><th id="531">531</th><td>      <b>return</b> <var>2</var> * RegNo;</td></tr>
<tr><th id="532">532</th><td>    }</td></tr>
<tr><th id="533">533</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#296MO" title='MO' data-ref="296MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="534">534</th><td>    <b>return</b> <b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col6 ref" href="#296MO" title='MO' data-ref="296MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="535">535</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#296MO" title='MO' data-ref="296MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7isFPImmEv" title='llvm::MCOperand::isFPImm' data-ref="_ZNK4llvm9MCOperand7isFPImmEv">isFPImm</a>()) {</td></tr>
<tr><th id="536">536</th><td>    <b>return</b> <b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="type" href="../../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a><a class="ref" href="../../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1Ed" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1Ed">(</a><a class="local col6 ref" href="#296MO" title='MO' data-ref="296MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand8getFPImmEv" title='llvm::MCOperand::getFPImm' data-ref="_ZNK4llvm9MCOperand8getFPImmEv">getFPImm</a>())</td></tr>
<tr><th id="537">537</th><td>                     .<a class="ref" href="../../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>().<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getHiBitsEj" title='llvm::APInt::getHiBits' data-ref="_ZNK4llvm5APInt9getHiBitsEj">getHiBits</a>(<var>32</var>).<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt15getLimitedValueEm" title='llvm::APInt::getLimitedValue' data-ref="_ZNK4llvm5APInt15getLimitedValueEm">getLimitedValue</a>());</td></tr>
<tr><th id="538">538</th><td>  }</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unable to encode MCOperand!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 540)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unable to encode MCOperand!"</q>);</td></tr>
<tr><th id="541">541</th><td>}</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22EncodeAddrModeOpValuesERKN4llvm6MCInstEjRjS5_RNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrModeImmOpValue - Return encoding info for 'reg +/- imm' operand.</i></td></tr>
<tr><th id="544">544</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="545">545</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22EncodeAddrModeOpValuesERKN4llvm6MCInstEjRjS5_RNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::EncodeAddrModeOpValues' data-type='bool (anonymous namespace)::ARMMCCodeEmitter::EncodeAddrModeOpValues(const llvm::MCInst &amp; MI, unsigned int OpIdx, unsigned int &amp; Reg, unsigned int &amp; Imm, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22EncodeAddrModeOpValuesERKN4llvm6MCInstEjRjS5_RNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">EncodeAddrModeOpValues</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="301MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="301MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="302OpIdx" title='OpIdx' data-type='unsigned int' data-ref="302OpIdx">OpIdx</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="303Reg" title='Reg' data-type='unsigned int &amp;' data-ref="303Reg">Reg</dfn>,</td></tr>
<tr><th id="546">546</th><td>                       <em>unsigned</em> &amp;<dfn class="local col4 decl" id="304Imm" title='Imm' data-type='unsigned int &amp;' data-ref="304Imm">Imm</dfn>, <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="305Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="305Fixups">Fixups</dfn>,</td></tr>
<tr><th id="547">547</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="306STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="306STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="548">548</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col7 decl" id="307MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="307MO">MO</dfn>  = <a class="local col1 ref" href="#301MI" title='MI' data-ref="301MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#302OpIdx" title='OpIdx' data-ref="302OpIdx">OpIdx</a>);</td></tr>
<tr><th id="549">549</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="308MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="308MO1">MO1</dfn> = <a class="local col1 ref" href="#301MI" title='MI' data-ref="301MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#302OpIdx" title='OpIdx' data-ref="302OpIdx">OpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <a class="local col3 ref" href="#303Reg" title='Reg' data-ref="303Reg">Reg</a> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col7 ref" href="#307MO" title='MO' data-ref="307MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col9 decl" id="309SImm" title='SImm' data-type='int32_t' data-ref="309SImm">SImm</dfn> = <a class="local col8 ref" href="#308MO1" title='MO1' data-ref="308MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="554">554</th><td>  <em>bool</em> <dfn class="local col0 decl" id="310isAdd" title='isAdd' data-type='bool' data-ref="310isAdd">isAdd</dfn> = <b>true</b>;</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>  <i>// Special value for #-0</i></td></tr>
<tr><th id="557">557</th><td>  <b>if</b> (<a class="local col9 ref" href="#309SImm" title='SImm' data-ref="309SImm">SImm</a> == <a class="macro" href="../../../../../../include/stdint.h.html#128" title="(-2147483647-1)" data-ref="_M/INT32_MIN">INT32_MIN</a>) {</td></tr>
<tr><th id="558">558</th><td>    <a class="local col9 ref" href="#309SImm" title='SImm' data-ref="309SImm">SImm</a> = <var>0</var>;</td></tr>
<tr><th id="559">559</th><td>    <a class="local col0 ref" href="#310isAdd" title='isAdd' data-ref="310isAdd">isAdd</a> = <b>false</b>;</td></tr>
<tr><th id="560">560</th><td>  }</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <i>// Immediate is always encoded as positive. The 'U' bit controls add vs sub.</i></td></tr>
<tr><th id="563">563</th><td>  <b>if</b> (<a class="local col9 ref" href="#309SImm" title='SImm' data-ref="309SImm">SImm</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="564">564</th><td>    <a class="local col9 ref" href="#309SImm" title='SImm' data-ref="309SImm">SImm</a> = -<a class="local col9 ref" href="#309SImm" title='SImm' data-ref="309SImm">SImm</a>;</td></tr>
<tr><th id="565">565</th><td>    <a class="local col0 ref" href="#310isAdd" title='isAdd' data-ref="310isAdd">isAdd</a> = <b>false</b>;</td></tr>
<tr><th id="566">566</th><td>  }</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <a class="local col4 ref" href="#304Imm" title='Imm' data-ref="304Imm">Imm</a> = <a class="local col9 ref" href="#309SImm" title='SImm' data-ref="309SImm">SImm</a>;</td></tr>
<tr><th id="569">569</th><td>  <b>return</b> <a class="local col0 ref" href="#310isAdd" title='isAdd' data-ref="310isAdd">isAdd</a>;</td></tr>
<tr><th id="570">570</th><td>}</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><i class="doc" data-doc="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">/// getBranchTargetOpValue - Helper function to get the branch target operand,</i></td></tr>
<tr><th id="573">573</th><td><i class="doc" data-doc="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">/// which is either an immediate or requires a fixup.</i></td></tr>
<tr><th id="574">574</th><td><em>static</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-type='uint32_t getBranchTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, unsigned int FixupKind, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI)' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="311MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="311MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="312OpIdx" title='OpIdx' data-type='unsigned int' data-ref="312OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="575">575</th><td>                                       <em>unsigned</em> <dfn class="local col3 decl" id="313FixupKind" title='FixupKind' data-type='unsigned int' data-ref="313FixupKind">FixupKind</dfn>,</td></tr>
<tr><th id="576">576</th><td>                                       <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="314Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="314Fixups">Fixups</dfn>,</td></tr>
<tr><th id="577">577</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="315STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="315STI">STI</dfn>) {</td></tr>
<tr><th id="578">578</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="316MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="316MO">MO</dfn> = <a class="local col1 ref" href="#311MI" title='MI' data-ref="311MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#312OpIdx" title='OpIdx' data-ref="312OpIdx">OpIdx</a>);</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>  <i>// If the destination is an immediate, we have nothing to do.</i></td></tr>
<tr><th id="581">581</th><td>  <b>if</b> (<a class="local col6 ref" href="#316MO" title='MO' data-ref="316MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) <b>return</b> <a class="local col6 ref" href="#316MO" title='MO' data-ref="316MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="582">582</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;Unexpected branch target type!&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;Unexpected branch target type!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 582, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#316MO" title='MO' data-ref="316MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp; <q>"Unexpected branch target type!"</q>);</td></tr>
<tr><th id="583">583</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col7 decl" id="317Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="317Expr">Expr</dfn> = <a class="local col6 ref" href="#316MO" title='MO' data-ref="316MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="584">584</th><td>  <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col8 decl" id="318Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="318Kind">Kind</dfn> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<a class="local col3 ref" href="#313FixupKind" title='FixupKind' data-ref="313FixupKind">FixupKind</a>);</td></tr>
<tr><th id="585">585</th><td>  <a class="local col4 ref" href="#314Fixups" title='Fixups' data-ref="314Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col7 ref" href="#317Expr" title='Expr' data-ref="317Expr">Expr</a>, <a class="local col8 ref" href="#318Kind" title='Kind' data-ref="318Kind">Kind</a>, <a class="local col1 ref" href="#311MI" title='MI' data-ref="311MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <i>// All of the information is in the fixup.</i></td></tr>
<tr><th id="588">588</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="589">589</th><td>}</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><i  data-doc="_ZL19encodeThumbBLOffseti">// Thumb BL and BLX use a strange offset encoding where bits 22 and 21 are</i></td></tr>
<tr><th id="592">592</th><td><i  data-doc="_ZL19encodeThumbBLOffseti">// determined by negating them and XOR'ing them with bit 23.</i></td></tr>
<tr><th id="593">593</th><td><em>static</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="tu decl def" id="_ZL19encodeThumbBLOffseti" title='encodeThumbBLOffset' data-type='int32_t encodeThumbBLOffset(int32_t offset)' data-ref="_ZL19encodeThumbBLOffseti">encodeThumbBLOffset</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col9 decl" id="319offset" title='offset' data-type='int32_t' data-ref="319offset">offset</dfn>) {</td></tr>
<tr><th id="594">594</th><td>  <a class="local col9 ref" href="#319offset" title='offset' data-ref="319offset">offset</a> &gt;&gt;= <var>1</var>;</td></tr>
<tr><th id="595">595</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="320S" title='S' data-type='uint32_t' data-ref="320S">S</dfn>  = (<a class="local col9 ref" href="#319offset" title='offset' data-ref="319offset">offset</a> &amp; <var>0x800000</var>) &gt;&gt; <var>23</var>;</td></tr>
<tr><th id="596">596</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="321J1" title='J1' data-type='uint32_t' data-ref="321J1">J1</dfn> = (<a class="local col9 ref" href="#319offset" title='offset' data-ref="319offset">offset</a> &amp; <var>0x400000</var>) &gt;&gt; <var>22</var>;</td></tr>
<tr><th id="597">597</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="322J2" title='J2' data-type='uint32_t' data-ref="322J2">J2</dfn> = (<a class="local col9 ref" href="#319offset" title='offset' data-ref="319offset">offset</a> &amp; <var>0x200000</var>) &gt;&gt; <var>21</var>;</td></tr>
<tr><th id="598">598</th><td>  <a class="local col1 ref" href="#321J1" title='J1' data-ref="321J1">J1</a> = (~<a class="local col1 ref" href="#321J1" title='J1' data-ref="321J1">J1</a> &amp; <var>0x1</var>);</td></tr>
<tr><th id="599">599</th><td>  <a class="local col2 ref" href="#322J2" title='J2' data-ref="322J2">J2</a> = (~<a class="local col2 ref" href="#322J2" title='J2' data-ref="322J2">J2</a> &amp; <var>0x1</var>);</td></tr>
<tr><th id="600">600</th><td>  <a class="local col1 ref" href="#321J1" title='J1' data-ref="321J1">J1</a> ^= <a class="local col0 ref" href="#320S" title='S' data-ref="320S">S</a>;</td></tr>
<tr><th id="601">601</th><td>  <a class="local col2 ref" href="#322J2" title='J2' data-ref="322J2">J2</a> ^= <a class="local col0 ref" href="#320S" title='S' data-ref="320S">S</a>;</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <a class="local col9 ref" href="#319offset" title='offset' data-ref="319offset">offset</a> &amp;= ~<var>0x600000</var>;</td></tr>
<tr><th id="604">604</th><td>  <a class="local col9 ref" href="#319offset" title='offset' data-ref="319offset">offset</a> |= <a class="local col1 ref" href="#321J1" title='J1' data-ref="321J1">J1</a> &lt;&lt; <var>22</var>;</td></tr>
<tr><th id="605">605</th><td>  <a class="local col9 ref" href="#319offset" title='offset' data-ref="319offset">offset</a> |= <a class="local col2 ref" href="#322J2" title='J2' data-ref="322J2">J2</a> &lt;&lt; <var>21</var>;</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <b>return</b> <a class="local col9 ref" href="#319offset" title='offset' data-ref="319offset">offset</a>;</td></tr>
<tr><th id="608">608</th><td>}</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbBLTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getThumbBLTargetOpValue - Return encoding info for immediate branch target.</i></td></tr>
<tr><th id="611">611</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="612">612</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbBLTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbBLTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbBLTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbBLTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbBLTargetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="323MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="323MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="324OpIdx" title='OpIdx' data-type='unsigned int' data-ref="324OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="613">613</th><td>                        <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="325Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="325Fixups">Fixups</dfn>,</td></tr>
<tr><th id="614">614</th><td>                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="326STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="326STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="615">615</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col7 decl" id="327MO" title='MO' data-type='const llvm::MCOperand' data-ref="327MO">MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col3 ref" href="#323MI" title='MI' data-ref="323MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#324OpIdx" title='OpIdx' data-ref="324OpIdx">OpIdx</a>);</td></tr>
<tr><th id="616">616</th><td>  <b>if</b> (<a class="local col7 ref" href="#327MO" title='MO' data-ref="327MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>())</td></tr>
<tr><th id="617">617</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col3 ref" href="#323MI" title='MI' data-ref="323MI">MI</a>, <a class="local col4 ref" href="#324OpIdx" title='OpIdx' data-ref="324OpIdx">OpIdx</a>, <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_thumb_bl" title='llvm::ARM::Fixups::fixup_arm_thumb_bl' data-ref="llvm::ARM::Fixups::fixup_arm_thumb_bl">fixup_arm_thumb_bl</a>,</td></tr>
<tr><th id="618">618</th><td>                                    <span class='refarg'><a class="local col5 ref" href="#325Fixups" title='Fixups' data-ref="325Fixups">Fixups</a></span>, <a class="local col6 ref" href="#326STI" title='STI' data-ref="326STI">STI</a>);</td></tr>
<tr><th id="619">619</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19encodeThumbBLOffseti" title='encodeThumbBLOffset' data-use='c' data-ref="_ZL19encodeThumbBLOffseti">encodeThumbBLOffset</a>(<a class="local col7 ref" href="#327MO" title='MO' data-ref="327MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="620">620</th><td>}</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getThumbBLXTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getThumbBLXTargetOpValue - Return encoding info for Thumb immediate</i></td></tr>
<tr><th id="623">623</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getThumbBLXTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// BLX branch target.</i></td></tr>
<tr><th id="624">624</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="625">625</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getThumbBLXTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbBLXTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbBLXTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getThumbBLXTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbBLXTargetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="328MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="328MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="329OpIdx" title='OpIdx' data-type='unsigned int' data-ref="329OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="626">626</th><td>                         <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="330Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="330Fixups">Fixups</dfn>,</td></tr>
<tr><th id="627">627</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="331STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="331STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="628">628</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col2 decl" id="332MO" title='MO' data-type='const llvm::MCOperand' data-ref="332MO">MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col8 ref" href="#328MI" title='MI' data-ref="328MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#329OpIdx" title='OpIdx' data-ref="329OpIdx">OpIdx</a>);</td></tr>
<tr><th id="629">629</th><td>  <b>if</b> (<a class="local col2 ref" href="#332MO" title='MO' data-ref="332MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>())</td></tr>
<tr><th id="630">630</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col8 ref" href="#328MI" title='MI' data-ref="328MI">MI</a>, <a class="local col9 ref" href="#329OpIdx" title='OpIdx' data-ref="329OpIdx">OpIdx</a>, <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_thumb_blx" title='llvm::ARM::Fixups::fixup_arm_thumb_blx' data-ref="llvm::ARM::Fixups::fixup_arm_thumb_blx">fixup_arm_thumb_blx</a>,</td></tr>
<tr><th id="631">631</th><td>                                    <span class='refarg'><a class="local col0 ref" href="#330Fixups" title='Fixups' data-ref="330Fixups">Fixups</a></span>, <a class="local col1 ref" href="#331STI" title='STI' data-ref="331STI">STI</a>);</td></tr>
<tr><th id="632">632</th><td>  <b>return</b> <a class="tu ref" href="#_ZL19encodeThumbBLOffseti" title='encodeThumbBLOffset' data-use='c' data-ref="_ZL19encodeThumbBLOffseti">encodeThumbBLOffset</a>(<a class="local col2 ref" href="#332MO" title='MO' data-ref="332MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="633">633</th><td>}</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbBRTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getThumbBRTargetOpValue - Return encoding info for Thumb branch target.</i></td></tr>
<tr><th id="636">636</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="637">637</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbBRTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbBRTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbBRTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbBRTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbBRTargetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="333MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="333MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="334OpIdx" title='OpIdx' data-type='unsigned int' data-ref="334OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="638">638</th><td>                        <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="335Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="335Fixups">Fixups</dfn>,</td></tr>
<tr><th id="639">639</th><td>                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="336STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="336STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="640">640</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col7 decl" id="337MO" title='MO' data-type='const llvm::MCOperand' data-ref="337MO">MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col3 ref" href="#333MI" title='MI' data-ref="333MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#334OpIdx" title='OpIdx' data-ref="334OpIdx">OpIdx</a>);</td></tr>
<tr><th id="641">641</th><td>  <b>if</b> (<a class="local col7 ref" href="#337MO" title='MO' data-ref="337MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>())</td></tr>
<tr><th id="642">642</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col3 ref" href="#333MI" title='MI' data-ref="333MI">MI</a>, <a class="local col4 ref" href="#334OpIdx" title='OpIdx' data-ref="334OpIdx">OpIdx</a>, <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_thumb_br" title='llvm::ARM::Fixups::fixup_arm_thumb_br' data-ref="llvm::ARM::Fixups::fixup_arm_thumb_br">fixup_arm_thumb_br</a>,</td></tr>
<tr><th id="643">643</th><td>                                    <span class='refarg'><a class="local col5 ref" href="#335Fixups" title='Fixups' data-ref="335Fixups">Fixups</a></span>, <a class="local col6 ref" href="#336STI" title='STI' data-ref="336STI">STI</a>);</td></tr>
<tr><th id="644">644</th><td>  <b>return</b> (<a class="local col7 ref" href="#337MO" title='MO' data-ref="337MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>1</var>);</td></tr>
<tr><th id="645">645</th><td>}</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getThumbBCCTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getThumbBCCTargetOpValue - Return encoding info for Thumb branch target.</i></td></tr>
<tr><th id="648">648</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="649">649</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getThumbBCCTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbBCCTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbBCCTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getThumbBCCTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbBCCTargetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="338MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="338MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="339OpIdx" title='OpIdx' data-type='unsigned int' data-ref="339OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="650">650</th><td>                         <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="340Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="340Fixups">Fixups</dfn>,</td></tr>
<tr><th id="651">651</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="341STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="341STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="652">652</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col2 decl" id="342MO" title='MO' data-type='const llvm::MCOperand' data-ref="342MO">MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col8 ref" href="#338MI" title='MI' data-ref="338MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#339OpIdx" title='OpIdx' data-ref="339OpIdx">OpIdx</a>);</td></tr>
<tr><th id="653">653</th><td>  <b>if</b> (<a class="local col2 ref" href="#342MO" title='MO' data-ref="342MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>())</td></tr>
<tr><th id="654">654</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col8 ref" href="#338MI" title='MI' data-ref="338MI">MI</a>, <a class="local col9 ref" href="#339OpIdx" title='OpIdx' data-ref="339OpIdx">OpIdx</a>, <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_thumb_bcc" title='llvm::ARM::Fixups::fixup_arm_thumb_bcc' data-ref="llvm::ARM::Fixups::fixup_arm_thumb_bcc">fixup_arm_thumb_bcc</a>,</td></tr>
<tr><th id="655">655</th><td>                                    <span class='refarg'><a class="local col0 ref" href="#340Fixups" title='Fixups' data-ref="340Fixups">Fixups</a></span>, <a class="local col1 ref" href="#341STI" title='STI' data-ref="341STI">STI</a>);</td></tr>
<tr><th id="656">656</th><td>  <b>return</b> (<a class="local col2 ref" href="#342MO" title='MO' data-ref="342MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>1</var>);</td></tr>
<tr><th id="657">657</th><td>}</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbCBTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getThumbCBTargetOpValue - Return encoding info for Thumb branch target.</i></td></tr>
<tr><th id="660">660</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="661">661</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbCBTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbCBTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbCBTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbCBTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbCBTargetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="343MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="343MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="344OpIdx" title='OpIdx' data-type='unsigned int' data-ref="344OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="662">662</th><td>                        <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="345Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="345Fixups">Fixups</dfn>,</td></tr>
<tr><th id="663">663</th><td>                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="346STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="346STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="664">664</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col7 decl" id="347MO" title='MO' data-type='const llvm::MCOperand' data-ref="347MO">MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col3 ref" href="#343MI" title='MI' data-ref="343MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#344OpIdx" title='OpIdx' data-ref="344OpIdx">OpIdx</a>);</td></tr>
<tr><th id="665">665</th><td>  <b>if</b> (<a class="local col7 ref" href="#347MO" title='MO' data-ref="347MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>())</td></tr>
<tr><th id="666">666</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col3 ref" href="#343MI" title='MI' data-ref="343MI">MI</a>, <a class="local col4 ref" href="#344OpIdx" title='OpIdx' data-ref="344OpIdx">OpIdx</a>, <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_thumb_cb" title='llvm::ARM::Fixups::fixup_arm_thumb_cb' data-ref="llvm::ARM::Fixups::fixup_arm_thumb_cb">fixup_arm_thumb_cb</a>, <span class='refarg'><a class="local col5 ref" href="#345Fixups" title='Fixups' data-ref="345Fixups">Fixups</a></span>, <a class="local col6 ref" href="#346STI" title='STI' data-ref="346STI">STI</a>);</td></tr>
<tr><th id="667">667</th><td>  <b>return</b> (<a class="local col7 ref" href="#347MO" title='MO' data-ref="347MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>1</var>);</td></tr>
<tr><th id="668">668</th><td>}</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td><i class="doc" data-doc="_ZL20HasConditionalBranchRKN4llvm6MCInstE">/// Return true if this branch has a non-always predication</i></td></tr>
<tr><th id="671">671</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20HasConditionalBranchRKN4llvm6MCInstE" title='HasConditionalBranch' data-type='bool HasConditionalBranch(const llvm::MCInst &amp; MI)' data-ref="_ZL20HasConditionalBranchRKN4llvm6MCInstE">HasConditionalBranch</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="348MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="348MI">MI</dfn>) {</td></tr>
<tr><th id="672">672</th><td>  <em>int</em> <dfn class="local col9 decl" id="349NumOp" title='NumOp' data-type='int' data-ref="349NumOp">NumOp</dfn> = <a class="local col8 ref" href="#348MI" title='MI' data-ref="348MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="673">673</th><td>  <b>if</b> (<a class="local col9 ref" href="#349NumOp" title='NumOp' data-ref="349NumOp">NumOp</a> &gt;= <var>2</var>) {</td></tr>
<tr><th id="674">674</th><td>    <b>for</b> (<em>int</em> <dfn class="local col0 decl" id="350i" title='i' data-type='int' data-ref="350i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#350i" title='i' data-ref="350i">i</a> &lt; <a class="local col9 ref" href="#349NumOp" title='NumOp' data-ref="349NumOp">NumOp</a>-<var>1</var>; ++<a class="local col0 ref" href="#350i" title='i' data-ref="350i">i</a>) {</td></tr>
<tr><th id="675">675</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="351MCOp1" title='MCOp1' data-type='const llvm::MCOperand &amp;' data-ref="351MCOp1">MCOp1</dfn> = <a class="local col8 ref" href="#348MI" title='MI' data-ref="348MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#350i" title='i' data-ref="350i">i</a>);</td></tr>
<tr><th id="676">676</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="352MCOp2" title='MCOp2' data-type='const llvm::MCOperand &amp;' data-ref="352MCOp2">MCOp2</dfn> = <a class="local col8 ref" href="#348MI" title='MI' data-ref="348MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#350i" title='i' data-ref="350i">i</a> + <var>1</var>);</td></tr>
<tr><th id="677">677</th><td>      <b>if</b> (MCOp1.isImm() &amp;&amp; MCOp2.isReg() &amp;&amp;</td></tr>
<tr><th id="678">678</th><td>          (MCOp2.getReg() == <var>0</var> || MCOp2.getReg() == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)) {</td></tr>
<tr><th id="679">679</th><td>        <b>if</b> (<span class="namespace">ARMCC::</span><a class="type" href="../Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a>(<a class="local col1 ref" href="#351MCOp1" title='MCOp1' data-ref="351MCOp1">MCOp1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>()) != <span class="namespace">ARMCC::</span><a class="enum" href="../Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>)</td></tr>
<tr><th id="680">680</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="681">681</th><td>      }</td></tr>
<tr><th id="682">682</th><td>    }</td></tr>
<tr><th id="683">683</th><td>  }</td></tr>
<tr><th id="684">684</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="685">685</th><td>}</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getBranchTargetOpValue - Return encoding info for 24-bit immediate branch</i></td></tr>
<tr><th id="688">688</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// target.</i></td></tr>
<tr><th id="689">689</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="690">690</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getBranchTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getBranchTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBranchTargetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="353MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="353MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="354OpIdx" title='OpIdx' data-type='unsigned int' data-ref="354OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="691">691</th><td>                       <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="355Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="355Fixups">Fixups</dfn>,</td></tr>
<tr><th id="692">692</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="356STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="356STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="693">693</th><td>  <i>// FIXME: This really, really shouldn't use TargetMachine. We don't want</i></td></tr>
<tr><th id="694">694</th><td><i>  // coupling between MC and TM anywhere we can help it.</i></td></tr>
<tr><th id="695">695</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::isThumb2' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE">isThumb2</a>(<a class="local col6 ref" href="#356STI" title='STI' data-ref="356STI">STI</a>))</td></tr>
<tr><th id="696">696</th><td>    <b>return</b></td></tr>
<tr><th id="697">697</th><td>      ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col3 ref" href="#353MI" title='MI' data-ref="353MI">MI</a>, <a class="local col4 ref" href="#354OpIdx" title='OpIdx' data-ref="354OpIdx">OpIdx</a>, <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_t2_condbranch" title='llvm::ARM::Fixups::fixup_t2_condbranch' data-ref="llvm::ARM::Fixups::fixup_t2_condbranch">fixup_t2_condbranch</a>, <span class='refarg'><a class="local col5 ref" href="#355Fixups" title='Fixups' data-ref="355Fixups">Fixups</a></span>, <a class="local col6 ref" href="#356STI" title='STI' data-ref="356STI">STI</a>);</td></tr>
<tr><th id="698">698</th><td>  <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getARMBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getARMBranchTargetOpValue' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getARMBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getARMBranchTargetOpValue</a>(<a class="local col3 ref" href="#353MI" title='MI' data-ref="353MI">MI</a>, <a class="local col4 ref" href="#354OpIdx" title='OpIdx' data-ref="354OpIdx">OpIdx</a>, <span class='refarg'><a class="local col5 ref" href="#355Fixups" title='Fixups' data-ref="355Fixups">Fixups</a></span>, <a class="local col6 ref" href="#356STI" title='STI' data-ref="356STI">STI</a>);</td></tr>
<tr><th id="699">699</th><td>}</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getARMBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getBranchTargetOpValue - Return encoding info for 24-bit immediate branch</i></td></tr>
<tr><th id="702">702</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getARMBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// target.</i></td></tr>
<tr><th id="703">703</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="704">704</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getARMBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getARMBranchTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getARMBranchTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getARMBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getARMBranchTargetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="357MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="357MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="358OpIdx" title='OpIdx' data-type='unsigned int' data-ref="358OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="705">705</th><td>                          <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="359Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="359Fixups">Fixups</dfn>,</td></tr>
<tr><th id="706">706</th><td>                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="360STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="360STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="707">707</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col1 decl" id="361MO" title='MO' data-type='const llvm::MCOperand' data-ref="361MO">MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col7 ref" href="#357MI" title='MI' data-ref="357MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#358OpIdx" title='OpIdx' data-ref="358OpIdx">OpIdx</a>);</td></tr>
<tr><th id="708">708</th><td>  <b>if</b> (<a class="local col1 ref" href="#361MO" title='MO' data-ref="361MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>()) {</td></tr>
<tr><th id="709">709</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL20HasConditionalBranchRKN4llvm6MCInstE" title='HasConditionalBranch' data-use='c' data-ref="_ZL20HasConditionalBranchRKN4llvm6MCInstE">HasConditionalBranch</a>(<a class="local col7 ref" href="#357MI" title='MI' data-ref="357MI">MI</a>))</td></tr>
<tr><th id="710">710</th><td>      <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col7 ref" href="#357MI" title='MI' data-ref="357MI">MI</a>, <a class="local col8 ref" href="#358OpIdx" title='OpIdx' data-ref="358OpIdx">OpIdx</a>,</td></tr>
<tr><th id="711">711</th><td>                                      <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_condbranch" title='llvm::ARM::Fixups::fixup_arm_condbranch' data-ref="llvm::ARM::Fixups::fixup_arm_condbranch">fixup_arm_condbranch</a>, <span class='refarg'><a class="local col9 ref" href="#359Fixups" title='Fixups' data-ref="359Fixups">Fixups</a></span>, <a class="local col0 ref" href="#360STI" title='STI' data-ref="360STI">STI</a>);</td></tr>
<tr><th id="712">712</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col7 ref" href="#357MI" title='MI' data-ref="357MI">MI</a>, <a class="local col8 ref" href="#358OpIdx" title='OpIdx' data-ref="358OpIdx">OpIdx</a>,</td></tr>
<tr><th id="713">713</th><td>                                    <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_uncondbranch" title='llvm::ARM::Fixups::fixup_arm_uncondbranch' data-ref="llvm::ARM::Fixups::fixup_arm_uncondbranch">fixup_arm_uncondbranch</a>, <span class='refarg'><a class="local col9 ref" href="#359Fixups" title='Fixups' data-ref="359Fixups">Fixups</a></span>, <a class="local col0 ref" href="#360STI" title='STI' data-ref="360STI">STI</a>);</td></tr>
<tr><th id="714">714</th><td>  }</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <b>return</b> <a class="local col1 ref" href="#361MO" title='MO' data-ref="361MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="717">717</th><td>}</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="720">720</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter21getARMBLTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getARMBLTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getARMBLTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter21getARMBLTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getARMBLTargetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="362MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="362MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="363OpIdx" title='OpIdx' data-type='unsigned int' data-ref="363OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="721">721</th><td>                          <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="364Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="364Fixups">Fixups</dfn>,</td></tr>
<tr><th id="722">722</th><td>                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="365STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="365STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="723">723</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col6 decl" id="366MO" title='MO' data-type='const llvm::MCOperand' data-ref="366MO">MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col2 ref" href="#362MI" title='MI' data-ref="362MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#363OpIdx" title='OpIdx' data-ref="363OpIdx">OpIdx</a>);</td></tr>
<tr><th id="724">724</th><td>  <b>if</b> (<a class="local col6 ref" href="#366MO" title='MO' data-ref="366MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>()) {</td></tr>
<tr><th id="725">725</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL20HasConditionalBranchRKN4llvm6MCInstE" title='HasConditionalBranch' data-use='c' data-ref="_ZL20HasConditionalBranchRKN4llvm6MCInstE">HasConditionalBranch</a>(<a class="local col2 ref" href="#362MI" title='MI' data-ref="362MI">MI</a>))</td></tr>
<tr><th id="726">726</th><td>      <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col2 ref" href="#362MI" title='MI' data-ref="362MI">MI</a>, <a class="local col3 ref" href="#363OpIdx" title='OpIdx' data-ref="363OpIdx">OpIdx</a>,</td></tr>
<tr><th id="727">727</th><td>                                      <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_condbl" title='llvm::ARM::Fixups::fixup_arm_condbl' data-ref="llvm::ARM::Fixups::fixup_arm_condbl">fixup_arm_condbl</a>, <span class='refarg'><a class="local col4 ref" href="#364Fixups" title='Fixups' data-ref="364Fixups">Fixups</a></span>, <a class="local col5 ref" href="#365STI" title='STI' data-ref="365STI">STI</a>);</td></tr>
<tr><th id="728">728</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col2 ref" href="#362MI" title='MI' data-ref="362MI">MI</a>, <a class="local col3 ref" href="#363OpIdx" title='OpIdx' data-ref="363OpIdx">OpIdx</a>, <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_uncondbl" title='llvm::ARM::Fixups::fixup_arm_uncondbl' data-ref="llvm::ARM::Fixups::fixup_arm_uncondbl">fixup_arm_uncondbl</a>, <span class='refarg'><a class="local col4 ref" href="#364Fixups" title='Fixups' data-ref="364Fixups">Fixups</a></span>, <a class="local col5 ref" href="#365STI" title='STI' data-ref="365STI">STI</a>);</td></tr>
<tr><th id="729">729</th><td>  }</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>  <b>return</b> <a class="local col6 ref" href="#366MO" title='MO' data-ref="366MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="732">732</th><td>}</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="735">735</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getARMBLXTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getARMBLXTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getARMBLXTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getARMBLXTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getARMBLXTargetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="367MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="367MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="368OpIdx" title='OpIdx' data-type='unsigned int' data-ref="368OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="736">736</th><td>                          <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="369Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="369Fixups">Fixups</dfn>,</td></tr>
<tr><th id="737">737</th><td>                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="370STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="370STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="738">738</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col1 decl" id="371MO" title='MO' data-type='const llvm::MCOperand' data-ref="371MO">MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col7 ref" href="#367MI" title='MI' data-ref="367MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#368OpIdx" title='OpIdx' data-ref="368OpIdx">OpIdx</a>);</td></tr>
<tr><th id="739">739</th><td>  <b>if</b> (<a class="local col1 ref" href="#371MO" title='MO' data-ref="371MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>())</td></tr>
<tr><th id="740">740</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col7 ref" href="#367MI" title='MI' data-ref="367MI">MI</a>, <a class="local col8 ref" href="#368OpIdx" title='OpIdx' data-ref="368OpIdx">OpIdx</a>, <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_blx" title='llvm::ARM::Fixups::fixup_arm_blx' data-ref="llvm::ARM::Fixups::fixup_arm_blx">fixup_arm_blx</a>, <span class='refarg'><a class="local col9 ref" href="#369Fixups" title='Fixups' data-ref="369Fixups">Fixups</a></span>, <a class="local col0 ref" href="#370STI" title='STI' data-ref="370STI">STI</a>);</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>  <b>return</b> <a class="local col1 ref" href="#371MO" title='MO' data-ref="371MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="743">743</th><td>}</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter27getThumbBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getUnconditionalBranchTargetOpValue - Return encoding info for 24-bit</i></td></tr>
<tr><th id="746">746</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter27getThumbBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// immediate branch target.</i></td></tr>
<tr><th id="747">747</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter27getThumbBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbBranchTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbBranchTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter27getThumbBranchTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbBranchTargetOpValue</dfn>(</td></tr>
<tr><th id="748">748</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="372MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="372MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="373OpIdx" title='OpIdx' data-type='unsigned int' data-ref="373OpIdx">OpIdx</dfn>, <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="374Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="374Fixups">Fixups</dfn>,</td></tr>
<tr><th id="749">749</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="375STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="375STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="750">750</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="376Val" title='Val' data-type='unsigned int' data-ref="376Val">Val</dfn> = <var>0</var>;</td></tr>
<tr><th id="751">751</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col7 decl" id="377MO" title='MO' data-type='const llvm::MCOperand' data-ref="377MO">MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col2 ref" href="#372MI" title='MI' data-ref="372MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#373OpIdx" title='OpIdx' data-ref="373OpIdx">OpIdx</a>);</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <b>if</b>(<a class="local col7 ref" href="#377MO" title='MO' data-ref="377MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>())</td></tr>
<tr><th id="754">754</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col2 ref" href="#372MI" title='MI' data-ref="372MI">MI</a>, <a class="local col3 ref" href="#373OpIdx" title='OpIdx' data-ref="373OpIdx">OpIdx</a>, <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_t2_uncondbranch" title='llvm::ARM::Fixups::fixup_t2_uncondbranch' data-ref="llvm::ARM::Fixups::fixup_t2_uncondbranch">fixup_t2_uncondbranch</a>, <span class='refarg'><a class="local col4 ref" href="#374Fixups" title='Fixups' data-ref="374Fixups">Fixups</a></span>, <a class="local col5 ref" href="#375STI" title='STI' data-ref="375STI">STI</a>);</td></tr>
<tr><th id="755">755</th><td>  <b>else</b></td></tr>
<tr><th id="756">756</th><td>    <a class="local col6 ref" href="#376Val" title='Val' data-ref="376Val">Val</a> = <a class="local col7 ref" href="#377MO" title='MO' data-ref="377MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>  <em>bool</em> <dfn class="local col8 decl" id="378I" title='I' data-type='bool' data-ref="378I">I</dfn>  = (<a class="local col6 ref" href="#376Val" title='Val' data-ref="376Val">Val</a> &amp; <var>0x800000</var>);</td></tr>
<tr><th id="759">759</th><td>  <em>bool</em> <dfn class="local col9 decl" id="379J1" title='J1' data-type='bool' data-ref="379J1">J1</dfn> = (<a class="local col6 ref" href="#376Val" title='Val' data-ref="376Val">Val</a> &amp; <var>0x400000</var>);</td></tr>
<tr><th id="760">760</th><td>  <em>bool</em> <dfn class="local col0 decl" id="380J2" title='J2' data-type='bool' data-ref="380J2">J2</dfn> = (<a class="local col6 ref" href="#376Val" title='Val' data-ref="376Val">Val</a> &amp; <var>0x200000</var>);</td></tr>
<tr><th id="761">761</th><td>  <b>if</b> (<a class="local col8 ref" href="#378I" title='I' data-ref="378I">I</a> ^ <a class="local col9 ref" href="#379J1" title='J1' data-ref="379J1">J1</a>)</td></tr>
<tr><th id="762">762</th><td>    <a class="local col6 ref" href="#376Val" title='Val' data-ref="376Val">Val</a> &amp;= ~<var>0x400000</var>;</td></tr>
<tr><th id="763">763</th><td>  <b>else</b></td></tr>
<tr><th id="764">764</th><td>    <a class="local col6 ref" href="#376Val" title='Val' data-ref="376Val">Val</a> |= <var>0x400000</var>;</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>  <b>if</b> (<a class="local col8 ref" href="#378I" title='I' data-ref="378I">I</a> ^ <a class="local col0 ref" href="#380J2" title='J2' data-ref="380J2">J2</a>)</td></tr>
<tr><th id="767">767</th><td>    <a class="local col6 ref" href="#376Val" title='Val' data-ref="376Val">Val</a> &amp;= ~<var>0x200000</var>;</td></tr>
<tr><th id="768">768</th><td>  <b>else</b></td></tr>
<tr><th id="769">769</th><td>    <a class="local col6 ref" href="#376Val" title='Val' data-ref="376Val">Val</a> |= <var>0x200000</var>;</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <b>return</b> <a class="local col6 ref" href="#376Val" title='Val' data-ref="376Val">Val</a>;</td></tr>
<tr><th id="772">772</th><td>}</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAdrLabelOpValue - Return encoding info for 12-bit shifted-immediate</i></td></tr>
<tr><th id="775">775</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// ADR label target.</i></td></tr>
<tr><th id="776">776</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="777">777</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAdrLabelOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAdrLabelOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAdrLabelOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="381MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="381MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="382OpIdx" title='OpIdx' data-type='unsigned int' data-ref="382OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="778">778</th><td>                   <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="383Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="383Fixups">Fixups</dfn>,</td></tr>
<tr><th id="779">779</th><td>                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="384STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="384STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="780">780</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col5 decl" id="385MO" title='MO' data-type='const llvm::MCOperand' data-ref="385MO">MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col1 ref" href="#381MI" title='MI' data-ref="381MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#382OpIdx" title='OpIdx' data-ref="382OpIdx">OpIdx</a>);</td></tr>
<tr><th id="781">781</th><td>  <b>if</b> (<a class="local col5 ref" href="#385MO" title='MO' data-ref="385MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>())</td></tr>
<tr><th id="782">782</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col1 ref" href="#381MI" title='MI' data-ref="381MI">MI</a>, <a class="local col2 ref" href="#382OpIdx" title='OpIdx' data-ref="382OpIdx">OpIdx</a>, <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_adr_pcrel_12" title='llvm::ARM::Fixups::fixup_arm_adr_pcrel_12' data-ref="llvm::ARM::Fixups::fixup_arm_adr_pcrel_12">fixup_arm_adr_pcrel_12</a>,</td></tr>
<tr><th id="783">783</th><td>                                    <span class='refarg'><a class="local col3 ref" href="#383Fixups" title='Fixups' data-ref="383Fixups">Fixups</a></span>, <a class="local col4 ref" href="#384STI" title='STI' data-ref="384STI">STI</a>);</td></tr>
<tr><th id="784">784</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="386offset" title='offset' data-type='int64_t' data-ref="386offset">offset</dfn> = <a class="local col5 ref" href="#385MO" title='MO' data-ref="385MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="785">785</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="387Val" title='Val' data-type='uint32_t' data-ref="387Val">Val</dfn> = <var>0x2000</var>;</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>  <em>int</em> <dfn class="local col8 decl" id="388SoImmVal" title='SoImmVal' data-type='int' data-ref="388SoImmVal">SoImmVal</dfn>;</td></tr>
<tr><th id="788">788</th><td>  <b>if</b> (<a class="local col6 ref" href="#386offset" title='offset' data-ref="386offset">offset</a> == <a class="macro" href="../../../../../../include/stdint.h.html#128" title="(-2147483647-1)" data-ref="_M/INT32_MIN">INT32_MIN</a>) {</td></tr>
<tr><th id="789">789</th><td>    <a class="local col7 ref" href="#387Val" title='Val' data-ref="387Val">Val</a> = <var>0x1000</var>;</td></tr>
<tr><th id="790">790</th><td>    <a class="local col8 ref" href="#388SoImmVal" title='SoImmVal' data-ref="388SoImmVal">SoImmVal</a> = <var>0</var>;</td></tr>
<tr><th id="791">791</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#386offset" title='offset' data-ref="386offset">offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="792">792</th><td>    <a class="local col7 ref" href="#387Val" title='Val' data-ref="387Val">Val</a> = <var>0x1000</var>;</td></tr>
<tr><th id="793">793</th><td>    <a class="local col6 ref" href="#386offset" title='offset' data-ref="386offset">offset</a> *= -<var>1</var>;</td></tr>
<tr><th id="794">794</th><td>    <a class="local col8 ref" href="#388SoImmVal" title='SoImmVal' data-ref="388SoImmVal">SoImmVal</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col6 ref" href="#386offset" title='offset' data-ref="386offset">offset</a>);</td></tr>
<tr><th id="795">795</th><td>    <b>if</b>(<a class="local col8 ref" href="#388SoImmVal" title='SoImmVal' data-ref="388SoImmVal">SoImmVal</a> == -<var>1</var>) {</td></tr>
<tr><th id="796">796</th><td>      <a class="local col7 ref" href="#387Val" title='Val' data-ref="387Val">Val</a> = <var>0x2000</var>;</td></tr>
<tr><th id="797">797</th><td>      <a class="local col6 ref" href="#386offset" title='offset' data-ref="386offset">offset</a> *= -<var>1</var>;</td></tr>
<tr><th id="798">798</th><td>      <a class="local col8 ref" href="#388SoImmVal" title='SoImmVal' data-ref="388SoImmVal">SoImmVal</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col6 ref" href="#386offset" title='offset' data-ref="386offset">offset</a>);</td></tr>
<tr><th id="799">799</th><td>    }</td></tr>
<tr><th id="800">800</th><td>  } <b>else</b> {</td></tr>
<tr><th id="801">801</th><td>    <a class="local col8 ref" href="#388SoImmVal" title='SoImmVal' data-ref="388SoImmVal">SoImmVal</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col6 ref" href="#386offset" title='offset' data-ref="386offset">offset</a>);</td></tr>
<tr><th id="802">802</th><td>    <b>if</b>(<a class="local col8 ref" href="#388SoImmVal" title='SoImmVal' data-ref="388SoImmVal">SoImmVal</a> == -<var>1</var>) {</td></tr>
<tr><th id="803">803</th><td>      <a class="local col7 ref" href="#387Val" title='Val' data-ref="387Val">Val</a> = <var>0x1000</var>;</td></tr>
<tr><th id="804">804</th><td>      <a class="local col6 ref" href="#386offset" title='offset' data-ref="386offset">offset</a> *= -<var>1</var>;</td></tr>
<tr><th id="805">805</th><td>      <a class="local col8 ref" href="#388SoImmVal" title='SoImmVal' data-ref="388SoImmVal">SoImmVal</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col6 ref" href="#386offset" title='offset' data-ref="386offset">offset</a>);</td></tr>
<tr><th id="806">806</th><td>    }</td></tr>
<tr><th id="807">807</th><td>  }</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SoImmVal != -1 &amp;&amp; &quot;Not a valid so_imm value!&quot;) ? void (0) : __assert_fail (&quot;SoImmVal != -1 &amp;&amp; \&quot;Not a valid so_imm value!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 809, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#388SoImmVal" title='SoImmVal' data-ref="388SoImmVal">SoImmVal</a> != -<var>1</var> &amp;&amp; <q>"Not a valid so_imm value!"</q>);</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>  <a class="local col7 ref" href="#387Val" title='Val' data-ref="387Val">Val</a> |= <a class="local col8 ref" href="#388SoImmVal" title='SoImmVal' data-ref="388SoImmVal">SoImmVal</a>;</td></tr>
<tr><th id="812">812</th><td>  <b>return</b> <a class="local col7 ref" href="#387Val" title='Val' data-ref="387Val">Val</a>;</td></tr>
<tr><th id="813">813</th><td>}</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getT2AdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getT2AdrLabelOpValue - Return encoding info for 12-bit immediate ADR label</i></td></tr>
<tr><th id="816">816</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getT2AdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// target.</i></td></tr>
<tr><th id="817">817</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="818">818</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getT2AdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2AdrLabelOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getT2AdrLabelOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getT2AdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2AdrLabelOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="389MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="389MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="390OpIdx" title='OpIdx' data-type='unsigned int' data-ref="390OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="819">819</th><td>                   <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="391Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="391Fixups">Fixups</dfn>,</td></tr>
<tr><th id="820">820</th><td>                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="392STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="392STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="821">821</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col3 decl" id="393MO" title='MO' data-type='const llvm::MCOperand' data-ref="393MO">MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col9 ref" href="#389MI" title='MI' data-ref="389MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#390OpIdx" title='OpIdx' data-ref="390OpIdx">OpIdx</a>);</td></tr>
<tr><th id="822">822</th><td>  <b>if</b> (<a class="local col3 ref" href="#393MO" title='MO' data-ref="393MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>())</td></tr>
<tr><th id="823">823</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col9 ref" href="#389MI" title='MI' data-ref="389MI">MI</a>, <a class="local col0 ref" href="#390OpIdx" title='OpIdx' data-ref="390OpIdx">OpIdx</a>, <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_t2_adr_pcrel_12" title='llvm::ARM::Fixups::fixup_t2_adr_pcrel_12' data-ref="llvm::ARM::Fixups::fixup_t2_adr_pcrel_12">fixup_t2_adr_pcrel_12</a>,</td></tr>
<tr><th id="824">824</th><td>                                    <span class='refarg'><a class="local col1 ref" href="#391Fixups" title='Fixups' data-ref="391Fixups">Fixups</a></span>, <a class="local col2 ref" href="#392STI" title='STI' data-ref="392STI">STI</a>);</td></tr>
<tr><th id="825">825</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col4 decl" id="394Val" title='Val' data-type='int32_t' data-ref="394Val">Val</dfn> = <a class="local col3 ref" href="#393MO" title='MO' data-ref="393MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="826">826</th><td>  <b>if</b> (<a class="local col4 ref" href="#394Val" title='Val' data-ref="394Val">Val</a> == <a class="macro" href="../../../../../../include/stdint.h.html#128" title="(-2147483647-1)" data-ref="_M/INT32_MIN">INT32_MIN</a>)</td></tr>
<tr><th id="827">827</th><td>    <a class="local col4 ref" href="#394Val" title='Val' data-ref="394Val">Val</a> = <var>0x1000</var>;</td></tr>
<tr><th id="828">828</th><td>  <b>else</b> <b>if</b> (<a class="local col4 ref" href="#394Val" title='Val' data-ref="394Val">Val</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="829">829</th><td>    <a class="local col4 ref" href="#394Val" title='Val' data-ref="394Val">Val</a> *= -<var>1</var>;</td></tr>
<tr><th id="830">830</th><td>    <a class="local col4 ref" href="#394Val" title='Val' data-ref="394Val">Val</a> |= <var>0x1000</var>;</td></tr>
<tr><th id="831">831</th><td>  }</td></tr>
<tr><th id="832">832</th><td>  <b>return</b> <a class="local col4 ref" href="#394Val" title='Val' data-ref="394Val">Val</a>;</td></tr>
<tr><th id="833">833</th><td>}</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter16getITMaskOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getITMaskOpValue - Return the architectural encoding of an IT</i></td></tr>
<tr><th id="836">836</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter16getITMaskOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// predication mask, given the MCOperand format.</i></td></tr>
<tr><th id="837">837</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="838">838</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter16getITMaskOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getITMaskOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getITMaskOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter16getITMaskOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getITMaskOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="395MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="395MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="396OpIdx" title='OpIdx' data-type='unsigned int' data-ref="396OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="839">839</th><td>                 <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="397Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="397Fixups">Fixups</dfn>,</td></tr>
<tr><th id="840">840</th><td>                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="398STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="398STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="841">841</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col9 decl" id="399MaskMO" title='MaskMO' data-type='const llvm::MCOperand' data-ref="399MaskMO">MaskMO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col5 ref" href="#395MI" title='MI' data-ref="395MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#396OpIdx" title='OpIdx' data-ref="396OpIdx">OpIdx</a>);</td></tr>
<tr><th id="842">842</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MaskMO.isImm() &amp;&amp; &quot;Unexpected operand type!&quot;) ? void (0) : __assert_fail (&quot;MaskMO.isImm() &amp;&amp; \&quot;Unexpected operand type!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 842, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#399MaskMO" title='MaskMO' data-ref="399MaskMO">MaskMO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Unexpected operand type!"</q>);</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="400Mask" title='Mask' data-type='unsigned int' data-ref="400Mask">Mask</dfn> = <a class="local col9 ref" href="#399MaskMO" title='MaskMO' data-ref="399MaskMO">MaskMO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>  <i>// IT masks are encoded as a sequence of replacement low-order bits</i></td></tr>
<tr><th id="847">847</th><td><i>  // for the condition code. So if the low bit of the starting</i></td></tr>
<tr><th id="848">848</th><td><i>  // condition code is 1, then we have to flip all the bits above the</i></td></tr>
<tr><th id="849">849</th><td><i>  // terminating bit (which is the lowest 1 bit).</i></td></tr>
<tr><th id="850">850</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpIdx &gt; 0 &amp;&amp; &quot;IT mask appears first!&quot;) ? void (0) : __assert_fail (&quot;OpIdx &gt; 0 &amp;&amp; \&quot;IT mask appears first!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 850, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#396OpIdx" title='OpIdx' data-ref="396OpIdx">OpIdx</a> &gt; <var>0</var> &amp;&amp; <q>"IT mask appears first!"</q>);</td></tr>
<tr><th id="851">851</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col1 decl" id="401CondMO" title='CondMO' data-type='const llvm::MCOperand' data-ref="401CondMO">CondMO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col5 ref" href="#395MI" title='MI' data-ref="395MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#396OpIdx" title='OpIdx' data-ref="396OpIdx">OpIdx</a>-<var>1</var>);</td></tr>
<tr><th id="852">852</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CondMO.isImm() &amp;&amp; &quot;Unexpected operand type!&quot;) ? void (0) : __assert_fail (&quot;CondMO.isImm() &amp;&amp; \&quot;Unexpected operand type!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 852, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#401CondMO" title='CondMO' data-ref="401CondMO">CondMO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Unexpected operand type!"</q>);</td></tr>
<tr><th id="853">853</th><td>  <b>if</b> (<a class="local col1 ref" href="#401CondMO" title='CondMO' data-ref="401CondMO">CondMO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &amp; <var>1</var>) {</td></tr>
<tr><th id="854">854</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="402LowBit" title='LowBit' data-type='unsigned int' data-ref="402LowBit">LowBit</dfn> = <a class="local col0 ref" href="#400Mask" title='Mask' data-ref="400Mask">Mask</a> &amp; -<a class="local col0 ref" href="#400Mask" title='Mask' data-ref="400Mask">Mask</a>;</td></tr>
<tr><th id="855">855</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="403BitsAboveLowBit" title='BitsAboveLowBit' data-type='unsigned int' data-ref="403BitsAboveLowBit">BitsAboveLowBit</dfn> = <var>0xF</var> &amp; (-<a class="local col2 ref" href="#402LowBit" title='LowBit' data-ref="402LowBit">LowBit</a> &lt;&lt; <var>1</var>);</td></tr>
<tr><th id="856">856</th><td>    <a class="local col0 ref" href="#400Mask" title='Mask' data-ref="400Mask">Mask</a> ^= <a class="local col3 ref" href="#403BitsAboveLowBit" title='BitsAboveLowBit' data-ref="403BitsAboveLowBit">BitsAboveLowBit</a>;</td></tr>
<tr><th id="857">857</th><td>  }</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>  <b>return</b> <a class="local col0 ref" href="#400Mask" title='Mask' data-ref="400Mask">Mask</a>;</td></tr>
<tr><th id="860">860</th><td>}</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getThumbAdrLabelOpValue - Return encoding info for 8-bit immediate ADR label</i></td></tr>
<tr><th id="863">863</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// target.</i></td></tr>
<tr><th id="864">864</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="865">865</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbAdrLabelOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbAdrLabelOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getThumbAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbAdrLabelOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="404MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="404MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="405OpIdx" title='OpIdx' data-type='unsigned int' data-ref="405OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="866">866</th><td>                   <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="406Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="406Fixups">Fixups</dfn>,</td></tr>
<tr><th id="867">867</th><td>                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="407STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="407STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="868">868</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col8 decl" id="408MO" title='MO' data-type='const llvm::MCOperand' data-ref="408MO">MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#405OpIdx" title='OpIdx' data-ref="405OpIdx">OpIdx</a>);</td></tr>
<tr><th id="869">869</th><td>  <b>if</b> (<a class="local col8 ref" href="#408MO" title='MO' data-ref="408MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>())</td></tr>
<tr><th id="870">870</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI">MI</a>, <a class="local col5 ref" href="#405OpIdx" title='OpIdx' data-ref="405OpIdx">OpIdx</a>, <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_thumb_adr_pcrel_10" title='llvm::ARM::Fixups::fixup_thumb_adr_pcrel_10' data-ref="llvm::ARM::Fixups::fixup_thumb_adr_pcrel_10">fixup_thumb_adr_pcrel_10</a>,</td></tr>
<tr><th id="871">871</th><td>                                    <span class='refarg'><a class="local col6 ref" href="#406Fixups" title='Fixups' data-ref="406Fixups">Fixups</a></span>, <a class="local col7 ref" href="#407STI" title='STI' data-ref="407STI">STI</a>);</td></tr>
<tr><th id="872">872</th><td>  <b>return</b> <a class="local col8 ref" href="#408MO" title='MO' data-ref="408MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="873">873</th><td>}</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter29getThumbAddrModeRegRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getThumbAddrModeRegRegOpValue - Return encoding info for 'reg + reg'</i></td></tr>
<tr><th id="876">876</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter29getThumbAddrModeRegRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// operand.</i></td></tr>
<tr><th id="877">877</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="878">878</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter29getThumbAddrModeRegRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getThumbAddrModeRegRegOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getThumbAddrModeRegRegOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; , const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter29getThumbAddrModeRegRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getThumbAddrModeRegRegOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="409MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="409MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="410OpIdx" title='OpIdx' data-type='unsigned int' data-ref="410OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="879">879</th><td>                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;,</td></tr>
<tr><th id="880">880</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="411STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="411STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="881">881</th><td>  <i>// [Rn, Rm]</i></td></tr>
<tr><th id="882">882</th><td><i>  //   {5-3} = Rm</i></td></tr>
<tr><th id="883">883</th><td><i>  //   {2-0} = Rn</i></td></tr>
<tr><th id="884">884</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="412MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="412MO1">MO1</dfn> = <a class="local col9 ref" href="#409MI" title='MI' data-ref="409MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#410OpIdx" title='OpIdx' data-ref="410OpIdx">OpIdx</a>);</td></tr>
<tr><th id="885">885</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="413MO2" title='MO2' data-type='const llvm::MCOperand &amp;' data-ref="413MO2">MO2</dfn> = <a class="local col9 ref" href="#409MI" title='MI' data-ref="409MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#410OpIdx" title='OpIdx' data-ref="410OpIdx">OpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="886">886</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="414Rn" title='Rn' data-type='unsigned int' data-ref="414Rn">Rn</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col2 ref" href="#412MO1" title='MO1' data-ref="412MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="887">887</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="415Rm" title='Rm' data-type='unsigned int' data-ref="415Rm">Rm</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col3 ref" href="#413MO2" title='MO2' data-ref="413MO2">MO2</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="888">888</th><td>  <b>return</b> (<a class="local col5 ref" href="#415Rm" title='Rm' data-ref="415Rm">Rm</a> &lt;&lt; <var>3</var>) | <a class="local col4 ref" href="#414Rn" title='Rn' data-ref="414Rn">Rn</a>;</td></tr>
<tr><th id="889">889</th><td>}</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getAddrModeImm12OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrModeImm12OpValue - Return encoding info for 'reg +/- imm12' operand.</i></td></tr>
<tr><th id="892">892</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="893">893</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getAddrModeImm12OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrModeImm12OpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrModeImm12OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getAddrModeImm12OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrModeImm12OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="416MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="416MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="417OpIdx" title='OpIdx' data-type='unsigned int' data-ref="417OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="894">894</th><td>                        <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="418Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="418Fixups">Fixups</dfn>,</td></tr>
<tr><th id="895">895</th><td>                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="419STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="419STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="896">896</th><td>  <i>// {17-13} = reg</i></td></tr>
<tr><th id="897">897</th><td><i>  // {12}    = (U)nsigned (add == '1', sub == '0')</i></td></tr>
<tr><th id="898">898</th><td><i>  // {11-0}  = imm12</i></td></tr>
<tr><th id="899">899</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="420Reg" title='Reg' data-type='unsigned int' data-ref="420Reg">Reg</dfn>, <dfn class="local col1 decl" id="421Imm12" title='Imm12' data-type='unsigned int' data-ref="421Imm12">Imm12</dfn>;</td></tr>
<tr><th id="900">900</th><td>  <em>bool</em> <dfn class="local col2 decl" id="422isAdd" title='isAdd' data-type='bool' data-ref="422isAdd">isAdd</dfn> = <b>true</b>;</td></tr>
<tr><th id="901">901</th><td>  <i>// If The first operand isn't a register, we have a label reference.</i></td></tr>
<tr><th id="902">902</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="423MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="423MO">MO</dfn> = <a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#417OpIdx" title='OpIdx' data-ref="417OpIdx">OpIdx</a>);</td></tr>
<tr><th id="903">903</th><td>  <b>if</b> (!<a class="local col3 ref" href="#423MO" title='MO' data-ref="423MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="904">904</th><td>    Reg = CTX.getRegisterInfo()-&gt;getEncodingValue(ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>);   <i>// Rn is PC.</i></td></tr>
<tr><th id="905">905</th><td>    <a class="local col1 ref" href="#421Imm12" title='Imm12' data-ref="421Imm12">Imm12</a> = <var>0</var>;</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>    <b>if</b> (<a class="local col3 ref" href="#423MO" title='MO' data-ref="423MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>()) {</td></tr>
<tr><th id="908">908</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col4 decl" id="424Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="424Expr">Expr</dfn> = <a class="local col3 ref" href="#423MO" title='MO' data-ref="423MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="909">909</th><td>      <a class="local col2 ref" href="#422isAdd" title='isAdd' data-ref="422isAdd">isAdd</a> = <b>false</b> ; <i>// 'U' bit is set as part of the fixup.</i></td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>      <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col5 decl" id="425Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="425Kind">Kind</dfn>;</td></tr>
<tr><th id="912">912</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::isThumb2' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE">isThumb2</a>(<a class="local col9 ref" href="#419STI" title='STI' data-ref="419STI">STI</a>))</td></tr>
<tr><th id="913">913</th><td>        <a class="local col5 ref" href="#425Kind" title='Kind' data-ref="425Kind">Kind</a> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_t2_ldst_pcrel_12" title='llvm::ARM::Fixups::fixup_t2_ldst_pcrel_12' data-ref="llvm::ARM::Fixups::fixup_t2_ldst_pcrel_12">fixup_t2_ldst_pcrel_12</a>);</td></tr>
<tr><th id="914">914</th><td>      <b>else</b></td></tr>
<tr><th id="915">915</th><td>        <a class="local col5 ref" href="#425Kind" title='Kind' data-ref="425Kind">Kind</a> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_ldst_pcrel_12" title='llvm::ARM::Fixups::fixup_arm_ldst_pcrel_12' data-ref="llvm::ARM::Fixups::fixup_arm_ldst_pcrel_12">fixup_arm_ldst_pcrel_12</a>);</td></tr>
<tr><th id="916">916</th><td>      <a class="local col8 ref" href="#418Fixups" title='Fixups' data-ref="418Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col4 ref" href="#424Expr" title='Expr' data-ref="424Expr">Expr</a>, <a class="local col5 ref" href="#425Kind" title='Kind' data-ref="425Kind">Kind</a>, <a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td>      <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#46" title='MCNumCPRelocations' data-ref="MCNumCPRelocations">MCNumCPRelocations</a>;</td></tr>
<tr><th id="919">919</th><td>    } <b>else</b> {</td></tr>
<tr><th id="920">920</th><td>      Reg = ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>;</td></tr>
<tr><th id="921">921</th><td>      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col6 decl" id="426Offset" title='Offset' data-type='int32_t' data-ref="426Offset">Offset</dfn> = <a class="local col3 ref" href="#423MO" title='MO' data-ref="423MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="922">922</th><td>      <b>if</b> (<a class="local col6 ref" href="#426Offset" title='Offset' data-ref="426Offset">Offset</a> == <a class="macro" href="../../../../../../include/stdint.h.html#128" title="(-2147483647-1)" data-ref="_M/INT32_MIN">INT32_MIN</a>) {</td></tr>
<tr><th id="923">923</th><td>        <a class="local col6 ref" href="#426Offset" title='Offset' data-ref="426Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="924">924</th><td>        <a class="local col2 ref" href="#422isAdd" title='isAdd' data-ref="422isAdd">isAdd</a> = <b>false</b>;</td></tr>
<tr><th id="925">925</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#426Offset" title='Offset' data-ref="426Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="926">926</th><td>        <a class="local col6 ref" href="#426Offset" title='Offset' data-ref="426Offset">Offset</a> *= -<var>1</var>;</td></tr>
<tr><th id="927">927</th><td>        <a class="local col2 ref" href="#422isAdd" title='isAdd' data-ref="422isAdd">isAdd</a> = <b>false</b>;</td></tr>
<tr><th id="928">928</th><td>      }</td></tr>
<tr><th id="929">929</th><td>      <a class="local col1 ref" href="#421Imm12" title='Imm12' data-ref="421Imm12">Imm12</a> = <a class="local col6 ref" href="#426Offset" title='Offset' data-ref="426Offset">Offset</a>;</td></tr>
<tr><th id="930">930</th><td>    }</td></tr>
<tr><th id="931">931</th><td>  } <b>else</b></td></tr>
<tr><th id="932">932</th><td>    <a class="local col2 ref" href="#422isAdd" title='isAdd' data-ref="422isAdd">isAdd</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22EncodeAddrModeOpValuesERKN4llvm6MCInstEjRjS5_RNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::EncodeAddrModeOpValues' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22EncodeAddrModeOpValuesERKN4llvm6MCInstEjRjS5_RNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">EncodeAddrModeOpValues</a>(<a class="local col6 ref" href="#416MI" title='MI' data-ref="416MI">MI</a>, <a class="local col7 ref" href="#417OpIdx" title='OpIdx' data-ref="417OpIdx">OpIdx</a>, <span class='refarg'><a class="local col0 ref" href="#420Reg" title='Reg' data-ref="420Reg">Reg</a></span>, <span class='refarg'><a class="local col1 ref" href="#421Imm12" title='Imm12' data-ref="421Imm12">Imm12</a></span>, <span class='refarg'><a class="local col8 ref" href="#418Fixups" title='Fixups' data-ref="418Fixups">Fixups</a></span>, <a class="local col9 ref" href="#419STI" title='STI' data-ref="419STI">STI</a>);</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="427Binary" title='Binary' data-type='uint32_t' data-ref="427Binary">Binary</dfn> = <a class="local col1 ref" href="#421Imm12" title='Imm12' data-ref="421Imm12">Imm12</a> &amp; <var>0xfff</var>;</td></tr>
<tr><th id="935">935</th><td>  <i>// Immediate is always encoded as positive. The 'U' bit controls add vs sub.</i></td></tr>
<tr><th id="936">936</th><td>  <b>if</b> (<a class="local col2 ref" href="#422isAdd" title='isAdd' data-ref="422isAdd">isAdd</a>)</td></tr>
<tr><th id="937">937</th><td>    <a class="local col7 ref" href="#427Binary" title='Binary' data-ref="427Binary">Binary</a> |= (<var>1</var> &lt;&lt; <var>12</var>);</td></tr>
<tr><th id="938">938</th><td>  <a class="local col7 ref" href="#427Binary" title='Binary' data-ref="427Binary">Binary</a> |= (<a class="local col0 ref" href="#420Reg" title='Reg' data-ref="420Reg">Reg</a> &lt;&lt; <var>13</var>);</td></tr>
<tr><th id="939">939</th><td>  <b>return</b> <a class="local col7 ref" href="#427Binary" title='Binary' data-ref="427Binary">Binary</a>;</td></tr>
<tr><th id="940">940</th><td>}</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td><b>template</b>&lt;<em>unsigned</em> Bits, <em>unsigned</em> Shift&gt;</td></tr>
<tr><th id="943">943</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="944">944</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter21getT2ScaledImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2ScaledImmOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getT2ScaledImmOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter21getT2ScaledImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2ScaledImmOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="428MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="428MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="429OpIdx" title='OpIdx' data-type='unsigned int' data-ref="429OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="945">945</th><td>                      <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="430Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="430Fixups">Fixups</dfn>,</td></tr>
<tr><th id="946">946</th><td>                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="431STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="431STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="947">947</th><td>  <i>// FIXME: The immediate operand should have already been encoded like this</i></td></tr>
<tr><th id="948">948</th><td><i>  // before ever getting here. The encoder method should just need to combine</i></td></tr>
<tr><th id="949">949</th><td><i>  // the MI operands for the register and the offset into a single</i></td></tr>
<tr><th id="950">950</th><td><i>  // representation for the complex operand in the .td file. This isn't just</i></td></tr>
<tr><th id="951">951</th><td><i>  // style, unfortunately. As-is, we can't represent the distinct encoding</i></td></tr>
<tr><th id="952">952</th><td><i>  // for #-0.</i></td></tr>
<tr><th id="953">953</th><td><i></i></td></tr>
<tr><th id="954">954</th><td><i>  // {Bits}    = (U)nsigned (add == '1', sub == '0')</i></td></tr>
<tr><th id="955">955</th><td><i>  // {(Bits-1)-0}  = immediate</i></td></tr>
<tr><th id="956">956</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col2 decl" id="432Imm" title='Imm' data-type='int32_t' data-ref="432Imm">Imm</dfn> = <a class="local col8 ref" href="#428MI" title='MI' data-ref="428MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#429OpIdx" title='OpIdx' data-ref="429OpIdx">OpIdx</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="957">957</th><td>  <em>bool</em> <dfn class="local col3 decl" id="433isAdd" title='isAdd' data-type='bool' data-ref="433isAdd">isAdd</dfn> = <a class="local col2 ref" href="#432Imm" title='Imm' data-ref="432Imm">Imm</a> &gt;= <var>0</var>;</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>  <i>// Immediate is always encoded as positive. The 'U' bit controls add vs sub.</i></td></tr>
<tr><th id="960">960</th><td>  <b>if</b> (<a class="local col2 ref" href="#432Imm" title='Imm' data-ref="432Imm">Imm</a> &lt; <var>0</var>)</td></tr>
<tr><th id="961">961</th><td>    <a class="local col2 ref" href="#432Imm" title='Imm' data-ref="432Imm">Imm</a> = -(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>)<a class="local col2 ref" href="#432Imm" title='Imm' data-ref="432Imm">Imm</a>;</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>  <a class="local col2 ref" href="#432Imm" title='Imm' data-ref="432Imm">Imm</a> &gt;&gt;= <a class="tu ref" href="#Shift" title='Shift' data-use='r' data-ref="Shift">Shift</a>;</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="434Binary" title='Binary' data-type='uint32_t' data-ref="434Binary">Binary</dfn> = <a class="local col2 ref" href="#432Imm" title='Imm' data-ref="432Imm">Imm</a> &amp; ((<var>1U</var> &lt;&lt; <a class="tu ref" href="#Bits" title='Bits' data-use='r' data-ref="Bits">Bits</a>) - <var>1</var>);</td></tr>
<tr><th id="966">966</th><td>  <i>// Immediate is always encoded as positive. The 'U' bit controls add vs sub.</i></td></tr>
<tr><th id="967">967</th><td>  <b>if</b> (<a class="local col3 ref" href="#433isAdd" title='isAdd' data-ref="433isAdd">isAdd</a>)</td></tr>
<tr><th id="968">968</th><td>    <a class="local col4 ref" href="#434Binary" title='Binary' data-ref="434Binary">Binary</a> |= (<var>1U</var> &lt;&lt; <a class="tu ref" href="#Bits" title='Bits' data-use='r' data-ref="Bits">Bits</a>);</td></tr>
<tr><th id="969">969</th><td>  <b>return</b> <a class="local col4 ref" href="#434Binary" title='Binary' data-ref="434Binary">Binary</a>;</td></tr>
<tr><th id="970">970</th><td>}</td></tr>
<tr><th id="971">971</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm8s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getT2AddrModeImm8s4OpValue - Return encoding info for</i></td></tr>
<tr><th id="972">972</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm8s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// 'reg +/- imm8&lt;&lt;2' operand.</i></td></tr>
<tr><th id="973">973</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="974">974</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm8s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm8s4OpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm8s4OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm8s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2AddrModeImm8s4OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="435MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="435MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="436OpIdx" title='OpIdx' data-type='unsigned int' data-ref="436OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="975">975</th><td>                        <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="437Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="437Fixups">Fixups</dfn>,</td></tr>
<tr><th id="976">976</th><td>                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="438STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="438STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="977">977</th><td>  <i>// {12-9} = reg</i></td></tr>
<tr><th id="978">978</th><td><i>  // {8}    = (U)nsigned (add == '1', sub == '0')</i></td></tr>
<tr><th id="979">979</th><td><i>  // {7-0}  = imm8</i></td></tr>
<tr><th id="980">980</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="439Reg" title='Reg' data-type='unsigned int' data-ref="439Reg">Reg</dfn>, <dfn class="local col0 decl" id="440Imm8" title='Imm8' data-type='unsigned int' data-ref="440Imm8">Imm8</dfn>;</td></tr>
<tr><th id="981">981</th><td>  <em>bool</em> <dfn class="local col1 decl" id="441isAdd" title='isAdd' data-type='bool' data-ref="441isAdd">isAdd</dfn> = <b>true</b>;</td></tr>
<tr><th id="982">982</th><td>  <i>// If The first operand isn't a register, we have a label reference.</i></td></tr>
<tr><th id="983">983</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="442MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="442MO">MO</dfn> = <a class="local col5 ref" href="#435MI" title='MI' data-ref="435MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#436OpIdx" title='OpIdx' data-ref="436OpIdx">OpIdx</a>);</td></tr>
<tr><th id="984">984</th><td>  <b>if</b> (!<a class="local col2 ref" href="#442MO" title='MO' data-ref="442MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="985">985</th><td>    Reg = CTX.getRegisterInfo()-&gt;getEncodingValue(ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>);   <i>// Rn is PC.</i></td></tr>
<tr><th id="986">986</th><td>    <a class="local col0 ref" href="#440Imm8" title='Imm8' data-ref="440Imm8">Imm8</a> = <var>0</var>;</td></tr>
<tr><th id="987">987</th><td>    <a class="local col1 ref" href="#441isAdd" title='isAdd' data-ref="441isAdd">isAdd</a> = <b>false</b> ; <i>// 'U' bit is set as part of the fixup.</i></td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;Unexpected machine operand type!&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;Unexpected machine operand type!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 989, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#442MO" title='MO' data-ref="442MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp; <q>"Unexpected machine operand type!"</q>);</td></tr>
<tr><th id="990">990</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col3 decl" id="443Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="443Expr">Expr</dfn> = <a class="local col2 ref" href="#442MO" title='MO' data-ref="442MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="991">991</th><td>    <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col4 decl" id="444Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="444Kind">Kind</dfn> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_t2_pcrel_10" title='llvm::ARM::Fixups::fixup_t2_pcrel_10' data-ref="llvm::ARM::Fixups::fixup_t2_pcrel_10">fixup_t2_pcrel_10</a>);</td></tr>
<tr><th id="992">992</th><td>    <a class="local col7 ref" href="#437Fixups" title='Fixups' data-ref="437Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col3 ref" href="#443Expr" title='Expr' data-ref="443Expr">Expr</a>, <a class="local col4 ref" href="#444Kind" title='Kind' data-ref="444Kind">Kind</a>, <a class="local col5 ref" href="#435MI" title='MI' data-ref="435MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>    <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#46" title='MCNumCPRelocations' data-ref="MCNumCPRelocations">MCNumCPRelocations</a>;</td></tr>
<tr><th id="995">995</th><td>  } <b>else</b></td></tr>
<tr><th id="996">996</th><td>    <a class="local col1 ref" href="#441isAdd" title='isAdd' data-ref="441isAdd">isAdd</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22EncodeAddrModeOpValuesERKN4llvm6MCInstEjRjS5_RNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::EncodeAddrModeOpValues' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22EncodeAddrModeOpValuesERKN4llvm6MCInstEjRjS5_RNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">EncodeAddrModeOpValues</a>(<a class="local col5 ref" href="#435MI" title='MI' data-ref="435MI">MI</a>, <a class="local col6 ref" href="#436OpIdx" title='OpIdx' data-ref="436OpIdx">OpIdx</a>, <span class='refarg'><a class="local col9 ref" href="#439Reg" title='Reg' data-ref="439Reg">Reg</a></span>, <span class='refarg'><a class="local col0 ref" href="#440Imm8" title='Imm8' data-ref="440Imm8">Imm8</a></span>, <span class='refarg'><a class="local col7 ref" href="#437Fixups" title='Fixups' data-ref="437Fixups">Fixups</a></span>, <a class="local col8 ref" href="#438STI" title='STI' data-ref="438STI">STI</a>);</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>  <i>// FIXME: The immediate operand should have already been encoded like this</i></td></tr>
<tr><th id="999">999</th><td><i>  // before ever getting here. The encoder method should just need to combine</i></td></tr>
<tr><th id="1000">1000</th><td><i>  // the MI operands for the register and the offset into a single</i></td></tr>
<tr><th id="1001">1001</th><td><i>  // representation for the complex operand in the .td file. This isn't just</i></td></tr>
<tr><th id="1002">1002</th><td><i>  // style, unfortunately. As-is, we can't represent the distinct encoding</i></td></tr>
<tr><th id="1003">1003</th><td><i>  // for #-0.</i></td></tr>
<tr><th id="1004">1004</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="445Binary" title='Binary' data-type='uint32_t' data-ref="445Binary">Binary</dfn> = (<a class="local col0 ref" href="#440Imm8" title='Imm8' data-ref="440Imm8">Imm8</a> &gt;&gt; <var>2</var>) &amp; <var>0xff</var>;</td></tr>
<tr><th id="1005">1005</th><td>  <i>// Immediate is always encoded as positive. The 'U' bit controls add vs sub.</i></td></tr>
<tr><th id="1006">1006</th><td>  <b>if</b> (<a class="local col1 ref" href="#441isAdd" title='isAdd' data-ref="441isAdd">isAdd</a>)</td></tr>
<tr><th id="1007">1007</th><td>    <a class="local col5 ref" href="#445Binary" title='Binary' data-ref="445Binary">Binary</a> |= (<var>1</var> &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="1008">1008</th><td>  <a class="local col5 ref" href="#445Binary" title='Binary' data-ref="445Binary">Binary</a> |= (<a class="local col9 ref" href="#439Reg" title='Reg' data-ref="439Reg">Reg</a> &lt;&lt; <var>9</var>);</td></tr>
<tr><th id="1009">1009</th><td>  <b>return</b> <a class="local col5 ref" href="#445Binary" title='Binary' data-ref="445Binary">Binary</a>;</td></tr>
<tr><th id="1010">1010</th><td>}</td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm7s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getT2AddrModeImm7s4OpValue - Return encoding info for</i></td></tr>
<tr><th id="1013">1013</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm7s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// 'reg +/- imm7&lt;&lt;2' operand.</i></td></tr>
<tr><th id="1014">1014</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="1015">1015</th><td><a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm7s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm7s4OpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm7s4OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getT2AddrModeImm7s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2AddrModeImm7s4OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="446MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="446MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="447OpIdx" title='OpIdx' data-type='unsigned int' data-ref="447OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1016">1016</th><td>                                             <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="448Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="448Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1017">1017</th><td>                                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="449STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="449STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1018">1018</th><td>  <i>// {11-8} = reg</i></td></tr>
<tr><th id="1019">1019</th><td><i>  // {7}    = (A)dd (add == '1', sub == '0')</i></td></tr>
<tr><th id="1020">1020</th><td><i>  // {6-0}  = imm7</i></td></tr>
<tr><th id="1021">1021</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="450Reg" title='Reg' data-type='unsigned int' data-ref="450Reg">Reg</dfn>, <dfn class="local col1 decl" id="451Imm7" title='Imm7' data-type='unsigned int' data-ref="451Imm7">Imm7</dfn>;</td></tr>
<tr><th id="1022">1022</th><td>  <i>// If The first operand isn't a register, we have a label reference.</i></td></tr>
<tr><th id="1023">1023</th><td>  <em>bool</em> <dfn class="local col2 decl" id="452isAdd" title='isAdd' data-type='bool' data-ref="452isAdd">isAdd</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22EncodeAddrModeOpValuesERKN4llvm6MCInstEjRjS5_RNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::EncodeAddrModeOpValues' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22EncodeAddrModeOpValuesERKN4llvm6MCInstEjRjS5_RNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">EncodeAddrModeOpValues</a>(<a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI">MI</a>, <a class="local col7 ref" href="#447OpIdx" title='OpIdx' data-ref="447OpIdx">OpIdx</a>, <span class='refarg'><a class="local col0 ref" href="#450Reg" title='Reg' data-ref="450Reg">Reg</a></span>, <span class='refarg'><a class="local col1 ref" href="#451Imm7" title='Imm7' data-ref="451Imm7">Imm7</a></span>, <span class='refarg'><a class="local col8 ref" href="#448Fixups" title='Fixups' data-ref="448Fixups">Fixups</a></span>, <a class="local col9 ref" href="#449STI" title='STI' data-ref="449STI">STI</a>);</td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td>  <i>// FIXME: The immediate operand should have already been encoded like this</i></td></tr>
<tr><th id="1026">1026</th><td><i>  // before ever getting here. The encoder method should just need to combine</i></td></tr>
<tr><th id="1027">1027</th><td><i>  // the MI operands for the register and the offset into a single</i></td></tr>
<tr><th id="1028">1028</th><td><i>  // representation for the complex operand in the .td file. This isn't just</i></td></tr>
<tr><th id="1029">1029</th><td><i>  // style, unfortunately. As-is, we can't represent the distinct encoding</i></td></tr>
<tr><th id="1030">1030</th><td><i>  // for #-0.</i></td></tr>
<tr><th id="1031">1031</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="453Binary" title='Binary' data-type='uint32_t' data-ref="453Binary">Binary</dfn> = (<a class="local col1 ref" href="#451Imm7" title='Imm7' data-ref="451Imm7">Imm7</a> &gt;&gt; <var>2</var>) &amp; <var>0xff</var>;</td></tr>
<tr><th id="1032">1032</th><td>  <i>// Immediate is always encoded as positive. The 'A' bit controls add vs sub.</i></td></tr>
<tr><th id="1033">1033</th><td>  <b>if</b> (<a class="local col2 ref" href="#452isAdd" title='isAdd' data-ref="452isAdd">isAdd</a>)</td></tr>
<tr><th id="1034">1034</th><td>    <a class="local col3 ref" href="#453Binary" title='Binary' data-ref="453Binary">Binary</a> |= (<var>1</var> &lt;&lt; <var>7</var>);</td></tr>
<tr><th id="1035">1035</th><td>  <a class="local col3 ref" href="#453Binary" title='Binary' data-ref="453Binary">Binary</a> |= (<a class="local col0 ref" href="#450Reg" title='Reg' data-ref="450Reg">Reg</a> &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="1036">1036</th><td>  <b>return</b> <a class="local col3 ref" href="#453Binary" title='Binary' data-ref="453Binary">Binary</a>;</td></tr>
<tr><th id="1037">1037</th><td>}</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter31getT2AddrModeImm0_1020s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getT2AddrModeImm0_1020s4OpValue - Return encoding info for</i></td></tr>
<tr><th id="1040">1040</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter31getT2AddrModeImm0_1020s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// 'reg + imm8&lt;&lt;2' operand.</i></td></tr>
<tr><th id="1041">1041</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1042">1042</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter31getT2AddrModeImm0_1020s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm0_1020s4OpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm0_1020s4OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter31getT2AddrModeImm0_1020s4OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2AddrModeImm0_1020s4OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="454MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="454MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="455OpIdx" title='OpIdx' data-type='unsigned int' data-ref="455OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1043">1043</th><td>                        <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="456Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="456Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1044">1044</th><td>                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="457STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="457STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1045">1045</th><td>  <i>// {11-8} = reg</i></td></tr>
<tr><th id="1046">1046</th><td><i>  // {7-0}  = imm8</i></td></tr>
<tr><th id="1047">1047</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="458MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="458MO">MO</dfn> = <a class="local col4 ref" href="#454MI" title='MI' data-ref="454MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#455OpIdx" title='OpIdx' data-ref="455OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1048">1048</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="459MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="459MO1">MO1</dfn> = <a class="local col4 ref" href="#454MI" title='MI' data-ref="454MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#455OpIdx" title='OpIdx' data-ref="455OpIdx">OpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="1049">1049</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="460Reg" title='Reg' data-type='unsigned int' data-ref="460Reg">Reg</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col8 ref" href="#458MO" title='MO' data-ref="458MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1050">1050</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="461Imm8" title='Imm8' data-type='unsigned int' data-ref="461Imm8">Imm8</dfn> = <a class="local col9 ref" href="#459MO1" title='MO1' data-ref="459MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1051">1051</th><td>  <b>return</b> (<a class="local col0 ref" href="#460Reg" title='Reg' data-ref="460Reg">Reg</a> &lt;&lt; <var>8</var>) | <a class="local col1 ref" href="#461Imm8" title='Imm8' data-ref="461Imm8">Imm8</a>;</td></tr>
<tr><th id="1052">1052</th><td>}</td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="1055">1055</th><td><a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getHiLo16ImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getHiLo16ImmOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getHiLo16ImmOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getHiLo16ImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getHiLo16ImmOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="462MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="462MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="463OpIdx" title='OpIdx' data-type='unsigned int' data-ref="463OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1056">1056</th><td>                                      <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="464Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="464Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1057">1057</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="465STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="465STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1058">1058</th><td>  <i>// {20-16} = imm{15-12}</i></td></tr>
<tr><th id="1059">1059</th><td><i>  // {11-0}  = imm{11-0}</i></td></tr>
<tr><th id="1060">1060</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="466MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="466MO">MO</dfn> = <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#463OpIdx" title='OpIdx' data-ref="463OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1061">1061</th><td>  <b>if</b> (<a class="local col6 ref" href="#466MO" title='MO' data-ref="466MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1062">1062</th><td>    <i>// Hi / lo 16 bits already extracted during earlier passes.</i></td></tr>
<tr><th id="1063">1063</th><td>    <b>return</b> <b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col6 ref" href="#466MO" title='MO' data-ref="466MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td>  <i>// Handle :upper16: and :lower16: assembly prefixes.</i></td></tr>
<tr><th id="1066">1066</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col7 decl" id="467E" title='E' data-type='const llvm::MCExpr *' data-ref="467E">E</dfn> = <a class="local col6 ref" href="#466MO" title='MO' data-ref="466MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="1067">1067</th><td>  <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col8 decl" id="468Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="468Kind">Kind</dfn>;</td></tr>
<tr><th id="1068">1068</th><td>  <b>if</b> (<a class="local col7 ref" href="#467E" title='E' data-ref="467E">E</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv">getKind</a>() == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::Target" title='llvm::MCExpr::ExprKind::Target' data-ref="llvm::MCExpr::ExprKind::Target">Target</a>) {</td></tr>
<tr><th id="1069">1069</th><td>    <em>const</em> <a class="type" href="ARMMCExpr.h.html#llvm::ARMMCExpr" title='llvm::ARMMCExpr' data-ref="llvm::ARMMCExpr">ARMMCExpr</a> *<dfn class="local col9 decl" id="469ARM16Expr" title='ARM16Expr' data-type='const llvm::ARMMCExpr *' data-ref="469ARM16Expr">ARM16Expr</dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="ARMMCExpr.h.html#llvm::ARMMCExpr" title='llvm::ARMMCExpr' data-ref="llvm::ARMMCExpr">ARMMCExpr</a>&gt;(<a class="local col7 ref" href="#467E" title='E' data-ref="467E">E</a>);</td></tr>
<tr><th id="1070">1070</th><td>    <a class="local col7 ref" href="#467E" title='E' data-ref="467E">E</a> = <a class="local col9 ref" href="#469ARM16Expr" title='ARM16Expr' data-ref="469ARM16Expr">ARM16Expr</a>-&gt;<a class="ref" href="ARMMCExpr.h.html#_ZNK4llvm9ARMMCExpr10getSubExprEv" title='llvm::ARMMCExpr::getSubExpr' data-ref="_ZNK4llvm9ARMMCExpr10getSubExprEv">getSubExpr</a>();</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a> *<dfn class="local col0 decl" id="470MCE" title='MCE' data-type='const llvm::MCConstantExpr *' data-ref="470MCE"><a class="local col0 ref" href="#470MCE" title='MCE' data-ref="470MCE">MCE</a></dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>&gt;(<a class="local col7 ref" href="#467E" title='E' data-ref="467E">E</a>)) {</td></tr>
<tr><th id="1073">1073</th><td>      <em>const</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="471Value" title='Value' data-type='const int64_t' data-ref="471Value">Value</dfn> = <a class="local col0 ref" href="#470MCE" title='MCE' data-ref="470MCE">MCE</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm14MCConstantExpr8getValueEv" title='llvm::MCConstantExpr::getValue' data-ref="_ZNK4llvm14MCConstantExpr8getValueEv">getValue</a>();</td></tr>
<tr><th id="1074">1074</th><td>      <b>if</b> (<a class="local col1 ref" href="#471Value" title='Value' data-ref="471Value">Value</a> &gt; <a class="macro" href="../../../../../../include/stdint.h.html#139" title="(4294967295U)" data-ref="_M/UINT32_MAX">UINT32_MAX</a>)</td></tr>
<tr><th id="1075">1075</th><td>        <a class="ref" href="../../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"constant value truncated (limited to 32-bit)"</q>);</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td>      <b>switch</b> (<a class="local col9 ref" href="#469ARM16Expr" title='ARM16Expr' data-ref="469ARM16Expr">ARM16Expr</a>-&gt;<a class="ref" href="ARMMCExpr.h.html#_ZNK4llvm9ARMMCExpr7getKindEv" title='llvm::ARMMCExpr::getKind' data-ref="_ZNK4llvm9ARMMCExpr7getKindEv">getKind</a>()) {</td></tr>
<tr><th id="1078">1078</th><td>      <b>case</b> <a class="type" href="ARMMCExpr.h.html#llvm::ARMMCExpr" title='llvm::ARMMCExpr' data-ref="llvm::ARMMCExpr">ARMMCExpr</a>::<a class="enum" href="ARMMCExpr.h.html#llvm::ARMMCExpr::VariantKind::VK_ARM_HI16" title='llvm::ARMMCExpr::VariantKind::VK_ARM_HI16' data-ref="llvm::ARMMCExpr::VariantKind::VK_ARM_HI16">VK_ARM_HI16</a>:</td></tr>
<tr><th id="1079">1079</th><td>        <b>return</b> (<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>(<a class="local col1 ref" href="#471Value" title='Value' data-ref="471Value">Value</a>) &amp; <var>0xffff0000</var>) &gt;&gt; <var>16</var>;</td></tr>
<tr><th id="1080">1080</th><td>      <b>case</b> <a class="type" href="ARMMCExpr.h.html#llvm::ARMMCExpr" title='llvm::ARMMCExpr' data-ref="llvm::ARMMCExpr">ARMMCExpr</a>::<a class="enum" href="ARMMCExpr.h.html#llvm::ARMMCExpr::VariantKind::VK_ARM_LO16" title='llvm::ARMMCExpr::VariantKind::VK_ARM_LO16' data-ref="llvm::ARMMCExpr::VariantKind::VK_ARM_LO16">VK_ARM_LO16</a>:</td></tr>
<tr><th id="1081">1081</th><td>        <b>return</b> (<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>(<a class="local col1 ref" href="#471Value" title='Value' data-ref="471Value">Value</a>) &amp; <var>0x0000ffff</var>);</td></tr>
<tr><th id="1082">1082</th><td>      <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported ARMFixup&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1082)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported ARMFixup"</q>);</td></tr>
<tr><th id="1083">1083</th><td>      }</td></tr>
<tr><th id="1084">1084</th><td>    }</td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td>    <b>switch</b> (<a class="local col9 ref" href="#469ARM16Expr" title='ARM16Expr' data-ref="469ARM16Expr">ARM16Expr</a>-&gt;<a class="ref" href="ARMMCExpr.h.html#_ZNK4llvm9ARMMCExpr7getKindEv" title='llvm::ARMMCExpr::getKind' data-ref="_ZNK4llvm9ARMMCExpr7getKindEv">getKind</a>()) {</td></tr>
<tr><th id="1087">1087</th><td>    <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported ARMFixup&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1087)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported ARMFixup"</q>);</td></tr>
<tr><th id="1088">1088</th><td>    <b>case</b> <a class="type" href="ARMMCExpr.h.html#llvm::ARMMCExpr" title='llvm::ARMMCExpr' data-ref="llvm::ARMMCExpr">ARMMCExpr</a>::<a class="enum" href="ARMMCExpr.h.html#llvm::ARMMCExpr::VariantKind::VK_ARM_HI16" title='llvm::ARMMCExpr::VariantKind::VK_ARM_HI16' data-ref="llvm::ARMMCExpr::VariantKind::VK_ARM_HI16">VK_ARM_HI16</a>:</td></tr>
<tr><th id="1089">1089</th><td>      <a class="local col8 ref" href="#468Kind" title='Kind' data-ref="468Kind">Kind</a> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter7isThumbERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::isThumb' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter7isThumbERKN4llvm15MCSubtargetInfoE">isThumb</a>(<a class="local col5 ref" href="#465STI" title='STI' data-ref="465STI">STI</a>) ? <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_t2_movt_hi16" title='llvm::ARM::Fixups::fixup_t2_movt_hi16' data-ref="llvm::ARM::Fixups::fixup_t2_movt_hi16">fixup_t2_movt_hi16</a></td></tr>
<tr><th id="1090">1090</th><td>                                      : <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_movt_hi16" title='llvm::ARM::Fixups::fixup_arm_movt_hi16' data-ref="llvm::ARM::Fixups::fixup_arm_movt_hi16">fixup_arm_movt_hi16</a>);</td></tr>
<tr><th id="1091">1091</th><td>      <b>break</b>;</td></tr>
<tr><th id="1092">1092</th><td>    <b>case</b> <a class="type" href="ARMMCExpr.h.html#llvm::ARMMCExpr" title='llvm::ARMMCExpr' data-ref="llvm::ARMMCExpr">ARMMCExpr</a>::<a class="enum" href="ARMMCExpr.h.html#llvm::ARMMCExpr::VariantKind::VK_ARM_LO16" title='llvm::ARMMCExpr::VariantKind::VK_ARM_LO16' data-ref="llvm::ARMMCExpr::VariantKind::VK_ARM_LO16">VK_ARM_LO16</a>:</td></tr>
<tr><th id="1093">1093</th><td>      <a class="local col8 ref" href="#468Kind" title='Kind' data-ref="468Kind">Kind</a> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter7isThumbERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::isThumb' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter7isThumbERKN4llvm15MCSubtargetInfoE">isThumb</a>(<a class="local col5 ref" href="#465STI" title='STI' data-ref="465STI">STI</a>) ? <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_t2_movw_lo16" title='llvm::ARM::Fixups::fixup_t2_movw_lo16' data-ref="llvm::ARM::Fixups::fixup_t2_movw_lo16">fixup_t2_movw_lo16</a></td></tr>
<tr><th id="1094">1094</th><td>                                      : <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_movw_lo16" title='llvm::ARM::Fixups::fixup_arm_movw_lo16' data-ref="llvm::ARM::Fixups::fixup_arm_movw_lo16">fixup_arm_movw_lo16</a>);</td></tr>
<tr><th id="1095">1095</th><td>      <b>break</b>;</td></tr>
<tr><th id="1096">1096</th><td>    }</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td>    <a class="local col4 ref" href="#464Fixups" title='Fixups' data-ref="464Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col7 ref" href="#467E" title='E' data-ref="467E">E</a>, <a class="local col8 ref" href="#468Kind" title='Kind' data-ref="468Kind">Kind</a>, <a class="local col2 ref" href="#462MI" title='MI' data-ref="462MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="1099">1099</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1100">1100</th><td>  }</td></tr>
<tr><th id="1101">1101</th><td>  <i>// If the expression doesn't have :upper16: or :lower16: on it,</i></td></tr>
<tr><th id="1102">1102</th><td><i>  // it's just a plain immediate expression, previously those evaluated to</i></td></tr>
<tr><th id="1103">1103</th><td><i>  // the lower 16 bits of the expression regardless of whether</i></td></tr>
<tr><th id="1104">1104</th><td><i>  // we have a movt or a movw, but that led to misleadingly results.</i></td></tr>
<tr><th id="1105">1105</th><td><i>  // This is disallowed in the AsmParser in validateInstruction()</i></td></tr>
<tr><th id="1106">1106</th><td><i>  // so this should never happen.</i></td></tr>
<tr><th id="1107">1107</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;expression without :upper16: or :lower16:&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1107)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"expression without :upper16: or :lower16:"</q>);</td></tr>
<tr><th id="1108">1108</th><td>}</td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1111">1111</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getLdStSORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getLdStSORegOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getLdStSORegOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getLdStSORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getLdStSORegOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="472MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="472MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="473OpIdx" title='OpIdx' data-type='unsigned int' data-ref="473OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1112">1112</th><td>                    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="474Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="474Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1113">1113</th><td>                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="475STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="475STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1114">1114</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="476MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="476MO">MO</dfn> = <a class="local col2 ref" href="#472MI" title='MI' data-ref="472MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#473OpIdx" title='OpIdx' data-ref="473OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1115">1115</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col7 decl" id="477MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="477MO1">MO1</dfn> = <a class="local col2 ref" href="#472MI" title='MI' data-ref="472MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#473OpIdx" title='OpIdx' data-ref="473OpIdx">OpIdx</a>+<var>1</var>);</td></tr>
<tr><th id="1116">1116</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="478MO2" title='MO2' data-type='const llvm::MCOperand &amp;' data-ref="478MO2">MO2</dfn> = <a class="local col2 ref" href="#472MI" title='MI' data-ref="472MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#473OpIdx" title='OpIdx' data-ref="473OpIdx">OpIdx</a>+<var>2</var>);</td></tr>
<tr><th id="1117">1117</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="479Rn" title='Rn' data-type='unsigned int' data-ref="479Rn">Rn</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col6 ref" href="#476MO" title='MO' data-ref="476MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1118">1118</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="480Rm" title='Rm' data-type='unsigned int' data-ref="480Rm">Rm</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col7 ref" href="#477MO1" title='MO1' data-ref="477MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1119">1119</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="481ShImm" title='ShImm' data-type='unsigned int' data-ref="481ShImm">ShImm</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col8 ref" href="#478MO2" title='MO2' data-ref="478MO2">MO2</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1120">1120</th><td>  <em>bool</em> <dfn class="local col2 decl" id="482isAdd" title='isAdd' data-type='bool' data-ref="482isAdd">isAdd</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</a>(<a class="local col8 ref" href="#478MO2" title='MO2' data-ref="478MO2">MO2</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="1121">1121</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col3 decl" id="483ShOp" title='ShOp' data-type='ARM_AM::ShiftOpc' data-ref="483ShOp">ShOp</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col8 ref" href="#478MO2" title='MO2' data-ref="478MO2">MO2</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1122">1122</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="484SBits" title='SBits' data-type='unsigned int' data-ref="484SBits">SBits</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter10getShiftOpEN4llvm6ARM_AM8ShiftOpcE" title='(anonymous namespace)::ARMMCCodeEmitter::getShiftOp' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter10getShiftOpEN4llvm6ARM_AM8ShiftOpcE">getShiftOp</a>(<a class="local col3 ref" href="#483ShOp" title='ShOp' data-ref="483ShOp">ShOp</a>);</td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td>  <i>// While "lsr #32" and "asr #32" exist, they are encoded with a 0 in the shift</i></td></tr>
<tr><th id="1125">1125</th><td><i>  // amount. However, it would be an easy mistake to make so check here.</i></td></tr>
<tr><th id="1126">1126</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((ShImm &amp; ~0x1f) == 0 &amp;&amp; &quot;Out of range shift amount&quot;) ? void (0) : __assert_fail (&quot;(ShImm &amp; ~0x1f) == 0 &amp;&amp; \&quot;Out of range shift amount\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1126, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#481ShImm" title='ShImm' data-ref="481ShImm">ShImm</a> &amp; ~<var>0x1f</var>) == <var>0</var> &amp;&amp; <q>"Out of range shift amount"</q>);</td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td>  <i>// {16-13} = Rn</i></td></tr>
<tr><th id="1129">1129</th><td><i>  // {12}    = isAdd</i></td></tr>
<tr><th id="1130">1130</th><td><i>  // {11-0}  = shifter</i></td></tr>
<tr><th id="1131">1131</th><td><i>  //  {3-0}  = Rm</i></td></tr>
<tr><th id="1132">1132</th><td><i>  //  {4}    = 0</i></td></tr>
<tr><th id="1133">1133</th><td><i>  //  {6-5}  = type</i></td></tr>
<tr><th id="1134">1134</th><td><i>  //  {11-7} = imm</i></td></tr>
<tr><th id="1135">1135</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="485Binary" title='Binary' data-type='uint32_t' data-ref="485Binary">Binary</dfn> = <a class="local col0 ref" href="#480Rm" title='Rm' data-ref="480Rm">Rm</a>;</td></tr>
<tr><th id="1136">1136</th><td>  <a class="local col5 ref" href="#485Binary" title='Binary' data-ref="485Binary">Binary</a> |= <a class="local col9 ref" href="#479Rn" title='Rn' data-ref="479Rn">Rn</a> &lt;&lt; <var>13</var>;</td></tr>
<tr><th id="1137">1137</th><td>  <a class="local col5 ref" href="#485Binary" title='Binary' data-ref="485Binary">Binary</a> |= <a class="local col4 ref" href="#484SBits" title='SBits' data-ref="484SBits">SBits</a> &lt;&lt; <var>5</var>;</td></tr>
<tr><th id="1138">1138</th><td>  <a class="local col5 ref" href="#485Binary" title='Binary' data-ref="485Binary">Binary</a> |= <a class="local col1 ref" href="#481ShImm" title='ShImm' data-ref="481ShImm">ShImm</a> &lt;&lt; <var>7</var>;</td></tr>
<tr><th id="1139">1139</th><td>  <b>if</b> (<a class="local col2 ref" href="#482isAdd" title='isAdd' data-ref="482isAdd">isAdd</a>)</td></tr>
<tr><th id="1140">1140</th><td>    <a class="local col5 ref" href="#485Binary" title='Binary' data-ref="485Binary">Binary</a> |= <var>1</var> &lt;&lt; <var>12</var>;</td></tr>
<tr><th id="1141">1141</th><td>  <b>return</b> <a class="local col5 ref" href="#485Binary" title='Binary' data-ref="485Binary">Binary</a>;</td></tr>
<tr><th id="1142">1142</th><td>}</td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1145">1145</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrMode2OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode2OffsetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrMode2OffsetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrMode2OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode2OffsetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="486MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="486MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="487OpIdx" title='OpIdx' data-type='unsigned int' data-ref="487OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1146">1146</th><td>                          <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="488Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="488Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1147">1147</th><td>                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="489STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="489STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1148">1148</th><td>  <i>// {13}     1 == imm12, 0 == Rm</i></td></tr>
<tr><th id="1149">1149</th><td><i>  // {12}     isAdd</i></td></tr>
<tr><th id="1150">1150</th><td><i>  // {11-0}   imm12/Rm</i></td></tr>
<tr><th id="1151">1151</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="490MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="490MO">MO</dfn> = <a class="local col6 ref" href="#486MI" title='MI' data-ref="486MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#487OpIdx" title='OpIdx' data-ref="487OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1152">1152</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="491MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="491MO1">MO1</dfn> = <a class="local col6 ref" href="#486MI" title='MI' data-ref="486MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#487OpIdx" title='OpIdx' data-ref="487OpIdx">OpIdx</a>+<var>1</var>);</td></tr>
<tr><th id="1153">1153</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="492Imm" title='Imm' data-type='unsigned int' data-ref="492Imm">Imm</dfn> = <a class="local col1 ref" href="#491MO1" title='MO1' data-ref="491MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1154">1154</th><td>  <em>bool</em> <dfn class="local col3 decl" id="493isAdd" title='isAdd' data-type='bool' data-ref="493isAdd">isAdd</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</a>(<a class="local col2 ref" href="#492Imm" title='Imm' data-ref="492Imm">Imm</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="1155">1155</th><td>  <em>bool</em> <dfn class="local col4 decl" id="494isReg" title='isReg' data-type='bool' data-ref="494isReg">isReg</dfn> = <a class="local col0 ref" href="#490MO" title='MO' data-ref="490MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() != <var>0</var>;</td></tr>
<tr><th id="1156">1156</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="495Binary" title='Binary' data-type='uint32_t' data-ref="495Binary">Binary</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</a>(<a class="local col2 ref" href="#492Imm" title='Imm' data-ref="492Imm">Imm</a>);</td></tr>
<tr><th id="1157">1157</th><td>  <i>// if reg +/- reg, Rm will be non-zero. Otherwise, we have reg +/- imm12</i></td></tr>
<tr><th id="1158">1158</th><td>  <b>if</b> (<a class="local col4 ref" href="#494isReg" title='isReg' data-ref="494isReg">isReg</a>) {</td></tr>
<tr><th id="1159">1159</th><td>    <span class="namespace">ARM_AM::</span><a class="type" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col6 decl" id="496ShOp" title='ShOp' data-type='ARM_AM::ShiftOpc' data-ref="496ShOp">ShOp</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</a>(<a class="local col2 ref" href="#492Imm" title='Imm' data-ref="492Imm">Imm</a>);</td></tr>
<tr><th id="1160">1160</th><td>    <a class="local col5 ref" href="#495Binary" title='Binary' data-ref="495Binary">Binary</a> &lt;&lt;= <var>7</var>;                    <i>// Shift amount is bits [11:7]</i></td></tr>
<tr><th id="1161">1161</th><td>    <a class="local col5 ref" href="#495Binary" title='Binary' data-ref="495Binary">Binary</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter10getShiftOpEN4llvm6ARM_AM8ShiftOpcE" title='(anonymous namespace)::ARMMCCodeEmitter::getShiftOp' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter10getShiftOpEN4llvm6ARM_AM8ShiftOpcE">getShiftOp</a>(<a class="local col6 ref" href="#496ShOp" title='ShOp' data-ref="496ShOp">ShOp</a>) &lt;&lt; <var>5</var>; <i>// Shift type is bits [6:5]</i></td></tr>
<tr><th id="1162">1162</th><td>    <a class="local col5 ref" href="#495Binary" title='Binary' data-ref="495Binary">Binary</a> |= <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col0 ref" href="#490MO" title='MO' data-ref="490MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()); <i>// Rm is bits [3:0]</i></td></tr>
<tr><th id="1163">1163</th><td>  }</td></tr>
<tr><th id="1164">1164</th><td>  <b>return</b> <a class="local col5 ref" href="#495Binary" title='Binary' data-ref="495Binary">Binary</a> | (<a class="local col3 ref" href="#493isAdd" title='isAdd' data-ref="493isAdd">isAdd</a> &lt;&lt; <var>12</var>) | (<a class="local col4 ref" href="#494isReg" title='isReg' data-ref="494isReg">isReg</a> &lt;&lt; <var>13</var>);</td></tr>
<tr><th id="1165">1165</th><td>}</td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1168">1168</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getPostIdxRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getPostIdxRegOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getPostIdxRegOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getPostIdxRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getPostIdxRegOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="497MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="497MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="498OpIdx" title='OpIdx' data-type='unsigned int' data-ref="498OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1169">1169</th><td>                     <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="499Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="499Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1170">1170</th><td>                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="500STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="500STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1171">1171</th><td>  <i>// {4}      isAdd</i></td></tr>
<tr><th id="1172">1172</th><td><i>  // {3-0}    Rm</i></td></tr>
<tr><th id="1173">1173</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="501MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="501MO">MO</dfn> = <a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#498OpIdx" title='OpIdx' data-ref="498OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1174">1174</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="502MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="502MO1">MO1</dfn> = <a class="local col7 ref" href="#497MI" title='MI' data-ref="497MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#498OpIdx" title='OpIdx' data-ref="498OpIdx">OpIdx</a>+<var>1</var>);</td></tr>
<tr><th id="1175">1175</th><td>  <em>bool</em> <dfn class="local col3 decl" id="503isAdd" title='isAdd' data-type='bool' data-ref="503isAdd">isAdd</dfn> = <a class="local col2 ref" href="#502MO1" title='MO1' data-ref="502MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() != <var>0</var>;</td></tr>
<tr><th id="1176">1176</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col1 ref" href="#501MO" title='MO' data-ref="501MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) | (<a class="local col3 ref" href="#503isAdd" title='isAdd' data-ref="503isAdd">isAdd</a> &lt;&lt; <var>4</var>);</td></tr>
<tr><th id="1177">1177</th><td>}</td></tr>
<tr><th id="1178">1178</th><td></td></tr>
<tr><th id="1179">1179</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1180">1180</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrMode3OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode3OffsetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrMode3OffsetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrMode3OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode3OffsetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="504MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="504MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="505OpIdx" title='OpIdx' data-type='unsigned int' data-ref="505OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1181">1181</th><td>                          <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="506Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="506Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1182">1182</th><td>                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="507STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="507STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1183">1183</th><td>  <i>// {9}      1 == imm8, 0 == Rm</i></td></tr>
<tr><th id="1184">1184</th><td><i>  // {8}      isAdd</i></td></tr>
<tr><th id="1185">1185</th><td><i>  // {7-4}    imm7_4/zero</i></td></tr>
<tr><th id="1186">1186</th><td><i>  // {3-0}    imm3_0/Rm</i></td></tr>
<tr><th id="1187">1187</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="508MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="508MO">MO</dfn> = <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#505OpIdx" title='OpIdx' data-ref="505OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1188">1188</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="509MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="509MO1">MO1</dfn> = <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#505OpIdx" title='OpIdx' data-ref="505OpIdx">OpIdx</a>+<var>1</var>);</td></tr>
<tr><th id="1189">1189</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="510Imm" title='Imm' data-type='unsigned int' data-ref="510Imm">Imm</dfn> = <a class="local col9 ref" href="#509MO1" title='MO1' data-ref="509MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1190">1190</th><td>  <em>bool</em> <dfn class="local col1 decl" id="511isAdd" title='isAdd' data-type='bool' data-ref="511isAdd">isAdd</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</a>(<a class="local col0 ref" href="#510Imm" title='Imm' data-ref="510Imm">Imm</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="1191">1191</th><td>  <em>bool</em> <dfn class="local col2 decl" id="512isImm" title='isImm' data-type='bool' data-ref="512isImm">isImm</dfn> = <a class="local col8 ref" href="#508MO" title='MO' data-ref="508MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <var>0</var>;</td></tr>
<tr><th id="1192">1192</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="513Imm8" title='Imm8' data-type='uint32_t' data-ref="513Imm8">Imm8</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM3OffsetEj" title='llvm::ARM_AM::getAM3Offset' data-ref="_ZN4llvm6ARM_AM12getAM3OffsetEj">getAM3Offset</a>(<a class="local col0 ref" href="#510Imm" title='Imm' data-ref="510Imm">Imm</a>);</td></tr>
<tr><th id="1193">1193</th><td>  <i>// if reg +/- reg, Rm will be non-zero. Otherwise, we have reg +/- imm8</i></td></tr>
<tr><th id="1194">1194</th><td>  <b>if</b> (!<a class="local col2 ref" href="#512isImm" title='isImm' data-ref="512isImm">isImm</a>)</td></tr>
<tr><th id="1195">1195</th><td>    <a class="local col3 ref" href="#513Imm8" title='Imm8' data-ref="513Imm8">Imm8</a> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col8 ref" href="#508MO" title='MO' data-ref="508MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1196">1196</th><td>  <b>return</b> <a class="local col3 ref" href="#513Imm8" title='Imm8' data-ref="513Imm8">Imm8</a> | (<a class="local col1 ref" href="#511isAdd" title='isAdd' data-ref="511isAdd">isAdd</a> &lt;&lt; <var>8</var>) | (<a class="local col2 ref" href="#512isImm" title='isImm' data-ref="512isImm">isImm</a> &lt;&lt; <var>9</var>);</td></tr>
<tr><th id="1197">1197</th><td>}</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1200">1200</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getAddrMode3OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode3OpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrMode3OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getAddrMode3OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode3OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="514MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="514MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="515OpIdx" title='OpIdx' data-type='unsigned int' data-ref="515OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1201">1201</th><td>                    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="516Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="516Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1202">1202</th><td>                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="517STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="517STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1203">1203</th><td>  <i>// {13}     1 == imm8, 0 == Rm</i></td></tr>
<tr><th id="1204">1204</th><td><i>  // {12-9}   Rn</i></td></tr>
<tr><th id="1205">1205</th><td><i>  // {8}      isAdd</i></td></tr>
<tr><th id="1206">1206</th><td><i>  // {7-4}    imm7_4/zero</i></td></tr>
<tr><th id="1207">1207</th><td><i>  // {3-0}    imm3_0/Rm</i></td></tr>
<tr><th id="1208">1208</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="518MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="518MO">MO</dfn> = <a class="local col4 ref" href="#514MI" title='MI' data-ref="514MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#515OpIdx" title='OpIdx' data-ref="515OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1209">1209</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="519MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="519MO1">MO1</dfn> = <a class="local col4 ref" href="#514MI" title='MI' data-ref="514MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#515OpIdx" title='OpIdx' data-ref="515OpIdx">OpIdx</a>+<var>1</var>);</td></tr>
<tr><th id="1210">1210</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="520MO2" title='MO2' data-type='const llvm::MCOperand &amp;' data-ref="520MO2">MO2</dfn> = <a class="local col4 ref" href="#514MI" title='MI' data-ref="514MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#515OpIdx" title='OpIdx' data-ref="515OpIdx">OpIdx</a>+<var>2</var>);</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>  <i>// If The first operand isn't a register, we have a label reference.</i></td></tr>
<tr><th id="1213">1213</th><td>  <b>if</b> (!<a class="local col8 ref" href="#518MO" title='MO' data-ref="518MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1214">1214</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="521Rn" title='Rn' data-type='unsigned int' data-ref="521Rn">Rn</dfn> = CTX.getRegisterInfo()-&gt;getEncodingValue(ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>);   <i>// Rn is PC.</i></td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;Unexpected machine operand type!&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;Unexpected machine operand type!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1216, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#518MO" title='MO' data-ref="518MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp; <q>"Unexpected machine operand type!"</q>);</td></tr>
<tr><th id="1217">1217</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col2 decl" id="522Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="522Expr">Expr</dfn> = <a class="local col8 ref" href="#518MO" title='MO' data-ref="518MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="1218">1218</th><td>    <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col3 decl" id="523Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="523Kind">Kind</dfn> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_pcrel_10_unscaled" title='llvm::ARM::Fixups::fixup_arm_pcrel_10_unscaled' data-ref="llvm::ARM::Fixups::fixup_arm_pcrel_10_unscaled">fixup_arm_pcrel_10_unscaled</a>);</td></tr>
<tr><th id="1219">1219</th><td>    <a class="local col6 ref" href="#516Fixups" title='Fixups' data-ref="516Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col2 ref" href="#522Expr" title='Expr' data-ref="522Expr">Expr</a>, <a class="local col3 ref" href="#523Kind" title='Kind' data-ref="523Kind">Kind</a>, <a class="local col4 ref" href="#514MI" title='MI' data-ref="514MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td>    <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#46" title='MCNumCPRelocations' data-ref="MCNumCPRelocations">MCNumCPRelocations</a>;</td></tr>
<tr><th id="1222">1222</th><td>    <b>return</b> (Rn &lt;&lt; <var>9</var>) | (<var>1</var> &lt;&lt; <var>13</var>);</td></tr>
<tr><th id="1223">1223</th><td>  }</td></tr>
<tr><th id="1224">1224</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="524Rn" title='Rn' data-type='unsigned int' data-ref="524Rn">Rn</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col8 ref" href="#518MO" title='MO' data-ref="518MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1225">1225</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="525Imm" title='Imm' data-type='unsigned int' data-ref="525Imm">Imm</dfn> = <a class="local col0 ref" href="#520MO2" title='MO2' data-ref="520MO2">MO2</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1226">1226</th><td>  <em>bool</em> <dfn class="local col6 decl" id="526isAdd" title='isAdd' data-type='bool' data-ref="526isAdd">isAdd</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</a>(<a class="local col5 ref" href="#525Imm" title='Imm' data-ref="525Imm">Imm</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="1227">1227</th><td>  <em>bool</em> <dfn class="local col7 decl" id="527isImm" title='isImm' data-type='bool' data-ref="527isImm">isImm</dfn> = <a class="local col9 ref" href="#519MO1" title='MO1' data-ref="519MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <var>0</var>;</td></tr>
<tr><th id="1228">1228</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="528Imm8" title='Imm8' data-type='uint32_t' data-ref="528Imm8">Imm8</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM3OffsetEj" title='llvm::ARM_AM::getAM3Offset' data-ref="_ZN4llvm6ARM_AM12getAM3OffsetEj">getAM3Offset</a>(<a class="local col5 ref" href="#525Imm" title='Imm' data-ref="525Imm">Imm</a>);</td></tr>
<tr><th id="1229">1229</th><td>  <i>// if reg +/- reg, Rm will be non-zero. Otherwise, we have reg +/- imm8</i></td></tr>
<tr><th id="1230">1230</th><td>  <b>if</b> (!<a class="local col7 ref" href="#527isImm" title='isImm' data-ref="527isImm">isImm</a>)</td></tr>
<tr><th id="1231">1231</th><td>    <a class="local col8 ref" href="#528Imm8" title='Imm8' data-ref="528Imm8">Imm8</a> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col9 ref" href="#519MO1" title='MO1' data-ref="519MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1232">1232</th><td>  <b>return</b> (<a class="local col4 ref" href="#524Rn" title='Rn' data-ref="524Rn">Rn</a> &lt;&lt; <var>9</var>) | <a class="local col8 ref" href="#528Imm8" title='Imm8' data-ref="528Imm8">Imm8</a> | (<a class="local col6 ref" href="#526isAdd" title='isAdd' data-ref="526isAdd">isAdd</a> &lt;&lt; <var>8</var>) | (<a class="local col7 ref" href="#527isImm" title='isImm' data-ref="527isImm">isImm</a> &lt;&lt; <var>13</var>);</td></tr>
<tr><th id="1233">1233</th><td>}</td></tr>
<tr><th id="1234">1234</th><td></td></tr>
<tr><th id="1235">1235</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrModeThumbSPOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrModeThumbSPOpValue - Encode the t_addrmode_sp operands.</i></td></tr>
<tr><th id="1236">1236</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1237">1237</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrModeThumbSPOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrModeThumbSPOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrModeThumbSPOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrModeThumbSPOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrModeThumbSPOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="529MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="529MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="530OpIdx" title='OpIdx' data-type='unsigned int' data-ref="530OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1238">1238</th><td>                          <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="531Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="531Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1239">1239</th><td>                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="532STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="532STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1240">1240</th><td>  <i>// [SP, #imm]</i></td></tr>
<tr><th id="1241">1241</th><td><i>  //   {7-0} = imm8</i></td></tr>
<tr><th id="1242">1242</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="533MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="533MO1">MO1</dfn> = <a class="local col9 ref" href="#529MI" title='MI' data-ref="529MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#530OpIdx" title='OpIdx' data-ref="530OpIdx">OpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="1243">1243</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(OpIdx).getReg() == ARM::SP &amp;&amp; &quot;Unexpected base register!&quot;) ? void (0) : __assert_fail (&quot;MI.getOperand(OpIdx).getReg() == ARM::SP &amp;&amp; \&quot;Unexpected base register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1244, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOperand(OpIdx).getReg() == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span> &amp;&amp;</td></tr>
<tr><th id="1244">1244</th><td>         <q>"Unexpected base register!"</q>);</td></tr>
<tr><th id="1245">1245</th><td></td></tr>
<tr><th id="1246">1246</th><td>  <i>// The immediate is already shifted for the implicit zeroes, so no change</i></td></tr>
<tr><th id="1247">1247</th><td><i>  // here.</i></td></tr>
<tr><th id="1248">1248</th><td>  <b>return</b> <a class="local col3 ref" href="#533MO1" title='MO1' data-ref="533MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &amp; <var>0xff</var>;</td></tr>
<tr><th id="1249">1249</th><td>}</td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getAddrModeISOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrModeISOpValue - Encode the t_addrmode_is# operands.</i></td></tr>
<tr><th id="1252">1252</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1253">1253</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getAddrModeISOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrModeISOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrModeISOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getAddrModeISOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrModeISOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="534MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="534MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="535OpIdx" title='OpIdx' data-type='unsigned int' data-ref="535OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1254">1254</th><td>                     <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="536Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="536Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1255">1255</th><td>                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="537STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="537STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1256">1256</th><td>  <i>// [Rn, #imm]</i></td></tr>
<tr><th id="1257">1257</th><td><i>  //   {7-3} = imm5</i></td></tr>
<tr><th id="1258">1258</th><td><i>  //   {2-0} = Rn</i></td></tr>
<tr><th id="1259">1259</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="538MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="538MO">MO</dfn> = <a class="local col4 ref" href="#534MI" title='MI' data-ref="534MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#535OpIdx" title='OpIdx' data-ref="535OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1260">1260</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="539MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="539MO1">MO1</dfn> = <a class="local col4 ref" href="#534MI" title='MI' data-ref="534MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#535OpIdx" title='OpIdx' data-ref="535OpIdx">OpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="1261">1261</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="540Rn" title='Rn' data-type='unsigned int' data-ref="540Rn">Rn</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col8 ref" href="#538MO" title='MO' data-ref="538MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1262">1262</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="541Imm5" title='Imm5' data-type='unsigned int' data-ref="541Imm5">Imm5</dfn> = <a class="local col9 ref" href="#539MO1" title='MO1' data-ref="539MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1263">1263</th><td>  <b>return</b> ((<a class="local col1 ref" href="#541Imm5" title='Imm5' data-ref="541Imm5">Imm5</a> &amp; <var>0x1f</var>) &lt;&lt; <var>3</var>) | <a class="local col0 ref" href="#540Rn" title='Rn' data-ref="540Rn">Rn</a>;</td></tr>
<tr><th id="1264">1264</th><td>}</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getAddrModePCOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrModePCOpValue - Return encoding for t_addrmode_pc operands.</i></td></tr>
<tr><th id="1267">1267</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1268">1268</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getAddrModePCOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrModePCOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrModePCOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter20getAddrModePCOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrModePCOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="542MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="542MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="543OpIdx" title='OpIdx' data-type='unsigned int' data-ref="543OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1269">1269</th><td>                     <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="544Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="544Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1270">1270</th><td>                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="545STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="545STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1271">1271</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col6 decl" id="546MO" title='MO' data-type='const llvm::MCOperand' data-ref="546MO">MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col2 ref" href="#542MI" title='MI' data-ref="542MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#543OpIdx" title='OpIdx' data-ref="543OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1272">1272</th><td>  <b>if</b> (<a class="local col6 ref" href="#546MO" title='MO' data-ref="546MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>())</td></tr>
<tr><th id="1273">1273</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col2 ref" href="#542MI" title='MI' data-ref="542MI">MI</a>, <a class="local col3 ref" href="#543OpIdx" title='OpIdx' data-ref="543OpIdx">OpIdx</a>, <span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_thumb_cp" title='llvm::ARM::Fixups::fixup_arm_thumb_cp' data-ref="llvm::ARM::Fixups::fixup_arm_thumb_cp">fixup_arm_thumb_cp</a>, <span class='refarg'><a class="local col4 ref" href="#544Fixups" title='Fixups' data-ref="544Fixups">Fixups</a></span>, <a class="local col5 ref" href="#545STI" title='STI' data-ref="545STI">STI</a>);</td></tr>
<tr><th id="1274">1274</th><td>  <b>return</b> (<a class="local col6 ref" href="#546MO" title='MO' data-ref="546MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>2</var>);</td></tr>
<tr><th id="1275">1275</th><td>}</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getAddrMode5OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrMode5OpValue - Return encoding info for 'reg +/- (imm8 &lt;&lt; 2)' operand.</i></td></tr>
<tr><th id="1278">1278</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1279">1279</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getAddrMode5OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode5OpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrMode5OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter19getAddrMode5OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode5OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="547MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="547MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="548OpIdx" title='OpIdx' data-type='unsigned int' data-ref="548OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1280">1280</th><td>                    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="549Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="549Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1281">1281</th><td>                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="550STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="550STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1282">1282</th><td>  <i>// {12-9} = reg</i></td></tr>
<tr><th id="1283">1283</th><td><i>  // {8}    = (U)nsigned (add == '1', sub == '0')</i></td></tr>
<tr><th id="1284">1284</th><td><i>  // {7-0}  = imm8</i></td></tr>
<tr><th id="1285">1285</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="551Reg" title='Reg' data-type='unsigned int' data-ref="551Reg">Reg</dfn>, <dfn class="local col2 decl" id="552Imm8" title='Imm8' data-type='unsigned int' data-ref="552Imm8">Imm8</dfn>;</td></tr>
<tr><th id="1286">1286</th><td>  <em>bool</em> <dfn class="local col3 decl" id="553isAdd" title='isAdd' data-type='bool' data-ref="553isAdd">isAdd</dfn>;</td></tr>
<tr><th id="1287">1287</th><td>  <i>// If The first operand isn't a register, we have a label reference.</i></td></tr>
<tr><th id="1288">1288</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col4 decl" id="554MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="554MO">MO</dfn> = <a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#548OpIdx" title='OpIdx' data-ref="548OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1289">1289</th><td>  <b>if</b> (!<a class="local col4 ref" href="#554MO" title='MO' data-ref="554MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1290">1290</th><td>    Reg = CTX.getRegisterInfo()-&gt;getEncodingValue(ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>);   <i>// Rn is PC.</i></td></tr>
<tr><th id="1291">1291</th><td>    <a class="local col2 ref" href="#552Imm8" title='Imm8' data-ref="552Imm8">Imm8</a> = <var>0</var>;</td></tr>
<tr><th id="1292">1292</th><td>    <a class="local col3 ref" href="#553isAdd" title='isAdd' data-ref="553isAdd">isAdd</a> = <b>false</b>; <i>// 'U' bit is handled as part of the fixup.</i></td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;Unexpected machine operand type!&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;Unexpected machine operand type!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1294, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#554MO" title='MO' data-ref="554MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp; <q>"Unexpected machine operand type!"</q>);</td></tr>
<tr><th id="1295">1295</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col5 decl" id="555Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="555Expr">Expr</dfn> = <a class="local col4 ref" href="#554MO" title='MO' data-ref="554MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="1296">1296</th><td>    <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col6 decl" id="556Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="556Kind">Kind</dfn>;</td></tr>
<tr><th id="1297">1297</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::isThumb2' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE">isThumb2</a>(<a class="local col0 ref" href="#550STI" title='STI' data-ref="550STI">STI</a>))</td></tr>
<tr><th id="1298">1298</th><td>      <a class="local col6 ref" href="#556Kind" title='Kind' data-ref="556Kind">Kind</a> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_t2_pcrel_10" title='llvm::ARM::Fixups::fixup_t2_pcrel_10' data-ref="llvm::ARM::Fixups::fixup_t2_pcrel_10">fixup_t2_pcrel_10</a>);</td></tr>
<tr><th id="1299">1299</th><td>    <b>else</b></td></tr>
<tr><th id="1300">1300</th><td>      <a class="local col6 ref" href="#556Kind" title='Kind' data-ref="556Kind">Kind</a> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_pcrel_10" title='llvm::ARM::Fixups::fixup_arm_pcrel_10' data-ref="llvm::ARM::Fixups::fixup_arm_pcrel_10">fixup_arm_pcrel_10</a>);</td></tr>
<tr><th id="1301">1301</th><td>    <a class="local col9 ref" href="#549Fixups" title='Fixups' data-ref="549Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col5 ref" href="#555Expr" title='Expr' data-ref="555Expr">Expr</a>, <a class="local col6 ref" href="#556Kind" title='Kind' data-ref="556Kind">Kind</a>, <a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td>    <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#46" title='MCNumCPRelocations' data-ref="MCNumCPRelocations">MCNumCPRelocations</a>;</td></tr>
<tr><th id="1304">1304</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1305">1305</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22EncodeAddrModeOpValuesERKN4llvm6MCInstEjRjS5_RNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::EncodeAddrModeOpValues' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22EncodeAddrModeOpValuesERKN4llvm6MCInstEjRjS5_RNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">EncodeAddrModeOpValues</a>(<a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI">MI</a>, <a class="local col8 ref" href="#548OpIdx" title='OpIdx' data-ref="548OpIdx">OpIdx</a>, <span class='refarg'><a class="local col1 ref" href="#551Reg" title='Reg' data-ref="551Reg">Reg</a></span>, <span class='refarg'><a class="local col2 ref" href="#552Imm8" title='Imm8' data-ref="552Imm8">Imm8</a></span>, <span class='refarg'><a class="local col9 ref" href="#549Fixups" title='Fixups' data-ref="549Fixups">Fixups</a></span>, <a class="local col0 ref" href="#550STI" title='STI' data-ref="550STI">STI</a>);</td></tr>
<tr><th id="1306">1306</th><td>    <a class="local col3 ref" href="#553isAdd" title='isAdd' data-ref="553isAdd">isAdd</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM5OpEj" title='llvm::ARM_AM::getAM5Op' data-ref="_ZN4llvm6ARM_AM8getAM5OpEj">getAM5Op</a>(<a class="local col2 ref" href="#552Imm8" title='Imm8' data-ref="552Imm8">Imm8</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="1307">1307</th><td>  }</td></tr>
<tr><th id="1308">1308</th><td></td></tr>
<tr><th id="1309">1309</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="557Binary" title='Binary' data-type='uint32_t' data-ref="557Binary">Binary</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM5OffsetEj" title='llvm::ARM_AM::getAM5Offset' data-ref="_ZN4llvm6ARM_AM12getAM5OffsetEj">getAM5Offset</a>(<a class="local col2 ref" href="#552Imm8" title='Imm8' data-ref="552Imm8">Imm8</a>);</td></tr>
<tr><th id="1310">1310</th><td>  <i>// Immediate is always encoded as positive. The 'U' bit controls add vs sub.</i></td></tr>
<tr><th id="1311">1311</th><td>  <b>if</b> (<a class="local col3 ref" href="#553isAdd" title='isAdd' data-ref="553isAdd">isAdd</a>)</td></tr>
<tr><th id="1312">1312</th><td>    <a class="local col7 ref" href="#557Binary" title='Binary' data-ref="557Binary">Binary</a> |= (<var>1</var> &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="1313">1313</th><td>  <a class="local col7 ref" href="#557Binary" title='Binary' data-ref="557Binary">Binary</a> |= (<a class="local col1 ref" href="#551Reg" title='Reg' data-ref="551Reg">Reg</a> &lt;&lt; <var>9</var>);</td></tr>
<tr><th id="1314">1314</th><td>  <b>return</b> <a class="local col7 ref" href="#557Binary" title='Binary' data-ref="557Binary">Binary</a>;</td></tr>
<tr><th id="1315">1315</th><td>}</td></tr>
<tr><th id="1316">1316</th><td></td></tr>
<tr><th id="1317">1317</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getAddrMode5FP16OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrMode5FP16OpValue - Return encoding info for 'reg +/- (imm8 &lt;&lt; 1)' operand.</i></td></tr>
<tr><th id="1318">1318</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1319">1319</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getAddrMode5FP16OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode5FP16OpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getAddrMode5FP16OpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getAddrMode5FP16OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode5FP16OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="558MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="558MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="559OpIdx" title='OpIdx' data-type='unsigned int' data-ref="559OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1320">1320</th><td>                    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="560Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="560Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1321">1321</th><td>                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="561STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="561STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1322">1322</th><td>  <i>// {12-9} = reg</i></td></tr>
<tr><th id="1323">1323</th><td><i>  // {8}    = (U)nsigned (add == '1', sub == '0')</i></td></tr>
<tr><th id="1324">1324</th><td><i>  // {7-0}  = imm8</i></td></tr>
<tr><th id="1325">1325</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="562Reg" title='Reg' data-type='unsigned int' data-ref="562Reg">Reg</dfn>, <dfn class="local col3 decl" id="563Imm8" title='Imm8' data-type='unsigned int' data-ref="563Imm8">Imm8</dfn>;</td></tr>
<tr><th id="1326">1326</th><td>  <em>bool</em> <dfn class="local col4 decl" id="564isAdd" title='isAdd' data-type='bool' data-ref="564isAdd">isAdd</dfn>;</td></tr>
<tr><th id="1327">1327</th><td>  <i>// If The first operand isn't a register, we have a label reference.</i></td></tr>
<tr><th id="1328">1328</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="565MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="565MO">MO</dfn> = <a class="local col8 ref" href="#558MI" title='MI' data-ref="558MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#559OpIdx" title='OpIdx' data-ref="559OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1329">1329</th><td>  <b>if</b> (!<a class="local col5 ref" href="#565MO" title='MO' data-ref="565MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1330">1330</th><td>    Reg = CTX.getRegisterInfo()-&gt;getEncodingValue(ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>);   <i>// Rn is PC.</i></td></tr>
<tr><th id="1331">1331</th><td>    <a class="local col3 ref" href="#563Imm8" title='Imm8' data-ref="563Imm8">Imm8</a> = <var>0</var>;</td></tr>
<tr><th id="1332">1332</th><td>    <a class="local col4 ref" href="#564isAdd" title='isAdd' data-ref="564isAdd">isAdd</a> = <b>false</b>; <i>// 'U' bit is handled as part of the fixup.</i></td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isExpr() &amp;&amp; &quot;Unexpected machine operand type!&quot;) ? void (0) : __assert_fail (&quot;MO.isExpr() &amp;&amp; \&quot;Unexpected machine operand type!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1334, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#565MO" title='MO' data-ref="565MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp; <q>"Unexpected machine operand type!"</q>);</td></tr>
<tr><th id="1335">1335</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col6 decl" id="566Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="566Expr">Expr</dfn> = <a class="local col5 ref" href="#565MO" title='MO' data-ref="565MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="1336">1336</th><td>    <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col7 decl" id="567Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="567Kind">Kind</dfn>;</td></tr>
<tr><th id="1337">1337</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::isThumb2' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter8isThumb2ERKN4llvm15MCSubtargetInfoE">isThumb2</a>(<a class="local col1 ref" href="#561STI" title='STI' data-ref="561STI">STI</a>))</td></tr>
<tr><th id="1338">1338</th><td>      <a class="local col7 ref" href="#567Kind" title='Kind' data-ref="567Kind">Kind</a> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_t2_pcrel_9" title='llvm::ARM::Fixups::fixup_t2_pcrel_9' data-ref="llvm::ARM::Fixups::fixup_t2_pcrel_9">fixup_t2_pcrel_9</a>);</td></tr>
<tr><th id="1339">1339</th><td>    <b>else</b></td></tr>
<tr><th id="1340">1340</th><td>      <a class="local col7 ref" href="#567Kind" title='Kind' data-ref="567Kind">Kind</a> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_arm_pcrel_9" title='llvm::ARM::Fixups::fixup_arm_pcrel_9' data-ref="llvm::ARM::Fixups::fixup_arm_pcrel_9">fixup_arm_pcrel_9</a>);</td></tr>
<tr><th id="1341">1341</th><td>    <a class="local col0 ref" href="#560Fixups" title='Fixups' data-ref="560Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col6 ref" href="#566Expr" title='Expr' data-ref="566Expr">Expr</a>, <a class="local col7 ref" href="#567Kind" title='Kind' data-ref="567Kind">Kind</a>, <a class="local col8 ref" href="#558MI" title='MI' data-ref="558MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="1342">1342</th><td></td></tr>
<tr><th id="1343">1343</th><td>    <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#46" title='MCNumCPRelocations' data-ref="MCNumCPRelocations">MCNumCPRelocations</a>;</td></tr>
<tr><th id="1344">1344</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1345">1345</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22EncodeAddrModeOpValuesERKN4llvm6MCInstEjRjS5_RNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::EncodeAddrModeOpValues' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22EncodeAddrModeOpValuesERKN4llvm6MCInstEjRjS5_RNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">EncodeAddrModeOpValues</a>(<a class="local col8 ref" href="#558MI" title='MI' data-ref="558MI">MI</a>, <a class="local col9 ref" href="#559OpIdx" title='OpIdx' data-ref="559OpIdx">OpIdx</a>, <span class='refarg'><a class="local col2 ref" href="#562Reg" title='Reg' data-ref="562Reg">Reg</a></span>, <span class='refarg'><a class="local col3 ref" href="#563Imm8" title='Imm8' data-ref="563Imm8">Imm8</a></span>, <span class='refarg'><a class="local col0 ref" href="#560Fixups" title='Fixups' data-ref="560Fixups">Fixups</a></span>, <a class="local col1 ref" href="#561STI" title='STI' data-ref="561STI">STI</a>);</td></tr>
<tr><th id="1346">1346</th><td>    <a class="local col4 ref" href="#564isAdd" title='isAdd' data-ref="564isAdd">isAdd</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM5OpEj" title='llvm::ARM_AM::getAM5Op' data-ref="_ZN4llvm6ARM_AM8getAM5OpEj">getAM5Op</a>(<a class="local col3 ref" href="#563Imm8" title='Imm8' data-ref="563Imm8">Imm8</a>) == <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="1347">1347</th><td>  }</td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="568Binary" title='Binary' data-type='uint32_t' data-ref="568Binary">Binary</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM5OffsetEj" title='llvm::ARM_AM::getAM5Offset' data-ref="_ZN4llvm6ARM_AM12getAM5OffsetEj">getAM5Offset</a>(<a class="local col3 ref" href="#563Imm8" title='Imm8' data-ref="563Imm8">Imm8</a>);</td></tr>
<tr><th id="1350">1350</th><td>  <i>// Immediate is always encoded as positive. The 'U' bit controls add vs sub.</i></td></tr>
<tr><th id="1351">1351</th><td>  <b>if</b> (<a class="local col4 ref" href="#564isAdd" title='isAdd' data-ref="564isAdd">isAdd</a>)</td></tr>
<tr><th id="1352">1352</th><td>    <a class="local col8 ref" href="#568Binary" title='Binary' data-ref="568Binary">Binary</a> |= (<var>1</var> &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="1353">1353</th><td>  <a class="local col8 ref" href="#568Binary" title='Binary' data-ref="568Binary">Binary</a> |= (<a class="local col2 ref" href="#562Reg" title='Reg' data-ref="562Reg">Reg</a> &lt;&lt; <var>9</var>);</td></tr>
<tr><th id="1354">1354</th><td>  <b>return</b> <a class="local col8 ref" href="#568Binary" title='Binary' data-ref="568Binary">Binary</a>;</td></tr>
<tr><th id="1355">1355</th><td>}</td></tr>
<tr><th id="1356">1356</th><td></td></tr>
<tr><th id="1357">1357</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1358">1358</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getSORegRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getSORegRegOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getSORegRegOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getSORegRegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getSORegRegOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="569MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="569MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="570OpIdx" title='OpIdx' data-type='unsigned int' data-ref="570OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1359">1359</th><td>                <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="571Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="571Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1360">1360</th><td>                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="572STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="572STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1361">1361</th><td>  <i>// Sub-operands are [reg, reg, imm]. The first register is Rm, the reg to be</i></td></tr>
<tr><th id="1362">1362</th><td><i>  // shifted. The second is Rs, the amount to shift by, and the third specifies</i></td></tr>
<tr><th id="1363">1363</th><td><i>  // the type of the shift.</i></td></tr>
<tr><th id="1364">1364</th><td><i>  //</i></td></tr>
<tr><th id="1365">1365</th><td><i>  // {3-0} = Rm.</i></td></tr>
<tr><th id="1366">1366</th><td><i>  // {4}   = 1</i></td></tr>
<tr><th id="1367">1367</th><td><i>  // {6-5} = type</i></td></tr>
<tr><th id="1368">1368</th><td><i>  // {11-8} = Rs</i></td></tr>
<tr><th id="1369">1369</th><td><i>  // {7}    = 0</i></td></tr>
<tr><th id="1370">1370</th><td></td></tr>
<tr><th id="1371">1371</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="573MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="573MO">MO</dfn>  = <a class="local col9 ref" href="#569MI" title='MI' data-ref="569MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#570OpIdx" title='OpIdx' data-ref="570OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1372">1372</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col4 decl" id="574MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="574MO1">MO1</dfn> = <a class="local col9 ref" href="#569MI" title='MI' data-ref="569MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#570OpIdx" title='OpIdx' data-ref="570OpIdx">OpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="1373">1373</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="575MO2" title='MO2' data-type='const llvm::MCOperand &amp;' data-ref="575MO2">MO2</dfn> = <a class="local col9 ref" href="#569MI" title='MI' data-ref="569MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#570OpIdx" title='OpIdx' data-ref="570OpIdx">OpIdx</a> + <var>2</var>);</td></tr>
<tr><th id="1374">1374</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col6 decl" id="576SOpc" title='SOpc' data-type='ARM_AM::ShiftOpc' data-ref="576SOpc">SOpc</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getSORegShOpEj" title='llvm::ARM_AM::getSORegShOp' data-ref="_ZN4llvm6ARM_AM12getSORegShOpEj">getSORegShOp</a>(<a class="local col5 ref" href="#575MO2" title='MO2' data-ref="575MO2">MO2</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td>  <i>// Encode Rm.</i></td></tr>
<tr><th id="1377">1377</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="577Binary" title='Binary' data-type='unsigned int' data-ref="577Binary">Binary</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col3 ref" href="#573MO" title='MO' data-ref="573MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td>  <i>// Encode the shift opcode.</i></td></tr>
<tr><th id="1380">1380</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="578SBits" title='SBits' data-type='unsigned int' data-ref="578SBits">SBits</dfn> = <var>0</var>;</td></tr>
<tr><th id="1381">1381</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="579Rs" title='Rs' data-type='unsigned int' data-ref="579Rs">Rs</dfn> = <a class="local col4 ref" href="#574MO1" title='MO1' data-ref="574MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1382">1382</th><td>  <b>if</b> (<a class="local col9 ref" href="#579Rs" title='Rs' data-ref="579Rs">Rs</a>) {</td></tr>
<tr><th id="1383">1383</th><td>    <i>// Set shift operand (bit[7:4]).</i></td></tr>
<tr><th id="1384">1384</th><td><i>    // LSL - 0001</i></td></tr>
<tr><th id="1385">1385</th><td><i>    // LSR - 0011</i></td></tr>
<tr><th id="1386">1386</th><td><i>    // ASR - 0101</i></td></tr>
<tr><th id="1387">1387</th><td><i>    // ROR - 0111</i></td></tr>
<tr><th id="1388">1388</th><td>    <b>switch</b> (<a class="local col6 ref" href="#576SOpc" title='SOpc' data-ref="576SOpc">SOpc</a>) {</td></tr>
<tr><th id="1389">1389</th><td>    <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown shift opc!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1389)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown shift opc!"</q>);</td></tr>
<tr><th id="1390">1390</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>: <a class="local col8 ref" href="#578SBits" title='SBits' data-ref="578SBits">SBits</a> = <var>0x1</var>; <b>break</b>;</td></tr>
<tr><th id="1391">1391</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsr" title='llvm::ARM_AM::ShiftOpc::lsr' data-ref="llvm::ARM_AM::ShiftOpc::lsr">lsr</a>: <a class="local col8 ref" href="#578SBits" title='SBits' data-ref="578SBits">SBits</a> = <var>0x3</var>; <b>break</b>;</td></tr>
<tr><th id="1392">1392</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::asr" title='llvm::ARM_AM::ShiftOpc::asr' data-ref="llvm::ARM_AM::ShiftOpc::asr">asr</a>: <a class="local col8 ref" href="#578SBits" title='SBits' data-ref="578SBits">SBits</a> = <var>0x5</var>; <b>break</b>;</td></tr>
<tr><th id="1393">1393</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::ror" title='llvm::ARM_AM::ShiftOpc::ror' data-ref="llvm::ARM_AM::ShiftOpc::ror">ror</a>: <a class="local col8 ref" href="#578SBits" title='SBits' data-ref="578SBits">SBits</a> = <var>0x7</var>; <b>break</b>;</td></tr>
<tr><th id="1394">1394</th><td>    }</td></tr>
<tr><th id="1395">1395</th><td>  }</td></tr>
<tr><th id="1396">1396</th><td></td></tr>
<tr><th id="1397">1397</th><td>  <a class="local col7 ref" href="#577Binary" title='Binary' data-ref="577Binary">Binary</a> |= <a class="local col8 ref" href="#578SBits" title='SBits' data-ref="578SBits">SBits</a> &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="1398">1398</th><td></td></tr>
<tr><th id="1399">1399</th><td>  <i>// Encode the shift operation Rs.</i></td></tr>
<tr><th id="1400">1400</th><td><i>  // Encode Rs bit[11:8].</i></td></tr>
<tr><th id="1401">1401</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ARM_AM::getSORegOffset(MO2.getImm()) == 0) ? void (0) : __assert_fail (&quot;ARM_AM::getSORegOffset(MO2.getImm()) == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1401, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(ARM_AM::<a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getSORegOffsetEj" title='llvm::ARM_AM::getSORegOffset' data-ref="_ZN4llvm6ARM_AM14getSORegOffsetEj">getSORegOffset</a>(<a class="local col5 ref" href="#575MO2" title='MO2' data-ref="575MO2">MO2</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>()) == <var>0</var>);</td></tr>
<tr><th id="1402">1402</th><td>  <b>return</b> <a class="local col7 ref" href="#577Binary" title='Binary' data-ref="577Binary">Binary</a> | (<a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col9 ref" href="#579Rs" title='Rs' data-ref="579Rs">Rs</a>) &lt;&lt; <span class="namespace">ARMII::</span><a class="enum" href="ARMBaseInfo.h.html#llvm::ARMII::RegRsShift" title='llvm::ARMII::RegRsShift' data-ref="llvm::ARMII::RegRsShift">RegRsShift</a>);</td></tr>
<tr><th id="1403">1403</th><td>}</td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1406">1406</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getSORegImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getSORegImmOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getSORegImmOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getSORegImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getSORegImmOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="580MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="580MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="581OpIdx" title='OpIdx' data-type='unsigned int' data-ref="581OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1407">1407</th><td>                <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="582Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="582Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1408">1408</th><td>                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="583STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="583STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1409">1409</th><td>  <i>// Sub-operands are [reg, imm]. The first register is Rm, the reg to be</i></td></tr>
<tr><th id="1410">1410</th><td><i>  // shifted. The second is the amount to shift by.</i></td></tr>
<tr><th id="1411">1411</th><td><i>  //</i></td></tr>
<tr><th id="1412">1412</th><td><i>  // {3-0} = Rm.</i></td></tr>
<tr><th id="1413">1413</th><td><i>  // {4}   = 0</i></td></tr>
<tr><th id="1414">1414</th><td><i>  // {6-5} = type</i></td></tr>
<tr><th id="1415">1415</th><td><i>  // {11-7} = imm</i></td></tr>
<tr><th id="1416">1416</th><td></td></tr>
<tr><th id="1417">1417</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col4 decl" id="584MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="584MO">MO</dfn>  = <a class="local col0 ref" href="#580MI" title='MI' data-ref="580MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#581OpIdx" title='OpIdx' data-ref="581OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1418">1418</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="585MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="585MO1">MO1</dfn> = <a class="local col0 ref" href="#580MI" title='MI' data-ref="580MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#581OpIdx" title='OpIdx' data-ref="581OpIdx">OpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="1419">1419</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col6 decl" id="586SOpc" title='SOpc' data-type='ARM_AM::ShiftOpc' data-ref="586SOpc">SOpc</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getSORegShOpEj" title='llvm::ARM_AM::getSORegShOp' data-ref="_ZN4llvm6ARM_AM12getSORegShOpEj">getSORegShOp</a>(<a class="local col5 ref" href="#585MO1" title='MO1' data-ref="585MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td>  <i>// Encode Rm.</i></td></tr>
<tr><th id="1422">1422</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="587Binary" title='Binary' data-type='unsigned int' data-ref="587Binary">Binary</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col4 ref" href="#584MO" title='MO' data-ref="584MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1423">1423</th><td></td></tr>
<tr><th id="1424">1424</th><td>  <i>// Encode the shift opcode.</i></td></tr>
<tr><th id="1425">1425</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="588SBits" title='SBits' data-type='unsigned int' data-ref="588SBits">SBits</dfn> = <var>0</var>;</td></tr>
<tr><th id="1426">1426</th><td></td></tr>
<tr><th id="1427">1427</th><td>  <i>// Set shift operand (bit[6:4]).</i></td></tr>
<tr><th id="1428">1428</th><td><i>  // LSL - 000</i></td></tr>
<tr><th id="1429">1429</th><td><i>  // LSR - 010</i></td></tr>
<tr><th id="1430">1430</th><td><i>  // ASR - 100</i></td></tr>
<tr><th id="1431">1431</th><td><i>  // ROR - 110</i></td></tr>
<tr><th id="1432">1432</th><td><i>  // RRX - 110 and bit[11:8] clear.</i></td></tr>
<tr><th id="1433">1433</th><td>  <b>switch</b> (<a class="local col6 ref" href="#586SOpc" title='SOpc' data-ref="586SOpc">SOpc</a>) {</td></tr>
<tr><th id="1434">1434</th><td>  <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown shift opc!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1434)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown shift opc!"</q>);</td></tr>
<tr><th id="1435">1435</th><td>  <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>: <a class="local col8 ref" href="#588SBits" title='SBits' data-ref="588SBits">SBits</a> = <var>0x0</var>; <b>break</b>;</td></tr>
<tr><th id="1436">1436</th><td>  <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsr" title='llvm::ARM_AM::ShiftOpc::lsr' data-ref="llvm::ARM_AM::ShiftOpc::lsr">lsr</a>: <a class="local col8 ref" href="#588SBits" title='SBits' data-ref="588SBits">SBits</a> = <var>0x2</var>; <b>break</b>;</td></tr>
<tr><th id="1437">1437</th><td>  <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::asr" title='llvm::ARM_AM::ShiftOpc::asr' data-ref="llvm::ARM_AM::ShiftOpc::asr">asr</a>: <a class="local col8 ref" href="#588SBits" title='SBits' data-ref="588SBits">SBits</a> = <var>0x4</var>; <b>break</b>;</td></tr>
<tr><th id="1438">1438</th><td>  <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::ror" title='llvm::ARM_AM::ShiftOpc::ror' data-ref="llvm::ARM_AM::ShiftOpc::ror">ror</a>: <a class="local col8 ref" href="#588SBits" title='SBits' data-ref="588SBits">SBits</a> = <var>0x6</var>; <b>break</b>;</td></tr>
<tr><th id="1439">1439</th><td>  <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::rrx" title='llvm::ARM_AM::ShiftOpc::rrx' data-ref="llvm::ARM_AM::ShiftOpc::rrx">rrx</a>:</td></tr>
<tr><th id="1440">1440</th><td>    <a class="local col7 ref" href="#587Binary" title='Binary' data-ref="587Binary">Binary</a> |= <var>0x60</var>;</td></tr>
<tr><th id="1441">1441</th><td>    <b>return</b> <a class="local col7 ref" href="#587Binary" title='Binary' data-ref="587Binary">Binary</a>;</td></tr>
<tr><th id="1442">1442</th><td>  }</td></tr>
<tr><th id="1443">1443</th><td></td></tr>
<tr><th id="1444">1444</th><td>  <i>// Encode shift_imm bit[11:7].</i></td></tr>
<tr><th id="1445">1445</th><td>  <a class="local col7 ref" href="#587Binary" title='Binary' data-ref="587Binary">Binary</a> |= <a class="local col8 ref" href="#588SBits" title='SBits' data-ref="588SBits">SBits</a> &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="1446">1446</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="589Offset" title='Offset' data-type='unsigned int' data-ref="589Offset">Offset</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getSORegOffsetEj" title='llvm::ARM_AM::getSORegOffset' data-ref="_ZN4llvm6ARM_AM14getSORegOffsetEj">getSORegOffset</a>(<a class="local col5 ref" href="#585MO1" title='MO1' data-ref="585MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1447">1447</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Offset &lt; 32 &amp;&amp; &quot;Offset must be in range 0-31!&quot;) ? void (0) : __assert_fail (&quot;Offset &lt; 32 &amp;&amp; \&quot;Offset must be in range 0-31!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1447, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#589Offset" title='Offset' data-ref="589Offset">Offset</a> &lt; <var>32</var> &amp;&amp; <q>"Offset must be in range 0-31!"</q>);</td></tr>
<tr><th id="1448">1448</th><td>  <b>return</b> <a class="local col7 ref" href="#587Binary" title='Binary' data-ref="587Binary">Binary</a> | (<a class="local col9 ref" href="#589Offset" title='Offset' data-ref="589Offset">Offset</a> &lt;&lt; <var>7</var>);</td></tr>
<tr><th id="1449">1449</th><td>}</td></tr>
<tr><th id="1450">1450</th><td></td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1453">1453</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getT2AddrModeSORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeSORegOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeSORegOpValue(const llvm::MCInst &amp; MI, unsigned int OpNum, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getT2AddrModeSORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2AddrModeSORegOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="590MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="590MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="591OpNum" title='OpNum' data-type='unsigned int' data-ref="591OpNum">OpNum</dfn>,</td></tr>
<tr><th id="1454">1454</th><td>                <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="592Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="592Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1455">1455</th><td>                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="593STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="593STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1456">1456</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col4 decl" id="594MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="594MO1">MO1</dfn> = <a class="local col0 ref" href="#590MI" title='MI' data-ref="590MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#591OpNum" title='OpNum' data-ref="591OpNum">OpNum</a>);</td></tr>
<tr><th id="1457">1457</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="595MO2" title='MO2' data-type='const llvm::MCOperand &amp;' data-ref="595MO2">MO2</dfn> = <a class="local col0 ref" href="#590MI" title='MI' data-ref="590MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#591OpNum" title='OpNum' data-ref="591OpNum">OpNum</a>+<var>1</var>);</td></tr>
<tr><th id="1458">1458</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="596MO3" title='MO3' data-type='const llvm::MCOperand &amp;' data-ref="596MO3">MO3</dfn> = <a class="local col0 ref" href="#590MI" title='MI' data-ref="590MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#591OpNum" title='OpNum' data-ref="591OpNum">OpNum</a>+<var>2</var>);</td></tr>
<tr><th id="1459">1459</th><td></td></tr>
<tr><th id="1460">1460</th><td>  <i>// Encoded as [Rn, Rm, imm].</i></td></tr>
<tr><th id="1461">1461</th><td><i>  // FIXME: Needs fixup support.</i></td></tr>
<tr><th id="1462">1462</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="597Value" title='Value' data-type='unsigned int' data-ref="597Value">Value</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col4 ref" href="#594MO1" title='MO1' data-ref="594MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1463">1463</th><td>  <a class="local col7 ref" href="#597Value" title='Value' data-ref="597Value">Value</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="1464">1464</th><td>  <a class="local col7 ref" href="#597Value" title='Value' data-ref="597Value">Value</a> |= <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col5 ref" href="#595MO2" title='MO2' data-ref="595MO2">MO2</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1465">1465</th><td>  <a class="local col7 ref" href="#597Value" title='Value' data-ref="597Value">Value</a> &lt;&lt;= <var>2</var>;</td></tr>
<tr><th id="1466">1466</th><td>  <a class="local col7 ref" href="#597Value" title='Value' data-ref="597Value">Value</a> |= <a class="local col6 ref" href="#596MO3" title='MO3' data-ref="596MO3">MO3</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td>  <b>return</b> <a class="local col7 ref" href="#597Value" title='Value' data-ref="597Value">Value</a>;</td></tr>
<tr><th id="1469">1469</th><td>}</td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1472">1472</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getT2AddrModeImm8OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm8OpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm8OpValue(const llvm::MCInst &amp; MI, unsigned int OpNum, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter24getT2AddrModeImm8OpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2AddrModeImm8OpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="598MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="598MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="599OpNum" title='OpNum' data-type='unsigned int' data-ref="599OpNum">OpNum</dfn>,</td></tr>
<tr><th id="1473">1473</th><td>                         <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="600Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="600Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1474">1474</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="601STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="601STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1475">1475</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="602MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="602MO1">MO1</dfn> = <a class="local col8 ref" href="#598MI" title='MI' data-ref="598MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#599OpNum" title='OpNum' data-ref="599OpNum">OpNum</a>);</td></tr>
<tr><th id="1476">1476</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="603MO2" title='MO2' data-type='const llvm::MCOperand &amp;' data-ref="603MO2">MO2</dfn> = <a class="local col8 ref" href="#598MI" title='MI' data-ref="598MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#599OpNum" title='OpNum' data-ref="599OpNum">OpNum</a>+<var>1</var>);</td></tr>
<tr><th id="1477">1477</th><td></td></tr>
<tr><th id="1478">1478</th><td>  <i>// FIXME: Needs fixup support.</i></td></tr>
<tr><th id="1479">1479</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="604Value" title='Value' data-type='unsigned int' data-ref="604Value">Value</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col2 ref" href="#602MO1" title='MO1' data-ref="602MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td>  <i>// Even though the immediate is 8 bits long, we need 9 bits in order</i></td></tr>
<tr><th id="1482">1482</th><td><i>  // to represent the (inverse of the) sign bit.</i></td></tr>
<tr><th id="1483">1483</th><td>  <a class="local col4 ref" href="#604Value" title='Value' data-ref="604Value">Value</a> &lt;&lt;= <var>9</var>;</td></tr>
<tr><th id="1484">1484</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col5 decl" id="605tmp" title='tmp' data-type='int32_t' data-ref="605tmp">tmp</dfn> = (<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>)<a class="local col3 ref" href="#603MO2" title='MO2' data-ref="603MO2">MO2</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1485">1485</th><td>  <b>if</b> (<a class="local col5 ref" href="#605tmp" title='tmp' data-ref="605tmp">tmp</a> &lt; <var>0</var>)</td></tr>
<tr><th id="1486">1486</th><td>    <a class="local col5 ref" href="#605tmp" title='tmp' data-ref="605tmp">tmp</a> = <a class="ref" href="../../../../../../include/stdlib.h.html#abs" title='abs' data-ref="abs">abs</a>(<a class="local col5 ref" href="#605tmp" title='tmp' data-ref="605tmp">tmp</a>);</td></tr>
<tr><th id="1487">1487</th><td>  <b>else</b></td></tr>
<tr><th id="1488">1488</th><td>    <a class="local col4 ref" href="#604Value" title='Value' data-ref="604Value">Value</a> |= <var>256</var>; <i>// Set the ADD bit</i></td></tr>
<tr><th id="1489">1489</th><td>  <a class="local col4 ref" href="#604Value" title='Value' data-ref="604Value">Value</a> |= <a class="local col5 ref" href="#605tmp" title='tmp' data-ref="605tmp">tmp</a> &amp; <var>255</var>;</td></tr>
<tr><th id="1490">1490</th><td>  <b>return</b> <a class="local col4 ref" href="#604Value" title='Value' data-ref="604Value">Value</a>;</td></tr>
<tr><th id="1491">1491</th><td>}</td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1494">1494</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter30getT2AddrModeImm8OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm8OffsetOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getT2AddrModeImm8OffsetOpValue(const llvm::MCInst &amp; MI, unsigned int OpNum, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter30getT2AddrModeImm8OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2AddrModeImm8OffsetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="606MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="606MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="607OpNum" title='OpNum' data-type='unsigned int' data-ref="607OpNum">OpNum</dfn>,</td></tr>
<tr><th id="1495">1495</th><td>                         <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="608Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="608Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1496">1496</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="609STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="609STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1497">1497</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="610MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="610MO1">MO1</dfn> = <a class="local col6 ref" href="#606MI" title='MI' data-ref="606MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#607OpNum" title='OpNum' data-ref="607OpNum">OpNum</a>);</td></tr>
<tr><th id="1498">1498</th><td></td></tr>
<tr><th id="1499">1499</th><td>  <i>// FIXME: Needs fixup support.</i></td></tr>
<tr><th id="1500">1500</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="611Value" title='Value' data-type='unsigned int' data-ref="611Value">Value</dfn> = <var>0</var>;</td></tr>
<tr><th id="1501">1501</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col2 decl" id="612tmp" title='tmp' data-type='int32_t' data-ref="612tmp">tmp</dfn> = (<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>)<a class="local col0 ref" href="#610MO1" title='MO1' data-ref="610MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1502">1502</th><td>  <b>if</b> (<a class="local col2 ref" href="#612tmp" title='tmp' data-ref="612tmp">tmp</a> &lt; <var>0</var>)</td></tr>
<tr><th id="1503">1503</th><td>    <a class="local col2 ref" href="#612tmp" title='tmp' data-ref="612tmp">tmp</a> = <a class="ref" href="../../../../../../include/stdlib.h.html#abs" title='abs' data-ref="abs">abs</a>(<a class="local col2 ref" href="#612tmp" title='tmp' data-ref="612tmp">tmp</a>);</td></tr>
<tr><th id="1504">1504</th><td>  <b>else</b></td></tr>
<tr><th id="1505">1505</th><td>    <a class="local col1 ref" href="#611Value" title='Value' data-ref="611Value">Value</a> |= <var>256</var>; <i>// Set the ADD bit</i></td></tr>
<tr><th id="1506">1506</th><td>  <a class="local col1 ref" href="#611Value" title='Value' data-ref="611Value">Value</a> |= <a class="local col2 ref" href="#612tmp" title='tmp' data-ref="612tmp">tmp</a> &amp; <var>255</var>;</td></tr>
<tr><th id="1507">1507</th><td>  <b>return</b> <a class="local col1 ref" href="#611Value" title='Value' data-ref="611Value">Value</a>;</td></tr>
<tr><th id="1508">1508</th><td>}</td></tr>
<tr><th id="1509">1509</th><td></td></tr>
<tr><th id="1510">1510</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1511">1511</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getT2SORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getT2SORegOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getT2SORegOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getT2SORegOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getT2SORegOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="613MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="613MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="614OpIdx" title='OpIdx' data-type='unsigned int' data-ref="614OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1512">1512</th><td>                <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="615Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="615Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1513">1513</th><td>                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="616STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="616STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1514">1514</th><td>  <i>// Sub-operands are [reg, imm]. The first register is Rm, the reg to be</i></td></tr>
<tr><th id="1515">1515</th><td><i>  // shifted. The second is the amount to shift by.</i></td></tr>
<tr><th id="1516">1516</th><td><i>  //</i></td></tr>
<tr><th id="1517">1517</th><td><i>  // {3-0} = Rm.</i></td></tr>
<tr><th id="1518">1518</th><td><i>  // {4}   = 0</i></td></tr>
<tr><th id="1519">1519</th><td><i>  // {6-5} = type</i></td></tr>
<tr><th id="1520">1520</th><td><i>  // {11-7} = imm</i></td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col7 decl" id="617MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="617MO">MO</dfn>  = <a class="local col3 ref" href="#613MI" title='MI' data-ref="613MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#614OpIdx" title='OpIdx' data-ref="614OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1523">1523</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="618MO1" title='MO1' data-type='const llvm::MCOperand &amp;' data-ref="618MO1">MO1</dfn> = <a class="local col3 ref" href="#613MI" title='MI' data-ref="613MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#614OpIdx" title='OpIdx' data-ref="614OpIdx">OpIdx</a> + <var>1</var>);</td></tr>
<tr><th id="1524">1524</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col9 decl" id="619SOpc" title='SOpc' data-type='ARM_AM::ShiftOpc' data-ref="619SOpc">SOpc</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getSORegShOpEj" title='llvm::ARM_AM::getSORegShOp' data-ref="_ZN4llvm6ARM_AM12getSORegShOpEj">getSORegShOp</a>(<a class="local col8 ref" href="#618MO1" title='MO1' data-ref="618MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td>  <i>// Encode Rm.</i></td></tr>
<tr><th id="1527">1527</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="620Binary" title='Binary' data-type='unsigned int' data-ref="620Binary">Binary</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col7 ref" href="#617MO" title='MO' data-ref="617MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td>  <i>// Encode the shift opcode.</i></td></tr>
<tr><th id="1530">1530</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="621SBits" title='SBits' data-type='unsigned int' data-ref="621SBits">SBits</dfn> = <var>0</var>;</td></tr>
<tr><th id="1531">1531</th><td>  <i>// Set shift operand (bit[6:4]).</i></td></tr>
<tr><th id="1532">1532</th><td><i>  // LSL - 000</i></td></tr>
<tr><th id="1533">1533</th><td><i>  // LSR - 010</i></td></tr>
<tr><th id="1534">1534</th><td><i>  // ASR - 100</i></td></tr>
<tr><th id="1535">1535</th><td><i>  // ROR - 110</i></td></tr>
<tr><th id="1536">1536</th><td>  <b>switch</b> (<a class="local col9 ref" href="#619SOpc" title='SOpc' data-ref="619SOpc">SOpc</a>) {</td></tr>
<tr><th id="1537">1537</th><td>  <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown shift opc!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1537)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown shift opc!"</q>);</td></tr>
<tr><th id="1538">1538</th><td>  <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>: <a class="local col1 ref" href="#621SBits" title='SBits' data-ref="621SBits">SBits</a> = <var>0x0</var>; <b>break</b>;</td></tr>
<tr><th id="1539">1539</th><td>  <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsr" title='llvm::ARM_AM::ShiftOpc::lsr' data-ref="llvm::ARM_AM::ShiftOpc::lsr">lsr</a>: <a class="local col1 ref" href="#621SBits" title='SBits' data-ref="621SBits">SBits</a> = <var>0x2</var>; <b>break</b>;</td></tr>
<tr><th id="1540">1540</th><td>  <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::asr" title='llvm::ARM_AM::ShiftOpc::asr' data-ref="llvm::ARM_AM::ShiftOpc::asr">asr</a>: <a class="local col1 ref" href="#621SBits" title='SBits' data-ref="621SBits">SBits</a> = <var>0x4</var>; <b>break</b>;</td></tr>
<tr><th id="1541">1541</th><td>  <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::rrx" title='llvm::ARM_AM::ShiftOpc::rrx' data-ref="llvm::ARM_AM::ShiftOpc::rrx">rrx</a>: <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1542">1542</th><td>  <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::ror" title='llvm::ARM_AM::ShiftOpc::ror' data-ref="llvm::ARM_AM::ShiftOpc::ror">ror</a>: <a class="local col1 ref" href="#621SBits" title='SBits' data-ref="621SBits">SBits</a> = <var>0x6</var>; <b>break</b>;</td></tr>
<tr><th id="1543">1543</th><td>  }</td></tr>
<tr><th id="1544">1544</th><td></td></tr>
<tr><th id="1545">1545</th><td>  <a class="local col0 ref" href="#620Binary" title='Binary' data-ref="620Binary">Binary</a> |= <a class="local col1 ref" href="#621SBits" title='SBits' data-ref="621SBits">SBits</a> &lt;&lt; <var>4</var>;</td></tr>
<tr><th id="1546">1546</th><td>  <b>if</b> (<a class="local col9 ref" href="#619SOpc" title='SOpc' data-ref="619SOpc">SOpc</a> == <span class="namespace">ARM_AM::</span><a class="enum" href="ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::rrx" title='llvm::ARM_AM::ShiftOpc::rrx' data-ref="llvm::ARM_AM::ShiftOpc::rrx">rrx</a>)</td></tr>
<tr><th id="1547">1547</th><td>    <b>return</b> <a class="local col0 ref" href="#620Binary" title='Binary' data-ref="620Binary">Binary</a>;</td></tr>
<tr><th id="1548">1548</th><td></td></tr>
<tr><th id="1549">1549</th><td>  <i>// Encode shift_imm bit[11:7].</i></td></tr>
<tr><th id="1550">1550</th><td>  <b>return</b> <a class="local col0 ref" href="#620Binary" title='Binary' data-ref="620Binary">Binary</a> | <span class="namespace">ARM_AM::</span><a class="ref" href="ARMAddressingModes.h.html#_ZN4llvm6ARM_AM14getSORegOffsetEj" title='llvm::ARM_AM::getSORegOffset' data-ref="_ZN4llvm6ARM_AM14getSORegOffsetEj">getSORegOffset</a>(<a class="local col8 ref" href="#618MO1" title='MO1' data-ref="618MO1">MO1</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>()) &lt;&lt; <var>7</var>;</td></tr>
<tr><th id="1551">1551</th><td>}</td></tr>
<tr><th id="1552">1552</th><td></td></tr>
<tr><th id="1553">1553</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1554">1554</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter30getBitfieldInvertedMaskOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getBitfieldInvertedMaskOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getBitfieldInvertedMaskOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter30getBitfieldInvertedMaskOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBitfieldInvertedMaskOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="622MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="622MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="623Op" title='Op' data-type='unsigned int' data-ref="623Op">Op</dfn>,</td></tr>
<tr><th id="1555">1555</th><td>                               <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="624Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="624Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1556">1556</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="625STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="625STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1557">1557</th><td>  <i>// 10 bits. lower 5 bits are the lsb of the mask, high five bits are the</i></td></tr>
<tr><th id="1558">1558</th><td><i>  // msb of the mask.</i></td></tr>
<tr><th id="1559">1559</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="626MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="626MO">MO</dfn> = <a class="local col2 ref" href="#622MI" title='MI' data-ref="622MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#623Op" title='Op' data-ref="623Op">Op</a>);</td></tr>
<tr><th id="1560">1560</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="627v" title='v' data-type='uint32_t' data-ref="627v">v</dfn> = ~<a class="local col6 ref" href="#626MO" title='MO' data-ref="626MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1561">1561</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="628lsb" title='lsb' data-type='uint32_t' data-ref="628lsb">lsb</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col7 ref" href="#627v" title='v' data-ref="627v">v</a>);</td></tr>
<tr><th id="1562">1562</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="629msb" title='msb' data-type='uint32_t' data-ref="629msb">msb</dfn> = (<var>32</var> - <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" title='llvm::countLeadingZeros' data-ref="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE">countLeadingZeros</a> (<a class="local col7 ref" href="#627v" title='v' data-ref="627v">v</a>)) - <var>1</var>;</td></tr>
<tr><th id="1563">1563</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (v != 0 &amp;&amp; lsb &lt; 32 &amp;&amp; msb &lt; 32 &amp;&amp; &quot;Illegal bitfield mask!&quot;) ? void (0) : __assert_fail (&quot;v != 0 &amp;&amp; lsb &lt; 32 &amp;&amp; msb &lt; 32 &amp;&amp; \&quot;Illegal bitfield mask!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1563, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#627v" title='v' data-ref="627v">v</a> != <var>0</var> &amp;&amp; <a class="local col8 ref" href="#628lsb" title='lsb' data-ref="628lsb">lsb</a> &lt; <var>32</var> &amp;&amp; <a class="local col9 ref" href="#629msb" title='msb' data-ref="629msb">msb</a> &lt; <var>32</var> &amp;&amp; <q>"Illegal bitfield mask!"</q>);</td></tr>
<tr><th id="1564">1564</th><td>  <b>return</b> <a class="local col8 ref" href="#628lsb" title='lsb' data-ref="628lsb">lsb</a> | (<a class="local col9 ref" href="#629msb" title='msb' data-ref="629msb">msb</a> &lt;&lt; <var>5</var>);</td></tr>
<tr><th id="1565">1565</th><td>}</td></tr>
<tr><th id="1566">1566</th><td></td></tr>
<tr><th id="1567">1567</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1568">1568</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getRegisterListOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getRegisterListOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getRegisterListOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter22getRegisterListOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getRegisterListOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="630MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="630MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="631Op" title='Op' data-type='unsigned int' data-ref="631Op">Op</dfn>,</td></tr>
<tr><th id="1569">1569</th><td>                       <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="632Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="632Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1570">1570</th><td>                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="633STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="633STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1571">1571</th><td>  <i>// VLDM/VSTM/VSCCLRM:</i></td></tr>
<tr><th id="1572">1572</th><td><i>  //   {12-8} = Vd</i></td></tr>
<tr><th id="1573">1573</th><td><i>  //   {7-0}  = Number of registers</i></td></tr>
<tr><th id="1574">1574</th><td><i>  //</i></td></tr>
<tr><th id="1575">1575</th><td><i>  // LDM/STM:</i></td></tr>
<tr><th id="1576">1576</th><td><i>  //   {15-0}  = Bitfield of GPRs.</i></td></tr>
<tr><th id="1577">1577</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="634Reg" title='Reg' data-type='unsigned int' data-ref="634Reg">Reg</dfn> = <a class="local col0 ref" href="#630MI" title='MI' data-ref="630MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#631Op" title='Op' data-ref="631Op">Op</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1578">1578</th><td>  <em>bool</em> <dfn class="local col5 decl" id="635SPRRegs" title='SPRRegs' data-type='bool' data-ref="635SPRRegs">SPRRegs</dfn> = <span class='error' title="use of undeclared identifier &apos;ARMMCRegisterClasses&apos;">ARMMCRegisterClasses</span>[ARM::<span class='error' title="no member named &apos;SPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClassID</span>].contains(Reg);</td></tr>
<tr><th id="1579">1579</th><td>  <em>bool</em> <dfn class="local col6 decl" id="636DPRRegs" title='DPRRegs' data-type='bool' data-ref="636DPRRegs">DPRRegs</dfn> = <span class='error' title="use of undeclared identifier &apos;ARMMCRegisterClasses&apos;">ARMMCRegisterClasses</span>[ARM::<span class='error' title="no member named &apos;DPRRegClassID&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClassID</span>].contains(Reg);</td></tr>
<tr><th id="1580">1580</th><td>  <em>bool</em> <dfn class="local col7 decl" id="637CLRMRegs" title='CLRMRegs' data-type='bool' data-ref="637CLRMRegs">CLRMRegs</dfn> = MI.getOpcode() == ARM::<span class='error' title="no member named &apos;t2CLRM&apos; in namespace &apos;llvm::ARM&apos;">t2CLRM</span>;</td></tr>
<tr><th id="1581">1581</th><td></td></tr>
<tr><th id="1582">1582</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="638Binary" title='Binary' data-type='unsigned int' data-ref="638Binary">Binary</dfn> = <var>0</var>;</td></tr>
<tr><th id="1583">1583</th><td></td></tr>
<tr><th id="1584">1584</th><td>  <b>if</b> (SPRRegs || DPRRegs) {</td></tr>
<tr><th id="1585">1585</th><td>    <i>// VLDM/VSTM/VSCCLRM</i></td></tr>
<tr><th id="1586">1586</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="639RegNo" title='RegNo' data-type='unsigned int' data-ref="639RegNo">RegNo</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col4 ref" href="#634Reg" title='Reg' data-ref="634Reg">Reg</a>);</td></tr>
<tr><th id="1587">1587</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="640NumRegs" title='NumRegs' data-type='unsigned int' data-ref="640NumRegs">NumRegs</dfn> = (<a class="local col0 ref" href="#630MI" title='MI' data-ref="630MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() - <a class="local col1 ref" href="#631Op" title='Op' data-ref="631Op">Op</a>) &amp; <var>0xff</var>;</td></tr>
<tr><th id="1588">1588</th><td>    <a class="local col8 ref" href="#638Binary" title='Binary' data-ref="638Binary">Binary</a> |= (<a class="local col9 ref" href="#639RegNo" title='RegNo' data-ref="639RegNo">RegNo</a> &amp; <var>0x1f</var>) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="1589">1589</th><td></td></tr>
<tr><th id="1590">1590</th><td>    <i>// Ignore VPR</i></td></tr>
<tr><th id="1591">1591</th><td>    <b>if</b> (MI.getOpcode() == ARM::<span class='error' title="no member named &apos;VSCCLRMD&apos; in namespace &apos;llvm::ARM&apos;">VSCCLRMD</span> || MI.getOpcode() == ARM::<span class='error' title="no member named &apos;VSCCLRMS&apos; in namespace &apos;llvm::ARM&apos;">VSCCLRMS</span>)</td></tr>
<tr><th id="1592">1592</th><td>      --<a class="local col0 ref" href="#640NumRegs" title='NumRegs' data-ref="640NumRegs">NumRegs</a>;</td></tr>
<tr><th id="1593">1593</th><td>    <b>if</b> (SPRRegs)</td></tr>
<tr><th id="1594">1594</th><td>      <a class="local col8 ref" href="#638Binary" title='Binary' data-ref="638Binary">Binary</a> |= <a class="local col0 ref" href="#640NumRegs" title='NumRegs' data-ref="640NumRegs">NumRegs</a>;</td></tr>
<tr><th id="1595">1595</th><td>    <b>else</b></td></tr>
<tr><th id="1596">1596</th><td>      <a class="local col8 ref" href="#638Binary" title='Binary' data-ref="638Binary">Binary</a> |= <a class="local col0 ref" href="#640NumRegs" title='NumRegs' data-ref="640NumRegs">NumRegs</a> * <var>2</var>;</td></tr>
<tr><th id="1597">1597</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1598">1598</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col1 decl" id="641MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="641MRI">MRI</dfn> = *<a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1599">1599</th><td>    <b>if</b> (!CLRMRegs) {</td></tr>
<tr><th id="1600">1600</th><td>      <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::is_sorted(MI.begin() + Op, MI.end(), [&amp;](const MCOperand &amp;LHS, const MCOperand &amp;RHS) { return MRI.getEncodingValue(LHS.getReg()) &lt; MRI.getEncodingValue(RHS.getReg()); })) ? void (0) : __assert_fail (&quot;std::is_sorted(MI.begin() + Op, MI.end(), [&amp;](const MCOperand &amp;LHS, const MCOperand &amp;RHS) { return MRI.getEncodingValue(LHS.getReg()) &lt; MRI.getEncodingValue(RHS.getReg()); })&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1604, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::<a class="ref" href="../../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt9is_sortedT_S_T0_" title='std::is_sorted' data-ref="_ZSt9is_sortedT_S_T0_">is_sorted</a>(<a class="local col0 ref" href="#630MI" title='MI' data-ref="630MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst5beginEv" title='llvm::MCInst::begin' data-ref="_ZNK4llvm6MCInst5beginEv">begin</a>() + <a class="local col1 ref" href="#631Op" title='Op' data-ref="631Op">Op</a>, <a class="local col0 ref" href="#630MI" title='MI' data-ref="630MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst3endEv" title='llvm::MCInst::end' data-ref="_ZNK4llvm6MCInst3endEv">end</a>(),</td></tr>
<tr><th id="1601">1601</th><td>                            [&amp;](<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="642LHS" title='LHS' data-type='const llvm::MCOperand &amp;' data-ref="642LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="643RHS" title='RHS' data-type='const llvm::MCOperand &amp;' data-ref="643RHS">RHS</dfn>) {</td></tr>
<tr><th id="1602">1602</th><td>                              <b>return</b> <a class="local col1 ref" href="#641MRI" title='MRI' data-ref="641MRI">MRI</a>.<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col2 ref" href="#1600" title='LHS' data-ref="642LHS">LHS</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &lt;</td></tr>
<tr><th id="1603">1603</th><td>                                     <a class="local col1 ref" href="#641MRI" title='MRI' data-ref="641MRI">MRI</a>.<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col3 ref" href="#1600" title='RHS' data-ref="643RHS">RHS</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1604">1604</th><td>                            }));</td></tr>
<tr><th id="1605">1605</th><td>    }</td></tr>
<tr><th id="1606">1606</th><td></td></tr>
<tr><th id="1607">1607</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="644I" title='I' data-type='unsigned int' data-ref="644I">I</dfn> = <a class="local col1 ref" href="#631Op" title='Op' data-ref="631Op">Op</a>, <dfn class="local col5 decl" id="645E" title='E' data-type='unsigned int' data-ref="645E">E</dfn> = <a class="local col0 ref" href="#630MI" title='MI' data-ref="630MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#644I" title='I' data-ref="644I">I</a> &lt; <a class="local col5 ref" href="#645E" title='E' data-ref="645E">E</a>; ++<a class="local col4 ref" href="#644I" title='I' data-ref="644I">I</a>) {</td></tr>
<tr><th id="1608">1608</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="646RegNo" title='RegNo' data-type='unsigned int' data-ref="646RegNo">RegNo</dfn>;</td></tr>
<tr><th id="1609">1609</th><td>      <b>if</b> (CLRMRegs &amp;&amp; MI.getOperand(I).getReg() == ARM::<span class='error' title="no member named &apos;APSR&apos; in namespace &apos;llvm::ARM&apos;">APSR</span>) {</td></tr>
<tr><th id="1610">1610</th><td>        <a class="local col6 ref" href="#646RegNo" title='RegNo' data-ref="646RegNo">RegNo</a> = <var>15</var>;</td></tr>
<tr><th id="1611">1611</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1612">1612</th><td>        <a class="local col6 ref" href="#646RegNo" title='RegNo' data-ref="646RegNo">RegNo</a> = <a class="local col1 ref" href="#641MRI" title='MRI' data-ref="641MRI">MRI</a>.<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col0 ref" href="#630MI" title='MI' data-ref="630MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#644I" title='I' data-ref="644I">I</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1613">1613</th><td>      }</td></tr>
<tr><th id="1614">1614</th><td>      <a class="local col8 ref" href="#638Binary" title='Binary' data-ref="638Binary">Binary</a> |= <var>1</var> &lt;&lt; <a class="local col6 ref" href="#646RegNo" title='RegNo' data-ref="646RegNo">RegNo</a>;</td></tr>
<tr><th id="1615">1615</th><td>    }</td></tr>
<tr><th id="1616">1616</th><td>  }</td></tr>
<tr><th id="1617">1617</th><td></td></tr>
<tr><th id="1618">1618</th><td>  <b>return</b> <a class="local col8 ref" href="#638Binary" title='Binary' data-ref="638Binary">Binary</a>;</td></tr>
<tr><th id="1619">1619</th><td>}</td></tr>
<tr><th id="1620">1620</th><td></td></tr>
<tr><th id="1621">1621</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getAddrMode6AddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrMode6AddressOpValue - Encode an addrmode6 register number along</i></td></tr>
<tr><th id="1622">1622</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getAddrMode6AddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// with the alignment operand.</i></td></tr>
<tr><th id="1623">1623</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1624">1624</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getAddrMode6AddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode6AddressOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getAddrMode6AddressOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter26getAddrMode6AddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode6AddressOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="647MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="647MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="648Op" title='Op' data-type='unsigned int' data-ref="648Op">Op</dfn>,</td></tr>
<tr><th id="1625">1625</th><td>                           <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="649Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="649Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1626">1626</th><td>                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="650STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="650STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1627">1627</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="651Reg" title='Reg' data-type='const llvm::MCOperand &amp;' data-ref="651Reg">Reg</dfn> = <a class="local col7 ref" href="#647MI" title='MI' data-ref="647MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#648Op" title='Op' data-ref="648Op">Op</a>);</td></tr>
<tr><th id="1628">1628</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="652Imm" title='Imm' data-type='const llvm::MCOperand &amp;' data-ref="652Imm">Imm</dfn> = <a class="local col7 ref" href="#647MI" title='MI' data-ref="647MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#648Op" title='Op' data-ref="648Op">Op</a> + <var>1</var>);</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="653RegNo" title='RegNo' data-type='unsigned int' data-ref="653RegNo">RegNo</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col1 ref" href="#651Reg" title='Reg' data-ref="651Reg">Reg</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1631">1631</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="654Align" title='Align' data-type='unsigned int' data-ref="654Align">Align</dfn> = <var>0</var>;</td></tr>
<tr><th id="1632">1632</th><td></td></tr>
<tr><th id="1633">1633</th><td>  <b>switch</b> (<a class="local col2 ref" href="#652Imm" title='Imm' data-ref="652Imm">Imm</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="1634">1634</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1635">1635</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1636">1636</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1637">1637</th><td>  <b>case</b> <var>8</var>:  <a class="local col4 ref" href="#654Align" title='Align' data-ref="654Align">Align</a> = <var>0x01</var>; <b>break</b>;</td></tr>
<tr><th id="1638">1638</th><td>  <b>case</b> <var>16</var>: <a class="local col4 ref" href="#654Align" title='Align' data-ref="654Align">Align</a> = <var>0x02</var>; <b>break</b>;</td></tr>
<tr><th id="1639">1639</th><td>  <b>case</b> <var>32</var>: <a class="local col4 ref" href="#654Align" title='Align' data-ref="654Align">Align</a> = <var>0x03</var>; <b>break</b>;</td></tr>
<tr><th id="1640">1640</th><td>  }</td></tr>
<tr><th id="1641">1641</th><td></td></tr>
<tr><th id="1642">1642</th><td>  <b>return</b> <a class="local col3 ref" href="#653RegNo" title='RegNo' data-ref="653RegNo">RegNo</a> | (<a class="local col4 ref" href="#654Align" title='Align' data-ref="654Align">Align</a> &lt;&lt; <var>4</var>);</td></tr>
<tr><th id="1643">1643</th><td>}</td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter35getAddrMode6OneLane32AddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrMode6OneLane32AddressOpValue - Encode an addrmode6 register number</i></td></tr>
<tr><th id="1646">1646</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter35getAddrMode6OneLane32AddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// along  with the alignment operand for use in VST1 and VLD1 with size 32.</i></td></tr>
<tr><th id="1647">1647</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1648">1648</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter35getAddrMode6OneLane32AddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode6OneLane32AddressOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getAddrMode6OneLane32AddressOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter35getAddrMode6OneLane32AddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode6OneLane32AddressOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="655MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="655MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="656Op" title='Op' data-type='unsigned int' data-ref="656Op">Op</dfn>,</td></tr>
<tr><th id="1649">1649</th><td>                                    <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="657Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="657Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1650">1650</th><td>                                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="658STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="658STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1651">1651</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="659Reg" title='Reg' data-type='const llvm::MCOperand &amp;' data-ref="659Reg">Reg</dfn> = <a class="local col5 ref" href="#655MI" title='MI' data-ref="655MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#656Op" title='Op' data-ref="656Op">Op</a>);</td></tr>
<tr><th id="1652">1652</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="660Imm" title='Imm' data-type='const llvm::MCOperand &amp;' data-ref="660Imm">Imm</dfn> = <a class="local col5 ref" href="#655MI" title='MI' data-ref="655MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#656Op" title='Op' data-ref="656Op">Op</a> + <var>1</var>);</td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="661RegNo" title='RegNo' data-type='unsigned int' data-ref="661RegNo">RegNo</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col9 ref" href="#659Reg" title='Reg' data-ref="659Reg">Reg</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1655">1655</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="662Align" title='Align' data-type='unsigned int' data-ref="662Align">Align</dfn> = <var>0</var>;</td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td>  <b>switch</b> (<a class="local col0 ref" href="#660Imm" title='Imm' data-ref="660Imm">Imm</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="1658">1658</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1659">1659</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1660">1660</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1661">1661</th><td>  <b>case</b> <var>32</var>: <i>// Default '0' value for invalid alignments of 8, 16, 32 bytes.</i></td></tr>
<tr><th id="1662">1662</th><td>  <b>case</b> <var>2</var>: <a class="local col2 ref" href="#662Align" title='Align' data-ref="662Align">Align</a> = <var>0x00</var>; <b>break</b>;</td></tr>
<tr><th id="1663">1663</th><td>  <b>case</b> <var>4</var>: <a class="local col2 ref" href="#662Align" title='Align' data-ref="662Align">Align</a> = <var>0x03</var>; <b>break</b>;</td></tr>
<tr><th id="1664">1664</th><td>  }</td></tr>
<tr><th id="1665">1665</th><td></td></tr>
<tr><th id="1666">1666</th><td>  <b>return</b> <a class="local col1 ref" href="#661RegNo" title='RegNo' data-ref="661RegNo">RegNo</a> | (<a class="local col2 ref" href="#662Align" title='Align' data-ref="662Align">Align</a> &lt;&lt; <var>4</var>);</td></tr>
<tr><th id="1667">1667</th><td>}</td></tr>
<tr><th id="1668">1668</th><td></td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter29getAddrMode6DupAddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrMode6DupAddressOpValue - Encode an addrmode6 register number and</i></td></tr>
<tr><th id="1671">1671</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter29getAddrMode6DupAddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// alignment operand for use in VLD-dup instructions.  This is the same as</i></td></tr>
<tr><th id="1672">1672</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter29getAddrMode6DupAddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// getAddrMode6AddressOpValue except for the alignment encoding, which is</i></td></tr>
<tr><th id="1673">1673</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter29getAddrMode6DupAddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// different for VLD4-dup.</i></td></tr>
<tr><th id="1674">1674</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1675">1675</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter29getAddrMode6DupAddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode6DupAddressOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getAddrMode6DupAddressOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter29getAddrMode6DupAddressOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode6DupAddressOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="663MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="663MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="664Op" title='Op' data-type='unsigned int' data-ref="664Op">Op</dfn>,</td></tr>
<tr><th id="1676">1676</th><td>                              <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="665Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="665Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1677">1677</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="666STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="666STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1678">1678</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col7 decl" id="667Reg" title='Reg' data-type='const llvm::MCOperand &amp;' data-ref="667Reg">Reg</dfn> = <a class="local col3 ref" href="#663MI" title='MI' data-ref="663MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#664Op" title='Op' data-ref="664Op">Op</a>);</td></tr>
<tr><th id="1679">1679</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="668Imm" title='Imm' data-type='const llvm::MCOperand &amp;' data-ref="668Imm">Imm</dfn> = <a class="local col3 ref" href="#663MI" title='MI' data-ref="663MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#664Op" title='Op' data-ref="664Op">Op</a> + <var>1</var>);</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="669RegNo" title='RegNo' data-type='unsigned int' data-ref="669RegNo">RegNo</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col7 ref" href="#667Reg" title='Reg' data-ref="667Reg">Reg</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1682">1682</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="670Align" title='Align' data-type='unsigned int' data-ref="670Align">Align</dfn> = <var>0</var>;</td></tr>
<tr><th id="1683">1683</th><td></td></tr>
<tr><th id="1684">1684</th><td>  <b>switch</b> (<a class="local col8 ref" href="#668Imm" title='Imm' data-ref="668Imm">Imm</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="1685">1685</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1686">1686</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1687">1687</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1688">1688</th><td>  <b>case</b> <var>8</var>:  <a class="local col0 ref" href="#670Align" title='Align' data-ref="670Align">Align</a> = <var>0x01</var>; <b>break</b>;</td></tr>
<tr><th id="1689">1689</th><td>  <b>case</b> <var>16</var>: <a class="local col0 ref" href="#670Align" title='Align' data-ref="670Align">Align</a> = <var>0x03</var>; <b>break</b>;</td></tr>
<tr><th id="1690">1690</th><td>  }</td></tr>
<tr><th id="1691">1691</th><td></td></tr>
<tr><th id="1692">1692</th><td>  <b>return</b> <a class="local col9 ref" href="#669RegNo" title='RegNo' data-ref="669RegNo">RegNo</a> | (<a class="local col0 ref" href="#670Align" title='Align' data-ref="670Align">Align</a> &lt;&lt; <var>4</var>);</td></tr>
<tr><th id="1693">1693</th><td>}</td></tr>
<tr><th id="1694">1694</th><td></td></tr>
<tr><th id="1695">1695</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1696">1696</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrMode6OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getAddrMode6OffsetOpValue' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getAddrMode6OffsetOpValue(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter25getAddrMode6OffsetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getAddrMode6OffsetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="671MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="671MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="672Op" title='Op' data-type='unsigned int' data-ref="672Op">Op</dfn>,</td></tr>
<tr><th id="1697">1697</th><td>                          <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="673Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="673Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1698">1698</th><td>                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="674STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="674STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1699">1699</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="675MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="675MO">MO</dfn> = <a class="local col1 ref" href="#671MI" title='MI' data-ref="671MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#672Op" title='Op' data-ref="672Op">Op</a>);</td></tr>
<tr><th id="1700">1700</th><td>  <b>if</b> (<a class="local col5 ref" href="#675MO" title='MO' data-ref="675MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <var>0</var>) <b>return</b> <var>0x0D</var>;</td></tr>
<tr><th id="1701">1701</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col5 ref" href="#675MO" title='MO' data-ref="675MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1702">1702</th><td>}</td></tr>
<tr><th id="1703">1703</th><td></td></tr>
<tr><th id="1704">1704</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1705">1705</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getShiftRight8ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getShiftRight8Imm' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getShiftRight8Imm(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17getShiftRight8ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getShiftRight8Imm</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="676MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="676MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="677Op" title='Op' data-type='unsigned int' data-ref="677Op">Op</dfn>,</td></tr>
<tr><th id="1706">1706</th><td>                  <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col8 decl" id="678Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="678Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1707">1707</th><td>                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="679STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="679STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1708">1708</th><td>  <b>return</b> <var>8</var> - <a class="local col6 ref" href="#676MI" title='MI' data-ref="676MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#677Op" title='Op' data-ref="677Op">Op</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1709">1709</th><td>}</td></tr>
<tr><th id="1710">1710</th><td></td></tr>
<tr><th id="1711">1711</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1712">1712</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getShiftRight16ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getShiftRight16Imm' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getShiftRight16Imm(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getShiftRight16ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getShiftRight16Imm</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="680MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="680MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="681Op" title='Op' data-type='unsigned int' data-ref="681Op">Op</dfn>,</td></tr>
<tr><th id="1713">1713</th><td>                   <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="682Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="682Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1714">1714</th><td>                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="683STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="683STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1715">1715</th><td>  <b>return</b> <var>16</var> - <a class="local col0 ref" href="#680MI" title='MI' data-ref="680MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#681Op" title='Op' data-ref="681Op">Op</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1716">1716</th><td>}</td></tr>
<tr><th id="1717">1717</th><td></td></tr>
<tr><th id="1718">1718</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1719">1719</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getShiftRight32ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getShiftRight32Imm' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getShiftRight32Imm(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getShiftRight32ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getShiftRight32Imm</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="684MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="684MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="685Op" title='Op' data-type='unsigned int' data-ref="685Op">Op</dfn>,</td></tr>
<tr><th id="1720">1720</th><td>                   <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="686Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="686Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1721">1721</th><td>                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="687STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="687STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1722">1722</th><td>  <b>return</b> <var>32</var> - <a class="local col4 ref" href="#684MI" title='MI' data-ref="684MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#685Op" title='Op' data-ref="685Op">Op</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1723">1723</th><td>}</td></tr>
<tr><th id="1724">1724</th><td></td></tr>
<tr><th id="1725">1725</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1726">1726</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getShiftRight64ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getShiftRight64Imm' data-type='unsigned int (anonymous namespace)::ARMMCCodeEmitter::getShiftRight64Imm(const llvm::MCInst &amp; MI, unsigned int Op, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getShiftRight64ImmERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getShiftRight64Imm</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="688MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="688MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="689Op" title='Op' data-type='unsigned int' data-ref="689Op">Op</dfn>,</td></tr>
<tr><th id="1727">1727</th><td>                   <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="690Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="690Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1728">1728</th><td>                   <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="691STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="691STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1729">1729</th><td>  <b>return</b> <var>64</var> - <a class="local col8 ref" href="#688MI" title='MI' data-ref="688MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#689Op" title='Op' data-ref="689Op">Op</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1730">1730</th><td>}</td></tr>
<tr><th id="1731">1731</th><td></td></tr>
<tr><th id="1732">1732</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::</td></tr>
<tr><th id="1733">1733</th><td><dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::encodeInstruction' data-type='void (anonymous namespace)::ARMMCCodeEmitter::encodeInstruction(const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">encodeInstruction</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="692MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="692MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="693OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="693OS">OS</dfn>,</td></tr>
<tr><th id="1734">1734</th><td>                  <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="694Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="694Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1735">1735</th><td>                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="695STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="695STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1736">1736</th><td>  <i>// Pseudo instructions don't get encoded.</i></td></tr>
<tr><th id="1737">1737</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="696Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="696Desc">Desc</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::MCII" title='(anonymous namespace)::ARMMCCodeEmitter::MCII' data-use='m' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::MCII">MCII</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#692MI" title='MI' data-ref="692MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="1738">1738</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="697TSFlags" title='TSFlags' data-type='uint64_t' data-ref="697TSFlags">TSFlags</dfn> = <a class="local col6 ref" href="#696Desc" title='Desc' data-ref="696Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="1739">1739</th><td>  <b>if</b> ((<a class="local col7 ref" href="#697TSFlags" title='TSFlags' data-ref="697TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="ARMBaseInfo.h.html#llvm::ARMII::FormMask" title='llvm::ARMII::FormMask' data-ref="llvm::ARMII::FormMask">FormMask</a>) == <span class="namespace">ARMII::</span><a class="enum" href="ARMBaseInfo.h.html#llvm::ARMII::Pseudo" title='llvm::ARMII::Pseudo' data-ref="llvm::ARMII::Pseudo">Pseudo</a>)</td></tr>
<tr><th id="1740">1740</th><td>    <b>return</b>;</td></tr>
<tr><th id="1741">1741</th><td></td></tr>
<tr><th id="1742">1742</th><td>  <em>int</em> <dfn class="local col8 decl" id="698Size" title='Size' data-type='int' data-ref="698Size">Size</dfn>;</td></tr>
<tr><th id="1743">1743</th><td>  <b>if</b> (<a class="local col6 ref" href="#696Desc" title='Desc' data-ref="696Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>() == <var>2</var> || <a class="local col6 ref" href="#696Desc" title='Desc' data-ref="696Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>() == <var>4</var>)</td></tr>
<tr><th id="1744">1744</th><td>    <a class="local col8 ref" href="#698Size" title='Size' data-ref="698Size">Size</a> = <a class="local col6 ref" href="#696Desc" title='Desc' data-ref="696Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="1745">1745</th><td>  <b>else</b></td></tr>
<tr><th id="1746">1746</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected instruction size!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1746)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected instruction size!"</q>);</td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="699Binary" title='Binary' data-type='uint32_t' data-ref="699Binary">Binary</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getBinaryCodeForInstr' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter21getBinaryCodeForInstrERKN4llvm6MCInstERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBinaryCodeForInstr</a>(<a class="local col2 ref" href="#692MI" title='MI' data-ref="692MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#694Fixups" title='Fixups' data-ref="694Fixups">Fixups</a></span>, <a class="local col5 ref" href="#695STI" title='STI' data-ref="695STI">STI</a>);</td></tr>
<tr><th id="1749">1749</th><td>  <i>// Thumb 32-bit wide instructions need to emit the high order halfword</i></td></tr>
<tr><th id="1750">1750</th><td><i>  // first.</i></td></tr>
<tr><th id="1751">1751</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter7isThumbERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::isThumb' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter7isThumbERKN4llvm15MCSubtargetInfoE">isThumb</a>(<a class="local col5 ref" href="#695STI" title='STI' data-ref="695STI">STI</a>) &amp;&amp; <a class="local col8 ref" href="#698Size" title='Size' data-ref="698Size">Size</a> == <var>4</var>) {</td></tr>
<tr><th id="1752">1752</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter12EmitConstantEmjRN4llvm11raw_ostreamE" title='(anonymous namespace)::ARMMCCodeEmitter::EmitConstant' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter12EmitConstantEmjRN4llvm11raw_ostreamE">EmitConstant</a>(<a class="local col9 ref" href="#699Binary" title='Binary' data-ref="699Binary">Binary</a> &gt;&gt; <var>16</var>, <var>2</var>, <span class='refarg'><a class="local col3 ref" href="#693OS" title='OS' data-ref="693OS">OS</a></span>);</td></tr>
<tr><th id="1753">1753</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter12EmitConstantEmjRN4llvm11raw_ostreamE" title='(anonymous namespace)::ARMMCCodeEmitter::EmitConstant' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter12EmitConstantEmjRN4llvm11raw_ostreamE">EmitConstant</a>(<a class="local col9 ref" href="#699Binary" title='Binary' data-ref="699Binary">Binary</a> &amp; <var>0xffff</var>, <var>2</var>, <span class='refarg'><a class="local col3 ref" href="#693OS" title='OS' data-ref="693OS">OS</a></span>);</td></tr>
<tr><th id="1754">1754</th><td>  } <b>else</b></td></tr>
<tr><th id="1755">1755</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116ARMMCCodeEmitter12EmitConstantEmjRN4llvm11raw_ostreamE" title='(anonymous namespace)::ARMMCCodeEmitter::EmitConstant' data-use='c' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter12EmitConstantEmjRN4llvm11raw_ostreamE">EmitConstant</a>(<a class="local col9 ref" href="#699Binary" title='Binary' data-ref="699Binary">Binary</a>, <a class="local col8 ref" href="#698Size" title='Size' data-ref="698Size">Size</a>, <span class='refarg'><a class="local col3 ref" href="#693OS" title='OS' data-ref="693OS">OS</a></span>);</td></tr>
<tr><th id="1756">1756</th><td>  <a class="ref" href="../../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#45" title='MCNumEmitted' data-ref="MCNumEmitted">MCNumEmitted</a>;  <i>// Keep track of the # of mi's emitted.</i></td></tr>
<tr><th id="1757">1757</th><td>}</td></tr>
<tr><th id="1758">1758</th><td></td></tr>
<tr><th id="1759">1759</th><td><b>template</b> &lt;<em>bool</em> isNeg, <span class="namespace">ARM::</span><a class="type" href="ARMFixupKinds.h.html#llvm::ARM::Fixups" title='llvm::ARM::Fixups' data-ref="llvm::ARM::Fixups">Fixups</a> fixup&gt;</td></tr>
<tr><th id="1760">1760</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="1761">1761</th><td><a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getBFTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getBFTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getBFTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getBFTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBFTargetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="700MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="700MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="701OpIdx" title='OpIdx' data-type='unsigned int' data-ref="701OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1762">1762</th><td>                                     <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="702Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="702Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1763">1763</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="703STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="703STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1764">1764</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col4 decl" id="704MO" title='MO' data-type='const llvm::MCOperand' data-ref="704MO">MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#701OpIdx" title='OpIdx' data-ref="701OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1765">1765</th><td>  <b>if</b> (<a class="local col4 ref" href="#704MO" title='MO' data-ref="704MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>())</td></tr>
<tr><th id="1766">1766</th><td>    <b>return</b> ::<a class="tu ref" href="#_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='getBranchTargetOpValue' data-use='c' data-ref="_ZL22getBranchTargetOpValueRKN4llvm6MCInstEjjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBranchTargetOpValue</a>(<a class="local col0 ref" href="#700MI" title='MI' data-ref="700MI">MI</a>, <a class="local col1 ref" href="#701OpIdx" title='OpIdx' data-ref="701OpIdx">OpIdx</a>, <a class="tu ref" href="#fixup" title='fixup' data-use='r' data-ref="fixup">fixup</a>, <span class='refarg'><a class="local col2 ref" href="#702Fixups" title='Fixups' data-ref="702Fixups">Fixups</a></span>, <a class="local col3 ref" href="#703STI" title='STI' data-ref="703STI">STI</a>);</td></tr>
<tr><th id="1767">1767</th><td>  <b>return</b> <a class="tu ref" href="#isNeg" title='isNeg' data-use='r' data-ref="isNeg">isNeg</a> ? -(<a class="local col4 ref" href="#704MO" title='MO' data-ref="704MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>1</var>) : (<a class="local col4 ref" href="#704MO" title='MO' data-ref="704MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &gt;&gt; <var>1</var>);</td></tr>
<tr><th id="1768">1768</th><td>}</td></tr>
<tr><th id="1769">1769</th><td></td></tr>
<tr><th id="1770">1770</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a></td></tr>
<tr><th id="1771">1771</th><td><a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getBFAfterTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::ARMMCCodeEmitter::getBFAfterTargetOpValue' data-type='uint32_t (anonymous namespace)::ARMMCCodeEmitter::getBFAfterTargetOpValue(const llvm::MCInst &amp; MI, unsigned int OpIdx, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116ARMMCCodeEmitter23getBFAfterTargetOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getBFAfterTargetOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="705MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="705MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="706OpIdx" title='OpIdx' data-type='unsigned int' data-ref="706OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="1772">1772</th><td>                                          <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="707Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="707Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1773">1773</th><td>                                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="708STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="708STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1774">1774</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col9 decl" id="709MO" title='MO' data-type='const llvm::MCOperand' data-ref="709MO">MO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#706OpIdx" title='OpIdx' data-ref="706OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1775">1775</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <dfn class="local col0 decl" id="710BranchMO" title='BranchMO' data-type='const llvm::MCOperand' data-ref="710BranchMO">BranchMO</dfn> = <a class="ref fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1776">1776</th><td></td></tr>
<tr><th id="1777">1777</th><td>  <b>if</b> (<a class="local col9 ref" href="#709MO" title='MO' data-ref="709MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>()) {</td></tr>
<tr><th id="1778">1778</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BranchMO.isExpr()) ? void (0) : __assert_fail (&quot;BranchMO.isExpr()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1778, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#710BranchMO" title='BranchMO' data-ref="710BranchMO">BranchMO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>());</td></tr>
<tr><th id="1779">1779</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col1 decl" id="711DiffExpr" title='DiffExpr' data-type='const llvm::MCExpr *' data-ref="711DiffExpr">DiffExpr</dfn> = <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createSub' data-ref="_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE">createSub</a>(</td></tr>
<tr><th id="1780">1780</th><td>        <a class="local col9 ref" href="#709MO" title='MO' data-ref="709MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="local col0 ref" href="#710BranchMO" title='BranchMO' data-ref="710BranchMO">BranchMO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::ARMMCCodeEmitter::CTX" title='(anonymous namespace)::ARMMCCodeEmitter::CTX' data-use='a' data-ref="(anonymousnamespace)::ARMMCCodeEmitter::CTX">CTX</a></span>);</td></tr>
<tr><th id="1781">1781</th><td>    <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col2 decl" id="712Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="712Kind">Kind</dfn> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">ARM::</span><a class="enum" href="ARMFixupKinds.h.html#llvm::ARM::Fixups::fixup_bfcsel_else_target" title='llvm::ARM::Fixups::fixup_bfcsel_else_target' data-ref="llvm::ARM::Fixups::fixup_bfcsel_else_target">fixup_bfcsel_else_target</a>);</td></tr>
<tr><th id="1782">1782</th><td>    <a class="local col7 ref" href="#707Fixups" title='Fixups' data-ref="707Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<span class="namespace">llvm::</span><a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col1 ref" href="#711DiffExpr" title='DiffExpr' data-ref="711DiffExpr">DiffExpr</a>, <a class="local col2 ref" href="#712Kind" title='Kind' data-ref="712Kind">Kind</a>, <a class="local col5 ref" href="#705MI" title='MI' data-ref="705MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="1783">1783</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1784">1784</th><td>  }</td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; BranchMO.isImm()) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; BranchMO.isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1786, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#709MO" title='MO' data-ref="709MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col0 ref" href="#710BranchMO" title='BranchMO' data-ref="710BranchMO">BranchMO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="1787">1787</th><td>  <em>int</em> <dfn class="local col3 decl" id="713Diff" title='Diff' data-type='int' data-ref="713Diff">Diff</dfn> = <a class="local col9 ref" href="#709MO" title='MO' data-ref="709MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() - <a class="local col0 ref" href="#710BranchMO" title='BranchMO' data-ref="710BranchMO">BranchMO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1788">1788</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Diff == 4 || Diff == 2) ? void (0) : __assert_fail (&quot;Diff == 4 || Diff == 2&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp&quot;, 1788, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#713Diff" title='Diff' data-ref="713Diff">Diff</a> == <var>4</var> || <a class="local col3 ref" href="#713Diff" title='Diff' data-ref="713Diff">Diff</a> == <var>2</var>);</td></tr>
<tr><th id="1789">1789</th><td></td></tr>
<tr><th id="1790">1790</th><td>  <b>return</b> <a class="local col3 ref" href="#713Diff" title='Diff' data-ref="713Diff">Diff</a> == <var>4</var>;</td></tr>
<tr><th id="1791">1791</th><td>}</td></tr>
<tr><th id="1792">1792</th><td><u>#include <span class='error' title="&apos;ARMGenMCCodeEmitter.inc&apos; file not found">"ARMGenMCCodeEmitter.inc"</span></u></td></tr>
<tr><th id="1793">1793</th><td></td></tr>
<tr><th id="1794">1794</th><td><a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm24createARMLEMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createARMLEMCCodeEmitter' data-ref="_ZN4llvm24createARMLEMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createARMLEMCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col4 decl" id="714MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="714MCII">MCII</dfn>,</td></tr>
<tr><th id="1795">1795</th><td>                                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col5 decl" id="715MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="715MRI">MRI</dfn>,</td></tr>
<tr><th id="1796">1796</th><td>                                              <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col6 decl" id="716Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="716Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="1797">1797</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_116ARMMCCodeEmitterC1ERKN4llvm11MCInstrInfoERNS1_9MCContextEb" title='(anonymous namespace)::ARMMCCodeEmitter::ARMMCCodeEmitter' data-use='c' data-ref="_ZN12_GLOBAL__N_116ARMMCCodeEmitterC1ERKN4llvm11MCInstrInfoERNS1_9MCContextEb">(</a><a class="local col4 ref" href="#714MCII" title='MCII' data-ref="714MCII">MCII</a>, <a class="local col6 ref" href="#716Ctx" title='Ctx' data-ref="716Ctx">Ctx</a>, <b>true</b>);</td></tr>
<tr><th id="1798">1798</th><td>}</td></tr>
<tr><th id="1799">1799</th><td></td></tr>
<tr><th id="1800">1800</th><td><a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm24createARMBEMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createARMBEMCCodeEmitter' data-ref="_ZN4llvm24createARMBEMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createARMBEMCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col7 decl" id="717MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="717MCII">MCII</dfn>,</td></tr>
<tr><th id="1801">1801</th><td>                                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col8 decl" id="718MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="718MRI">MRI</dfn>,</td></tr>
<tr><th id="1802">1802</th><td>                                              <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col9 decl" id="719Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="719Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="1803">1803</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ARMMCCodeEmitter" title='(anonymous namespace)::ARMMCCodeEmitter' data-ref="(anonymousnamespace)::ARMMCCodeEmitter">ARMMCCodeEmitter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_116ARMMCCodeEmitterC1ERKN4llvm11MCInstrInfoERNS1_9MCContextEb" title='(anonymous namespace)::ARMMCCodeEmitter::ARMMCCodeEmitter' data-use='c' data-ref="_ZN12_GLOBAL__N_116ARMMCCodeEmitterC1ERKN4llvm11MCInstrInfoERNS1_9MCContextEb">(</a><a class="local col7 ref" href="#717MCII" title='MCII' data-ref="717MCII">MCII</a>, <a class="local col9 ref" href="#719Ctx" title='Ctx' data-ref="719Ctx">Ctx</a>, <b>false</b>);</td></tr>
<tr><th id="1804">1804</th><td>}</td></tr>
<tr><th id="1805">1805</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
