{
    "code": "module TopModule (\n    input logic [3:0] in,\n    output logic out_and,\n    output logic out_or,\n    output logic out_xor\n);\n\nassign out_and = in[0] & in[1] & in[2] & in[3];\nassign out_or  = in[0] | in[1] | in[2] | in[3];\nassign out_xor = in[0] ^ in[1] ^ in[2] ^ in[3];\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}