Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Jun 23 23:34:24 2021
| Host         : arch1729 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file wujian100_open_top_timing_summary_routed.rpt -pb wujian100_open_top_timing_summary_routed.pb -rpx wujian100_open_top_timing_summary_routed.rpx -warn_on_violation
| Design       : wujian100_open_top
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (53)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (53)
-------------------------------
 There are 53 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.845        0.000                      0                37801        0.030        0.000                      0                37801       23.750        0.000                       0                 13630  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
EHS       {0.000 25.000}       50.000          20.000          
JTAG_CLK  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EHS                 0.845        0.000                      0                25049        0.030        0.000                      0                25049       23.750        0.000                       0                 13565  
JTAG_CLK          497.601        0.000                      0                   96        0.112        0.000                      0                   96      499.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
JTAG_CLK      EHS                42.365        0.000                      0                  487        0.537        0.000                      0                  487  
EHS           JTAG_CLK           37.598        0.000                      0                   32        0.182        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  EHS                EHS                     22.595        0.000                      0                12431        0.623        0.000                      0                12431  
**async_default**  EHS                JTAG_CLK                38.293        0.000                      0                   21        3.283        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EHS
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.492ns  (logic 10.776ns (22.222%)  route 37.716ns (77.778%))
  Logic Levels:           69  (CARRY4=10 LUT2=3 LUT3=7 LUT4=8 LUT5=8 LUT6=31 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 55.828 - 50.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.922     6.220    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X24Y73         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y73         FDCE (Prop_fdce_C_Q)         0.456     6.676 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/Q
                         net (fo=5, routed)           1.030     7.706    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[4]
    SLICE_X24Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.830 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.597     8.427    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X24Y73         LUT3 (Prop_lut3_I2_O)        0.124     8.551 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.691     9.241    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.365 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          0.862    10.227    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X21Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.351 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54/O
                         net (fo=1, routed)           0.638    10.989    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54_n_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.113 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48/O
                         net (fo=1, routed)           0.465    11.578    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.702 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41/O
                         net (fo=1, routed)           0.298    12.001    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41_n_0
    SLICE_X23Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.125 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35/O
                         net (fo=1, routed)           0.526    12.650    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35_n_0
    SLICE_X25Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.774 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32/O
                         net (fo=1, routed)           0.541    13.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27/O
                         net (fo=1, routed)           0.300    13.740    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.864 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24/O
                         net (fo=1, routed)           0.297    14.161    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    14.285 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22/O
                         net (fo=1, routed)           0.601    14.886    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.010 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=2, routed)           0.174    15.183    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X36Y68         LUT3 (Prop_lut3_I2_O)        0.124    15.307 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.862    16.169    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X36Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.293 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.352    17.645    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X53Y65         LUT4 (Prop_lut4_I0_O)        0.124    17.769 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[28]_i_3/O
                         net (fo=1, routed)           0.578    18.347    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[28]
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.471 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[28]_i_2/O
                         net (fo=3, routed)           0.596    19.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[31][11]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4/O
                         net (fo=2, routed)           0.799    19.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.114 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[4]_i_2/O
                         net (fo=2, routed)           0.537    20.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.775 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[4]_i_1/O
                         net (fo=20, routed)          0.668    21.443    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[4]
    SLICE_X66Y69         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[4]_i_5/O
                         net (fo=5, routed)           0.511    22.078    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[3]
    SLICE_X68Y71         LUT2 (Prop_lut2_I1_O)        0.124    22.202 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35/O
                         net (fo=1, routed)           0.000    22.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.578    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.695 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.695    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.812 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.812    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.929 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.009    22.938    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.055 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.172 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.172    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.411 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[2]
                         net (fo=4, routed)           0.683    24.094    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[2]
    SLICE_X68Y77         LUT5 (Prop_lut5_I0_O)        0.330    24.424 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_285/O
                         net (fo=1, routed)           0.805    25.229    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[27]
    SLICE_X71Y75         LUT6 (Prop_lut6_I0_O)        0.331    25.560 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203/O
                         net (fo=1, routed)           0.000    25.560    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203_n_0
    SLICE_X71Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    25.772 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.772    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X71Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    25.866 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.536    26.402    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X73Y74         LUT6 (Prop_lut6_I2_O)        0.316    26.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.083    27.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X79Y73         LUT6 (Prop_lut6_I5_O)        0.124    27.925 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_20/O
                         net (fo=6, routed)           0.676    28.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[10]
    SLICE_X76Y74         LUT6 (Prop_lut6_I3_O)        0.124    28.725 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33/O
                         net (fo=3, routed)           1.022    29.748    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33_n_0
    SLICE_X79Y71         LUT3 (Prop_lut3_I0_O)        0.124    29.872 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15/O
                         net (fo=3, routed)           0.595    30.466    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15_n_0
    SLICE_X79Y70         LUT3 (Prop_lut3_I0_O)        0.124    30.590 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198/O
                         net (fo=2, routed)           0.558    31.148    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198_n_0
    SLICE_X77Y70         LUT5 (Prop_lut5_I3_O)        0.124    31.272 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123/O
                         net (fo=2, routed)           0.965    32.237    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I4_O)        0.124    32.361 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_6/O
                         net (fo=3, routed)           0.650    33.010    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_12
    SLICE_X77Y79         LUT6 (Prop_lut6_I2_O)        0.124    33.134 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15/O
                         net (fo=1, routed)           0.000    33.134    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.666 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.666    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.780 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.780    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.093 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.994    35.087    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X73Y81         LUT4 (Prop_lut4_I3_O)        0.306    35.393 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.304    35.697    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X69Y81         LUT5 (Prop_lut5_I4_O)        0.124    35.821 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.713    36.534    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X67Y81         LUT4 (Prop_lut4_I2_O)        0.124    36.658 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.719    37.377    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124    37.501 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.291    37.792    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.916 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.471    38.387    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_7_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_15/O
                         net (fo=1, routed)           1.059    39.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_5_2
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.124    39.694 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_7/O
                         net (fo=1, routed)           0.294    39.989    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.124    40.113 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.776    40.888    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124    41.012 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.292    41.304    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/iahbl_hit_ff_reg
    SLICE_X38Y68         LUT2 (Prop_lut2_I0_O)        0.124    41.428 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.333    41.761    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_3
    SLICE_X36Y68         LUT4 (Prop_lut4_I0_O)        0.124    41.885 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=19, routed)          0.559    42.444    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_0[3]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.124    42.568 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_18/O
                         net (fo=3, routed)           0.303    42.870    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_18_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I3_O)        0.124    42.994 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_8/O
                         net (fo=2, routed)           0.446    43.440    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_8_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124    43.564 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s2_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.451    44.015    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s2_req
    SLICE_X31Y68         LUT4 (Prop_lut4_I2_O)        0.124    44.139 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=5, routed)           0.920    45.059    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X28Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.183 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_4/O
                         net (fo=4, routed)           0.627    45.810    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_4_n_0
    SLICE_X25Y60         LUT2 (Prop_lut2_I1_O)        0.124    45.934 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[12]_i_5/O
                         net (fo=3, routed)           0.362    46.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[12]_i_5_n_0
    SLICE_X24Y60         LUT6 (Prop_lut6_I1_O)        0.124    46.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_99/O
                         net (fo=1, routed)           0.545    46.965    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_99_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I5_O)        0.124    47.089 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_94/O
                         net (fo=1, routed)           0.450    47.539    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_94_n_0
    SLICE_X20Y60         LUT6 (Prop_lut6_I0_O)        0.124    47.663 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45__0/O
                         net (fo=21, routed)          0.794    48.456    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s2_cmd_last
    SLICE_X28Y61         LUT6 (Prop_lut6_I1_O)        0.124    48.580 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[1]_i_3__0/O
                         net (fo=1, routed)           0.450    49.031    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[1]_i_3__0_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I0_O)        0.124    49.155 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[1]_i_2__0/O
                         net (fo=3, routed)           0.582    49.737    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/hmain0_smc_s2_hsize[1]
    SLICE_X32Y61         LUT5 (Prop_lut5_I2_O)        0.124    49.861 f  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_39/O
                         net (fo=7, routed)           0.830    50.691    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_39_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124    50.815 f  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_87/O
                         net (fo=2, routed)           0.723    51.538    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_87_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124    51.662 f  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_40/O
                         net (fo=2, routed)           0.738    52.400    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_40_n_0
    SLICE_X42Y66         LUT5 (Prop_lut5_I4_O)        0.124    52.524 r  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_3__3/O
                         net (fo=4, routed)           2.188    54.712    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/WEA[0]
    RAMB36_X4Y17         RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.739    55.828    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/POUT_EHS_OBUF_BUFG
    RAMB36_X4Y17         RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3/CLKARDCLK
                         clock pessimism              0.296    56.124    
                         clock uncertainty           -0.035    56.089    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    55.557    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3
  -------------------------------------------------------------------
                         required time                         55.557    
                         arrival time                         -54.712    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.384ns  (logic 10.652ns (22.015%)  route 37.732ns (77.985%))
  Logic Levels:           68  (CARRY4=10 LUT2=4 LUT3=8 LUT4=7 LUT5=7 LUT6=30 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.832ns = ( 55.832 - 50.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.922     6.220    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X24Y73         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y73         FDCE (Prop_fdce_C_Q)         0.456     6.676 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/Q
                         net (fo=5, routed)           1.030     7.706    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[4]
    SLICE_X24Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.830 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.597     8.427    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X24Y73         LUT3 (Prop_lut3_I2_O)        0.124     8.551 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.691     9.241    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.365 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          0.862    10.227    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X21Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.351 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54/O
                         net (fo=1, routed)           0.638    10.989    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54_n_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.113 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48/O
                         net (fo=1, routed)           0.465    11.578    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.702 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41/O
                         net (fo=1, routed)           0.298    12.001    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41_n_0
    SLICE_X23Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.125 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35/O
                         net (fo=1, routed)           0.526    12.650    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35_n_0
    SLICE_X25Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.774 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32/O
                         net (fo=1, routed)           0.541    13.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27/O
                         net (fo=1, routed)           0.300    13.740    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.864 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24/O
                         net (fo=1, routed)           0.297    14.161    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    14.285 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22/O
                         net (fo=1, routed)           0.601    14.886    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.010 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=2, routed)           0.174    15.183    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X36Y68         LUT3 (Prop_lut3_I2_O)        0.124    15.307 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.862    16.169    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X36Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.293 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.352    17.645    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X53Y65         LUT4 (Prop_lut4_I0_O)        0.124    17.769 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[28]_i_3/O
                         net (fo=1, routed)           0.578    18.347    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[28]
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.471 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[28]_i_2/O
                         net (fo=3, routed)           0.596    19.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[31][11]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4/O
                         net (fo=2, routed)           0.799    19.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.114 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[4]_i_2/O
                         net (fo=2, routed)           0.537    20.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.775 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[4]_i_1/O
                         net (fo=20, routed)          0.668    21.443    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[4]
    SLICE_X66Y69         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[4]_i_5/O
                         net (fo=5, routed)           0.511    22.078    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[3]
    SLICE_X68Y71         LUT2 (Prop_lut2_I1_O)        0.124    22.202 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35/O
                         net (fo=1, routed)           0.000    22.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.578    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.695 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.695    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.812 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.812    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.929 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.009    22.938    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.055 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.172 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.172    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.411 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[2]
                         net (fo=4, routed)           0.683    24.094    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[2]
    SLICE_X68Y77         LUT5 (Prop_lut5_I0_O)        0.330    24.424 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_285/O
                         net (fo=1, routed)           0.805    25.229    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[27]
    SLICE_X71Y75         LUT6 (Prop_lut6_I0_O)        0.331    25.560 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203/O
                         net (fo=1, routed)           0.000    25.560    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203_n_0
    SLICE_X71Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    25.772 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.772    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X71Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    25.866 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.536    26.402    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X73Y74         LUT6 (Prop_lut6_I2_O)        0.316    26.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.083    27.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X79Y73         LUT6 (Prop_lut6_I5_O)        0.124    27.925 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_20/O
                         net (fo=6, routed)           0.676    28.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[10]
    SLICE_X76Y74         LUT6 (Prop_lut6_I3_O)        0.124    28.725 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33/O
                         net (fo=3, routed)           1.022    29.748    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33_n_0
    SLICE_X79Y71         LUT3 (Prop_lut3_I0_O)        0.124    29.872 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15/O
                         net (fo=3, routed)           0.595    30.466    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15_n_0
    SLICE_X79Y70         LUT3 (Prop_lut3_I0_O)        0.124    30.590 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198/O
                         net (fo=2, routed)           0.558    31.148    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198_n_0
    SLICE_X77Y70         LUT5 (Prop_lut5_I3_O)        0.124    31.272 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123/O
                         net (fo=2, routed)           0.965    32.237    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I4_O)        0.124    32.361 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_6/O
                         net (fo=3, routed)           0.650    33.010    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_12
    SLICE_X77Y79         LUT6 (Prop_lut6_I2_O)        0.124    33.134 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15/O
                         net (fo=1, routed)           0.000    33.134    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.666 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.666    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.780 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.780    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.093 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.994    35.087    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X73Y81         LUT4 (Prop_lut4_I3_O)        0.306    35.393 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.304    35.697    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X69Y81         LUT5 (Prop_lut5_I4_O)        0.124    35.821 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.713    36.534    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X67Y81         LUT4 (Prop_lut4_I2_O)        0.124    36.658 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.719    37.377    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124    37.501 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.291    37.792    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.916 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.471    38.387    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_7_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_15/O
                         net (fo=1, routed)           1.059    39.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_5_2
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.124    39.694 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_7/O
                         net (fo=1, routed)           0.294    39.989    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.124    40.113 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.675    40.788    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.912 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.464    41.376    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124    41.500 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.526    42.026    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    42.150 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=18, routed)          0.883    43.034    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X31Y67         LUT2 (Prop_lut2_I1_O)        0.124    43.158 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_16/O
                         net (fo=4, routed)           0.480    43.638    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_16_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124    43.762 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.425    44.187    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.124    44.311 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[4]_i_2/O
                         net (fo=13, routed)          0.345    44.656    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[4]_i_2_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.124    44.780 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[1]_i_2/O
                         net (fo=9, routed)           0.842    45.622    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_wt_sel
    SLICE_X31Y65         LUT3 (Prop_lut3_I0_O)        0.124    45.746 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[9]_i_5/O
                         net (fo=8, routed)           0.482    46.228    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[9]_i_5_n_0
    SLICE_X31Y65         LUT4 (Prop_lut4_I0_O)        0.124    46.352 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_3/O
                         net (fo=8, routed)           0.337    46.690    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_3_n_0
    SLICE_X33Y65         LUT4 (Prop_lut4_I3_O)        0.124    46.814 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_3/O
                         net (fo=3, routed)           0.566    47.380    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_3_n_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I5_O)        0.124    47.504 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_46/O
                         net (fo=41, routed)          0.637    48.141    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_write_tmp_reg_8
    SLICE_X35Y61         LUT6 (Prop_lut6_I5_O)        0.124    48.265 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.729    48.994    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_3__2_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.124    49.118 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           1.248    50.366    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    50.490 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.696    51.185    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I0_O)        0.124    51.309 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_85/O
                         net (fo=2, routed)           0.488    51.797    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_85_n_0
    SLICE_X73Y55         LUT6 (Prop_lut6_I5_O)        0.124    51.921 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.868    52.790    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X81Y55         LUT5 (Prop_lut5_I4_O)        0.124    52.914 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10/O
                         net (fo=4, routed)           1.691    54.604    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0_0[0]
    RAMB36_X5Y16         RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.743    55.832    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/POUT_EHS_OBUF_BUFG
    RAMB36_X5Y16         RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.224    56.056    
                         clock uncertainty           -0.035    56.021    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    55.489    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         55.489    
                         arrival time                         -54.604    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.156ns  (logic 10.776ns (22.377%)  route 37.380ns (77.623%))
  Logic Levels:           69  (CARRY4=10 LUT2=3 LUT3=7 LUT4=8 LUT5=8 LUT6=31 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.680ns = ( 55.680 - 50.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.922     6.220    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X24Y73         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y73         FDCE (Prop_fdce_C_Q)         0.456     6.676 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/Q
                         net (fo=5, routed)           1.030     7.706    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[4]
    SLICE_X24Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.830 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.597     8.427    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X24Y73         LUT3 (Prop_lut3_I2_O)        0.124     8.551 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.691     9.241    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.365 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          0.862    10.227    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X21Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.351 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54/O
                         net (fo=1, routed)           0.638    10.989    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54_n_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.113 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48/O
                         net (fo=1, routed)           0.465    11.578    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.702 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41/O
                         net (fo=1, routed)           0.298    12.001    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41_n_0
    SLICE_X23Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.125 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35/O
                         net (fo=1, routed)           0.526    12.650    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35_n_0
    SLICE_X25Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.774 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32/O
                         net (fo=1, routed)           0.541    13.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27/O
                         net (fo=1, routed)           0.300    13.740    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.864 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24/O
                         net (fo=1, routed)           0.297    14.161    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    14.285 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22/O
                         net (fo=1, routed)           0.601    14.886    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.010 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=2, routed)           0.174    15.183    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X36Y68         LUT3 (Prop_lut3_I2_O)        0.124    15.307 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.862    16.169    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X36Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.293 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.352    17.645    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X53Y65         LUT4 (Prop_lut4_I0_O)        0.124    17.769 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[28]_i_3/O
                         net (fo=1, routed)           0.578    18.347    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[28]
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.471 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[28]_i_2/O
                         net (fo=3, routed)           0.596    19.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[31][11]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4/O
                         net (fo=2, routed)           0.799    19.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.114 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[4]_i_2/O
                         net (fo=2, routed)           0.537    20.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.775 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[4]_i_1/O
                         net (fo=20, routed)          0.668    21.443    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[4]
    SLICE_X66Y69         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[4]_i_5/O
                         net (fo=5, routed)           0.511    22.078    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[3]
    SLICE_X68Y71         LUT2 (Prop_lut2_I1_O)        0.124    22.202 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35/O
                         net (fo=1, routed)           0.000    22.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.578    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.695 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.695    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.812 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.812    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.929 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.009    22.938    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.055 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.172 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.172    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.411 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[2]
                         net (fo=4, routed)           0.683    24.094    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[2]
    SLICE_X68Y77         LUT5 (Prop_lut5_I0_O)        0.330    24.424 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_285/O
                         net (fo=1, routed)           0.805    25.229    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[27]
    SLICE_X71Y75         LUT6 (Prop_lut6_I0_O)        0.331    25.560 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203/O
                         net (fo=1, routed)           0.000    25.560    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203_n_0
    SLICE_X71Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    25.772 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.772    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X71Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    25.866 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.536    26.402    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X73Y74         LUT6 (Prop_lut6_I2_O)        0.316    26.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.083    27.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X79Y73         LUT6 (Prop_lut6_I5_O)        0.124    27.925 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_20/O
                         net (fo=6, routed)           0.676    28.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[10]
    SLICE_X76Y74         LUT6 (Prop_lut6_I3_O)        0.124    28.725 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33/O
                         net (fo=3, routed)           1.022    29.748    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33_n_0
    SLICE_X79Y71         LUT3 (Prop_lut3_I0_O)        0.124    29.872 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15/O
                         net (fo=3, routed)           0.595    30.466    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15_n_0
    SLICE_X79Y70         LUT3 (Prop_lut3_I0_O)        0.124    30.590 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198/O
                         net (fo=2, routed)           0.558    31.148    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198_n_0
    SLICE_X77Y70         LUT5 (Prop_lut5_I3_O)        0.124    31.272 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123/O
                         net (fo=2, routed)           0.965    32.237    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I4_O)        0.124    32.361 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_6/O
                         net (fo=3, routed)           0.650    33.010    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_12
    SLICE_X77Y79         LUT6 (Prop_lut6_I2_O)        0.124    33.134 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15/O
                         net (fo=1, routed)           0.000    33.134    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.666 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.666    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.780 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.780    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.093 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.994    35.087    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X73Y81         LUT4 (Prop_lut4_I3_O)        0.306    35.393 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.304    35.697    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X69Y81         LUT5 (Prop_lut5_I4_O)        0.124    35.821 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.713    36.534    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X67Y81         LUT4 (Prop_lut4_I2_O)        0.124    36.658 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.719    37.377    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124    37.501 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.291    37.792    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.916 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.471    38.387    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_7_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_15/O
                         net (fo=1, routed)           1.059    39.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_5_2
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.124    39.694 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_7/O
                         net (fo=1, routed)           0.294    39.989    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.124    40.113 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.776    40.888    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124    41.012 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.292    41.304    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/iahbl_hit_ff_reg
    SLICE_X38Y68         LUT2 (Prop_lut2_I0_O)        0.124    41.428 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.333    41.761    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_3
    SLICE_X36Y68         LUT4 (Prop_lut4_I0_O)        0.124    41.885 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=19, routed)          0.559    42.444    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_0[3]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.124    42.568 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_18/O
                         net (fo=3, routed)           0.303    42.870    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_18_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I3_O)        0.124    42.994 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_8/O
                         net (fo=2, routed)           0.446    43.440    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_8_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124    43.564 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s2_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.451    44.015    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s2_req
    SLICE_X31Y68         LUT4 (Prop_lut4_I2_O)        0.124    44.139 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=5, routed)           0.920    45.059    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X28Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.183 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_4/O
                         net (fo=4, routed)           0.627    45.810    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_4_n_0
    SLICE_X25Y60         LUT2 (Prop_lut2_I1_O)        0.124    45.934 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[12]_i_5/O
                         net (fo=3, routed)           0.362    46.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[12]_i_5_n_0
    SLICE_X24Y60         LUT6 (Prop_lut6_I1_O)        0.124    46.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_99/O
                         net (fo=1, routed)           0.545    46.965    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_99_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I5_O)        0.124    47.089 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_94/O
                         net (fo=1, routed)           0.450    47.539    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_94_n_0
    SLICE_X20Y60         LUT6 (Prop_lut6_I0_O)        0.124    47.663 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45__0/O
                         net (fo=21, routed)          0.794    48.456    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s2_cmd_last
    SLICE_X28Y61         LUT6 (Prop_lut6_I1_O)        0.124    48.580 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[1]_i_3__0/O
                         net (fo=1, routed)           0.450    49.031    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[1]_i_3__0_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I0_O)        0.124    49.155 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[1]_i_2__0/O
                         net (fo=3, routed)           0.582    49.737    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/hmain0_smc_s2_hsize[1]
    SLICE_X32Y61         LUT5 (Prop_lut5_I2_O)        0.124    49.861 f  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_39/O
                         net (fo=7, routed)           0.830    50.691    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_39_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124    50.815 f  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_87/O
                         net (fo=2, routed)           0.590    51.405    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_87_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124    51.529 f  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_4/O
                         net (fo=2, routed)           0.671    52.199    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_4_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.124    52.323 r  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_3__5/O
                         net (fo=4, routed)           2.053    54.376    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0_0[0]
    RAMB36_X3Y20         RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.591    55.680    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/POUT_EHS_OBUF_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3/CLKARDCLK
                         clock pessimism              0.216    55.895    
                         clock uncertainty           -0.035    55.860    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    55.328    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3
  -------------------------------------------------------------------
                         required time                         55.328    
                         arrival time                         -54.376    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.325ns  (logic 10.776ns (22.299%)  route 37.549ns (77.701%))
  Logic Levels:           69  (CARRY4=10 LUT2=3 LUT3=7 LUT4=8 LUT5=8 LUT6=31 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 55.840 - 50.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.922     6.220    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X24Y73         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y73         FDCE (Prop_fdce_C_Q)         0.456     6.676 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/Q
                         net (fo=5, routed)           1.030     7.706    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[4]
    SLICE_X24Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.830 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.597     8.427    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X24Y73         LUT3 (Prop_lut3_I2_O)        0.124     8.551 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.691     9.241    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.365 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          0.862    10.227    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X21Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.351 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54/O
                         net (fo=1, routed)           0.638    10.989    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54_n_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.113 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48/O
                         net (fo=1, routed)           0.465    11.578    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.702 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41/O
                         net (fo=1, routed)           0.298    12.001    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41_n_0
    SLICE_X23Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.125 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35/O
                         net (fo=1, routed)           0.526    12.650    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35_n_0
    SLICE_X25Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.774 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32/O
                         net (fo=1, routed)           0.541    13.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27/O
                         net (fo=1, routed)           0.300    13.740    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.864 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24/O
                         net (fo=1, routed)           0.297    14.161    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    14.285 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22/O
                         net (fo=1, routed)           0.601    14.886    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.010 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=2, routed)           0.174    15.183    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X36Y68         LUT3 (Prop_lut3_I2_O)        0.124    15.307 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.862    16.169    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X36Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.293 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.352    17.645    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X53Y65         LUT4 (Prop_lut4_I0_O)        0.124    17.769 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[28]_i_3/O
                         net (fo=1, routed)           0.578    18.347    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[28]
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.471 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[28]_i_2/O
                         net (fo=3, routed)           0.596    19.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[31][11]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4/O
                         net (fo=2, routed)           0.799    19.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.114 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[4]_i_2/O
                         net (fo=2, routed)           0.537    20.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.775 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[4]_i_1/O
                         net (fo=20, routed)          0.668    21.443    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[4]
    SLICE_X66Y69         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[4]_i_5/O
                         net (fo=5, routed)           0.511    22.078    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[3]
    SLICE_X68Y71         LUT2 (Prop_lut2_I1_O)        0.124    22.202 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35/O
                         net (fo=1, routed)           0.000    22.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.578    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.695 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.695    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.812 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.812    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.929 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.009    22.938    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.055 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.172 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.172    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.411 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[2]
                         net (fo=4, routed)           0.683    24.094    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[2]
    SLICE_X68Y77         LUT5 (Prop_lut5_I0_O)        0.330    24.424 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_285/O
                         net (fo=1, routed)           0.805    25.229    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[27]
    SLICE_X71Y75         LUT6 (Prop_lut6_I0_O)        0.331    25.560 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203/O
                         net (fo=1, routed)           0.000    25.560    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203_n_0
    SLICE_X71Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    25.772 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.772    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X71Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    25.866 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.536    26.402    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X73Y74         LUT6 (Prop_lut6_I2_O)        0.316    26.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.083    27.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X79Y73         LUT6 (Prop_lut6_I5_O)        0.124    27.925 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_20/O
                         net (fo=6, routed)           0.676    28.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[10]
    SLICE_X76Y74         LUT6 (Prop_lut6_I3_O)        0.124    28.725 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33/O
                         net (fo=3, routed)           1.022    29.748    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33_n_0
    SLICE_X79Y71         LUT3 (Prop_lut3_I0_O)        0.124    29.872 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15/O
                         net (fo=3, routed)           0.595    30.466    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15_n_0
    SLICE_X79Y70         LUT3 (Prop_lut3_I0_O)        0.124    30.590 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198/O
                         net (fo=2, routed)           0.558    31.148    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198_n_0
    SLICE_X77Y70         LUT5 (Prop_lut5_I3_O)        0.124    31.272 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123/O
                         net (fo=2, routed)           0.965    32.237    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I4_O)        0.124    32.361 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_6/O
                         net (fo=3, routed)           0.650    33.010    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_12
    SLICE_X77Y79         LUT6 (Prop_lut6_I2_O)        0.124    33.134 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15/O
                         net (fo=1, routed)           0.000    33.134    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.666 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.666    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.780 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.780    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.093 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.994    35.087    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X73Y81         LUT4 (Prop_lut4_I3_O)        0.306    35.393 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.304    35.697    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X69Y81         LUT5 (Prop_lut5_I4_O)        0.124    35.821 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.713    36.534    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X67Y81         LUT4 (Prop_lut4_I2_O)        0.124    36.658 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.719    37.377    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124    37.501 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.291    37.792    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.916 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.471    38.387    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_7_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_15/O
                         net (fo=1, routed)           1.059    39.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_5_2
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.124    39.694 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_7/O
                         net (fo=1, routed)           0.294    39.989    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.124    40.113 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.776    40.888    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124    41.012 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.292    41.304    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/iahbl_hit_ff_reg
    SLICE_X38Y68         LUT2 (Prop_lut2_I0_O)        0.124    41.428 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.333    41.761    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_3
    SLICE_X36Y68         LUT4 (Prop_lut4_I0_O)        0.124    41.885 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=19, routed)          0.559    42.444    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_0[3]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.124    42.568 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_18/O
                         net (fo=3, routed)           0.303    42.870    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_18_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I3_O)        0.124    42.994 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_8/O
                         net (fo=2, routed)           0.446    43.440    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_8_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124    43.564 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s2_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.451    44.015    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s2_req
    SLICE_X31Y68         LUT4 (Prop_lut4_I2_O)        0.124    44.139 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=5, routed)           0.920    45.059    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X28Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.183 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_4/O
                         net (fo=4, routed)           0.627    45.810    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_4_n_0
    SLICE_X25Y60         LUT2 (Prop_lut2_I1_O)        0.124    45.934 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[12]_i_5/O
                         net (fo=3, routed)           0.362    46.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[12]_i_5_n_0
    SLICE_X24Y60         LUT6 (Prop_lut6_I1_O)        0.124    46.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_99/O
                         net (fo=1, routed)           0.545    46.965    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_99_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I5_O)        0.124    47.089 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_94/O
                         net (fo=1, routed)           0.450    47.539    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_94_n_0
    SLICE_X20Y60         LUT6 (Prop_lut6_I0_O)        0.124    47.663 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45__0/O
                         net (fo=21, routed)          0.794    48.456    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s2_cmd_last
    SLICE_X28Y61         LUT6 (Prop_lut6_I1_O)        0.124    48.580 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[1]_i_3__0/O
                         net (fo=1, routed)           0.450    49.031    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[1]_i_3__0_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I0_O)        0.124    49.155 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[1]_i_2__0/O
                         net (fo=3, routed)           0.582    49.737    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/hmain0_smc_s2_hsize[1]
    SLICE_X32Y61         LUT5 (Prop_lut5_I2_O)        0.124    49.861 f  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_39/O
                         net (fo=7, routed)           0.830    50.691    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_39_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124    50.815 f  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_87/O
                         net (fo=2, routed)           0.590    51.405    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_87_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124    51.529 f  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_4/O
                         net (fo=2, routed)           0.671    52.199    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_4_n_0
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.124    52.323 r  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_3__5/O
                         net (fo=4, routed)           2.222    54.545    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0_0[0]
    RAMB36_X6Y14         RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.751    55.840    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/POUT_EHS_OBUF_BUFG
    RAMB36_X6Y14         RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.224    56.064    
                         clock uncertainty           -0.035    56.029    
    RAMB36_X6Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    55.497    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         55.497    
                         arrival time                         -54.545    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.186ns  (logic 10.776ns (22.363%)  route 37.410ns (77.637%))
  Logic Levels:           69  (CARRY4=10 LUT2=3 LUT3=7 LUT4=8 LUT5=8 LUT6=31 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns = ( 55.834 - 50.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.922     6.220    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X24Y73         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y73         FDCE (Prop_fdce_C_Q)         0.456     6.676 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/Q
                         net (fo=5, routed)           1.030     7.706    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[4]
    SLICE_X24Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.830 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.597     8.427    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X24Y73         LUT3 (Prop_lut3_I2_O)        0.124     8.551 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.691     9.241    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.365 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          0.862    10.227    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X21Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.351 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54/O
                         net (fo=1, routed)           0.638    10.989    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54_n_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.113 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48/O
                         net (fo=1, routed)           0.465    11.578    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.702 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41/O
                         net (fo=1, routed)           0.298    12.001    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41_n_0
    SLICE_X23Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.125 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35/O
                         net (fo=1, routed)           0.526    12.650    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35_n_0
    SLICE_X25Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.774 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32/O
                         net (fo=1, routed)           0.541    13.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27/O
                         net (fo=1, routed)           0.300    13.740    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.864 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24/O
                         net (fo=1, routed)           0.297    14.161    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    14.285 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22/O
                         net (fo=1, routed)           0.601    14.886    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.010 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=2, routed)           0.174    15.183    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X36Y68         LUT3 (Prop_lut3_I2_O)        0.124    15.307 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.862    16.169    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X36Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.293 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.352    17.645    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X53Y65         LUT4 (Prop_lut4_I0_O)        0.124    17.769 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[28]_i_3/O
                         net (fo=1, routed)           0.578    18.347    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[28]
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.471 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[28]_i_2/O
                         net (fo=3, routed)           0.596    19.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[31][11]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4/O
                         net (fo=2, routed)           0.799    19.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.114 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[4]_i_2/O
                         net (fo=2, routed)           0.537    20.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.775 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[4]_i_1/O
                         net (fo=20, routed)          0.668    21.443    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[4]
    SLICE_X66Y69         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[4]_i_5/O
                         net (fo=5, routed)           0.511    22.078    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[3]
    SLICE_X68Y71         LUT2 (Prop_lut2_I1_O)        0.124    22.202 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35/O
                         net (fo=1, routed)           0.000    22.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.578    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.695 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.695    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.812 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.812    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.929 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.009    22.938    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.055 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.172 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.172    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.411 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[2]
                         net (fo=4, routed)           0.683    24.094    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[2]
    SLICE_X68Y77         LUT5 (Prop_lut5_I0_O)        0.330    24.424 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_285/O
                         net (fo=1, routed)           0.805    25.229    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[27]
    SLICE_X71Y75         LUT6 (Prop_lut6_I0_O)        0.331    25.560 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203/O
                         net (fo=1, routed)           0.000    25.560    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203_n_0
    SLICE_X71Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    25.772 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.772    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X71Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    25.866 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.536    26.402    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X73Y74         LUT6 (Prop_lut6_I2_O)        0.316    26.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.083    27.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X79Y73         LUT6 (Prop_lut6_I5_O)        0.124    27.925 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_20/O
                         net (fo=6, routed)           0.676    28.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[10]
    SLICE_X76Y74         LUT6 (Prop_lut6_I3_O)        0.124    28.725 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33/O
                         net (fo=3, routed)           1.022    29.748    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33_n_0
    SLICE_X79Y71         LUT3 (Prop_lut3_I0_O)        0.124    29.872 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15/O
                         net (fo=3, routed)           0.595    30.466    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15_n_0
    SLICE_X79Y70         LUT3 (Prop_lut3_I0_O)        0.124    30.590 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198/O
                         net (fo=2, routed)           0.558    31.148    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198_n_0
    SLICE_X77Y70         LUT5 (Prop_lut5_I3_O)        0.124    31.272 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123/O
                         net (fo=2, routed)           0.965    32.237    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I4_O)        0.124    32.361 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_6/O
                         net (fo=3, routed)           0.650    33.010    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_12
    SLICE_X77Y79         LUT6 (Prop_lut6_I2_O)        0.124    33.134 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15/O
                         net (fo=1, routed)           0.000    33.134    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.666 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.666    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.780 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.780    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.093 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.994    35.087    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X73Y81         LUT4 (Prop_lut4_I3_O)        0.306    35.393 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.304    35.697    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X69Y81         LUT5 (Prop_lut5_I4_O)        0.124    35.821 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.713    36.534    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X67Y81         LUT4 (Prop_lut4_I2_O)        0.124    36.658 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.719    37.377    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124    37.501 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.291    37.792    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.916 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.471    38.387    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_7_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_15/O
                         net (fo=1, routed)           1.059    39.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_5_2
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.124    39.694 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_7/O
                         net (fo=1, routed)           0.294    39.989    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.124    40.113 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.776    40.888    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124    41.012 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.292    41.304    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/iahbl_hit_ff_reg
    SLICE_X38Y68         LUT2 (Prop_lut2_I0_O)        0.124    41.428 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.333    41.761    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_3
    SLICE_X36Y68         LUT4 (Prop_lut4_I0_O)        0.124    41.885 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=19, routed)          0.559    42.444    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[44]_0[3]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.124    42.568 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_18/O
                         net (fo=3, routed)           0.303    42.870    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_18_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I3_O)        0.124    42.994 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_8/O
                         net (fo=2, routed)           0.446    43.440    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_addr_err_d_i_8_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.124    43.564 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s2_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.451    44.015    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s2_req
    SLICE_X31Y68         LUT4 (Prop_lut4_I2_O)        0.124    44.139 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=5, routed)           0.920    45.059    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X28Y65         LUT5 (Prop_lut5_I4_O)        0.124    45.183 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_4/O
                         net (fo=4, routed)           0.627    45.810    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_4_n_0
    SLICE_X25Y60         LUT2 (Prop_lut2_I1_O)        0.124    45.934 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[12]_i_5/O
                         net (fo=3, routed)           0.362    46.296    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[12]_i_5_n_0
    SLICE_X24Y60         LUT6 (Prop_lut6_I1_O)        0.124    46.420 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_99/O
                         net (fo=1, routed)           0.545    46.965    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_99_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I5_O)        0.124    47.089 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_94/O
                         net (fo=1, routed)           0.450    47.539    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_94_n_0
    SLICE_X20Y60         LUT6 (Prop_lut6_I0_O)        0.124    47.663 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_45__0/O
                         net (fo=21, routed)          0.794    48.456    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s2_cmd_last
    SLICE_X28Y61         LUT6 (Prop_lut6_I1_O)        0.124    48.580 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[1]_i_3__0/O
                         net (fo=1, routed)           0.450    49.031    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[1]_i_3__0_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I0_O)        0.124    49.155 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[1]_i_2__0/O
                         net (fo=3, routed)           0.582    49.737    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/hmain0_smc_s2_hsize[1]
    SLICE_X32Y61         LUT5 (Prop_lut5_I2_O)        0.124    49.861 f  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_39/O
                         net (fo=7, routed)           0.830    50.691    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_39_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.124    50.815 f  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_87/O
                         net (fo=2, routed)           0.723    51.538    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_87_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I5_O)        0.124    51.662 f  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_40/O
                         net (fo=2, routed)           0.726    52.388    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_40_n_0
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.124    52.512 r  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_18/O
                         net (fo=4, routed)           1.894    54.406    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0_0[0]
    RAMB36_X5Y12         RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.745    55.834    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/POUT_EHS_OBUF_BUFG
    RAMB36_X5Y12         RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2/CLKARDCLK
                         clock pessimism              0.224    56.058    
                         clock uncertainty           -0.035    56.023    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    55.491    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         55.491    
                         arrival time                         -54.406    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.189ns  (logic 10.652ns (22.105%)  route 37.537ns (77.896%))
  Logic Levels:           68  (CARRY4=10 LUT2=4 LUT3=8 LUT4=7 LUT5=7 LUT6=30 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 55.855 - 50.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.922     6.220    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X24Y73         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y73         FDCE (Prop_fdce_C_Q)         0.456     6.676 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/Q
                         net (fo=5, routed)           1.030     7.706    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[4]
    SLICE_X24Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.830 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.597     8.427    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X24Y73         LUT3 (Prop_lut3_I2_O)        0.124     8.551 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.691     9.241    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.365 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          0.862    10.227    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X21Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.351 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54/O
                         net (fo=1, routed)           0.638    10.989    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54_n_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.113 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48/O
                         net (fo=1, routed)           0.465    11.578    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.702 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41/O
                         net (fo=1, routed)           0.298    12.001    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41_n_0
    SLICE_X23Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.125 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35/O
                         net (fo=1, routed)           0.526    12.650    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35_n_0
    SLICE_X25Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.774 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32/O
                         net (fo=1, routed)           0.541    13.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27/O
                         net (fo=1, routed)           0.300    13.740    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.864 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24/O
                         net (fo=1, routed)           0.297    14.161    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    14.285 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22/O
                         net (fo=1, routed)           0.601    14.886    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.010 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=2, routed)           0.174    15.183    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X36Y68         LUT3 (Prop_lut3_I2_O)        0.124    15.307 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.862    16.169    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X36Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.293 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.352    17.645    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X53Y65         LUT4 (Prop_lut4_I0_O)        0.124    17.769 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[28]_i_3/O
                         net (fo=1, routed)           0.578    18.347    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[28]
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.471 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[28]_i_2/O
                         net (fo=3, routed)           0.596    19.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[31][11]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4/O
                         net (fo=2, routed)           0.799    19.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.114 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[4]_i_2/O
                         net (fo=2, routed)           0.537    20.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.775 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[4]_i_1/O
                         net (fo=20, routed)          0.668    21.443    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[4]
    SLICE_X66Y69         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[4]_i_5/O
                         net (fo=5, routed)           0.511    22.078    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[3]
    SLICE_X68Y71         LUT2 (Prop_lut2_I1_O)        0.124    22.202 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35/O
                         net (fo=1, routed)           0.000    22.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.578    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.695 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.695    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.812 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.812    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.929 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.009    22.938    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.055 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.172 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.172    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.411 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[2]
                         net (fo=4, routed)           0.683    24.094    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[2]
    SLICE_X68Y77         LUT5 (Prop_lut5_I0_O)        0.330    24.424 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_285/O
                         net (fo=1, routed)           0.805    25.229    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[27]
    SLICE_X71Y75         LUT6 (Prop_lut6_I0_O)        0.331    25.560 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203/O
                         net (fo=1, routed)           0.000    25.560    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203_n_0
    SLICE_X71Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    25.772 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.772    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X71Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    25.866 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.536    26.402    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X73Y74         LUT6 (Prop_lut6_I2_O)        0.316    26.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.083    27.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X79Y73         LUT6 (Prop_lut6_I5_O)        0.124    27.925 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_20/O
                         net (fo=6, routed)           0.676    28.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[10]
    SLICE_X76Y74         LUT6 (Prop_lut6_I3_O)        0.124    28.725 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33/O
                         net (fo=3, routed)           1.022    29.748    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33_n_0
    SLICE_X79Y71         LUT3 (Prop_lut3_I0_O)        0.124    29.872 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15/O
                         net (fo=3, routed)           0.595    30.466    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15_n_0
    SLICE_X79Y70         LUT3 (Prop_lut3_I0_O)        0.124    30.590 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198/O
                         net (fo=2, routed)           0.558    31.148    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198_n_0
    SLICE_X77Y70         LUT5 (Prop_lut5_I3_O)        0.124    31.272 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123/O
                         net (fo=2, routed)           0.965    32.237    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I4_O)        0.124    32.361 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_6/O
                         net (fo=3, routed)           0.650    33.010    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_12
    SLICE_X77Y79         LUT6 (Prop_lut6_I2_O)        0.124    33.134 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15/O
                         net (fo=1, routed)           0.000    33.134    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.666 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.666    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.780 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.780    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.093 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.994    35.087    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X73Y81         LUT4 (Prop_lut4_I3_O)        0.306    35.393 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.304    35.697    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X69Y81         LUT5 (Prop_lut5_I4_O)        0.124    35.821 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.713    36.534    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X67Y81         LUT4 (Prop_lut4_I2_O)        0.124    36.658 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.719    37.377    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124    37.501 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.291    37.792    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.916 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.471    38.387    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_7_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_15/O
                         net (fo=1, routed)           1.059    39.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_5_2
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.124    39.694 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_7/O
                         net (fo=1, routed)           0.294    39.989    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.124    40.113 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.675    40.788    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.912 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.464    41.376    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124    41.500 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.526    42.026    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    42.150 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=18, routed)          0.883    43.034    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X31Y67         LUT2 (Prop_lut2_I1_O)        0.124    43.158 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_16/O
                         net (fo=4, routed)           0.480    43.638    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_16_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124    43.762 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.425    44.187    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.124    44.311 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[4]_i_2/O
                         net (fo=13, routed)          0.345    44.656    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[4]_i_2_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.124    44.780 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[1]_i_2/O
                         net (fo=9, routed)           0.842    45.622    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_wt_sel
    SLICE_X31Y65         LUT3 (Prop_lut3_I0_O)        0.124    45.746 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[9]_i_5/O
                         net (fo=8, routed)           0.482    46.228    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[9]_i_5_n_0
    SLICE_X31Y65         LUT4 (Prop_lut4_I0_O)        0.124    46.352 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_3/O
                         net (fo=8, routed)           0.337    46.690    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_3_n_0
    SLICE_X33Y65         LUT4 (Prop_lut4_I3_O)        0.124    46.814 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_3/O
                         net (fo=3, routed)           0.566    47.380    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_3_n_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I5_O)        0.124    47.504 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_46/O
                         net (fo=41, routed)          0.637    48.141    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_write_tmp_reg_8
    SLICE_X35Y61         LUT6 (Prop_lut6_I5_O)        0.124    48.265 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.729    48.994    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_3__2_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.124    49.118 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           1.248    50.366    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    50.490 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.696    51.185    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I0_O)        0.124    51.309 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_85/O
                         net (fo=2, routed)           0.488    51.797    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_85_n_0
    SLICE_X73Y55         LUT6 (Prop_lut6_I5_O)        0.124    51.921 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.868    52.790    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X81Y55         LUT5 (Prop_lut5_I4_O)        0.124    52.914 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10/O
                         net (fo=4, routed)           1.495    54.409    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0_0[0]
    RAMB36_X6Y10         RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.766    55.855    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/POUT_EHS_OBUF_BUFG
    RAMB36_X6Y10         RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2/CLKARDCLK
                         clock pessimism              0.224    56.079    
                         clock uncertainty           -0.035    56.044    
    RAMB36_X6Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    55.512    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         55.512    
                         arrival time                         -54.409    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s2_req_pend_tmp_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.827ns  (logic 11.349ns (23.243%)  route 37.478ns (76.757%))
  Logic Levels:           72  (CARRY4=10 LUT2=5 LUT3=9 LUT4=6 LUT5=6 LUT6=34 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 55.892 - 50.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.922     6.220    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X24Y73         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y73         FDCE (Prop_fdce_C_Q)         0.456     6.676 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/Q
                         net (fo=5, routed)           1.030     7.706    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[4]
    SLICE_X24Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.830 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.597     8.427    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X24Y73         LUT3 (Prop_lut3_I2_O)        0.124     8.551 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.691     9.241    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.365 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          0.862    10.227    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X21Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.351 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54/O
                         net (fo=1, routed)           0.638    10.989    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54_n_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.113 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48/O
                         net (fo=1, routed)           0.465    11.578    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.702 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41/O
                         net (fo=1, routed)           0.298    12.001    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41_n_0
    SLICE_X23Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.125 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35/O
                         net (fo=1, routed)           0.526    12.650    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35_n_0
    SLICE_X25Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.774 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32/O
                         net (fo=1, routed)           0.541    13.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27/O
                         net (fo=1, routed)           0.300    13.740    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.864 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24/O
                         net (fo=1, routed)           0.297    14.161    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    14.285 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22/O
                         net (fo=1, routed)           0.601    14.886    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.010 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=2, routed)           0.174    15.183    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X36Y68         LUT3 (Prop_lut3_I2_O)        0.124    15.307 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.862    16.169    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X36Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.293 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.352    17.645    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X53Y65         LUT4 (Prop_lut4_I0_O)        0.124    17.769 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[28]_i_3/O
                         net (fo=1, routed)           0.578    18.347    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[28]
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.471 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[28]_i_2/O
                         net (fo=3, routed)           0.596    19.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[31][11]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4/O
                         net (fo=2, routed)           0.799    19.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.114 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[4]_i_2/O
                         net (fo=2, routed)           0.537    20.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.775 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[4]_i_1/O
                         net (fo=20, routed)          0.668    21.443    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[4]
    SLICE_X66Y69         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[4]_i_5/O
                         net (fo=5, routed)           0.511    22.078    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[3]
    SLICE_X68Y71         LUT2 (Prop_lut2_I1_O)        0.124    22.202 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35/O
                         net (fo=1, routed)           0.000    22.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.578    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.695 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.695    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.812 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.812    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.929 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.009    22.938    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.055 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.172 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.172    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.411 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[2]
                         net (fo=4, routed)           0.683    24.094    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[2]
    SLICE_X68Y77         LUT5 (Prop_lut5_I0_O)        0.330    24.424 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_285/O
                         net (fo=1, routed)           0.805    25.229    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[27]
    SLICE_X71Y75         LUT6 (Prop_lut6_I0_O)        0.331    25.560 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203/O
                         net (fo=1, routed)           0.000    25.560    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203_n_0
    SLICE_X71Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    25.772 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.772    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X71Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    25.866 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.536    26.402    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X73Y74         LUT6 (Prop_lut6_I2_O)        0.316    26.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.083    27.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X79Y73         LUT6 (Prop_lut6_I5_O)        0.124    27.925 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_20/O
                         net (fo=6, routed)           0.676    28.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[10]
    SLICE_X76Y74         LUT6 (Prop_lut6_I3_O)        0.124    28.725 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33/O
                         net (fo=3, routed)           1.022    29.748    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33_n_0
    SLICE_X79Y71         LUT3 (Prop_lut3_I0_O)        0.124    29.872 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15/O
                         net (fo=3, routed)           0.595    30.466    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15_n_0
    SLICE_X79Y70         LUT3 (Prop_lut3_I0_O)        0.124    30.590 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198/O
                         net (fo=2, routed)           0.558    31.148    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198_n_0
    SLICE_X77Y70         LUT5 (Prop_lut5_I3_O)        0.124    31.272 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123/O
                         net (fo=2, routed)           0.965    32.237    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I4_O)        0.124    32.361 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_6/O
                         net (fo=3, routed)           0.650    33.010    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_12
    SLICE_X77Y79         LUT6 (Prop_lut6_I2_O)        0.124    33.134 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15/O
                         net (fo=1, routed)           0.000    33.134    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.666 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.666    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.780 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.780    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.093 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.994    35.087    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X73Y81         LUT4 (Prop_lut4_I3_O)        0.306    35.393 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.304    35.697    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X69Y81         LUT5 (Prop_lut5_I4_O)        0.124    35.821 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.713    36.534    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X67Y81         LUT4 (Prop_lut4_I2_O)        0.124    36.658 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.719    37.377    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124    37.501 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.291    37.792    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.916 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.471    38.387    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_7_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_15/O
                         net (fo=1, routed)           1.059    39.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_5_2
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.124    39.694 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_7/O
                         net (fo=1, routed)           0.294    39.989    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.124    40.113 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.675    40.788    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.912 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.464    41.376    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124    41.500 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.526    42.026    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    42.150 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=18, routed)          0.787    42.937    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X31Y65         LUT3 (Prop_lut3_I0_O)        0.124    43.061 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_4/O
                         net (fo=2, routed)           0.646    43.707    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_4_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.124    43.831 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.458    44.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X24Y65         LUT3 (Prop_lut3_I0_O)        0.124    44.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[29]_i_7/O
                         net (fo=7, routed)           0.836    45.250    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[29]_i_7_n_0
    SLICE_X20Y67         LUT4 (Prop_lut4_I3_O)        0.124    45.374 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_3/O
                         net (fo=10, routed)          0.876    46.250    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s7_wt_sel
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.124    46.374 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_88/O
                         net (fo=3, routed)           0.576    46.950    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_88_n_0
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.117    47.067 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_74/O
                         net (fo=4, routed)           0.622    47.689    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_74_n_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.332    48.021 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_89/O
                         net (fo=1, routed)           0.401    48.422    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_89_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I5_O)        0.124    48.546 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_78/O
                         net (fo=2, routed)           0.682    49.228    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_78_n_0
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.124    49.352 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_58/O
                         net (fo=4, routed)           0.541    49.893    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_58_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I1_O)        0.124    50.017 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_97/O
                         net (fo=1, routed)           0.165    50.182    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_97_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I2_O)        0.124    50.306 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_91/O
                         net (fo=1, routed)           0.511    50.817    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_91_n_0
    SLICE_X16Y70         LUT6 (Prop_lut6_I0_O)        0.124    50.941 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_82/O
                         net (fo=1, routed)           0.452    51.393    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_82_n_0
    SLICE_X16Y70         LUT6 (Prop_lut6_I4_O)        0.124    51.517 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_63/O
                         net (fo=1, routed)           0.303    51.820    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_63_n_0
    SLICE_X16Y69         LUT6 (Prop_lut6_I0_O)        0.124    51.944 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_46/O
                         net (fo=1, routed)           0.620    52.564    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_46_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I0_O)        0.124    52.688 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_31/O
                         net (fo=1, routed)           0.420    53.108    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_31_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I5_O)        0.124    53.232 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_12/O
                         net (fo=1, routed)           0.574    53.806    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_12_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I5_O)        0.124    53.930 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_3/O
                         net (fo=48, routed)          0.993    54.923    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_3_0[0]
    SLICE_X26Y68         LUT5 (Prop_lut5_I3_O)        0.124    55.047 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s2_req_pend_tmp_i_1/O
                         net (fo=1, routed)           0.000    55.047    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s2_req_pend_tmp_i_1_n_0
    SLICE_X26Y68         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s2_req_pend_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.803    55.892    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/POUT_EHS_OBUF_BUFG
    SLICE_X26Y68         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s2_req_pend_tmp_reg/C
                         clock pessimism              0.311    56.203    
                         clock uncertainty           -0.035    56.168    
    SLICE_X26Y68         FDCE (Setup_fdce_C_D)        0.031    56.199    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s2_req_pend_tmp_reg
  -------------------------------------------------------------------
                         required time                         56.199    
                         arrival time                         -55.047    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.071ns  (logic 10.652ns (22.159%)  route 37.419ns (77.841%))
  Logic Levels:           68  (CARRY4=10 LUT2=4 LUT3=8 LUT4=7 LUT5=7 LUT6=30 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.824ns = ( 55.824 - 50.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.922     6.220    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X24Y73         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y73         FDCE (Prop_fdce_C_Q)         0.456     6.676 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/Q
                         net (fo=5, routed)           1.030     7.706    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[4]
    SLICE_X24Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.830 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.597     8.427    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X24Y73         LUT3 (Prop_lut3_I2_O)        0.124     8.551 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.691     9.241    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.365 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          0.862    10.227    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X21Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.351 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54/O
                         net (fo=1, routed)           0.638    10.989    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54_n_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.113 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48/O
                         net (fo=1, routed)           0.465    11.578    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.702 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41/O
                         net (fo=1, routed)           0.298    12.001    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41_n_0
    SLICE_X23Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.125 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35/O
                         net (fo=1, routed)           0.526    12.650    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35_n_0
    SLICE_X25Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.774 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32/O
                         net (fo=1, routed)           0.541    13.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27/O
                         net (fo=1, routed)           0.300    13.740    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.864 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24/O
                         net (fo=1, routed)           0.297    14.161    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    14.285 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22/O
                         net (fo=1, routed)           0.601    14.886    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.010 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=2, routed)           0.174    15.183    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X36Y68         LUT3 (Prop_lut3_I2_O)        0.124    15.307 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.862    16.169    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X36Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.293 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.352    17.645    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X53Y65         LUT4 (Prop_lut4_I0_O)        0.124    17.769 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[28]_i_3/O
                         net (fo=1, routed)           0.578    18.347    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[28]
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.471 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[28]_i_2/O
                         net (fo=3, routed)           0.596    19.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[31][11]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4/O
                         net (fo=2, routed)           0.799    19.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.114 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[4]_i_2/O
                         net (fo=2, routed)           0.537    20.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.775 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[4]_i_1/O
                         net (fo=20, routed)          0.668    21.443    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[4]
    SLICE_X66Y69         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[4]_i_5/O
                         net (fo=5, routed)           0.511    22.078    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[3]
    SLICE_X68Y71         LUT2 (Prop_lut2_I1_O)        0.124    22.202 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35/O
                         net (fo=1, routed)           0.000    22.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.578    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.695 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.695    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.812 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.812    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.929 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.009    22.938    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.055 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.172 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.172    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.411 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[2]
                         net (fo=4, routed)           0.683    24.094    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[2]
    SLICE_X68Y77         LUT5 (Prop_lut5_I0_O)        0.330    24.424 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_285/O
                         net (fo=1, routed)           0.805    25.229    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[27]
    SLICE_X71Y75         LUT6 (Prop_lut6_I0_O)        0.331    25.560 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203/O
                         net (fo=1, routed)           0.000    25.560    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203_n_0
    SLICE_X71Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    25.772 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.772    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X71Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    25.866 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.536    26.402    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X73Y74         LUT6 (Prop_lut6_I2_O)        0.316    26.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.083    27.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X79Y73         LUT6 (Prop_lut6_I5_O)        0.124    27.925 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_20/O
                         net (fo=6, routed)           0.676    28.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[10]
    SLICE_X76Y74         LUT6 (Prop_lut6_I3_O)        0.124    28.725 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33/O
                         net (fo=3, routed)           1.022    29.748    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33_n_0
    SLICE_X79Y71         LUT3 (Prop_lut3_I0_O)        0.124    29.872 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15/O
                         net (fo=3, routed)           0.595    30.466    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15_n_0
    SLICE_X79Y70         LUT3 (Prop_lut3_I0_O)        0.124    30.590 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198/O
                         net (fo=2, routed)           0.558    31.148    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198_n_0
    SLICE_X77Y70         LUT5 (Prop_lut5_I3_O)        0.124    31.272 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123/O
                         net (fo=2, routed)           0.965    32.237    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I4_O)        0.124    32.361 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_6/O
                         net (fo=3, routed)           0.650    33.010    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_12
    SLICE_X77Y79         LUT6 (Prop_lut6_I2_O)        0.124    33.134 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15/O
                         net (fo=1, routed)           0.000    33.134    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.666 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.666    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.780 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.780    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.093 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.994    35.087    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X73Y81         LUT4 (Prop_lut4_I3_O)        0.306    35.393 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.304    35.697    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X69Y81         LUT5 (Prop_lut5_I4_O)        0.124    35.821 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.713    36.534    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X67Y81         LUT4 (Prop_lut4_I2_O)        0.124    36.658 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.719    37.377    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124    37.501 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.291    37.792    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.916 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.471    38.387    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_7_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_15/O
                         net (fo=1, routed)           1.059    39.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_5_2
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.124    39.694 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_7/O
                         net (fo=1, routed)           0.294    39.989    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.124    40.113 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.675    40.788    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.912 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.464    41.376    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124    41.500 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.526    42.026    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    42.150 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=18, routed)          0.883    43.034    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X31Y67         LUT2 (Prop_lut2_I1_O)        0.124    43.158 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_16/O
                         net (fo=4, routed)           0.480    43.638    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_16_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.124    43.762 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.425    44.187    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X35Y65         LUT3 (Prop_lut3_I0_O)        0.124    44.311 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[4]_i_2/O
                         net (fo=13, routed)          0.345    44.656    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_cur_st[4]_i_2_n_0
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.124    44.780 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[1]_i_2/O
                         net (fo=9, routed)           0.842    45.622    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_wt_sel
    SLICE_X31Y65         LUT3 (Prop_lut3_I0_O)        0.124    45.746 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[9]_i_5/O
                         net (fo=8, routed)           0.482    46.228    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[9]_i_5_n_0
    SLICE_X31Y65         LUT4 (Prop_lut4_I0_O)        0.124    46.352 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_3/O
                         net (fo=8, routed)           0.337    46.690    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_3_n_0
    SLICE_X33Y65         LUT4 (Prop_lut4_I3_O)        0.124    46.814 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_3/O
                         net (fo=3, routed)           0.566    47.380    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[20]_i_3_n_0
    SLICE_X35Y63         LUT6 (Prop_lut6_I5_O)        0.124    47.504 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/mem_reg_0_i_46/O
                         net (fo=41, routed)          0.637    48.141    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_write_tmp_reg_8
    SLICE_X35Y61         LUT6 (Prop_lut6_I5_O)        0.124    48.265 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_3__2/O
                         net (fo=1, routed)           0.729    48.994    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_3__2_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.124    49.118 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/w_ram_size_tmp[0]_i_2__2/O
                         net (fo=3, routed)           1.248    50.366    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/hmain0_smc_s4_hsize[0]
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.124    50.490 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1/O
                         net (fo=7, routed)           0.696    51.185    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_39__1_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I0_O)        0.124    51.309 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_85/O
                         net (fo=2, routed)           0.488    51.797    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_85_n_0
    SLICE_X73Y55         LUT6 (Prop_lut6_I5_O)        0.124    51.921 f  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3/O
                         net (fo=2, routed)           0.868    52.790    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_4__3_n_0
    SLICE_X81Y55         LUT5 (Prop_lut5_I4_O)        0.124    52.914 r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10/O
                         net (fo=4, routed)           1.377    54.291    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0_0[0]
    RAMB36_X5Y14         RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.735    55.824    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/POUT_EHS_OBUF_BUFG
    RAMB36_X5Y14         RAMB36E1                                     r  x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.224    56.048    
                         clock uncertainty           -0.035    56.013    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    55.481    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         55.481    
                         arrival time                         -54.291    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.567ns  (logic 11.225ns (23.112%)  route 37.342ns (76.888%))
  Logic Levels:           71  (CARRY4=10 LUT2=5 LUT3=9 LUT4=6 LUT5=5 LUT6=34 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 55.901 - 50.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.922     6.220    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X24Y73         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y73         FDCE (Prop_fdce_C_Q)         0.456     6.676 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/Q
                         net (fo=5, routed)           1.030     7.706    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[4]
    SLICE_X24Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.830 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.597     8.427    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X24Y73         LUT3 (Prop_lut3_I2_O)        0.124     8.551 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.691     9.241    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.365 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          0.862    10.227    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X21Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.351 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54/O
                         net (fo=1, routed)           0.638    10.989    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54_n_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.113 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48/O
                         net (fo=1, routed)           0.465    11.578    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.702 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41/O
                         net (fo=1, routed)           0.298    12.001    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41_n_0
    SLICE_X23Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.125 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35/O
                         net (fo=1, routed)           0.526    12.650    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35_n_0
    SLICE_X25Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.774 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32/O
                         net (fo=1, routed)           0.541    13.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27/O
                         net (fo=1, routed)           0.300    13.740    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.864 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24/O
                         net (fo=1, routed)           0.297    14.161    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    14.285 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22/O
                         net (fo=1, routed)           0.601    14.886    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.010 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=2, routed)           0.174    15.183    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X36Y68         LUT3 (Prop_lut3_I2_O)        0.124    15.307 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.862    16.169    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X36Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.293 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.352    17.645    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X53Y65         LUT4 (Prop_lut4_I0_O)        0.124    17.769 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[28]_i_3/O
                         net (fo=1, routed)           0.578    18.347    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[28]
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.471 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[28]_i_2/O
                         net (fo=3, routed)           0.596    19.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[31][11]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4/O
                         net (fo=2, routed)           0.799    19.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.114 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[4]_i_2/O
                         net (fo=2, routed)           0.537    20.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.775 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[4]_i_1/O
                         net (fo=20, routed)          0.668    21.443    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[4]
    SLICE_X66Y69         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[4]_i_5/O
                         net (fo=5, routed)           0.511    22.078    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[3]
    SLICE_X68Y71         LUT2 (Prop_lut2_I1_O)        0.124    22.202 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35/O
                         net (fo=1, routed)           0.000    22.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.578    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.695 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.695    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.812 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.812    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.929 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.009    22.938    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.055 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.172 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.172    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.411 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[2]
                         net (fo=4, routed)           0.683    24.094    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[2]
    SLICE_X68Y77         LUT5 (Prop_lut5_I0_O)        0.330    24.424 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_285/O
                         net (fo=1, routed)           0.805    25.229    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[27]
    SLICE_X71Y75         LUT6 (Prop_lut6_I0_O)        0.331    25.560 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203/O
                         net (fo=1, routed)           0.000    25.560    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203_n_0
    SLICE_X71Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    25.772 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.772    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X71Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    25.866 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.536    26.402    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X73Y74         LUT6 (Prop_lut6_I2_O)        0.316    26.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.083    27.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X79Y73         LUT6 (Prop_lut6_I5_O)        0.124    27.925 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_20/O
                         net (fo=6, routed)           0.676    28.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[10]
    SLICE_X76Y74         LUT6 (Prop_lut6_I3_O)        0.124    28.725 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33/O
                         net (fo=3, routed)           1.022    29.748    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33_n_0
    SLICE_X79Y71         LUT3 (Prop_lut3_I0_O)        0.124    29.872 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15/O
                         net (fo=3, routed)           0.595    30.466    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15_n_0
    SLICE_X79Y70         LUT3 (Prop_lut3_I0_O)        0.124    30.590 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198/O
                         net (fo=2, routed)           0.558    31.148    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198_n_0
    SLICE_X77Y70         LUT5 (Prop_lut5_I3_O)        0.124    31.272 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123/O
                         net (fo=2, routed)           0.965    32.237    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I4_O)        0.124    32.361 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_6/O
                         net (fo=3, routed)           0.650    33.010    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_12
    SLICE_X77Y79         LUT6 (Prop_lut6_I2_O)        0.124    33.134 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15/O
                         net (fo=1, routed)           0.000    33.134    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.666 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.666    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.780 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.780    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.093 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.994    35.087    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X73Y81         LUT4 (Prop_lut4_I3_O)        0.306    35.393 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.304    35.697    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X69Y81         LUT5 (Prop_lut5_I4_O)        0.124    35.821 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.713    36.534    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X67Y81         LUT4 (Prop_lut4_I2_O)        0.124    36.658 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.719    37.377    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124    37.501 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.291    37.792    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.916 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.471    38.387    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_7_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_15/O
                         net (fo=1, routed)           1.059    39.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_5_2
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.124    39.694 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_7/O
                         net (fo=1, routed)           0.294    39.989    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.124    40.113 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.675    40.788    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.912 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.464    41.376    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124    41.500 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.526    42.026    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    42.150 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=18, routed)          0.787    42.937    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X31Y65         LUT3 (Prop_lut3_I0_O)        0.124    43.061 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_4/O
                         net (fo=2, routed)           0.646    43.707    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_4_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.124    43.831 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.458    44.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X24Y65         LUT3 (Prop_lut3_I0_O)        0.124    44.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[29]_i_7/O
                         net (fo=7, routed)           0.836    45.250    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[29]_i_7_n_0
    SLICE_X20Y67         LUT4 (Prop_lut4_I3_O)        0.124    45.374 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_3/O
                         net (fo=10, routed)          0.876    46.250    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s7_wt_sel
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.124    46.374 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_88/O
                         net (fo=3, routed)           0.576    46.950    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_88_n_0
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.117    47.067 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_74/O
                         net (fo=4, routed)           0.622    47.689    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_74_n_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.332    48.021 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_89/O
                         net (fo=1, routed)           0.401    48.422    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_89_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I5_O)        0.124    48.546 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_78/O
                         net (fo=2, routed)           0.682    49.228    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_78_n_0
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.124    49.352 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_58/O
                         net (fo=4, routed)           0.541    49.893    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_58_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I1_O)        0.124    50.017 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_97/O
                         net (fo=1, routed)           0.165    50.182    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_97_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I2_O)        0.124    50.306 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_91/O
                         net (fo=1, routed)           0.511    50.817    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_91_n_0
    SLICE_X16Y70         LUT6 (Prop_lut6_I0_O)        0.124    50.941 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_82/O
                         net (fo=1, routed)           0.452    51.393    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_82_n_0
    SLICE_X16Y70         LUT6 (Prop_lut6_I4_O)        0.124    51.517 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_63/O
                         net (fo=1, routed)           0.303    51.820    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_63_n_0
    SLICE_X16Y69         LUT6 (Prop_lut6_I0_O)        0.124    51.944 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_46/O
                         net (fo=1, routed)           0.620    52.564    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_46_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I0_O)        0.124    52.688 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_31/O
                         net (fo=1, routed)           0.420    53.108    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_31_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I5_O)        0.124    53.232 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_12/O
                         net (fo=1, routed)           0.574    53.806    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_12_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I5_O)        0.124    53.930 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_3/O
                         net (fo=48, routed)          0.857    54.787    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/E[0]
    SLICE_X22Y65         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.812    55.901    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/POUT_EHS_OBUF_BUFG
    SLICE_X22Y65         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[12]/C
                         clock pessimism              0.296    56.197    
                         clock uncertainty           -0.035    56.162    
    SLICE_X22Y65         FDCE (Setup_fdce_C_CE)      -0.169    55.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         55.993    
                         arrival time                         -54.787    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.567ns  (logic 11.225ns (23.112%)  route 37.342ns (76.888%))
  Logic Levels:           71  (CARRY4=10 LUT2=5 LUT3=9 LUT4=6 LUT5=5 LUT6=34 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 55.901 - 50.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.922     6.220    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X24Y73         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y73         FDCE (Prop_fdce_C_Q)         0.456     6.676 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[4]/Q
                         net (fo=5, routed)           1.030     7.706    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[4]
    SLICE_X24Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.830 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=7, routed)           0.597     8.427    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X24Y73         LUT3 (Prop_lut3_I2_O)        0.124     8.551 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/hwdata_vld_i_9/O
                         net (fo=3, routed)           0.691     9.241    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.365 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_2/O
                         net (fo=54, routed)          0.862    10.227    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X21Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.351 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54/O
                         net (fo=1, routed)           0.638    10.989    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_54_n_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.113 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48/O
                         net (fo=1, routed)           0.465    11.578    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_48_n_0
    SLICE_X22Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.702 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41/O
                         net (fo=1, routed)           0.298    12.001    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_41_n_0
    SLICE_X23Y72         LUT6 (Prop_lut6_I0_O)        0.124    12.125 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35/O
                         net (fo=1, routed)           0.526    12.650    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_35_n_0
    SLICE_X25Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.774 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32/O
                         net (fo=1, routed)           0.541    13.316    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_32_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.440 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27/O
                         net (fo=1, routed)           0.300    13.740    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_27_n_0
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.124    13.864 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24/O
                         net (fo=1, routed)           0.297    14.161    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_24_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124    14.285 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22/O
                         net (fo=1, routed)           0.601    14.886    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_22_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.010 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_addr_err_d_i_13/O
                         net (fo=2, routed)           0.174    15.183    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X36Y68         LUT3 (Prop_lut3_I2_O)        0.124    15.307 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_3__0/O
                         net (fo=9, routed)           0.862    16.169    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X36Y67         LUT5 (Prop_lut5_I2_O)        0.124    16.293 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[20]_i_4/O
                         net (fo=33, routed)          1.352    17.645    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cpu_req_bus_grnt_reg[0]_0
    SLICE_X53Y65         LUT4 (Prop_lut4_I0_O)        0.124    17.769 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[28]_i_3/O
                         net (fo=1, routed)           0.578    18.347    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[28]
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.471 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[28]_i_2/O
                         net (fo=3, routed)           0.596    19.067    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout_reg[31][11]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.191 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4/O
                         net (fo=2, routed)           0.799    19.990    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[12]_i_4_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.114 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[4]_i_2/O
                         net (fo=2, routed)           0.537    20.651    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[4]
    SLICE_X62Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.775 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[4]_i_1/O
                         net (fo=20, routed)          0.668    21.443    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[4]
    SLICE_X66Y69         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/store_data_buffer[4]_i_5/O
                         net (fo=5, routed)           0.511    22.078    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/iu_lsu_data[3]
    SLICE_X68Y71         LUT2 (Prop_lut2_I1_O)        0.124    22.202 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35/O
                         net (fo=1, routed)           0.000    22.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal[30]_i_35_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.578 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/mad_internal_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.578    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_422_0[0]
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.695 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.695    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[2]_i_13_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.812 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.812    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_47_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.929 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.009    22.938    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_30_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.055 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.055    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_409[0]
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.172 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.172    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_421[0]
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.411 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[4]_i_27/O[2]
                         net (fo=4, routed)           0.683    24.094    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[4]_i_39_1[2]
    SLICE_X68Y77         LUT5 (Prop_lut5_I0_O)        0.330    24.424 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_285/O
                         net (fo=1, routed)           0.805    25.229    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[27]
    SLICE_X71Y75         LUT6 (Prop_lut6_I0_O)        0.331    25.560 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203/O
                         net (fo=1, routed)           0.000    25.560    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_203_n_0
    SLICE_X71Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    25.772 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132/O
                         net (fo=1, routed)           0.000    25.772    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_132_n_0
    SLICE_X71Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    25.866 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_72/O
                         net (fo=2, routed)           0.536    26.402    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_231
    SLICE_X73Y74         LUT6 (Prop_lut6_I2_O)        0.316    26.718 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_34/O
                         net (fo=64, routed)          1.083    27.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[1]_4
    SLICE_X79Y73         LUT6 (Prop_lut6_I5_O)        0.124    27.925 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_20/O
                         net (fo=6, routed)           0.676    28.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/pcgen_cur_pc_reg[10]
    SLICE_X76Y74         LUT6 (Prop_lut6_I3_O)        0.124    28.725 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33/O
                         net (fo=3, routed)           1.022    29.748    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_33_n_0
    SLICE_X79Y71         LUT3 (Prop_lut3_I0_O)        0.124    29.872 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15/O
                         net (fo=3, routed)           0.595    30.466    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[26]_i_15_n_0
    SLICE_X79Y70         LUT3 (Prop_lut3_I0_O)        0.124    30.590 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198/O
                         net (fo=2, routed)           0.558    31.148    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_198_n_0
    SLICE_X77Y70         LUT5 (Prop_lut5_I3_O)        0.124    31.272 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123/O
                         net (fo=2, routed)           0.965    32.237    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_123_n_0
    SLICE_X76Y77         LUT6 (Prop_lut6_I4_O)        0.124    32.361 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_6/O
                         net (fo=3, routed)           0.650    33.010    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_12
    SLICE_X77Y79         LUT6 (Prop_lut6_I2_O)        0.124    33.134 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15/O
                         net (fo=1, routed)           0.000    33.134    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[23]_i_15_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.666 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.666    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[23]_i_6_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.780 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.780    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_19_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.093 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[31]_i_7/O[3]
                         net (fo=10, routed)          0.994    35.087    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/alu_mad_adder_rst[31]
    SLICE_X73Y81         LUT4 (Prop_lut4_I3_O)        0.306    35.393 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16/O
                         net (fo=1, routed)           0.304    35.697    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_16_n_0
    SLICE_X69Y81         LUT5 (Prop_lut5_I4_O)        0.124    35.821 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11/O
                         net (fo=1, routed)           0.713    36.534    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_11_n_0
    SLICE_X67Y81         LUT4 (Prop_lut4_I2_O)        0.124    36.658 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/FSM_onehot_cur_st[1]_i_5/O
                         net (fo=4, routed)           0.719    37.377    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23_1
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124    37.501 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33/O
                         net (fo=1, routed)           0.291    37.792    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_33_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124    37.916 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=4, routed)           0.471    38.387    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_7_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.511 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_15/O
                         net (fo=1, routed)           1.059    39.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_5_2
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.124    39.694 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_7/O
                         net (fo=1, routed)           0.294    39.989    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/bus_state_reg
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.124    40.113 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/FSM_sequential_cur_st[2]_i_5/O
                         net (fo=9, routed)           0.675    40.788    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/bus_state_reg
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    40.912 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/ibus_not_granted_i_3__0/O
                         net (fo=4, routed)           0.464    41.376    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.124    41.500 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=3, routed)           0.526    42.026    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_4
    SLICE_X40Y65         LUT4 (Prop_lut4_I0_O)        0.124    42.150 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=18, routed)          0.787    42.937    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[3]
    SLICE_X31Y65         LUT3 (Prop_lut3_I0_O)        0.124    43.061 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_4/O
                         net (fo=2, routed)           0.646    43.707    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_4_n_0
    SLICE_X30Y65         LUT6 (Prop_lut6_I0_O)        0.124    43.831 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_s7_req_pend_tmp_i_2/O
                         net (fo=2, routed)           0.458    44.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s7_req
    SLICE_X24Y65         LUT3 (Prop_lut3_I0_O)        0.124    44.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[29]_i_7/O
                         net (fo=7, routed)           0.836    45.250    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[29]_i_7_n_0
    SLICE_X20Y67         LUT4 (Prop_lut4_I3_O)        0.124    45.374 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[36]_i_3/O
                         net (fo=10, routed)          0.876    46.250    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s7_wt_sel
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.124    46.374 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_88/O
                         net (fo=3, routed)           0.576    46.950    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_88_n_0
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.117    47.067 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_74/O
                         net (fo=4, routed)           0.622    47.689    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_74_n_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I1_O)        0.332    48.021 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_89/O
                         net (fo=1, routed)           0.401    48.422    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_89_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I5_O)        0.124    48.546 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_78/O
                         net (fo=2, routed)           0.682    49.228    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_78_n_0
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.124    49.352 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_58/O
                         net (fo=4, routed)           0.541    49.893    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_58_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I1_O)        0.124    50.017 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_97/O
                         net (fo=1, routed)           0.165    50.182    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_97_n_0
    SLICE_X14Y70         LUT6 (Prop_lut6_I2_O)        0.124    50.306 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_91/O
                         net (fo=1, routed)           0.511    50.817    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_91_n_0
    SLICE_X16Y70         LUT6 (Prop_lut6_I0_O)        0.124    50.941 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_82/O
                         net (fo=1, routed)           0.452    51.393    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_82_n_0
    SLICE_X16Y70         LUT6 (Prop_lut6_I4_O)        0.124    51.517 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_63/O
                         net (fo=1, routed)           0.303    51.820    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_63_n_0
    SLICE_X16Y69         LUT6 (Prop_lut6_I0_O)        0.124    51.944 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_46/O
                         net (fo=1, routed)           0.620    52.564    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_46_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I0_O)        0.124    52.688 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_31/O
                         net (fo=1, routed)           0.420    53.108    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_31_n_0
    SLICE_X18Y69         LUT6 (Prop_lut6_I5_O)        0.124    53.232 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_12/O
                         net (fo=1, routed)           0.574    53.806    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_12_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I5_O)        0.124    53.930 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff[44]_i_3/O
                         net (fo=48, routed)          0.857    54.787    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/E[0]
    SLICE_X22Y65         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.812    55.901    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/POUT_EHS_OBUF_BUFG
    SLICE_X22Y65         FDCE                                         r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[15]/C
                         clock pessimism              0.296    56.197    
                         clock uncertainty           -0.035    56.162    
    SLICE_X22Y65         FDCE (Setup_fdce_C_CE)      -0.169    55.993    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_ctrl_bus_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         55.993    
                         arrival time                         -54.787    
  -------------------------------------------------------------------
                         slack                                  1.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.231ns (47.359%)  route 0.257ns (52.641%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.630     1.830    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X13Y100        FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDCE (Prop_fdce_C_Q)         0.141     1.971 r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[20]/Q
                         net (fo=2, routed)           0.107     2.079    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount[20]
    SLICE_X14Y100        LUT6 (Prop_lut6_I2_O)        0.045     2.124 f  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/prdata[20]_i_2__6/O
                         net (fo=1, routed)           0.150     2.273    x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/prdata_reg[20]_2
    SLICE_X14Y98         LUT5 (Prop_lut5_I2_O)        0.045     2.318 r  x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/prdata[20]_i_1__7/O
                         net (fo=1, routed)           0.000     2.318    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[31]_2[20]
    SLICE_X14Y98         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.972     2.442    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X14Y98         FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[20]/C
                         clock pessimism             -0.275     2.167    
    SLICE_X14Y98         FDCE (Hold_fdce_C_D)         0.121     2.288    x_pdu_top/x_sub_apb1_top/x_tim7_sec_top/x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.712     1.913    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y78          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141     2.054 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.199    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X6Y78          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.988     2.458    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X6Y78          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.532     1.926    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.166    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.712     1.913    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y78          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141     2.054 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.199    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X6Y78          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.988     2.458    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X6Y78          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.532     1.926    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.166    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.712     1.913    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y78          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141     2.054 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.199    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X6Y78          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.988     2.458    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X6Y78          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.532     1.926    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.166    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.712     1.913    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y78          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141     2.054 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.199    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X6Y78          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.988     2.458    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X6Y78          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.532     1.926    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.166    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.712     1.913    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y78          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141     2.054 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.199    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X6Y78          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.988     2.458    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X6Y78          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.532     1.926    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.166    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.712     1.913    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y78          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141     2.054 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.199    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X6Y78          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.988     2.458    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X6Y78          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.532     1.926    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.166    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.712     1.913    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y78          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141     2.054 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.199    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X6Y78          RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.988     2.458    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X6Y78          RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.532     1.926    
    SLICE_X6Y78          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.166    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.712     1.913    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y78          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141     2.054 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.145     2.199    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X6Y78          RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.988     2.458    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X6Y78          RAMS32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.532     1.926    
    SLICE_X6Y78          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.166    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.712     1.913    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X7Y78          FDCE                                         r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDCE (Prop_fdce_C_Q)         0.141     2.054 r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/wr_ptr_reg[0]/Q
                         net (fo=28, routed)          0.217     2.271    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD0
    SLICE_X6Y78          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.988     2.458    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X6Y78          RAMD32                                       r  x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.532     1.926    
    SLICE_X6Y78          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.236    x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EHS
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PIN_EHS }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y11   x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X6Y14   x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y15   x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X5Y15   x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y12   x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y17   x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y7    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X4Y12   x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y6    x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y20   x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y116   x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y116   x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y116   x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y116   x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y116   x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y116   x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y116   x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y116   x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y116  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y116  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y116  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y116  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y116  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y116  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y116  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y116  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y116  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y116  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y128  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X18Y128  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_CLK
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack      497.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.601ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
                            (falling edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (JTAG_CLK fall@500.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.642ns (27.406%)  route 1.701ns (72.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.736ns = ( 506.736 - 500.000 ) 
    Source Clock Delay      (SCD):    7.518ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.832     7.518    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X72Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y54         FDRE (Prop_fdre_C_Q)         0.518     8.036 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          1.701     9.737    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[0]
    SLICE_X78Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.861 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_1/O
                         net (fo=1, routed)           0.000     9.861    x_cpu_top/CPU/x_cr_had_top/A15d/A5b3_out
    SLICE_X78Y53         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK fall edge)
                                                    500.000   500.000 f  
    AA15                                              0.000   500.000 f  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445   501.445 f  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511   504.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   505.047 f  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.689   506.736    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X78Y53         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/C  (IS_INVERTED)
                         clock pessimism              0.727   507.463    
                         clock uncertainty           -0.035   507.428    
    SLICE_X78Y53         FDPE (Setup_fdpe_C_D)        0.034   507.462    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg
  -------------------------------------------------------------------
                         required time                        507.462    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                497.601    

Slack (MET) :             989.234ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.788ns  (logic 1.182ns (10.957%)  route 9.606ns (89.043%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.753ns = ( 1006.753 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.504ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.818     7.504    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDCE (Prop_fdce_C_Q)         0.456     7.960 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=18, routed)          1.037     8.997    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X78Y54         LUT4 (Prop_lut4_I2_O)        0.152     9.149 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          1.163    10.312    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.326    10.638 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9/O
                         net (fo=31, routed)          4.720    15.358    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9_n_0
    SLICE_X68Y59         LUT6 (Prop_lut6_I0_O)        0.124    15.482 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_4/O
                         net (fo=1, routed)           2.686    18.168    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_4_n_0
    SLICE_X68Y55         LUT5 (Prop_lut5_I4_O)        0.124    18.292 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_1/O
                         net (fo=1, routed)           0.000    18.292    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[12]
    SLICE_X68Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.706  1006.753    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
                         clock pessimism              0.727  1007.480    
                         clock uncertainty           -0.035  1007.445    
    SLICE_X68Y55         FDRE (Setup_fdre_C_D)        0.081  1007.526    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]
  -------------------------------------------------------------------
                         required time                       1007.526    
                         arrival time                         -18.292    
  -------------------------------------------------------------------
                         slack                                989.234    

Slack (MET) :             989.252ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.762ns  (logic 1.182ns (10.983%)  route 9.580ns (89.017%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.750ns = ( 1006.750 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.504ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.818     7.504    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDCE (Prop_fdce_C_Q)         0.456     7.960 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=18, routed)          1.037     8.997    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X78Y54         LUT4 (Prop_lut4_I2_O)        0.152     9.149 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          1.163    10.312    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.326    10.638 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9/O
                         net (fo=31, routed)          4.500    15.138    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9_n_0
    SLICE_X69Y59         LUT6 (Prop_lut6_I2_O)        0.124    15.262 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_3/O
                         net (fo=1, routed)           2.880    18.142    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_3_n_0
    SLICE_X70Y54         LUT3 (Prop_lut3_I1_O)        0.124    18.266 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_1/O
                         net (fo=1, routed)           0.000    18.266    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[15]
    SLICE_X70Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.703  1006.750    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
                         clock pessimism              0.727  1007.477    
                         clock uncertainty           -0.035  1007.442    
    SLICE_X70Y54         FDRE (Setup_fdre_C_D)        0.077  1007.519    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]
  -------------------------------------------------------------------
                         required time                       1007.519    
                         arrival time                         -18.266    
  -------------------------------------------------------------------
                         slack                                989.252    

Slack (MET) :             989.304ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.714ns  (logic 1.182ns (11.032%)  route 9.532ns (88.968%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.753ns = ( 1006.753 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.504ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.818     7.504    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDCE (Prop_fdce_C_Q)         0.456     7.960 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=18, routed)          1.037     8.997    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X78Y54         LUT4 (Prop_lut4_I2_O)        0.152     9.149 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          1.373    10.522    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X76Y57         LUT6 (Prop_lut6_I1_O)        0.326    10.848 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2/O
                         net (fo=32, routed)          3.733    14.581    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2_n_0
    SLICE_X68Y59         LUT6 (Prop_lut6_I5_O)        0.124    14.705 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_3/O
                         net (fo=1, routed)           3.389    18.094    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_3_n_0
    SLICE_X68Y54         LUT6 (Prop_lut6_I0_O)        0.124    18.218 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_2/O
                         net (fo=1, routed)           0.000    18.218    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[31]
    SLICE_X68Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.706  1006.753    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
                         clock pessimism              0.727  1007.480    
                         clock uncertainty           -0.035  1007.445    
    SLICE_X68Y54         FDRE (Setup_fdre_C_D)        0.077  1007.522    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]
  -------------------------------------------------------------------
                         required time                       1007.522    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                989.304    

Slack (MET) :             989.493ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.525ns  (logic 1.182ns (11.230%)  route 9.343ns (88.770%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.750ns = ( 1006.750 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.504ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.818     7.504    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDCE (Prop_fdce_C_Q)         0.456     7.960 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=18, routed)          1.037     8.997    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X78Y54         LUT4 (Prop_lut4_I2_O)        0.152     9.149 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          1.163    10.312    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.326    10.638 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9/O
                         net (fo=31, routed)          3.808    14.446    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9_n_0
    SLICE_X71Y65         LUT6 (Prop_lut6_I2_O)        0.124    14.570 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_3/O
                         net (fo=1, routed)           3.335    17.906    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_3_n_0
    SLICE_X72Y54         LUT3 (Prop_lut3_I1_O)        0.124    18.030 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_1/O
                         net (fo=1, routed)           0.000    18.030    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[16]
    SLICE_X72Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.703  1006.750    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X72Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/C
                         clock pessimism              0.727  1007.477    
                         clock uncertainty           -0.035  1007.442    
    SLICE_X72Y54         FDRE (Setup_fdre_C_D)        0.081  1007.523    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]
  -------------------------------------------------------------------
                         required time                       1007.523    
                         arrival time                         -18.030    
  -------------------------------------------------------------------
                         slack                                989.493    

Slack (MET) :             989.563ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.454ns  (logic 1.182ns (11.306%)  route 9.272ns (88.694%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.753ns = ( 1006.753 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.504ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.818     7.504    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDCE (Prop_fdce_C_Q)         0.456     7.960 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=18, routed)          1.037     8.997    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X78Y54         LUT4 (Prop_lut4_I2_O)        0.152     9.149 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          1.163    10.312    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.326    10.638 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9/O
                         net (fo=31, routed)          4.127    14.765    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9_n_0
    SLICE_X68Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.889 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_4/O
                         net (fo=1, routed)           2.946    17.834    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_4_n_0
    SLICE_X68Y55         LUT5 (Prop_lut5_I4_O)        0.124    17.958 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_1/O
                         net (fo=1, routed)           0.000    17.958    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[11]
    SLICE_X68Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.706  1006.753    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
                         clock pessimism              0.727  1007.480    
                         clock uncertainty           -0.035  1007.445    
    SLICE_X68Y55         FDRE (Setup_fdre_C_D)        0.077  1007.522    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]
  -------------------------------------------------------------------
                         required time                       1007.522    
                         arrival time                         -17.958    
  -------------------------------------------------------------------
                         slack                                989.563    

Slack (MET) :             989.603ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.415ns  (logic 0.952ns (9.140%)  route 9.463ns (90.860%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.750ns = ( 1006.750 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.504ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.818     7.504    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X79Y52         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y52         FDRE (Prop_fdre_C_Q)         0.456     7.960 r  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/Q
                         net (fo=13, routed)          1.323     9.284    x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.408 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.575    10.983    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X79Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.107 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          3.987    15.094    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X71Y54         LUT6 (Prop_lut6_I5_O)        0.124    15.218 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_4/O
                         net (fo=1, routed)           2.578    17.795    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_4_n_0
    SLICE_X70Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.919 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_1/O
                         net (fo=1, routed)           0.000    17.919    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[20]
    SLICE_X70Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.703  1006.750    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/C
                         clock pessimism              0.727  1007.477    
                         clock uncertainty           -0.035  1007.442    
    SLICE_X70Y54         FDRE (Setup_fdre_C_D)        0.081  1007.523    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]
  -------------------------------------------------------------------
                         required time                       1007.523    
                         arrival time                         -17.919    
  -------------------------------------------------------------------
                         slack                                989.603    

Slack (MET) :             989.633ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.334ns  (logic 0.952ns (9.212%)  route 9.382ns (90.788%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.747ns = ( 1006.747 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.504ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.818     7.504    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X79Y52         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y52         FDRE (Prop_fdre_C_Q)         0.456     7.960 r  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/Q
                         net (fo=13, routed)          1.323     9.284    x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I4_O)        0.124     9.408 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_12/O
                         net (fo=1, routed)           1.575    10.983    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2_0
    SLICE_X79Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.107 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8/O
                         net (fo=32, routed)          3.610    14.717    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_8_n_0
    SLICE_X68Y53         LUT6 (Prop_lut6_I5_O)        0.124    14.841 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_6/O
                         net (fo=1, routed)           2.874    17.714    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_6_n_0
    SLICE_X75Y54         LUT6 (Prop_lut6_I4_O)        0.124    17.838 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_1/O
                         net (fo=1, routed)           0.000    17.838    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[7]
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.700  1006.747    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/C
                         clock pessimism              0.727  1007.474    
                         clock uncertainty           -0.035  1007.439    
    SLICE_X75Y54         FDRE (Setup_fdre_C_D)        0.032  1007.471    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]
  -------------------------------------------------------------------
                         required time                       1007.471    
                         arrival time                         -17.838    
  -------------------------------------------------------------------
                         slack                                989.633    

Slack (MET) :             989.687ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.282ns  (logic 1.182ns (11.496%)  route 9.100ns (88.504%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.750ns = ( 1006.750 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.504ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.818     7.504    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDCE (Prop_fdce_C_Q)         0.456     7.960 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=18, routed)          1.037     8.997    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X78Y54         LUT4 (Prop_lut4_I2_O)        0.152     9.149 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          1.163    10.312    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.326    10.638 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9/O
                         net (fo=31, routed)          4.311    14.948    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9_n_0
    SLICE_X73Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.072 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3/O
                         net (fo=1, routed)           2.589    17.662    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3_n_0
    SLICE_X73Y54         LUT6 (Prop_lut6_I5_O)        0.124    17.786 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_1/O
                         net (fo=1, routed)           0.000    17.786    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[4]
    SLICE_X73Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.703  1006.750    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X73Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                         clock pessimism              0.727  1007.477    
                         clock uncertainty           -0.035  1007.442    
    SLICE_X73Y54         FDRE (Setup_fdre_C_D)        0.031  1007.473    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]
  -------------------------------------------------------------------
                         required time                       1007.473    
                         arrival time                         -17.786    
  -------------------------------------------------------------------
                         slack                                989.687    

Slack (MET) :             989.732ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 1.182ns (11.502%)  route 9.094ns (88.498%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.743ns = ( 1006.743 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.504ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.818     7.504    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDCE (Prop_fdce_C_Q)         0.456     7.960 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=18, routed)          1.037     8.997    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X78Y54         LUT4 (Prop_lut4_I2_O)        0.152     9.149 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_11/O
                         net (fo=23, routed)          1.163    10.312    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[3]
    SLICE_X77Y57         LUT6 (Prop_lut6_I3_O)        0.326    10.638 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9/O
                         net (fo=31, routed)          3.817    14.455    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9_n_0
    SLICE_X73Y65         LUT6 (Prop_lut6_I2_O)        0.124    14.579 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_3/O
                         net (fo=1, routed)           3.077    17.656    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_3_n_0
    SLICE_X76Y58         LUT3 (Prop_lut3_I1_O)        0.124    17.780 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_1/O
                         net (fo=1, routed)           0.000    17.780    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[17]
    SLICE_X76Y58         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.696  1006.743    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X76Y58         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
                         clock pessimism              0.727  1007.470    
                         clock uncertainty           -0.035  1007.435    
    SLICE_X76Y58         FDRE (Setup_fdre_C_D)        0.077  1007.512    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]
  -------------------------------------------------------------------
                         required time                       1007.512    
                         arrival time                         -17.780    
  -------------------------------------------------------------------
                         slack                                989.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.209ns (42.081%)  route 0.288ns (57.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.633     2.749    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDCE (Prop_fdce_C_Q)         0.164     2.913 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/Q
                         net (fo=17, routed)          0.288     3.201    x_cpu_top/CPU/x_cr_had_top/A15d/Q[2]
    SLICE_X84Y52         LUT5 (Prop_lut5_I1_O)        0.045     3.246 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[4]_i_1/O
                         net (fo=1, routed)           0.000     3.246    x_cpu_top/CPU/x_cr_had_top/A15d/A57[4]_i_1_n_0
    SLICE_X84Y52         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.907     3.473    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y52         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/C
                         clock pessimism             -0.459     3.014    
    SLICE_X84Y52         FDRE (Hold_fdre_C_D)         0.120     3.134    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.815%)  route 0.303ns (59.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.633     2.749    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDCE (Prop_fdce_C_Q)         0.164     2.913 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/Q
                         net (fo=17, routed)          0.303     3.216    x_cpu_top/CPU/x_cr_had_top/A15d/Q[2]
    SLICE_X84Y52         LUT5 (Prop_lut5_I1_O)        0.045     3.261 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[3]_i_1/O
                         net (fo=1, routed)           0.000     3.261    x_cpu_top/CPU/x_cr_had_top/A15d/A57[3]_i_1_n_0
    SLICE_X84Y52         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.907     3.473    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y52         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/C
                         clock pessimism             -0.459     3.014    
    SLICE_X84Y52         FDRE (Hold_fdre_C_D)         0.121     3.135    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/D
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.670%)  route 0.102ns (35.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.633     2.749    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDCE (Prop_fdce_C_Q)         0.141     2.890 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=18, routed)          0.102     2.992    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X80Y52         LUT6 (Prop_lut6_I3_O)        0.045     3.037 r  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_i_2/O
                         net (fo=1, routed)           0.000     3.037    x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg_0
    SLICE_X80Y52         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.908     3.474    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y52         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
                         clock pessimism             -0.712     2.762    
    SLICE_X80Y52         FDPE (Hold_fdpe_C_D)         0.121     2.883    x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.633     2.749    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDCE (Prop_fdce_C_Q)         0.141     2.890 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/Q
                         net (fo=7, routed)           0.132     3.022    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[1]
    SLICE_X84Y51         LUT5 (Prop_lut5_I3_O)        0.048     3.070 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[3]_i_1/O
                         net (fo=1, routed)           0.000     3.070    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[3]_i_1_n_0
    SLICE_X84Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.907     3.473    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
                         clock pessimism             -0.711     2.762    
    SLICE_X84Y51         FDCE (Hold_fdce_C_D)         0.131     2.893    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.632     2.748    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y51         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y51         FDPE (Prop_fdpe_C_Q)         0.141     2.889 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/Q
                         net (fo=3, routed)           0.099     2.988    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[6]
    SLICE_X83Y51         LUT5 (Prop_lut5_I1_O)        0.045     3.033 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[5]_i_1/O
                         net (fo=1, routed)           0.000     3.033    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[5]_i_1_n_0
    SLICE_X83Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.906     3.472    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
                         clock pessimism             -0.711     2.761    
    SLICE_X83Y51         FDCE (Hold_fdce_C_D)         0.092     2.853    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.633     2.749    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDCE (Prop_fdce_C_Q)         0.141     2.890 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/Q
                         net (fo=7, routed)           0.132     3.022    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[1]
    SLICE_X84Y51         LUT4 (Prop_lut4_I2_O)        0.045     3.067 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[2]_i_1/O
                         net (fo=1, routed)           0.000     3.067    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[2]_i_1_n_0
    SLICE_X84Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.907     3.473    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/C
                         clock pessimism             -0.711     2.762    
    SLICE_X84Y51         FDCE (Hold_fdce_C_D)         0.120     2.882    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.633     2.749    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDCE (Prop_fdce_C_Q)         0.141     2.890 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/Q
                         net (fo=7, routed)           0.136     3.026    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[1]
    SLICE_X84Y51         LUT6 (Prop_lut6_I3_O)        0.045     3.071 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[4]_i_1/O
                         net (fo=1, routed)           0.000     3.071    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[4]_i_1_n_0
    SLICE_X84Y51         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.907     3.473    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y51         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/C
                         clock pessimism             -0.711     2.762    
    SLICE_X84Y51         FDPE (Hold_fdpe_C_D)         0.121     2.883    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.414%)  route 0.183ns (49.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.631     2.747    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y53         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDCE (Prop_fdce_C_Q)         0.141     2.888 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/Q
                         net (fo=8, routed)           0.183     3.071    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[1]
    SLICE_X80Y53         LUT3 (Prop_lut3_I0_O)        0.045     3.116 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[2]_i_1/O
                         net (fo=1, routed)           0.000     3.116    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[2]_i_1_n_0
    SLICE_X80Y53         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.907     3.473    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y53         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
                         clock pessimism             -0.688     2.785    
    SLICE_X80Y53         FDCE (Hold_fdce_C_D)         0.120     2.905    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.632     2.748    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDCE (Prop_fdce_C_Q)         0.141     2.889 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/Q
                         net (fo=11, routed)          0.131     3.021    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[0]
    SLICE_X82Y51         LUT4 (Prop_lut4_I3_O)        0.045     3.066 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[6]_i_1/O
                         net (fo=1, routed)           0.000     3.066    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[6]_i_1_n_0
    SLICE_X82Y51         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.906     3.472    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y51         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/C
                         clock pessimism             -0.711     2.761    
    SLICE_X82Y51         FDPE (Hold_fdpe_C_D)         0.091     2.852    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.386%)  route 0.407ns (68.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.633     2.749    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDCE (Prop_fdce_C_Q)         0.141     2.890 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=18, routed)          0.407     3.297    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X85Y52         LUT5 (Prop_lut5_I4_O)        0.045     3.342 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[2]_i_1/O
                         net (fo=1, routed)           0.000     3.342    x_cpu_top/CPU/x_cr_had_top/A15d/A57[2]_i_1_n_0
    SLICE_X85Y52         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.907     3.473    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y52         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]/C
                         clock pessimism             -0.459     3.014    
    SLICE_X85Y52         FDRE (Hold_fdre_C_D)         0.107     3.121    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           3.342    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTAG_CLK
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { PAD_JTAG_TCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y0  padmux_cpu_jtg_tclk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X80Y52   x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         1000.000    999.000    SLICE_X80Y52   x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X82Y52   x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X79Y52   x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X72Y54   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X66Y54   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X68Y55   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X68Y55   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X69Y54   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X72Y54   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X70Y54   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X72Y54   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X70Y54   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X73Y54   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X73Y54   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X70Y54   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X82Y53   x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X80Y52   x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X80Y52   x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X82Y52   x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X83Y51   x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X83Y51   x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X82Y51   x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X78Y53   x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X80Y52   x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X80Y52   x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X82Y52   x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X79Y52   x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X72Y54   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_CLK
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack       42.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.365ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.704ns (12.394%)  route 4.976ns (87.606%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.799ns = ( 55.799 - 50.000 ) 
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.828     7.514    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.456     7.970 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.986     9.956    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.080 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.000    11.080    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]_1
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.124    11.204 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          1.990    13.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4_n_0
    SLICE_X63Y61         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.710    55.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/POUT_EHS_OBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]/C
                         clock pessimism              0.000    55.799    
                         clock uncertainty           -0.035    55.764    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205    55.559    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]
  -------------------------------------------------------------------
                         required time                         55.559    
                         arrival time                         -13.194    
  -------------------------------------------------------------------
                         slack                                 42.365    

Slack (MET) :             42.365ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.704ns (12.394%)  route 4.976ns (87.606%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.799ns = ( 55.799 - 50.000 ) 
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.828     7.514    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.456     7.970 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.986     9.956    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.080 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.000    11.080    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]_1
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.124    11.204 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          1.990    13.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4_n_0
    SLICE_X63Y61         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.710    55.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/POUT_EHS_OBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[15]/C
                         clock pessimism              0.000    55.799    
                         clock uncertainty           -0.035    55.764    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205    55.559    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[15]
  -------------------------------------------------------------------
                         required time                         55.559    
                         arrival time                         -13.194    
  -------------------------------------------------------------------
                         slack                                 42.365    

Slack (MET) :             42.365ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.704ns (12.394%)  route 4.976ns (87.606%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.799ns = ( 55.799 - 50.000 ) 
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.828     7.514    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.456     7.970 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.986     9.956    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.080 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.000    11.080    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[0]_1
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.124    11.204 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4/O
                         net (fo=18, routed)          1.990    13.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4_n_0
    SLICE_X63Y61         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.710    55.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/POUT_EHS_OBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[9]/C
                         clock pessimism              0.000    55.799    
                         clock uncertainty           -0.035    55.764    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205    55.559    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst_reg[9]
  -------------------------------------------------------------------
                         required time                         55.559    
                         arrival time                         -13.194    
  -------------------------------------------------------------------
                         slack                                 42.365    

Slack (MET) :             42.384ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.704ns (12.422%)  route 4.963ns (87.578%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 55.806 - 50.000 ) 
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.828     7.514    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.456     7.970 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.986     9.956    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.080 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.130    11.210    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[0]_2
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.334 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3/O
                         net (fo=18, routed)          1.847    13.181    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3_n_0
    SLICE_X53Y57         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.717    55.806    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/POUT_EHS_OBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[8]/C
                         clock pessimism              0.000    55.806    
                         clock uncertainty           -0.035    55.771    
    SLICE_X53Y57         FDRE (Setup_fdre_C_CE)      -0.205    55.566    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[8]
  -------------------------------------------------------------------
                         required time                         55.566    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                                 42.384    

Slack (MET) :             42.534ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 0.704ns (12.778%)  route 4.806ns (87.222%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.798ns = ( 55.798 - 50.000 ) 
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.828     7.514    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.456     7.970 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.986     9.956    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.080 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.130    11.210    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[0]_2
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.334 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3/O
                         net (fo=18, routed)          1.689    13.024    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3_n_0
    SLICE_X65Y61         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.709    55.798    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/POUT_EHS_OBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[15]/C
                         clock pessimism              0.000    55.798    
                         clock uncertainty           -0.035    55.763    
    SLICE_X65Y61         FDRE (Setup_fdre_C_CE)      -0.205    55.558    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[15]
  -------------------------------------------------------------------
                         required time                         55.558    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                 42.534    

Slack (MET) :             42.535ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 0.704ns (12.765%)  route 4.811ns (87.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.805ns = ( 55.805 - 50.000 ) 
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.828     7.514    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.456     7.970 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.986     9.956    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.080 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.130    11.210    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[0]_2
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.334 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3/O
                         net (fo=18, routed)          1.695    13.029    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3_n_0
    SLICE_X57Y57         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.716    55.805    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/POUT_EHS_OBUF_BUFG
    SLICE_X57Y57         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[11]/C
                         clock pessimism              0.000    55.805    
                         clock uncertainty           -0.035    55.770    
    SLICE_X57Y57         FDRE (Setup_fdre_C_CE)      -0.205    55.565    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[11]
  -------------------------------------------------------------------
                         required time                         55.565    
                         arrival time                         -13.029    
  -------------------------------------------------------------------
                         slack                                 42.535    

Slack (MET) :             42.535ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 0.704ns (12.765%)  route 4.811ns (87.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.805ns = ( 55.805 - 50.000 ) 
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.828     7.514    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.456     7.970 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.986     9.956    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.080 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.130    11.210    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[0]_2
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.334 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3/O
                         net (fo=18, routed)          1.695    13.029    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3_n_0
    SLICE_X57Y57         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.716    55.805    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/POUT_EHS_OBUF_BUFG
    SLICE_X57Y57         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[14]/C
                         clock pessimism              0.000    55.805    
                         clock uncertainty           -0.035    55.770    
    SLICE_X57Y57         FDRE (Setup_fdre_C_CE)      -0.205    55.565    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst_reg[14]
  -------------------------------------------------------------------
                         required time                         55.565    
                         arrival time                         -13.029    
  -------------------------------------------------------------------
                         slack                                 42.535    

Slack (MET) :             42.544ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 0.704ns (12.717%)  route 4.832ns (87.283%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.799ns = ( 55.799 - 50.000 ) 
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.828     7.514    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.456     7.970 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.986     9.956    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.080 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.908    10.989    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[0]_1
    SLICE_X55Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.113 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst[15]_i_1__2/O
                         net (fo=18, routed)          1.937    13.050    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst[15]_i_1__2_n_0
    SLICE_X64Y60         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.710    55.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/POUT_EHS_OBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[15]/C
                         clock pessimism              0.000    55.799    
                         clock uncertainty           -0.035    55.764    
    SLICE_X64Y60         FDRE (Setup_fdre_C_CE)      -0.169    55.595    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[15]
  -------------------------------------------------------------------
                         required time                         55.595    
                         arrival time                         -13.050    
  -------------------------------------------------------------------
                         slack                                 42.544    

Slack (MET) :             42.544ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 0.704ns (12.717%)  route 4.832ns (87.283%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.799ns = ( 55.799 - 50.000 ) 
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.828     7.514    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.456     7.970 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.986     9.956    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.080 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.908    10.989    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[0]_1
    SLICE_X55Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.113 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst[15]_i_1__2/O
                         net (fo=18, routed)          1.937    13.050    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst[15]_i_1__2_n_0
    SLICE_X64Y60         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.710    55.799    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/POUT_EHS_OBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[9]/C
                         clock pessimism              0.000    55.799    
                         clock uncertainty           -0.035    55.764    
    SLICE_X64Y60         FDRE (Setup_fdre_C_CE)      -0.169    55.595    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[9]
  -------------------------------------------------------------------
                         required time                         55.595    
                         arrival time                         -13.050    
  -------------------------------------------------------------------
                         slack                                 42.544    

Slack (MET) :             42.544ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.704ns (12.712%)  route 4.834ns (87.288%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 55.801 - 50.000 ) 
    Source Clock Delay      (SCD):    7.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           4.074     5.590    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.686 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.828     7.514    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.456     7.970 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.986     9.956    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[1]
    SLICE_X57Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.080 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          0.908    10.989    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[0]_1
    SLICE_X55Y62         LUT3 (Prop_lut3_I0_O)        0.124    11.113 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst[15]_i_1__2/O
                         net (fo=18, routed)          1.939    13.052    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst[15]_i_1__2_n_0
    SLICE_X62Y57         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.712    55.801    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/POUT_EHS_OBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[0]/C
                         clock pessimism              0.000    55.801    
                         clock uncertainty           -0.035    55.766    
    SLICE_X62Y57         FDRE (Setup_fdre_C_CE)      -0.169    55.597    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[0]
  -------------------------------------------------------------------
                         required time                         55.597    
                         arrival time                         -13.052    
  -------------------------------------------------------------------
                         slack                                 42.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.531%)  route 0.133ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.643     2.759    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X73Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/Q
                         net (fo=12, routed)          0.133     3.033    x_cpu_top/CPU/x_cr_had_top/A18545/D[3]
    SLICE_X71Y53         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.920     2.390    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X71Y53         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[3]/C
                         clock pessimism              0.000     2.390    
                         clock uncertainty            0.035     2.426    
    SLICE_X71Y53         FDRE (Hold_fdre_C_D)         0.070     2.496    x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.948%)  route 0.097ns (37.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.644     2.760    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y55         FDRE (Prop_fdre_C_Q)         0.164     2.924 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/Q
                         net (fo=9, routed)           0.097     3.021    x_cpu_top/CPU/x_cr_had_top/A18545/D[12]
    SLICE_X69Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.921     2.391    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X69Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[12]/C
                         clock pessimism              0.000     2.391    
                         clock uncertainty            0.035     2.427    
    SLICE_X69Y55         FDRE (Hold_fdre_C_D)         0.047     2.474    x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.531%)  route 0.133ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.643     2.759    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X73Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y54         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[3]/Q
                         net (fo=12, routed)          0.133     3.033    x_cpu_top/CPU/x_cr_had_top/A18545/D[3]
    SLICE_X70Y53         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.920     2.390    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X70Y53         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[3]/C
                         clock pessimism              0.000     2.390    
                         clock uncertainty            0.035     2.426    
    SLICE_X70Y53         FDRE (Hold_fdre_C_D)         0.059     2.485    x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.642     2.758    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X73Y59         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y59         FDRE (Prop_fdre_C_Q)         0.141     2.899 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/Q
                         net (fo=9, routed)           0.140     3.040    x_cpu_top/CPU/x_cr_had_top/A18545/D[25]
    SLICE_X72Y59         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.919     2.389    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X72Y59         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[25]/C
                         clock pessimism              0.000     2.389    
                         clock uncertainty            0.035     2.425    
    SLICE_X72Y59         FDRE (Hold_fdre_C_D)         0.060     2.485    x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.078%)  route 0.141ns (49.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.640     2.756    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y57         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_fdre_C_Q)         0.141     2.897 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/Q
                         net (fo=9, routed)           0.141     3.038    x_cpu_top/CPU/x_cr_had_top/A18545/D[14]
    SLICE_X74Y57         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.916     2.386    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X74Y57         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[14]/C
                         clock pessimism              0.000     2.386    
                         clock uncertainty            0.035     2.422    
    SLICE_X74Y57         FDRE (Hold_fdre_C_D)         0.059     2.481    x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.215%)  route 0.139ns (45.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.643     2.759    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y54         FDRE (Prop_fdre_C_Q)         0.164     2.923 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/Q
                         net (fo=9, routed)           0.139     3.062    x_cpu_top/CPU/x_cr_had_top/A18545/D[9]
    SLICE_X71Y56         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.920     2.390    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X71Y56         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[9]/C
                         clock pessimism              0.000     2.390    
                         clock uncertainty            0.035     2.426    
    SLICE_X71Y56         FDRE (Hold_fdre_C_D)         0.076     2.502    x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A1861f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.394%)  route 0.157ns (52.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.641     2.757    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.141     2.898 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/Q
                         net (fo=13, routed)          0.157     3.055    x_cpu_top/CPU/x_cr_had_top/A18545/D[7]
    SLICE_X75Y55         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.917     2.387    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X75Y55         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861f_reg[7]/C
                         clock pessimism              0.000     2.387    
                         clock uncertainty            0.035     2.423    
    SLICE_X75Y55         FDCE (Hold_fdce_C_D)         0.071     2.494    x_cpu_top/CPU/x_cr_had_top/A18545/A1861f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18616_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.024%)  route 0.140ns (45.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.643     2.759    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y54         FDRE (Prop_fdre_C_Q)         0.164     2.923 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/Q
                         net (fo=10, routed)          0.140     3.063    x_cpu_top/CPU/x_cr_had_top/A18545/D[15]
    SLICE_X69Y53         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18616_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.921     2.391    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X69Y53         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18616_reg/C
                         clock pessimism              0.000     2.391    
                         clock uncertainty            0.035     2.427    
    SLICE_X69Y53         FDCE (Hold_fdce_C_D)         0.070     2.497    x_cpu_top/CPU/x_cr_had_top/A18545/A18616_reg
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.642%)  route 0.142ns (46.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.638     2.754    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X76Y58         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y58         FDRE (Prop_fdre_C_Q)         0.164     2.918 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/Q
                         net (fo=10, routed)          0.142     3.060    x_cpu_top/CPU/x_cr_had_top/A18545/D[17]
    SLICE_X75Y59         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.916     2.386    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X75Y59         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[17]/C
                         clock pessimism              0.000     2.386    
                         clock uncertainty            0.035     2.422    
    SLICE_X75Y59         FDRE (Hold_fdre_C_D)         0.070     2.492    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.271%)  route 0.145ns (50.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.807     2.090    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.116 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.641     2.757    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y54         FDRE (Prop_fdre_C_Q)         0.141     2.898 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/Q
                         net (fo=13, routed)          0.145     3.044    x_cpu_top/CPU/x_cr_had_top/A18545/D[2]
    SLICE_X74Y53         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.917     2.387    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X74Y53         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[2]/C
                         clock pessimism              0.000     2.387    
                         clock uncertainty            0.035     2.423    
    SLICE_X74Y53         FDRE (Hold_fdre_C_D)         0.052     2.475    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.569    





---------------------------------------------------------------------------------------------------
From Clock:  EHS
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack       37.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.598ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.079ns  (logic 1.381ns (10.559%)  route 11.698ns (89.441%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.753ns = ( 1006.753 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.117ns = ( 956.117 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.819   956.117    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X80Y55         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDCE (Prop_fdce_C_Q)         0.478   956.595 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=28, routed)          2.160   958.755    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_0[1]
    SLICE_X78Y54         LUT2 (Prop_lut2_I1_O)        0.323   959.078 f  x_cpu_top/CPU/x_cr_had_top/A18545/A86[7]_i_2/O
                         net (fo=10, routed)          2.416   961.494    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_1
    SLICE_X76Y57         LUT6 (Prop_lut6_I4_O)        0.332   961.826 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2/O
                         net (fo=32, routed)          3.733   965.559    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2_n_0
    SLICE_X68Y59         LUT6 (Prop_lut6_I5_O)        0.124   965.683 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_3/O
                         net (fo=1, routed)           3.389   969.072    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_3_n_0
    SLICE_X68Y54         LUT6 (Prop_lut6_I0_O)        0.124   969.196 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_2/O
                         net (fo=1, routed)           0.000   969.196    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[31]
    SLICE_X68Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.706  1006.753    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
                         clock pessimism              0.000  1006.753    
                         clock uncertainty           -0.035  1006.717    
    SLICE_X68Y54         FDRE (Setup_fdre_C_D)        0.077  1006.794    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]
  -------------------------------------------------------------------
                         required time                       1006.794    
                         arrival time                        -969.196    
  -------------------------------------------------------------------
                         slack                                 37.598    

Slack (MET) :             37.901ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.780ns  (logic 1.381ns (10.806%)  route 11.399ns (89.194%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.753ns = ( 1006.753 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.117ns = ( 956.117 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.819   956.117    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X80Y55         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDCE (Prop_fdce_C_Q)         0.478   956.595 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=28, routed)          2.160   958.755    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_0[1]
    SLICE_X78Y54         LUT2 (Prop_lut2_I1_O)        0.323   959.078 f  x_cpu_top/CPU/x_cr_had_top/A18545/A86[7]_i_2/O
                         net (fo=10, routed)          2.490   961.568    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_1
    SLICE_X78Y56         LUT6 (Prop_lut6_I1_O)        0.332   961.900 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_4/O
                         net (fo=10, routed)          3.426   965.326    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_4_n_0
    SLICE_X76Y54         LUT6 (Prop_lut6_I5_O)        0.124   965.450 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_4/O
                         net (fo=1, routed)           3.323   968.773    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_4_n_0
    SLICE_X68Y54         LUT6 (Prop_lut6_I2_O)        0.124   968.897 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_1/O
                         net (fo=1, routed)           0.000   968.897    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[8]
    SLICE_X68Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.706  1006.753    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/C
                         clock pessimism              0.000  1006.753    
                         clock uncertainty           -0.035  1006.717    
    SLICE_X68Y54         FDRE (Setup_fdre_C_D)        0.081  1006.798    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]
  -------------------------------------------------------------------
                         required time                       1006.798    
                         arrival time                        -968.897    
  -------------------------------------------------------------------
                         slack                                 37.901    

Slack (MET) :             37.923ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.758ns  (logic 1.188ns (9.312%)  route 11.570ns (90.688%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.753ns = ( 1006.753 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.117ns = ( 956.117 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.819   956.117    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X79Y53         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y53         FDCE (Prop_fdce_C_Q)         0.456   956.573 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/Q
                         net (fo=29, routed)          1.633   958.206    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]
    SLICE_X79Y55         LUT2 (Prop_lut2_I1_O)        0.152   958.358 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_8/O
                         net (fo=5, routed)           2.531   960.889    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[2]_0
    SLICE_X77Y57         LUT6 (Prop_lut6_I0_O)        0.332   961.221 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9/O
                         net (fo=31, routed)          4.720   965.941    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9_n_0
    SLICE_X68Y59         LUT6 (Prop_lut6_I0_O)        0.124   966.065 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_4/O
                         net (fo=1, routed)           2.686   968.751    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_4_n_0
    SLICE_X68Y55         LUT5 (Prop_lut5_I4_O)        0.124   968.875 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_1/O
                         net (fo=1, routed)           0.000   968.875    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[12]
    SLICE_X68Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.706  1006.753    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
                         clock pessimism              0.000  1006.753    
                         clock uncertainty           -0.035  1006.717    
    SLICE_X68Y55         FDRE (Setup_fdre_C_D)        0.081  1006.798    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]
  -------------------------------------------------------------------
                         required time                       1006.798    
                         arrival time                        -968.875    
  -------------------------------------------------------------------
                         slack                                 37.923    

Slack (MET) :             37.942ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.732ns  (logic 1.188ns (9.331%)  route 11.544ns (90.669%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.750ns = ( 1006.750 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.117ns = ( 956.117 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.819   956.117    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X79Y53         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y53         FDCE (Prop_fdce_C_Q)         0.456   956.573 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/Q
                         net (fo=29, routed)          1.633   958.206    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]
    SLICE_X79Y55         LUT2 (Prop_lut2_I1_O)        0.152   958.358 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_8/O
                         net (fo=5, routed)           2.531   960.889    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[2]_0
    SLICE_X77Y57         LUT6 (Prop_lut6_I0_O)        0.332   961.221 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9/O
                         net (fo=31, routed)          4.500   965.721    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9_n_0
    SLICE_X69Y59         LUT6 (Prop_lut6_I2_O)        0.124   965.845 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_3/O
                         net (fo=1, routed)           2.880   968.725    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_3_n_0
    SLICE_X70Y54         LUT3 (Prop_lut3_I1_O)        0.124   968.849 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_1/O
                         net (fo=1, routed)           0.000   968.849    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[15]
    SLICE_X70Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.703  1006.750    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X70Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
                         clock pessimism              0.000  1006.750    
                         clock uncertainty           -0.035  1006.714    
    SLICE_X70Y54         FDRE (Setup_fdre_C_D)        0.077  1006.791    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]
  -------------------------------------------------------------------
                         required time                       1006.791    
                         arrival time                        -968.849    
  -------------------------------------------------------------------
                         slack                                 37.942    

Slack (MET) :             38.012ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.657ns  (logic 1.381ns (10.911%)  route 11.276ns (89.089%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.744ns = ( 1006.744 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.117ns = ( 956.117 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.819   956.117    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X80Y55         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDCE (Prop_fdce_C_Q)         0.478   956.595 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=28, routed)          2.160   958.755    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_0[1]
    SLICE_X78Y54         LUT2 (Prop_lut2_I1_O)        0.323   959.078 f  x_cpu_top/CPU/x_cr_had_top/A18545/A86[7]_i_2/O
                         net (fo=10, routed)          2.490   961.568    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_1
    SLICE_X78Y56         LUT6 (Prop_lut6_I1_O)        0.332   961.900 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_4/O
                         net (fo=10, routed)          3.768   965.669    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_4_n_0
    SLICE_X76Y54         LUT6 (Prop_lut6_I0_O)        0.124   965.793 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_4/O
                         net (fo=1, routed)           2.857   968.650    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_4_n_0
    SLICE_X76Y54         LUT4 (Prop_lut4_I2_O)        0.124   968.774 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_1/O
                         net (fo=1, routed)           0.000   968.774    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[5]
    SLICE_X76Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.697  1006.744    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X76Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/C
                         clock pessimism              0.000  1006.744    
                         clock uncertainty           -0.035  1006.708    
    SLICE_X76Y54         FDRE (Setup_fdre_C_D)        0.077  1006.785    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]
  -------------------------------------------------------------------
                         required time                       1006.785    
                         arrival time                        -968.774    
  -------------------------------------------------------------------
                         slack                                 38.012    

Slack (MET) :             38.058ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.616ns  (logic 1.381ns (10.946%)  route 11.235ns (89.054%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.750ns = ( 1006.750 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.117ns = ( 956.117 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.819   956.117    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X80Y55         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDCE (Prop_fdce_C_Q)         0.478   956.595 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=28, routed)          2.160   958.755    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_0[1]
    SLICE_X78Y54         LUT2 (Prop_lut2_I1_O)        0.323   959.078 f  x_cpu_top/CPU/x_cr_had_top/A18545/A86[7]_i_2/O
                         net (fo=10, routed)          2.490   961.568    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_1
    SLICE_X78Y56         LUT6 (Prop_lut6_I1_O)        0.332   961.900 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_4/O
                         net (fo=10, routed)          4.168   966.068    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_4_n_0
    SLICE_X74Y54         LUT6 (Prop_lut6_I0_O)        0.124   966.192 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_5/O
                         net (fo=1, routed)           2.417   968.609    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_5_n_0
    SLICE_X72Y54         LUT6 (Prop_lut6_I5_O)        0.124   968.733 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_1/O
                         net (fo=1, routed)           0.000   968.733    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[0]
    SLICE_X72Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.703  1006.750    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X72Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                         clock pessimism              0.000  1006.750    
                         clock uncertainty           -0.035  1006.714    
    SLICE_X72Y54         FDRE (Setup_fdre_C_D)        0.077  1006.791    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]
  -------------------------------------------------------------------
                         required time                       1006.791    
                         arrival time                        -968.733    
  -------------------------------------------------------------------
                         slack                                 38.058    

Slack (MET) :             38.127ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.551ns  (logic 1.381ns (11.003%)  route 11.170ns (88.997%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.753ns = ( 1006.753 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.117ns = ( 956.117 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.819   956.117    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X80Y55         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDCE (Prop_fdce_C_Q)         0.478   956.595 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=28, routed)          2.160   958.755    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_0[1]
    SLICE_X78Y54         LUT2 (Prop_lut2_I1_O)        0.323   959.078 f  x_cpu_top/CPU/x_cr_had_top/A18545/A86[7]_i_2/O
                         net (fo=10, routed)          2.490   961.568    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_1
    SLICE_X78Y56         LUT6 (Prop_lut6_I1_O)        0.332   961.900 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_4/O
                         net (fo=10, routed)          4.215   966.116    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_4_n_0
    SLICE_X71Y55         LUT3 (Prop_lut3_I2_O)        0.124   966.240 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_2/O
                         net (fo=1, routed)           2.304   968.544    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_2_n_0
    SLICE_X68Y55         LUT5 (Prop_lut5_I0_O)        0.124   968.668 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_1/O
                         net (fo=1, routed)           0.000   968.668    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[11]
    SLICE_X68Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.706  1006.753    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
                         clock pessimism              0.000  1006.753    
                         clock uncertainty           -0.035  1006.717    
    SLICE_X68Y55         FDRE (Setup_fdre_C_D)        0.077  1006.794    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]
  -------------------------------------------------------------------
                         required time                       1006.794    
                         arrival time                        -968.668    
  -------------------------------------------------------------------
                         slack                                 38.127    

Slack (MET) :             38.183ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.496ns  (logic 1.188ns (9.507%)  route 11.308ns (90.493%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.750ns = ( 1006.750 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.117ns = ( 956.117 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.819   956.117    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X79Y53         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y53         FDCE (Prop_fdce_C_Q)         0.456   956.573 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/Q
                         net (fo=29, routed)          1.633   958.206    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]
    SLICE_X79Y55         LUT2 (Prop_lut2_I1_O)        0.152   958.358 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_8/O
                         net (fo=5, routed)           2.531   960.889    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[2]_0
    SLICE_X77Y57         LUT6 (Prop_lut6_I0_O)        0.332   961.221 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9/O
                         net (fo=31, routed)          3.808   965.029    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9_n_0
    SLICE_X71Y65         LUT6 (Prop_lut6_I2_O)        0.124   965.153 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_3/O
                         net (fo=1, routed)           3.335   968.489    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_3_n_0
    SLICE_X72Y54         LUT3 (Prop_lut3_I1_O)        0.124   968.613 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_1/O
                         net (fo=1, routed)           0.000   968.613    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[16]
    SLICE_X72Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.703  1006.750    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X72Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/C
                         clock pessimism              0.000  1006.750    
                         clock uncertainty           -0.035  1006.714    
    SLICE_X72Y54         FDRE (Setup_fdre_C_D)        0.081  1006.795    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]
  -------------------------------------------------------------------
                         required time                       1006.795    
                         arrival time                        -968.613    
  -------------------------------------------------------------------
                         slack                                 38.183    

Slack (MET) :             38.242ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.424ns  (logic 1.381ns (11.116%)  route 11.043ns (88.884%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.742ns = ( 1006.742 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.117ns = ( 956.117 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.819   956.117    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X80Y55         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDCE (Prop_fdce_C_Q)         0.478   956.595 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=28, routed)          2.160   958.755    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_0[1]
    SLICE_X78Y54         LUT2 (Prop_lut2_I1_O)        0.323   959.078 f  x_cpu_top/CPU/x_cr_had_top/A18545/A86[7]_i_2/O
                         net (fo=10, routed)          2.416   961.494    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_1
    SLICE_X76Y57         LUT6 (Prop_lut6_I4_O)        0.332   961.826 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2/O
                         net (fo=32, routed)          3.387   965.213    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[30]_i_2_n_0
    SLICE_X73Y59         LUT6 (Prop_lut6_I2_O)        0.124   965.337 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_4/O
                         net (fo=1, routed)           3.079   968.417    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_4_n_0
    SLICE_X76Y59         LUT3 (Prop_lut3_I2_O)        0.124   968.541 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_1/O
                         net (fo=1, routed)           0.000   968.541    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[19]
    SLICE_X76Y59         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.695  1006.742    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X76Y59         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/C
                         clock pessimism              0.000  1006.742    
                         clock uncertainty           -0.035  1006.706    
    SLICE_X76Y59         FDRE (Setup_fdre_C_D)        0.077  1006.783    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]
  -------------------------------------------------------------------
                         required time                       1006.783    
                         arrival time                        -968.541    
  -------------------------------------------------------------------
                         slack                                 38.242    

Slack (MET) :             38.377ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.252ns  (logic 1.188ns (9.697%)  route 11.064ns (90.303%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.750ns = ( 1006.750 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.117ns = ( 956.117 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.819   956.117    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X79Y53         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y53         FDCE (Prop_fdce_C_Q)         0.456   956.573 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861e_reg[0]/Q
                         net (fo=29, routed)          1.633   958.206    x_cpu_top/CPU/x_cr_had_top/A18545/A1861e[0]
    SLICE_X79Y55         LUT2 (Prop_lut2_I1_O)        0.152   958.358 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_8/O
                         net (fo=5, routed)           2.531   960.889    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[2]_0
    SLICE_X77Y57         LUT6 (Prop_lut6_I0_O)        0.332   961.221 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9/O
                         net (fo=31, routed)          4.311   965.531    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_9_n_0
    SLICE_X73Y56         LUT6 (Prop_lut6_I0_O)        0.124   965.655 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3/O
                         net (fo=1, routed)           2.589   968.245    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3_n_0
    SLICE_X73Y54         LUT6 (Prop_lut6_I5_O)        0.124   968.369 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_1/O
                         net (fo=1, routed)           0.000   968.369    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[4]
    SLICE_X73Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.703  1006.750    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X73Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                         clock pessimism              0.000  1006.750    
                         clock uncertainty           -0.035  1006.714    
    SLICE_X73Y54         FDRE (Setup_fdre_C_D)        0.031  1006.745    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]
  -------------------------------------------------------------------
                         required time                       1006.745    
                         arrival time                        -968.369    
  -------------------------------------------------------------------
                         slack                                 38.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.186ns (9.419%)  route 1.789ns (90.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.646     1.847    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X69Y56         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[10]/Q
                         net (fo=3, routed)           1.789     3.777    x_cpu_top/CPU/x_cr_had_top/A18545/A81[10]
    SLICE_X66Y54         LUT6 (Prop_lut6_I1_O)        0.045     3.822 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[10]_i_1/O
                         net (fo=1, routed)           0.000     3.822    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[10]
    SLICE_X66Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.919     3.485    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X66Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
                         clock pessimism              0.000     3.485    
                         clock uncertainty            0.035     3.520    
    SLICE_X66Y54         FDRE (Hold_fdre_C_D)         0.120     3.640    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.640    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.209ns (10.486%)  route 1.784ns (89.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.642     1.843    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X74Y59         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y59         FDRE (Prop_fdre_C_Q)         0.164     2.007 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[27]/Q
                         net (fo=3, routed)           1.784     3.791    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[27]
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.045     3.836 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_1/O
                         net (fo=1, routed)           0.000     3.836    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[27]
    SLICE_X76Y59         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.913     3.479    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X76Y59         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/C
                         clock pessimism              0.000     3.479    
                         clock uncertainty            0.035     3.514    
    SLICE_X76Y59         FDRE (Hold_fdre_C_D)         0.121     3.635    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.635    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.209ns (10.488%)  route 1.784ns (89.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.648     1.849    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     2.013 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[11]/Q
                         net (fo=3, routed)           1.784     3.797    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[11]
    SLICE_X68Y55         LUT5 (Prop_lut5_I1_O)        0.045     3.842 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_1/O
                         net (fo=1, routed)           0.000     3.842    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[11]
    SLICE_X68Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.919     3.485    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
                         clock pessimism              0.000     3.485    
                         clock uncertainty            0.035     3.520    
    SLICE_X68Y55         FDRE (Hold_fdre_C_D)         0.120     3.640    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.640    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.209ns (10.576%)  route 1.767ns (89.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.480ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.642     1.843    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X74Y57         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y57         FDRE (Prop_fdre_C_Q)         0.164     2.007 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[14]/Q
                         net (fo=3, routed)           1.767     3.774    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[14]
    SLICE_X75Y57         LUT5 (Prop_lut5_I1_O)        0.045     3.819 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_1/O
                         net (fo=1, routed)           0.000     3.819    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[14]
    SLICE_X75Y57         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.914     3.480    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y57         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/C
                         clock pessimism              0.000     3.480    
                         clock uncertainty            0.035     3.515    
    SLICE_X75Y57         FDRE (Hold_fdre_C_D)         0.091     3.606    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.209ns (10.567%)  route 1.769ns (89.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.643     1.844    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X74Y53         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y53         FDRE (Prop_fdre_C_Q)         0.164     2.008 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[2]/Q
                         net (fo=3, routed)           1.769     3.777    x_cpu_top/CPU/x_cr_had_top/A18545/A82[2]
    SLICE_X75Y54         LUT6 (Prop_lut6_I2_O)        0.045     3.822 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[2]_i_1/O
                         net (fo=1, routed)           0.000     3.822    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[2]
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.915     3.481    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X75Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/C
                         clock pessimism              0.000     3.481    
                         clock uncertainty            0.035     3.516    
    SLICE_X75Y54         FDRE (Hold_fdre_C_D)         0.092     3.608    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.608    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.186ns (9.257%)  route 1.823ns (90.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.645     1.846    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X71Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y55         FDRE (Prop_fdre_C_Q)         0.141     1.987 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[22]/Q
                         net (fo=3, routed)           1.823     3.810    x_cpu_top/CPU/x_cr_had_top/A18545/A82[22]
    SLICE_X66Y54         LUT5 (Prop_lut5_I4_O)        0.045     3.855 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_1/O
                         net (fo=1, routed)           0.000     3.855    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[22]
    SLICE_X66Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.919     3.485    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X66Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/C
                         clock pessimism              0.000     3.485    
                         clock uncertainty            0.035     3.520    
    SLICE_X66Y54         FDRE (Hold_fdre_C_D)         0.121     3.641    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.641    
                         arrival time                           3.855    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.209ns (10.429%)  route 1.795ns (89.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.642     1.843    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X74Y59         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y59         FDRE (Prop_fdre_C_Q)         0.164     2.007 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[28]/Q
                         net (fo=3, routed)           1.795     3.802    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[28]
    SLICE_X73Y59         LUT6 (Prop_lut6_I5_O)        0.045     3.847 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_1/O
                         net (fo=1, routed)           0.000     3.847    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[28]
    SLICE_X73Y59         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.917     3.483    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X73Y59         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
                         clock pessimism              0.000     3.483    
                         clock uncertainty            0.035     3.518    
    SLICE_X73Y59         FDRE (Hold_fdre_C_D)         0.092     3.610    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.847    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.186ns (9.189%)  route 1.838ns (90.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.648     1.849    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[4]/Q
                         net (fo=3, routed)           1.838     3.828    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[4]
    SLICE_X73Y54         LUT6 (Prop_lut6_I1_O)        0.045     3.873 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_1/O
                         net (fo=1, routed)           0.000     3.873    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[4]
    SLICE_X73Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.918     3.484    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X73Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                         clock pessimism              0.000     3.484    
                         clock uncertainty            0.035     3.519    
    SLICE_X73Y54         FDRE (Hold_fdre_C_D)         0.092     3.611    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.611    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.186ns (9.040%)  route 1.871ns (90.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.645     1.846    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X73Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y55         FDRE (Prop_fdre_C_Q)         0.141     1.987 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[31]/Q
                         net (fo=3, routed)           1.871     3.859    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[31]_1[1]
    SLICE_X68Y54         LUT6 (Prop_lut6_I5_O)        0.045     3.904 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_2/O
                         net (fo=1, routed)           0.000     3.904    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[31]
    SLICE_X68Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.919     3.485    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X68Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
                         clock pessimism              0.000     3.485    
                         clock uncertainty            0.035     3.520    
    SLICE_X68Y54         FDRE (Hold_fdre_C_D)         0.120     3.640    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.640    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.254ns (12.350%)  route 1.803ns (87.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.645     1.846    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X72Y55         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y55         FDRE (Prop_fdre_C_Q)         0.164     2.010 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[0]/Q
                         net (fo=4, routed)           0.974     2.984    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[31]_0[0]
    SLICE_X72Y55         LUT6 (Prop_lut6_I3_O)        0.045     3.029 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_3/O
                         net (fo=1, routed)           0.828     3.858    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_3_n_0
    SLICE_X72Y54         LUT6 (Prop_lut6_I1_O)        0.045     3.903 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_1/O
                         net (fo=1, routed)           0.000     3.903    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_1[0]
    SLICE_X72Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.918     3.484    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X72Y54         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                         clock pessimism              0.000     3.484    
                         clock uncertainty            0.035     3.519    
    SLICE_X72Y54         FDRE (Hold_fdre_C_D)         0.120     3.639    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.639    
                         arrival time                           3.903    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EHS
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack       22.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.595ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/darn_reg[16]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        27.041ns  (logic 0.580ns (2.145%)  route 26.461ns (97.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753     6.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456     6.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.492     6.999    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.123 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)      25.969    33.092    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_re_reg_1
    SLICE_X13Y50         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/darn_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.822    55.911    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/POUT_EHS_OBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/darn_reg[16]/C
                         clock pessimism              0.216    56.127    
                         clock uncertainty           -0.035    56.091    
    SLICE_X13Y50         FDCE (Recov_fdce_C_CLR)     -0.405    55.686    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/darn_reg[16]
  -------------------------------------------------------------------
                         required time                         55.686    
                         arrival time                         -33.092    
  -------------------------------------------------------------------
                         slack                                 22.595    

Slack (MET) :             22.595ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/darn_reg[18]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        27.041ns  (logic 0.580ns (2.145%)  route 26.461ns (97.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753     6.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456     6.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.492     6.999    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.123 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)      25.969    33.092    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_re_reg_1
    SLICE_X13Y50         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/darn_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.822    55.911    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/POUT_EHS_OBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/darn_reg[18]/C
                         clock pessimism              0.216    56.127    
                         clock uncertainty           -0.035    56.091    
    SLICE_X13Y50         FDCE (Recov_fdce_C_CLR)     -0.405    55.686    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/darn_reg[18]
  -------------------------------------------------------------------
                         required time                         55.686    
                         arrival time                         -33.092    
  -------------------------------------------------------------------
                         slack                                 22.595    

Slack (MET) :             22.595ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/darn_reg[25]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        27.041ns  (logic 0.580ns (2.145%)  route 26.461ns (97.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753     6.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456     6.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.492     6.999    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.123 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)      25.969    33.092    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_re_reg_1
    SLICE_X13Y50         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/darn_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.822    55.911    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/POUT_EHS_OBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/darn_reg[25]/C
                         clock pessimism              0.216    56.127    
                         clock uncertainty           -0.035    56.091    
    SLICE_X13Y50         FDCE (Recov_fdce_C_CLR)     -0.405    55.686    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/darn_reg[25]
  -------------------------------------------------------------------
                         required time                         55.686    
                         arrival time                         -33.092    
  -------------------------------------------------------------------
                         slack                                 22.595    

Slack (MET) :             22.681ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_reg[15]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        27.041ns  (logic 0.580ns (2.145%)  route 26.461ns (97.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753     6.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456     6.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.492     6.999    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.123 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)      25.969    33.092    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_re_reg_1
    SLICE_X12Y50         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.822    55.911    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/POUT_EHS_OBUF_BUFG
    SLICE_X12Y50         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_reg[15]/C
                         clock pessimism              0.216    56.127    
                         clock uncertainty           -0.035    56.091    
    SLICE_X12Y50         FDCE (Recov_fdce_C_CLR)     -0.319    55.772    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_reg[15]
  -------------------------------------------------------------------
                         required time                         55.772    
                         arrival time                         -33.092    
  -------------------------------------------------------------------
                         slack                                 22.681    

Slack (MET) :             22.681ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_reg[20]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        27.041ns  (logic 0.580ns (2.145%)  route 26.461ns (97.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753     6.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456     6.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.492     6.999    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.123 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)      25.969    33.092    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_re_reg_1
    SLICE_X12Y50         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.822    55.911    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/POUT_EHS_OBUF_BUFG
    SLICE_X12Y50         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_reg[20]/C
                         clock pessimism              0.216    56.127    
                         clock uncertainty           -0.035    56.091    
    SLICE_X12Y50         FDCE (Recov_fdce_C_CLR)     -0.319    55.772    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_reg[20]
  -------------------------------------------------------------------
                         required time                         55.772    
                         arrival time                         -33.092    
  -------------------------------------------------------------------
                         slack                                 22.681    

Slack (MET) :             22.681ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_reg[26]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        27.041ns  (logic 0.580ns (2.145%)  route 26.461ns (97.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753     6.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456     6.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.492     6.999    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.123 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)      25.969    33.092    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_re_reg_1
    SLICE_X12Y50         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.822    55.911    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/POUT_EHS_OBUF_BUFG
    SLICE_X12Y50         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_reg[26]/C
                         clock pessimism              0.216    56.127    
                         clock uncertainty           -0.035    56.091    
    SLICE_X12Y50         FDCE (Recov_fdce_C_CLR)     -0.319    55.772    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_reg[26]
  -------------------------------------------------------------------
                         required time                         55.772    
                         arrival time                         -33.092    
  -------------------------------------------------------------------
                         slack                                 22.681    

Slack (MET) :             22.728ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/darn_reg[27]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        27.083ns  (logic 0.580ns (2.142%)  route 26.503ns (97.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 56.087 - 50.000 ) 
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753     6.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456     6.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.492     6.999    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.123 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)      26.012    33.134    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/sarn_re_reg_1
    SLICE_X11Y48         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/darn_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.999    56.087    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/POUT_EHS_OBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/darn_reg[27]/C
                         clock pessimism              0.216    56.303    
                         clock uncertainty           -0.035    56.268    
    SLICE_X11Y48         FDCE (Recov_fdce_C_CLR)     -0.405    55.863    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/darn_reg[27]
  -------------------------------------------------------------------
                         required time                         55.863    
                         arrival time                         -33.134    
  -------------------------------------------------------------------
                         slack                                 22.728    

Slack (MET) :             22.728ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/darn_reg[29]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        27.083ns  (logic 0.580ns (2.142%)  route 26.503ns (97.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 56.087 - 50.000 ) 
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753     6.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456     6.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.492     6.999    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.123 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)      26.012    33.134    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/sarn_re_reg_1
    SLICE_X11Y48         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/darn_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.999    56.087    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/POUT_EHS_OBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/darn_reg[29]/C
                         clock pessimism              0.216    56.303    
                         clock uncertainty           -0.035    56.268    
    SLICE_X11Y48         FDCE (Recov_fdce_C_CLR)     -0.405    55.863    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/darn_reg[29]
  -------------------------------------------------------------------
                         required time                         55.863    
                         arrival time                         -33.134    
  -------------------------------------------------------------------
                         slack                                 22.728    

Slack (MET) :             22.728ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/darn_reg[31]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        27.083ns  (logic 0.580ns (2.142%)  route 26.503ns (97.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 56.087 - 50.000 ) 
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753     6.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456     6.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.492     6.999    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.123 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)      26.012    33.134    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/sarn_re_reg_1
    SLICE_X11Y48         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/darn_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.999    56.087    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/POUT_EHS_OBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/darn_reg[31]/C
                         clock pessimism              0.216    56.303    
                         clock uncertainty           -0.035    56.268    
    SLICE_X11Y48         FDCE (Recov_fdce_C_CLR)     -0.405    55.863    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/darn_reg[31]
  -------------------------------------------------------------------
                         required time                         55.863    
                         arrival time                         -33.134    
  -------------------------------------------------------------------
                         slack                                 22.728    

Slack (MET) :             22.772ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/dst_waddr_reg[15]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        27.083ns  (logic 0.580ns (2.142%)  route 26.503ns (97.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.087ns = ( 56.087 - 50.000 ) 
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753     6.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456     6.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.492     6.999    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124     7.123 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)      26.012    33.134    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X10Y48         FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/dst_waddr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    D17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.401    51.401 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    53.998    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.089 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.999    56.087    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/POUT_EHS_OBUF_BUFG
    SLICE_X10Y48         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/dst_waddr_reg[15]/C
                         clock pessimism              0.216    56.303    
                         clock uncertainty           -0.035    56.268    
    SLICE_X10Y48         FDCE (Recov_fdce_C_CLR)     -0.361    55.907    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/dst_waddr_reg[15]
  -------------------------------------------------------------------
                         required time                         55.907    
                         arrival time                         -33.134    
  -------------------------------------------------------------------
                         slack                                 22.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[29]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.791%)  route 0.364ns (66.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.220     2.175    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.220 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)       0.145     2.365    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[4]_1
    SLICE_X38Y109        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.889     2.359    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X38Y109        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[29]/C
                         clock pessimism             -0.526     1.833    
    SLICE_X38Y109        FDCE (Remov_fdce_C_CLR)     -0.092     1.741    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.360%)  route 0.427ns (69.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.220     2.175    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.220 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)       0.207     2.427    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[4]_1
    SLICE_X40Y108        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.889     2.359    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X40Y108        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]/C
                         clock pessimism             -0.526     1.833    
    SLICE_X40Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.766    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[30]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.360%)  route 0.427ns (69.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.220     2.175    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.220 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)       0.207     2.427    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[4]_1
    SLICE_X40Y108        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.889     2.359    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X40Y108        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[30]/C
                         clock pessimism             -0.526     1.833    
    SLICE_X40Y108        FDCE (Remov_fdce_C_CLR)     -0.067     1.766    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer1loadcount_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[22]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.657%)  route 0.441ns (70.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.220     2.175    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.220 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)       0.221     2.442    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/hwdata_vld_reg_0
    SLICE_X37Y108        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.889     2.359    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X37Y108        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[22]/C
                         clock pessimism             -0.504     1.855    
    SLICE_X37Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.763    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[29]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.657%)  route 0.441ns (70.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.220     2.175    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.220 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)       0.221     2.442    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/hwdata_vld_reg_0
    SLICE_X37Y108        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.889     2.359    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X37Y108        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[29]/C
                         clock pessimism             -0.504     1.855    
    SLICE_X37Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.763    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[30]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.360%)  route 0.427ns (69.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.220     2.175    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.220 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)       0.207     2.427    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/hwdata_vld_reg_0
    SLICE_X41Y108        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.889     2.359    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X41Y108        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[30]/C
                         clock pessimism             -0.526     1.833    
    SLICE_X41Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.741    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[26]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.498%)  route 0.490ns (72.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.220     2.175    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.220 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)       0.271     2.491    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[4]_1
    SLICE_X40Y107        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.889     2.359    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X40Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[26]/C
                         clock pessimism             -0.526     1.833    
    SLICE_X40Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.766    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[30]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.498%)  route 0.490ns (72.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.220     2.175    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.220 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)       0.271     2.491    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[4]_1
    SLICE_X40Y107        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.889     2.359    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X40Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[30]/C
                         clock pessimism             -0.526     1.833    
    SLICE_X40Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.766    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[31]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.498%)  route 0.490ns (72.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.220     2.175    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.220 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)       0.271     2.491    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[4]_1
    SLICE_X40Y107        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.889     2.359    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X40Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[31]/C
                         clock pessimism             -0.526     1.833    
    SLICE_X40Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.766    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/prdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.263%)  route 0.522ns (73.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.220     2.175    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.220 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=10780, routed)       0.302     2.523    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2controlreg_reg[4]_1
    SLICE_X36Y107        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.471 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.889     2.359    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/POUT_EHS_OBUF_BUFG
    SLICE_X36Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]/C
                         clock pessimism             -0.504     1.855    
    SLICE_X36Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.788    x_pdu_top/x_sub_apb0_top/x_tim0_sec_top/x_tim_top/x_timers_top/U_TIMERS_APBIF/timer2loadcount_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.734    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EHS
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack       38.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.293ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.947ns  (logic 0.580ns (4.855%)  route 11.367ns (95.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.731ns = ( 1006.731 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.051ns = ( 956.051 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753   956.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456   956.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.464   957.971    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124   958.095 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        9.902   967.998    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X82Y53         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.684  1006.731    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y53         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                         clock pessimism              0.000  1006.731    
                         clock uncertainty           -0.035  1006.695    
    SLICE_X82Y53         FDCE (Recov_fdce_C_CLR)     -0.405  1006.290    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]
  -------------------------------------------------------------------
                         required time                       1006.290    
                         arrival time                        -967.998    
  -------------------------------------------------------------------
                         slack                                 38.293    

Slack (MET) :             38.315ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.933ns  (logic 0.580ns (4.860%)  route 11.353ns (95.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.740ns = ( 1006.740 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.051ns = ( 956.051 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753   956.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456   956.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.464   957.971    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124   958.095 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        9.889   967.984    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X85Y51         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.693  1006.740    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X85Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
                         clock pessimism              0.000  1006.740    
                         clock uncertainty           -0.035  1006.704    
    SLICE_X85Y51         FDCE (Recov_fdce_C_CLR)     -0.405  1006.299    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]
  -------------------------------------------------------------------
                         required time                       1006.299    
                         arrival time                        -967.984    
  -------------------------------------------------------------------
                         slack                                 38.315    

Slack (MET) :             38.359ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.933ns  (logic 0.580ns (4.860%)  route 11.353ns (95.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.740ns = ( 1006.740 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.051ns = ( 956.051 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753   956.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456   956.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.464   957.971    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124   958.095 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        9.889   967.984    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X84Y51         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.693  1006.740    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
                         clock pessimism              0.000  1006.740    
                         clock uncertainty           -0.035  1006.704    
    SLICE_X84Y51         FDCE (Recov_fdce_C_CLR)     -0.361  1006.343    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]
  -------------------------------------------------------------------
                         required time                       1006.343    
                         arrival time                        -967.984    
  -------------------------------------------------------------------
                         slack                                 38.359    

Slack (MET) :             38.359ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/PRE
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.933ns  (logic 0.580ns (4.860%)  route 11.353ns (95.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.740ns = ( 1006.740 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.051ns = ( 956.051 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753   956.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456   956.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.464   957.971    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124   958.095 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        9.889   967.984    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X84Y51         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.693  1006.740    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y51         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/C
                         clock pessimism              0.000  1006.740    
                         clock uncertainty           -0.035  1006.704    
    SLICE_X84Y51         FDPE (Recov_fdpe_C_PRE)     -0.361  1006.343    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]
  -------------------------------------------------------------------
                         required time                       1006.343    
                         arrival time                        -967.984    
  -------------------------------------------------------------------
                         slack                                 38.359    

Slack (MET) :             38.401ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.933ns  (logic 0.580ns (4.860%)  route 11.353ns (95.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.740ns = ( 1006.740 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.051ns = ( 956.051 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753   956.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456   956.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.464   957.971    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124   958.095 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        9.889   967.984    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X84Y51         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.693  1006.740    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X84Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/C
                         clock pessimism              0.000  1006.740    
                         clock uncertainty           -0.035  1006.704    
    SLICE_X84Y51         FDCE (Recov_fdce_C_CLR)     -0.319  1006.385    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]
  -------------------------------------------------------------------
                         required time                       1006.385    
                         arrival time                        -967.984    
  -------------------------------------------------------------------
                         slack                                 38.401    

Slack (MET) :             38.545ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.786ns  (logic 0.580ns (4.921%)  route 11.206ns (95.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.737ns = ( 1006.737 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.051ns = ( 956.051 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753   956.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456   956.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.464   957.971    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124   958.095 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        9.742   967.837    x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg_0
    SLICE_X80Y51         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.690  1006.737    x_cpu_top/CPU/x_cr_had_top/A15d/A74/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/C
                         clock pessimism              0.000  1006.737    
                         clock uncertainty           -0.035  1006.701    
    SLICE_X80Y51         FDCE (Recov_fdce_C_CLR)     -0.319  1006.382    x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg
  -------------------------------------------------------------------
                         required time                       1006.382    
                         arrival time                        -967.837    
  -------------------------------------------------------------------
                         slack                                 38.545    

Slack (MET) :             38.587ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.653ns  (logic 0.580ns (4.977%)  route 11.073ns (95.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.732ns = ( 1006.732 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.051ns = ( 956.051 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753   956.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456   956.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.464   957.971    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124   958.095 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        9.609   967.704    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X83Y51         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.685  1006.732    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
                         clock pessimism              0.000  1006.732    
                         clock uncertainty           -0.035  1006.696    
    SLICE_X83Y51         FDCE (Recov_fdce_C_CLR)     -0.405  1006.291    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]
  -------------------------------------------------------------------
                         required time                       1006.291    
                         arrival time                        -967.704    
  -------------------------------------------------------------------
                         slack                                 38.587    

Slack (MET) :             38.587ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.653ns  (logic 0.580ns (4.977%)  route 11.073ns (95.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.732ns = ( 1006.732 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.051ns = ( 956.051 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753   956.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456   956.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.464   957.971    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124   958.095 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        9.609   967.704    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X83Y51         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.685  1006.732    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X83Y51         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
                         clock pessimism              0.000  1006.732    
                         clock uncertainty           -0.035  1006.696    
    SLICE_X83Y51         FDCE (Recov_fdce_C_CLR)     -0.405  1006.291    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]
  -------------------------------------------------------------------
                         required time                       1006.291    
                         arrival time                        -967.704    
  -------------------------------------------------------------------
                         slack                                 38.587    

Slack (MET) :             38.629ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/PRE
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.658ns  (logic 0.580ns (4.975%)  route 11.078ns (95.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.732ns = ( 1006.732 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.051ns = ( 956.051 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753   956.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456   956.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.464   957.971    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124   958.095 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        9.613   967.708    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X82Y51         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.685  1006.732    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X82Y51         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/C
                         clock pessimism              0.000  1006.732    
                         clock uncertainty           -0.035  1006.696    
    SLICE_X82Y51         FDPE (Recov_fdpe_C_PRE)     -0.359  1006.337    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]
  -------------------------------------------------------------------
                         required time                       1006.337    
                         arrival time                        -967.708    
  -------------------------------------------------------------------
                         slack                                 38.629    

Slack (MET) :             38.730ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.514ns  (logic 0.580ns (5.037%)  route 10.934ns (94.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.736ns = ( 1006.736 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.051ns = ( 956.051 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    D17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         1.471   951.471 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.202    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.298 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       1.753   956.051    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.456   956.507 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          1.464   957.971    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.124   958.095 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        9.470   967.565    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X81Y53         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.511  1004.956    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.047 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.689  1006.736    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y53         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/C
                         clock pessimism              0.000  1006.736    
                         clock uncertainty           -0.035  1006.700    
    SLICE_X81Y53         FDCE (Recov_fdce_C_CLR)     -0.405  1006.295    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]
  -------------------------------------------------------------------
                         required time                       1006.295    
                         arrival time                        -967.565    
  -------------------------------------------------------------------
                         slack                                 38.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.283ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK fall@500.000ns - EHS rise@500.000ns)
  Data Path Delay:        4.889ns  (logic 0.186ns (3.805%)  route 4.703ns (96.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 503.473 - 500.000 ) 
    Source Clock Delay      (SCD):    1.814ns = ( 501.814 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      500.000   500.000 r  
    D17                                               0.000   500.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   500.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239   500.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936   501.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   501.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614   501.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141   501.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.591   502.547    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045   502.592 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.111   506.703    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X78Y53         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK fall edge)
                                                    500.000   500.000 f  
    AA15                                              0.000   500.000 f  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472   500.472 f  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066   502.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   502.566 f  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.907   503.473    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X78Y53         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   503.473    
                         clock uncertainty            0.035   503.508    
    SLICE_X78Y53         FDPE (Remov_fdpe_C_PRE)     -0.088   503.420    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg
  -------------------------------------------------------------------
                         required time                       -503.420    
                         arrival time                         506.703    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.359ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.186ns (3.730%)  route 4.801ns (96.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.591     2.547    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.592 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.210     6.801    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg_0
    SLICE_X80Y52         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.908     3.474    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
                         clock pessimism              0.000     3.474    
                         clock uncertainty            0.035     3.509    
    SLICE_X80Y52         FDCE (Remov_fdce_C_CLR)     -0.067     3.442    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           6.801    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.186ns (3.730%)  route 4.801ns (96.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.591     2.547    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.592 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.210     6.801    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg_0
    SLICE_X80Y52         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.908     3.474    x_cpu_top/CPU/x_cr_had_top/A15d/A75/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/C
                         clock pessimism              0.000     3.474    
                         clock uncertainty            0.035     3.509    
    SLICE_X80Y52         FDCE (Remov_fdce_C_CLR)     -0.067     3.442    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           6.801    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.186ns (3.730%)  route 4.801ns (96.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.591     2.547    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.592 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.210     6.801    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X80Y52         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.908     3.474    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/C
                         clock pessimism              0.000     3.474    
                         clock uncertainty            0.035     3.509    
    SLICE_X80Y52         FDCE (Remov_fdce_C_CLR)     -0.067     3.442    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           6.801    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.363ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.186ns (3.730%)  route 4.801ns (96.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.591     2.547    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.592 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.210     6.801    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X80Y52         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.908     3.474    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y52         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
                         clock pessimism              0.000     3.474    
                         clock uncertainty            0.035     3.509    
    SLICE_X80Y52         FDPE (Remov_fdpe_C_PRE)     -0.071     3.438    x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg
  -------------------------------------------------------------------
                         required time                         -3.438    
                         arrival time                           6.801    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.372ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 0.186ns (3.721%)  route 4.813ns (96.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.591     2.547    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.592 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.222     6.814    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X80Y53         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.907     3.473    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y53         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
                         clock pessimism              0.000     3.473    
                         clock uncertainty            0.035     3.508    
    SLICE_X80Y53         FDCE (Remov_fdce_C_CLR)     -0.067     3.441    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           6.814    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.372ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 0.186ns (3.721%)  route 4.813ns (96.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.591     2.547    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.592 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.222     6.814    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X80Y53         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.907     3.473    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X80Y53         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                         clock pessimism              0.000     3.473    
                         clock uncertainty            0.035     3.508    
    SLICE_X80Y53         FDCE (Remov_fdce_C_CLR)     -0.067     3.441    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           6.814    
  -------------------------------------------------------------------
                         slack                                  3.372    

Slack (MET) :             3.384ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.186ns (3.730%)  route 4.801ns (96.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.591     2.547    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.592 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.210     6.801    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X81Y52         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.908     3.474    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism              0.000     3.474    
                         clock uncertainty            0.035     3.509    
    SLICE_X81Y52         FDCE (Remov_fdce_C_CLR)     -0.092     3.417    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.417    
                         arrival time                           6.801    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.186ns (3.730%)  route 4.801ns (96.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.591     2.547    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.592 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.210     6.801    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X81Y52         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.908     3.474    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y52         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                         clock pessimism              0.000     3.474    
                         clock uncertainty            0.035     3.509    
    SLICE_X81Y52         FDCE (Remov_fdce_C_CLR)     -0.092     3.417    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.417    
                         arrival time                           6.801    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.387ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.186ns (3.730%)  route 4.801ns (96.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    D17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    D17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.201 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13566, routed)       0.614     1.814    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X38Y113        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.141     1.955 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=11, routed)          0.591     2.547    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.592 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/FSM_sequential_cur_st[2]_i_2/O
                         net (fo=1672, routed)        4.210     6.801    x_cpu_top/CPU/x_cr_had_top/A15d/A10c_reg
    SLICE_X81Y52         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.066     2.537    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.566 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.908     3.474    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X81Y52         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
                         clock pessimism              0.000     3.474    
                         clock uncertainty            0.035     3.509    
    SLICE_X81Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     3.414    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           6.801    
  -------------------------------------------------------------------
                         slack                                  3.387    





