-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "11/20/2015 22:45:12"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mipsMulticiclo IS
    PORT (
	clock : IN std_logic;
	reset : IN std_logic;
	gpio : INOUT std_logic_vector(31 DOWNTO 0)
	);
END mipsMulticiclo;

-- Design Ports Information
-- gpio[0]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[1]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[3]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[4]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[5]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[6]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[7]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[8]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[9]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[10]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[11]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[12]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[13]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[14]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[15]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[16]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[17]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[18]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[19]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[20]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[21]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[22]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[23]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[24]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[25]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[26]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[27]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[28]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[29]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[30]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- gpio[31]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reset	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF mipsMulticiclo IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \clock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \bloco_Operativo|MUXB|saida[27]~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[21]~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[9]~36_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[9]~37_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[4]~28_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~65_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~71_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~79_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~82_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[6]~32_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~90_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[11]~37_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~120_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[20]~46_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~132_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[24]~50_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[25]~51_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux12~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux18~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux23~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux27~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~171_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~176_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~186_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~189_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~191_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~192_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~193_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~194_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~199_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~200_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~209_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~212_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~214_combout\ : std_logic;
SIGNAL \bloco_Controle|Selector1~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|RDM|actual_state[24]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][31]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][30]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][30]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][28]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][28]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][27]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][27]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][26]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][26]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][25]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][25]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][25]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][24]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][24]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][23]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][22]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][22]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][21]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][21]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][19]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][18]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][18]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][18]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][17]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][16]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][12]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][11]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][11]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][10]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][7]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][5]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][4]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][4]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][3]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][3]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][2]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][2]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][2]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][1]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][1]~feeder_combout\ : std_logic;
SIGNAL \clock~combout\ : std_logic;
SIGNAL \clock~clkctrl_outclk\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \reset~clkctrl_outclk\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[16]~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][16]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][27]~feeder_combout\ : std_logic;
SIGNAL \bloco_Controle|actual_state.s7~feeder_combout\ : std_logic;
SIGNAL \bloco_Controle|actual_state.s7~regout\ : std_logic;
SIGNAL \bloco_Controle|EscReg~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[23]~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[1]~31_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX1|saida[4]~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][1]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[13]~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][13]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~24_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~21_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~25_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~23_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~26_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~28_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~30_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~29_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~27_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~38_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~39_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~37_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~43_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~40_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][13]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux50~20_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[2]~30_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~41_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~42_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][2]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux61~20_combout\ : std_logic;
SIGNAL \bloco_Controle|Selector4~0_combout\ : std_logic;
SIGNAL \bloco_Controle|actual_state.s5~regout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[3]~29_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~34_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][3]~regout\ : std_logic;
SIGNAL \bloco_Controle|next_state.s9~3_combout\ : std_logic;
SIGNAL \bloco_Controle|next_state.s9~15_combout\ : std_logic;
SIGNAL \bloco_Controle|actual_state.s9~regout\ : std_logic;
SIGNAL \bloco_Controle|Selector0~4_combout\ : std_logic;
SIGNAL \bloco_Controle|actual_state.s0~regout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|Equal2~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[28]~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|saida[28]~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~210_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[26]~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~208_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[25]~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~207_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[23]~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~205_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[4]~28_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][4]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][4]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~33_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][4]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][4]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux59~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[5]~27_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][5]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][5]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][5]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux58~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|RI|actual_state[22]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][6]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[7]~25_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][2]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][2]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][2]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux29~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[2]~30_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[1]~52_combout\ : std_logic;
SIGNAL \bloco_Operativo|operacao_ULA|Operacao[2]~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~66_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[0]~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~60_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~62_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~64\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~68\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~73\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~77\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~81\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~86\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~89\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~91_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~165_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[7]~33_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[7]~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[7]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][18]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][18]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][18]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux13~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[18]~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[17]~21_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux10~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[26]~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~147_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~148_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~184_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[26]~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][26]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][26]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux5~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][25]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][25]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][25]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][25]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][25]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][25]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux6~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[0]~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[1]~53_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][11]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][11]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][11]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux20~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[9]~35_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[8]~24_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][8]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][8]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][8]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux55~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~92\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~94_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~93_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~166_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[8]~34_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[8]~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[8]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXPC|saida[8]~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXPC|saida[9]~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[11]~21_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][10]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux21~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[10]~22_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~98\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~101\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~103_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[11]~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[11]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXPC|saida[11]~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[10]~22_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][10]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux53~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[10]~34_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[10]~35_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~99_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~168_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[10]~36_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~100_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[10]~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[10]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXPC|saida[10]~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[8]~38_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[8]~39_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~190_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~95\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~97_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[9]~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[9]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[7]~25_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][7]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux56~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][9]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux22~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[9]~23_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~96_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~167_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[9]~23_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][9]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux54~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[11]~32_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[11]~33_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][5]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][5]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][5]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux26~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[5]~44_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[5]~45_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[3]~48_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[3]~49_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][7]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux24~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[7]~40_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[7]~41_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][16]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][16]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][16]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][16]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux15~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[16]~22_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[16]~23_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][15]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux16~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[14]~26_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[14]~27_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~21_combout\ : std_logic;
SIGNAL \bloco_Operativo|cPC~combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXPC|saida[7]~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][6]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][6]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux25~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[6]~26_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~87_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~164_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[6]~26_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][6]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux57~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[6]~42_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[6]~43_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~188_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~88_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[6]~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[6]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXPC|saida[6]~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[5]~54_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~83_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~84_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~85_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~163_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXPC|saida[5]~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[4]~46_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[4]~47_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~187_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~80_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~162_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[4]~30_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[4]~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[4]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXPC|saida[4]~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][22]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux9~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[22]~48_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[20]~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~202_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[19]~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~201_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[18]~44_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~123_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~198_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~197_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~196_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[13]~28_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[13]~29_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~195_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~104\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~107\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~110\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~113\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~116\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~119\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~122\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~124_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[18]~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[18]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[18]~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~125\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~128\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~131\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~134\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~136_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[22]~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[22]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[22]~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~135_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~180_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[22]~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][22]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][22]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][22]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][22]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux41~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[22]~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~204_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~137\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~140\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~142_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[24]~22_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[24]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][24]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux7~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[24]~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~141_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~182_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[24]~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][24]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux39~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[24]~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~206_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~143\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~146\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~149\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~152\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~153_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[28]~26_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[28]~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][28]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][28]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][28]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][28]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux35~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|RI|actual_state[28]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][31]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux0~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[31]~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[31]~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~213_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[29]~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~211_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~154\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~156\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~158\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~159_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|saida[31]~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[31]~29_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[31]~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][31]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][31]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][31]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux32~20_combout\ : std_logic;
SIGNAL \bloco_Controle|Equal1~0_combout\ : std_logic;
SIGNAL \bloco_Controle|Selector1~1_combout\ : std_logic;
SIGNAL \bloco_Controle|actual_state.s1~regout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[2]~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[15]~24_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[15]~25_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~114_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~115_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~173_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[15]~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][15]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux48~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[21]~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~203_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~133_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~179_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[21]~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][21]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux42~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|RI|actual_state[21]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][3]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][3]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][3]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][3]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][3]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][3]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][3]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux28~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[3]~29_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~75_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~76_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~78_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[3]~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXPC|saida[3]~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[2]~51_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[30]~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][28]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux3~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[28]~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~139_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~138_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~181_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[23]~49_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[23]~21_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[23]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][23]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux8~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[23]~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~129_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~130_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~178_combout\ : std_logic;
SIGNAL \bloco_Operativo|RDM|actual_state[20]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[20]~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][20]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][20]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][20]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][20]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux11~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[20]~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~117_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~118_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~174_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[16]~42_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[16]~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[16]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[16]~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[15]~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[14]~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][14]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux17~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[14]~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[13]~39_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~109_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~108_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[13]~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[13]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[13]~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[12]~30_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[12]~31_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[8]~24_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[5]~31_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[5]~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[5]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[5]~27_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~67_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~69_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX3|saida[1]~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][1]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][1]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][1]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux30~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[1]~31_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][0]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][0]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][0]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux31~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[0]~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~1_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~3_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~5_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~7_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~9_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~11_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~13_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~15_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~17_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~19_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~21_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~23_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~25_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~27_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~29_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~31_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~33_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~35_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~37_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~39_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~41_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~43_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~45_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~47_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~49_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~51_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~53_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~55_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~57_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~59_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~61_cout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|LessThan0~62_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~161_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[0]~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][0]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux63~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[2]~50_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[2]~55_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~70_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~72_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~74_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[2]~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXPC|saida[2]~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX1|saida[2]~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][1]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][1]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][1]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux62~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~58_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~102_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~169_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[11]~21_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][11]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][11]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux52~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX1|saida[0]~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~32_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][23]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][23]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][23]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux40~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][12]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][12]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][12]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][12]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux19~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[12]~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~106_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~105_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~170_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[12]~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][12]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux51~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX1|saida[1]~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~22_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~35_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][27]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][27]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux4~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~150_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[27]~53_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[27]~25_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[27]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[27]~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~151_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~185_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[27]~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][27]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux36~20_combout\ : std_logic;
SIGNAL \bloco_Controle|next_state.s6~0_combout\ : std_logic;
SIGNAL \bloco_Controle|actual_state.s6~regout\ : std_logic;
SIGNAL \bloco_Controle|WideOr6~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux1~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[30]~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~157_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|saida[30]~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[30]~28_combout\ : std_logic;
SIGNAL \bloco_Operativo|RDM|actual_state[30]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[30]~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][30]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][30]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][30]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][30]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][30]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][30]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux33~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|RI|actual_state[30]~feeder_combout\ : std_logic;
SIGNAL \bloco_Controle|Equal0~0_combout\ : std_logic;
SIGNAL \bloco_Controle|next_state.s8~0_combout\ : std_logic;
SIGNAL \bloco_Controle|actual_state.s8~regout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~145_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[25]~23_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[25]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[25]~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~144_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~183_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[25]~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][25]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][25]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][25]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][25]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux38~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux14~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[17]~43_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[17]~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[17]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[17]~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~121_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~175_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[17]~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][17]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][17]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux46~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][14]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][14]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux49~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~31_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Decoder0~36_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][16]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][16]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux47~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][3]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][3]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux60~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|saida[0]~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[29]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX3|Equal2~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[28]~54_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][29]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[22][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][29]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[6][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][29]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux2~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[29]~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|saida[29]~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~155_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[29]~27_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[29]~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[27][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[18][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][29]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][29]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][29]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][29]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][29]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux34~20_combout\ : std_logic;
SIGNAL \bloco_Controle|Selector2~0_combout\ : std_logic;
SIGNAL \bloco_Controle|actual_state.s3~regout\ : std_logic;
SIGNAL \bloco_Controle|actual_state.s4~feeder_combout\ : std_logic;
SIGNAL \bloco_Controle|actual_state.s4~regout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[18]~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][18]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][18]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[5][18]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux45~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[4][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[14][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[9][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][20]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][20]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux43~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[19]~45_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~127_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[19]~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[19]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXA|saida[19]~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~126_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~177_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX2|saida[19]~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[31][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[17][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[11][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[10][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[8][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][19]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[15][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[13][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[12][19]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~17_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux44~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~11_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[7][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][26]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[3][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][26]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[2][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[1][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][26]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[0][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~14_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~15_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~16_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[19][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[23][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~7_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~8_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[30][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[26][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~0_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~1_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[24][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[16][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[20][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[28][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~5_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[25][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[29][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|actual_state[21][26]~regout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~6_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~9_combout\ : std_logic;
SIGNAL \bloco_Operativo|REG|Mux37~20_combout\ : std_logic;
SIGNAL \bloco_Operativo|RI|actual_state[26]~feeder_combout\ : std_logic;
SIGNAL \bloco_Controle|next_state.s2~0_combout\ : std_logic;
SIGNAL \bloco_Controle|actual_state.s2~regout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[0]~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUXB|saida[0]~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~59_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX3|saida[0]~2_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~63_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX3|saida[0]~3_combout\ : std_logic;
SIGNAL \bloco_Operativo|MUX3|saida[0]~4_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[12]~38_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[12]~10_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[12]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~111_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~112_combout\ : std_logic;
SIGNAL \bloco_Operativo|ULA1|Add0~172_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[14]~40_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[14]~12_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[14]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[15]~41_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[15]~13_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[15]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[20]~18_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[20]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[21]~47_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[21]~19_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[21]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[26]~52_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[26]~24_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[26]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[28]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[30]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|PC|actual_state[31]~feeder_combout\ : std_logic;
SIGNAL \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \bloco_Operativo|RDM|actual_state\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bloco_Operativo|RI|actual_state\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \bloco_Operativo|PC|actual_state\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bloco_Operativo|ULAsaida|actual_state\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bloco_Operativo|B|actual_state\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bloco_Operativo|A|actual_state\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bloco_Controle|ALT_INV_actual_state.s0~regout\ : std_logic;

BEGIN

ww_clock <= clock;
ww_reset <= reset;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(0);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(0) <= \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(3);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(3) <= \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(1);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(1) <= \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(15);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & vcc);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(7) <= \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(14);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & vcc);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(6) <= \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(13);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & vcc);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(5) <= \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(12);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & vcc);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(4) <= \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(11);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & vcc);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(3) <= \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(10);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & vcc);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(2) <= \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(9);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & vcc);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(1) <= \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(8);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & vcc);

\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(0) <= \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(7);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(7) <= \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(6);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(6) <= \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(5);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(5) <= \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(4);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(4) <= \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(2);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & \~GND~combout\ & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(2) <= \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(16);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(0) <= \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(17);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(1) <= \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(18);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(2) <= \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(19);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(3) <= \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(20);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(4) <= \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(21);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(5) <= \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(22);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(6) <= \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(23);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & \~GND~combout\);

\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(7) <= \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(24);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & vcc);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(0) <= \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(25);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & vcc);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(1) <= \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(28);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & vcc);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(4) <= \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(31);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & vcc);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(7) <= \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(30);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & vcc);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(6) <= \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(29);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & vcc);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(5) <= \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(26);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & vcc);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(2) <= \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \bloco_Operativo|B|actual_state\(27);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\bloco_Operativo|MUXPC|saida[11]~9_combout\ & \bloco_Operativo|MUXPC|saida[10]~8_combout\ & \bloco_Operativo|MUXPC|saida[9]~7_combout\ & 
\bloco_Operativo|MUXPC|saida[8]~6_combout\ & \bloco_Operativo|MUXPC|saida[7]~5_combout\ & \bloco_Operativo|MUXPC|saida[6]~4_combout\ & \bloco_Operativo|MUXPC|saida[5]~3_combout\ & \bloco_Operativo|MUXPC|saida[4]~2_combout\ & 
\bloco_Operativo|MUXPC|saida[3]~1_combout\ & \bloco_Operativo|MUXPC|saida[2]~0_combout\ & vcc & vcc);

\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(3) <= \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\clock~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clock~combout\);

\reset~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \reset~combout\);
\bloco_Controle|ALT_INV_actual_state.s0~regout\ <= NOT \bloco_Controle|actual_state.s0~regout\;

-- Location: LCCOMB_X20_Y24_N16
\bloco_Operativo|MUXB|saida[27]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[27]~11_combout\ = (\bloco_Operativo|RI|actual_state\(15) & (((!\bloco_Operativo|MUXB|Equal2~1_combout\ & \bloco_Operativo|B|actual_state\(27))) # (!\bloco_Operativo|MUXB|saida[2]~6_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(15) & (((!\bloco_Operativo|MUXB|Equal2~1_combout\ & \bloco_Operativo|B|actual_state\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(15),
	datab => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datac => \bloco_Operativo|MUXB|Equal2~1_combout\,
	datad => \bloco_Operativo|B|actual_state\(27),
	combout => \bloco_Operativo|MUXB|saida[27]~11_combout\);

-- Location: LCCOMB_X20_Y23_N12
\bloco_Operativo|MUXA|saida[21]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[21]~11_combout\ = (\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|A|actual_state\(21))) # (!\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|PC|actual_state\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|A|actual_state\(21),
	datac => \bloco_Operativo|PC|actual_state\(21),
	datad => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[21]~11_combout\);

-- Location: LCFF_X22_Y21_N7
\bloco_Operativo|A|actual_state[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux12~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(19));

-- Location: LCFF_X20_Y24_N7
\bloco_Operativo|A|actual_state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux18~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(13));

-- Location: LCCOMB_X19_Y22_N4
\bloco_Operativo|MUXB|saida[9]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[9]~36_combout\ = (\bloco_Controle|actual_state.s1~regout\ & (((\bloco_Operativo|RI|actual_state\(9))))) # (!\bloco_Controle|actual_state.s1~regout\ & ((\bloco_Controle|actual_state.s2~regout\ & 
-- ((\bloco_Operativo|RI|actual_state\(9)))) # (!\bloco_Controle|actual_state.s2~regout\ & (\bloco_Operativo|B|actual_state\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(9),
	datab => \bloco_Controle|actual_state.s1~regout\,
	datac => \bloco_Operativo|RI|actual_state\(9),
	datad => \bloco_Controle|actual_state.s2~regout\,
	combout => \bloco_Operativo|MUXB|saida[9]~36_combout\);

-- Location: LCCOMB_X18_Y21_N30
\bloco_Operativo|MUXB|saida[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[9]~37_combout\ = (\bloco_Operativo|MUXB|saida[0]~3_combout\ & (((\bloco_Operativo|MUXB|saida[9]~36_combout\)))) # (!\bloco_Operativo|MUXB|saida[0]~3_combout\ & (!\bloco_Operativo|MUXB|saida[2]~6_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datab => \bloco_Operativo|RI|actual_state\(7),
	datac => \bloco_Operativo|MUXB|saida[9]~36_combout\,
	datad => \bloco_Operativo|MUXB|saida[0]~3_combout\,
	combout => \bloco_Operativo|MUXB|saida[9]~37_combout\);

-- Location: LCFF_X17_Y21_N11
\bloco_Operativo|A|actual_state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux23~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(8));

-- Location: LCFF_X17_Y20_N9
\bloco_Operativo|A|actual_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux27~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(4));

-- Location: LCCOMB_X17_Y20_N2
\bloco_Operativo|MUXA|saida[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[4]~28_combout\ = (\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|A|actual_state\(4))) # (!\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|PC|actual_state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|A|actual_state\(4),
	datac => \bloco_Operativo|PC|actual_state\(4),
	datad => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[4]~28_combout\);

-- Location: LCCOMB_X21_Y20_N6
\bloco_Operativo|cPC~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~0_combout\ = (\bloco_Operativo|A|actual_state\(30) & (\bloco_Operativo|B|actual_state\(30) & (\bloco_Operativo|B|actual_state\(29) $ (!\bloco_Operativo|A|actual_state\(29))))) # (!\bloco_Operativo|A|actual_state\(30) & 
-- (!\bloco_Operativo|B|actual_state\(30) & (\bloco_Operativo|B|actual_state\(29) $ (!\bloco_Operativo|A|actual_state\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(30),
	datab => \bloco_Operativo|B|actual_state\(29),
	datac => \bloco_Operativo|B|actual_state\(30),
	datad => \bloco_Operativo|A|actual_state\(29),
	combout => \bloco_Operativo|cPC~0_combout\);

-- Location: LCCOMB_X21_Y20_N4
\bloco_Operativo|cPC~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~1_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|cPC~0_combout\ & (\bloco_Operativo|A|actual_state\(31) $ (!\bloco_Operativo|B|actual_state\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(31),
	datab => \bloco_Operativo|B|actual_state\(31),
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|cPC~0_combout\,
	combout => \bloco_Operativo|cPC~1_combout\);

-- Location: LCCOMB_X27_Y24_N30
\bloco_Operativo|cPC~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~6_combout\ = (\bloco_Operativo|B|actual_state\(23) & (\bloco_Operativo|A|actual_state\(23) & (\bloco_Operativo|A|actual_state\(24) $ (!\bloco_Operativo|B|actual_state\(24))))) # (!\bloco_Operativo|B|actual_state\(23) & 
-- (!\bloco_Operativo|A|actual_state\(23) & (\bloco_Operativo|A|actual_state\(24) $ (!\bloco_Operativo|B|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(23),
	datab => \bloco_Operativo|A|actual_state\(24),
	datac => \bloco_Operativo|A|actual_state\(23),
	datad => \bloco_Operativo|B|actual_state\(24),
	combout => \bloco_Operativo|cPC~6_combout\);

-- Location: LCCOMB_X18_Y21_N4
\bloco_Operativo|cPC~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~13_combout\ = (\bloco_Operativo|A|actual_state\(9) & (\bloco_Operativo|MUXB|saida[9]~37_combout\ & (\bloco_Operativo|A|actual_state\(8) $ (!\bloco_Operativo|MUXB|saida[8]~39_combout\)))) # (!\bloco_Operativo|A|actual_state\(9) & 
-- (!\bloco_Operativo|MUXB|saida[9]~37_combout\ & (\bloco_Operativo|A|actual_state\(8) $ (!\bloco_Operativo|MUXB|saida[8]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(9),
	datab => \bloco_Operativo|MUXB|saida[9]~37_combout\,
	datac => \bloco_Operativo|A|actual_state\(8),
	datad => \bloco_Operativo|MUXB|saida[8]~39_combout\,
	combout => \bloco_Operativo|cPC~13_combout\);

-- Location: LCCOMB_X19_Y24_N24
\bloco_Operativo|cPC~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~16_combout\ = (\bloco_Operativo|A|actual_state\(13) & (\bloco_Operativo|MUXB|saida[13]~29_combout\ & (\bloco_Operativo|A|actual_state\(12) $ (!\bloco_Operativo|MUXB|saida[12]~31_combout\)))) # (!\bloco_Operativo|A|actual_state\(13) & 
-- (!\bloco_Operativo|MUXB|saida[13]~29_combout\ & (\bloco_Operativo|A|actual_state\(12) $ (!\bloco_Operativo|MUXB|saida[12]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(13),
	datab => \bloco_Operativo|A|actual_state\(12),
	datac => \bloco_Operativo|MUXB|saida[13]~29_combout\,
	datad => \bloco_Operativo|MUXB|saida[12]~31_combout\,
	combout => \bloco_Operativo|cPC~16_combout\);

-- Location: LCCOMB_X21_Y21_N22
\bloco_Operativo|cPC~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~18_combout\ = (\bloco_Operativo|A|actual_state\(19) & (\bloco_Operativo|B|actual_state\(19) & (\bloco_Operativo|A|actual_state\(20) $ (!\bloco_Operativo|B|actual_state\(20))))) # (!\bloco_Operativo|A|actual_state\(19) & 
-- (!\bloco_Operativo|B|actual_state\(19) & (\bloco_Operativo|A|actual_state\(20) $ (!\bloco_Operativo|B|actual_state\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(19),
	datab => \bloco_Operativo|A|actual_state\(20),
	datac => \bloco_Operativo|B|actual_state\(20),
	datad => \bloco_Operativo|B|actual_state\(19),
	combout => \bloco_Operativo|cPC~18_combout\);

-- Location: LCCOMB_X21_Y22_N22
\bloco_Operativo|cPC~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~19_combout\ = (\bloco_Operativo|cPC~18_combout\ & (\bloco_Operativo|A|actual_state\(0) $ (((!\bloco_Operativo|MUXB|saida[0]~2_combout\ & !\bloco_Operativo|MUXB|saida[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[0]~2_combout\,
	datab => \bloco_Operativo|MUXB|saida[0]~5_combout\,
	datac => \bloco_Operativo|A|actual_state\(0),
	datad => \bloco_Operativo|cPC~18_combout\,
	combout => \bloco_Operativo|cPC~19_combout\);

-- Location: LCCOMB_X21_Y22_N20
\bloco_Operativo|ULA1|Add0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~65_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[1]~31_combout\) # (\bloco_Operativo|MUXB|saida[1]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|Add0~58_combout\,
	datac => \bloco_Operativo|MUXA|saida[1]~31_combout\,
	datad => \bloco_Operativo|MUXB|saida[1]~53_combout\,
	combout => \bloco_Operativo|ULA1|Add0~65_combout\);

-- Location: LCFF_X21_Y22_N11
\bloco_Operativo|ULAsaida|actual_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~69_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(1));

-- Location: LCCOMB_X20_Y22_N10
\bloco_Operativo|ULA1|Add0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~71_combout\ = \bloco_Operativo|operacao_ULA|Operacao[2]~1_combout\ $ (((\bloco_Operativo|MUXB|saida[2]~50_combout\) # ((\bloco_Operativo|MUXB|saida[2]~51_combout\ & \bloco_Operativo|MUXB|saida[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[2]~51_combout\,
	datab => \bloco_Operativo|MUXB|saida[0]~3_combout\,
	datac => \bloco_Operativo|operacao_ULA|Operacao[2]~1_combout\,
	datad => \bloco_Operativo|MUXB|saida[2]~50_combout\,
	combout => \bloco_Operativo|ULA1|Add0~71_combout\);

-- Location: LCCOMB_X17_Y20_N16
\bloco_Operativo|ULA1|Add0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~79_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[4]~28_combout\) # (\bloco_Operativo|MUXB|saida[4]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|MUXA|saida[4]~28_combout\,
	datac => \bloco_Operativo|ULA1|Add0~58_combout\,
	datad => \bloco_Operativo|MUXB|saida[4]~47_combout\,
	combout => \bloco_Operativo|ULA1|Add0~79_combout\);

-- Location: LCCOMB_X19_Y23_N6
\bloco_Operativo|ULA1|Add0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~82_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[5]~27_combout\) # (\bloco_Operativo|MUXB|saida[5]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~58_combout\,
	datac => \bloco_Operativo|MUXA|saida[5]~27_combout\,
	datad => \bloco_Operativo|MUXB|saida[5]~45_combout\,
	combout => \bloco_Operativo|ULA1|Add0~82_combout\);

-- Location: LCCOMB_X21_Y24_N10
\bloco_Operativo|PC|actual_state[6]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[6]~32_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(6))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(6),
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|PC|actual_state[6]~32_combout\);

-- Location: LCCOMB_X19_Y19_N12
\bloco_Operativo|ULA1|Add0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~90_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXB|saida[7]~41_combout\) # (\bloco_Operativo|MUXA|saida[7]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[7]~41_combout\,
	datac => \bloco_Operativo|ULA1|Add0~58_combout\,
	datad => \bloco_Operativo|MUXA|saida[7]~25_combout\,
	combout => \bloco_Operativo|ULA1|Add0~90_combout\);

-- Location: LCCOMB_X20_Y25_N6
\bloco_Operativo|PC|actual_state[11]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[11]~37_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(11))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(11),
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|PC|actual_state[11]~37_combout\);

-- Location: LCFF_X19_Y24_N31
\bloco_Operativo|ULAsaida|actual_state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~171_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(13));

-- Location: LCCOMB_X21_Y23_N30
\bloco_Operativo|ULA1|Add0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~120_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[17]~15_combout\) # (\bloco_Operativo|MUXB|saida[17]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|MUXA|saida[17]~15_combout\,
	datac => \bloco_Operativo|ULA1|Add0~58_combout\,
	datad => \bloco_Operativo|MUXB|saida[17]~21_combout\,
	combout => \bloco_Operativo|ULA1|Add0~120_combout\);

-- Location: LCFF_X21_Y21_N3
\bloco_Operativo|ULAsaida|actual_state[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~176_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(18));

-- Location: LCCOMB_X21_Y22_N6
\bloco_Operativo|PC|actual_state[20]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[20]~46_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(20))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULAsaida|actual_state\(20),
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|PC|actual_state[20]~46_combout\);

-- Location: LCCOMB_X20_Y23_N10
\bloco_Operativo|ULA1|Add0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~132_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[21]~11_combout\) # (\bloco_Operativo|MUXB|saida[21]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[21]~11_combout\,
	datac => \bloco_Operativo|MUXB|saida[21]~17_combout\,
	datad => \bloco_Operativo|ULA1|Add0~58_combout\,
	combout => \bloco_Operativo|ULA1|Add0~132_combout\);

-- Location: LCCOMB_X21_Y22_N24
\bloco_Operativo|PC|actual_state[24]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[24]~50_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(24))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|ULAsaida|actual_state\(24),
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|PC|actual_state[24]~50_combout\);

-- Location: LCCOMB_X19_Y19_N16
\bloco_Operativo|PC|actual_state[25]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[25]~51_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(25))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULAsaida|actual_state\(25),
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|PC|actual_state[25]~51_combout\);

-- Location: LCFF_X27_Y16_N21
\bloco_Operativo|REG|actual_state[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][0]~regout\);

-- Location: LCFF_X24_Y16_N1
\bloco_Operativo|REG|actual_state[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][0]~regout\);

-- Location: LCCOMB_X24_Y16_N0
\bloco_Operativo|REG|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|RI|actual_state\(19))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[26][0]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[18][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[18][0]~regout\,
	datad => \bloco_Operativo|REG|actual_state[26][0]~regout\,
	combout => \bloco_Operativo|REG|Mux63~0_combout\);

-- Location: LCCOMB_X27_Y16_N24
\bloco_Operativo|REG|Mux63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~1_combout\ = (\bloco_Operativo|REG|Mux63~0_combout\ & (((\bloco_Operativo|REG|actual_state[30][0]~regout\)) # (!\bloco_Operativo|RI|actual_state\(18)))) # (!\bloco_Operativo|REG|Mux63~0_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[22][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux63~0_combout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[22][0]~regout\,
	datad => \bloco_Operativo|REG|actual_state[30][0]~regout\,
	combout => \bloco_Operativo|REG|Mux63~1_combout\);

-- Location: LCCOMB_X22_Y23_N10
\bloco_Operativo|REG|Mux63~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[23][0]~regout\)) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[19][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[23][0]~regout\,
	datab => \bloco_Operativo|REG|actual_state[19][0]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux63~7_combout\);

-- Location: LCFF_X35_Y22_N5
\bloco_Operativo|REG|actual_state[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][0]~regout\);

-- Location: LCCOMB_X27_Y16_N20
\bloco_Operativo|REG|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|actual_state[26][0]~regout\) # (\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[18][0]~regout\ & ((!\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][0]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[26][0]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux31~0_combout\);

-- Location: LCCOMB_X29_Y23_N16
\bloco_Operativo|REG|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22)) # ((\bloco_Operativo|REG|actual_state[1][0]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[0][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[1][0]~regout\,
	datad => \bloco_Operativo|REG|actual_state[0][0]~regout\,
	combout => \bloco_Operativo|REG|Mux31~14_combout\);

-- Location: LCCOMB_X28_Y22_N2
\bloco_Operativo|REG|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~15_combout\ = (\bloco_Operativo|REG|Mux31~14_combout\ & (((\bloco_Operativo|REG|actual_state[3][0]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22)))) # (!\bloco_Operativo|REG|Mux31~14_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux31~14_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[3][0]~regout\,
	datad => \bloco_Operativo|REG|actual_state[2][0]~regout\,
	combout => \bloco_Operativo|REG|Mux31~15_combout\);

-- Location: LCFF_X28_Y17_N11
\bloco_Operativo|REG|actual_state[17][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][31]~regout\);

-- Location: LCFF_X25_Y18_N25
\bloco_Operativo|REG|actual_state[26][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][31]~regout\);

-- Location: LCCOMB_X28_Y18_N4
\bloco_Operativo|REG|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|actual_state[22][31]~regout\))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[18][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[18][31]~regout\,
	datac => \bloco_Operativo|REG|actual_state[22][31]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux0~2_combout\);

-- Location: LCCOMB_X25_Y18_N24
\bloco_Operativo|REG|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux0~2_combout\ & (\bloco_Operativo|REG|actual_state[30][31]~regout\)) # (!\bloco_Operativo|REG|Mux0~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[26][31]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[30][31]~regout\,
	datac => \bloco_Operativo|REG|actual_state[26][31]~regout\,
	datad => \bloco_Operativo|REG|Mux0~2_combout\,
	combout => \bloco_Operativo|REG|Mux0~3_combout\);

-- Location: LCFF_X23_Y19_N31
\bloco_Operativo|REG|actual_state[16][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][31]~regout\);

-- Location: LCCOMB_X23_Y19_N30
\bloco_Operativo|REG|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~4_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[20][31]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((\bloco_Operativo|REG|actual_state[16][31]~regout\ & !\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][31]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[16][31]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux0~4_combout\);

-- Location: LCFF_X25_Y24_N25
\bloco_Operativo|REG|actual_state[23][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][31]~regout\);

-- Location: LCCOMB_X22_Y24_N30
\bloco_Operativo|REG|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[27][31]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[19][31]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[27][31]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[19][31]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux0~7_combout\);

-- Location: LCCOMB_X25_Y24_N16
\bloco_Operativo|REG|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~8_combout\ = (\bloco_Operativo|REG|Mux0~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][31]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23)))) # (!\bloco_Operativo|REG|Mux0~7_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[23][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux0~7_combout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[23][31]~regout\,
	datad => \bloco_Operativo|REG|actual_state[31][31]~regout\,
	combout => \bloco_Operativo|REG|Mux0~8_combout\);

-- Location: LCFF_X27_Y25_N9
\bloco_Operativo|REG|actual_state[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][31]~regout\);

-- Location: LCFF_X24_Y25_N13
\bloco_Operativo|REG|actual_state[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[5][31]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][31]~regout\);

-- Location: LCFF_X27_Y25_N7
\bloco_Operativo|REG|actual_state[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][31]~regout\);

-- Location: LCCOMB_X27_Y25_N6
\bloco_Operativo|REG|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[5][31]~regout\)) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[4][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[5][31]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][31]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux0~10_combout\);

-- Location: LCFF_X25_Y25_N25
\bloco_Operativo|REG|actual_state[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][31]~regout\);

-- Location: LCCOMB_X27_Y25_N8
\bloco_Operativo|REG|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~11_combout\ = (\bloco_Operativo|REG|Mux0~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][31]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux0~10_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[6][31]~regout\ & \bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux0~10_combout\,
	datab => \bloco_Operativo|REG|actual_state[7][31]~regout\,
	datac => \bloco_Operativo|REG|actual_state[6][31]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux0~11_combout\);

-- Location: LCCOMB_X34_Y23_N16
\bloco_Operativo|REG|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[10][31]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[8][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][31]~regout\,
	datab => \bloco_Operativo|REG|actual_state[8][31]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux0~12_combout\);

-- Location: LCCOMB_X29_Y19_N10
\bloco_Operativo|REG|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|actual_state[13][31]~regout\) # (\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[12][31]~regout\ & ((!\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[12][31]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[13][31]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux0~17_combout\);

-- Location: LCCOMB_X28_Y17_N10
\bloco_Operativo|REG|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[25][31]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[17][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[25][31]~regout\,
	datac => \bloco_Operativo|REG|actual_state[17][31]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux32~0_combout\);

-- Location: LCCOMB_X25_Y25_N14
\bloco_Operativo|REG|Mux32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[5][31]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[4][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][31]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[4][31]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux32~10_combout\);

-- Location: LCCOMB_X25_Y25_N28
\bloco_Operativo|REG|Mux32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~11_combout\ = (\bloco_Operativo|REG|Mux32~10_combout\ & (((\bloco_Operativo|REG|actual_state[7][31]~regout\) # (!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux32~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[6][31]~regout\ & ((\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[6][31]~regout\,
	datab => \bloco_Operativo|REG|Mux32~10_combout\,
	datac => \bloco_Operativo|REG|actual_state[7][31]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux32~11_combout\);

-- Location: LCFF_X27_Y18_N13
\bloco_Operativo|REG|actual_state[26][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][30]~regout\);

-- Location: LCFF_X28_Y18_N11
\bloco_Operativo|REG|actual_state[18][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][30]~regout\);

-- Location: LCCOMB_X28_Y18_N10
\bloco_Operativo|REG|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[26][30]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[18][30]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[26][30]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[18][30]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux1~0_combout\);

-- Location: LCCOMB_X28_Y18_N8
\bloco_Operativo|REG|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux1~0_combout\ & (\bloco_Operativo|REG|actual_state[30][30]~regout\)) # (!\bloco_Operativo|REG|Mux1~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[22][30]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][30]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[22][30]~regout\,
	datad => \bloco_Operativo|REG|Mux1~0_combout\,
	combout => \bloco_Operativo|REG|Mux1~1_combout\);

-- Location: LCFF_X27_Y17_N21
\bloco_Operativo|REG|actual_state[25][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][30]~regout\);

-- Location: LCFF_X28_Y17_N17
\bloco_Operativo|REG|actual_state[21][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][30]~regout\);

-- Location: LCCOMB_X28_Y17_N16
\bloco_Operativo|REG|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|actual_state[21][30]~regout\))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[17][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[17][30]~regout\,
	datac => \bloco_Operativo|REG|actual_state[21][30]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux1~2_combout\);

-- Location: LCCOMB_X27_Y17_N20
\bloco_Operativo|REG|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~3_combout\ = (\bloco_Operativo|REG|Mux1~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][30]~regout\) # ((!\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|REG|Mux1~2_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[25][30]~regout\ & \bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux1~2_combout\,
	datab => \bloco_Operativo|REG|actual_state[29][30]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][30]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux1~3_combout\);

-- Location: LCFF_X23_Y20_N13
\bloco_Operativo|REG|actual_state[24][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[24][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][30]~regout\);

-- Location: LCFF_X23_Y18_N5
\bloco_Operativo|REG|actual_state[16][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][30]~regout\);

-- Location: LCCOMB_X23_Y18_N24
\bloco_Operativo|REG|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~4_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & 
-- ((\bloco_Operativo|REG|actual_state[24][30]~regout\))) # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[16][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[16][30]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|REG|actual_state[24][30]~regout\,
	combout => \bloco_Operativo|REG|Mux1~4_combout\);

-- Location: LCCOMB_X24_Y18_N4
\bloco_Operativo|REG|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~5_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux1~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][30]~regout\))) # (!\bloco_Operativo|REG|Mux1~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][30]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][30]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[28][30]~regout\,
	datad => \bloco_Operativo|REG|Mux1~4_combout\,
	combout => \bloco_Operativo|REG|Mux1~5_combout\);

-- Location: LCCOMB_X31_Y20_N18
\bloco_Operativo|REG|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|RI|actual_state\(21))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux1~3_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux1~5_combout\,
	datad => \bloco_Operativo|REG|Mux1~3_combout\,
	combout => \bloco_Operativo|REG|Mux1~6_combout\);

-- Location: LCFF_X24_Y23_N5
\bloco_Operativo|REG|actual_state[27][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][30]~regout\);

-- Location: LCFF_X25_Y23_N31
\bloco_Operativo|REG|actual_state[23][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[23][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][30]~regout\);

-- Location: LCFF_X24_Y20_N29
\bloco_Operativo|REG|actual_state[19][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][30]~regout\);

-- Location: LCCOMB_X25_Y23_N28
\bloco_Operativo|REG|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[23][30]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[19][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[23][30]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|actual_state[19][30]~regout\,
	combout => \bloco_Operativo|REG|Mux1~7_combout\);

-- Location: LCFF_X24_Y23_N7
\bloco_Operativo|REG|actual_state[31][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][30]~regout\);

-- Location: LCCOMB_X24_Y23_N12
\bloco_Operativo|REG|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~8_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux1~7_combout\ & (\bloco_Operativo|REG|actual_state[31][30]~regout\)) # (!\bloco_Operativo|REG|Mux1~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[27][30]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[31][30]~regout\,
	datab => \bloco_Operativo|REG|actual_state[27][30]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|REG|Mux1~7_combout\,
	combout => \bloco_Operativo|REG|Mux1~8_combout\);

-- Location: LCCOMB_X31_Y20_N4
\bloco_Operativo|REG|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~9_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux1~6_combout\ & (\bloco_Operativo|REG|Mux1~8_combout\)) # (!\bloco_Operativo|REG|Mux1~6_combout\ & ((\bloco_Operativo|REG|Mux1~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux1~8_combout\,
	datab => \bloco_Operativo|REG|Mux1~1_combout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|Mux1~6_combout\,
	combout => \bloco_Operativo|REG|Mux1~9_combout\);

-- Location: LCFF_X27_Y25_N13
\bloco_Operativo|REG|actual_state[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][30]~regout\);

-- Location: LCCOMB_X27_Y25_N12
\bloco_Operativo|REG|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[6][30]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[4][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[4][30]~regout\,
	datac => \bloco_Operativo|REG|actual_state[6][30]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux1~12_combout\);

-- Location: LCCOMB_X32_Y20_N4
\bloco_Operativo|REG|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~14_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[1][30]~regout\)) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[0][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[1][30]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|actual_state[0][30]~regout\,
	combout => \bloco_Operativo|REG|Mux1~14_combout\);

-- Location: LCFF_X31_Y18_N11
\bloco_Operativo|REG|actual_state[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][30]~regout\);

-- Location: LCCOMB_X32_Y20_N6
\bloco_Operativo|REG|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~15_combout\ = (\bloco_Operativo|REG|Mux1~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][30]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux1~14_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[2][30]~regout\ & \bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][30]~regout\,
	datab => \bloco_Operativo|REG|actual_state[2][30]~regout\,
	datac => \bloco_Operativo|REG|Mux1~14_combout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux1~15_combout\);

-- Location: LCFF_X32_Y19_N1
\bloco_Operativo|REG|actual_state[13][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][30]~regout\);

-- Location: LCCOMB_X31_Y19_N14
\bloco_Operativo|REG|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[14][30]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[12][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[12][30]~regout\,
	datab => \bloco_Operativo|REG|actual_state[14][30]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux1~17_combout\);

-- Location: LCCOMB_X32_Y19_N22
\bloco_Operativo|REG|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~18_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux1~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][30]~regout\))) # (!\bloco_Operativo|REG|Mux1~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[13][30]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[13][30]~regout\,
	datac => \bloco_Operativo|REG|actual_state[15][30]~regout\,
	datad => \bloco_Operativo|REG|Mux1~17_combout\,
	combout => \bloco_Operativo|REG|Mux1~18_combout\);

-- Location: LCCOMB_X27_Y18_N20
\bloco_Operativo|REG|Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~0_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18)) # ((\bloco_Operativo|REG|actual_state[26][30]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[18][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[18][30]~regout\,
	datad => \bloco_Operativo|REG|actual_state[26][30]~regout\,
	combout => \bloco_Operativo|REG|Mux33~0_combout\);

-- Location: LCCOMB_X23_Y18_N4
\bloco_Operativo|REG|Mux33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[24][30]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[16][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[24][30]~regout\,
	datac => \bloco_Operativo|REG|actual_state[16][30]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux33~4_combout\);

-- Location: LCCOMB_X25_Y23_N14
\bloco_Operativo|REG|Mux33~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~7_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[23][30]~regout\) # ((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (((!\bloco_Operativo|RI|actual_state\(19) & \bloco_Operativo|REG|actual_state[19][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[23][30]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|actual_state[19][30]~regout\,
	combout => \bloco_Operativo|REG|Mux33~7_combout\);

-- Location: LCCOMB_X24_Y23_N14
\bloco_Operativo|REG|Mux33~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~8_combout\ = (\bloco_Operativo|REG|Mux33~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][30]~regout\) # (!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux33~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[27][30]~regout\ & (\bloco_Operativo|RI|actual_state\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux33~7_combout\,
	datab => \bloco_Operativo|REG|actual_state[27][30]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|actual_state[31][30]~regout\,
	combout => \bloco_Operativo|REG|Mux33~8_combout\);

-- Location: LCCOMB_X33_Y21_N4
\bloco_Operativo|REG|Mux33~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[9][30]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[8][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[9][30]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[8][30]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux33~10_combout\);

-- Location: LCFF_X29_Y17_N27
\bloco_Operativo|REG|actual_state[25][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][29]~regout\);

-- Location: LCCOMB_X29_Y17_N26
\bloco_Operativo|REG|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|actual_state[25][29]~regout\) # (\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[17][29]~regout\ & ((!\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[17][29]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][29]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux2~0_combout\);

-- Location: LCFF_X29_Y17_N5
\bloco_Operativo|REG|actual_state[29][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][29]~regout\);

-- Location: LCCOMB_X29_Y17_N4
\bloco_Operativo|REG|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux2~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][29]~regout\))) # (!\bloco_Operativo|REG|Mux2~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[21][29]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][29]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[29][29]~regout\,
	datad => \bloco_Operativo|REG|Mux2~0_combout\,
	combout => \bloco_Operativo|REG|Mux2~1_combout\);

-- Location: LCCOMB_X22_Y24_N2
\bloco_Operativo|REG|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[27][29]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[19][29]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[27][29]~regout\,
	datac => \bloco_Operativo|REG|actual_state[19][29]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux2~7_combout\);

-- Location: LCCOMB_X34_Y23_N14
\bloco_Operativo|REG|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[10][29]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][29]~regout\,
	datab => \bloco_Operativo|REG|actual_state[8][29]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux2~12_combout\);

-- Location: LCCOMB_X33_Y23_N0
\bloco_Operativo|REG|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux2~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][29]~regout\))) # (!\bloco_Operativo|REG|Mux2~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][29]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[9][29]~regout\,
	datac => \bloco_Operativo|REG|Mux2~12_combout\,
	datad => \bloco_Operativo|REG|actual_state[11][29]~regout\,
	combout => \bloco_Operativo|REG|Mux2~13_combout\);

-- Location: LCCOMB_X31_Y22_N2
\bloco_Operativo|REG|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[2][29]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[0][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[2][29]~regout\,
	datac => \bloco_Operativo|REG|actual_state[0][29]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux2~14_combout\);

-- Location: LCCOMB_X32_Y22_N20
\bloco_Operativo|REG|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~15_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux2~14_combout\ & (\bloco_Operativo|REG|actual_state[3][29]~regout\)) # (!\bloco_Operativo|REG|Mux2~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][29]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[3][29]~regout\,
	datac => \bloco_Operativo|REG|actual_state[1][29]~regout\,
	datad => \bloco_Operativo|REG|Mux2~14_combout\,
	combout => \bloco_Operativo|REG|Mux2~15_combout\);

-- Location: LCCOMB_X32_Y24_N16
\bloco_Operativo|REG|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|Mux2~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (!\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|Mux2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux2~15_combout\,
	datad => \bloco_Operativo|REG|Mux2~13_combout\,
	combout => \bloco_Operativo|REG|Mux2~16_combout\);

-- Location: LCCOMB_X23_Y19_N10
\bloco_Operativo|REG|Mux34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[20][29]~regout\) # ((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (((\bloco_Operativo|REG|actual_state[16][29]~regout\ & !\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][29]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[16][29]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux34~4_combout\);

-- Location: LCCOMB_X24_Y25_N28
\bloco_Operativo|REG|Mux34~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[5][29]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[4][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][29]~regout\,
	datab => \bloco_Operativo|REG|actual_state[4][29]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux34~10_combout\);

-- Location: LCCOMB_X25_Y25_N4
\bloco_Operativo|REG|Mux34~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~11_combout\ = (\bloco_Operativo|REG|Mux34~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][29]~regout\) # ((!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux34~10_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[6][29]~regout\ & \bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[7][29]~regout\,
	datab => \bloco_Operativo|REG|Mux34~10_combout\,
	datac => \bloco_Operativo|REG|actual_state[6][29]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux34~11_combout\);

-- Location: LCFF_X24_Y17_N11
\bloco_Operativo|REG|actual_state[20][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[20][28]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][28]~regout\);

-- Location: LCFF_X23_Y24_N21
\bloco_Operativo|REG|actual_state[23][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][28]~regout\);

-- Location: LCFF_X24_Y24_N9
\bloco_Operativo|REG|actual_state[19][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][28]~regout\);

-- Location: LCCOMB_X24_Y24_N8
\bloco_Operativo|REG|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~7_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24)) # ((\bloco_Operativo|REG|actual_state[23][28]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[19][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[19][28]~regout\,
	datad => \bloco_Operativo|REG|actual_state[23][28]~regout\,
	combout => \bloco_Operativo|REG|Mux3~7_combout\);

-- Location: LCCOMB_X24_Y23_N30
\bloco_Operativo|REG|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~8_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux3~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][28]~regout\))) # (!\bloco_Operativo|REG|Mux3~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[27][28]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[27][28]~regout\,
	datab => \bloco_Operativo|REG|actual_state[31][28]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|REG|Mux3~7_combout\,
	combout => \bloco_Operativo|REG|Mux3~8_combout\);

-- Location: LCCOMB_X32_Y21_N4
\bloco_Operativo|REG|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[9][28]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[8][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[8][28]~regout\,
	datac => \bloco_Operativo|REG|actual_state[9][28]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux3~10_combout\);

-- Location: LCFF_X32_Y18_N21
\bloco_Operativo|REG|actual_state[15][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[15][28]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][28]~regout\);

-- Location: LCCOMB_X28_Y17_N4
\bloco_Operativo|REG|Mux35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|actual_state[21][28]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[17][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[21][28]~regout\,
	datad => \bloco_Operativo|REG|actual_state[17][28]~regout\,
	combout => \bloco_Operativo|REG|Mux35~2_combout\);

-- Location: LCCOMB_X23_Y24_N20
\bloco_Operativo|REG|Mux35~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[23][28]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[19][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[19][28]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][28]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux35~7_combout\);

-- Location: LCFF_X28_Y17_N9
\bloco_Operativo|REG|actual_state[21][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][27]~regout\);

-- Location: LCCOMB_X28_Y17_N22
\bloco_Operativo|REG|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~0_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[25][27]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[17][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][27]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[17][27]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux4~0_combout\);

-- Location: LCCOMB_X28_Y17_N8
\bloco_Operativo|REG|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux4~0_combout\ & (\bloco_Operativo|REG|actual_state[29][27]~regout\)) # (!\bloco_Operativo|REG|Mux4~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[21][27]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[29][27]~regout\,
	datac => \bloco_Operativo|REG|actual_state[21][27]~regout\,
	datad => \bloco_Operativo|REG|Mux4~0_combout\,
	combout => \bloco_Operativo|REG|Mux4~1_combout\);

-- Location: LCCOMB_X25_Y16_N18
\bloco_Operativo|REG|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[22][27]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[18][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[22][27]~regout\,
	datac => \bloco_Operativo|REG|actual_state[18][27]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux4~2_combout\);

-- Location: LCFF_X29_Y18_N13
\bloco_Operativo|REG|actual_state[30][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][27]~regout\);

-- Location: LCCOMB_X25_Y18_N28
\bloco_Operativo|REG|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~3_combout\ = (\bloco_Operativo|REG|Mux4~2_combout\ & ((\bloco_Operativo|REG|actual_state[30][27]~regout\) # ((!\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|REG|Mux4~2_combout\ & 
-- (((\bloco_Operativo|RI|actual_state\(24) & \bloco_Operativo|REG|actual_state[26][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][27]~regout\,
	datab => \bloco_Operativo|REG|Mux4~2_combout\,
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|REG|actual_state[26][27]~regout\,
	combout => \bloco_Operativo|REG|Mux4~3_combout\);

-- Location: LCFF_X23_Y19_N21
\bloco_Operativo|REG|actual_state[20][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][27]~regout\);

-- Location: LCFF_X23_Y19_N15
\bloco_Operativo|REG|actual_state[16][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][27]~regout\);

-- Location: LCCOMB_X23_Y19_N24
\bloco_Operativo|REG|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~4_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[20][27]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((\bloco_Operativo|REG|actual_state[16][27]~regout\ & !\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][27]~regout\,
	datab => \bloco_Operativo|REG|actual_state[16][27]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux4~4_combout\);

-- Location: LCCOMB_X24_Y19_N4
\bloco_Operativo|REG|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~5_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux4~4_combout\ & (\bloco_Operativo|REG|actual_state[28][27]~regout\)) # (!\bloco_Operativo|REG|Mux4~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[24][27]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[28][27]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[24][27]~regout\,
	datad => \bloco_Operativo|REG|Mux4~4_combout\,
	combout => \bloco_Operativo|REG|Mux4~5_combout\);

-- Location: LCCOMB_X24_Y22_N20
\bloco_Operativo|REG|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21)) # ((\bloco_Operativo|REG|Mux4~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|Mux4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux4~5_combout\,
	datad => \bloco_Operativo|REG|Mux4~3_combout\,
	combout => \bloco_Operativo|REG|Mux4~6_combout\);

-- Location: LCCOMB_X22_Y24_N28
\bloco_Operativo|REG|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~7_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & 
-- ((\bloco_Operativo|REG|actual_state[27][27]~regout\))) # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[19][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[19][27]~regout\,
	datac => \bloco_Operativo|REG|actual_state[27][27]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux4~7_combout\);

-- Location: LCCOMB_X23_Y24_N4
\bloco_Operativo|REG|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~8_combout\ = (\bloco_Operativo|REG|Mux4~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][27]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23)))) # (!\bloco_Operativo|REG|Mux4~7_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[23][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux4~7_combout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[23][27]~regout\,
	datad => \bloco_Operativo|REG|actual_state[31][27]~regout\,
	combout => \bloco_Operativo|REG|Mux4~8_combout\);

-- Location: LCCOMB_X24_Y22_N6
\bloco_Operativo|REG|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~9_combout\ = (\bloco_Operativo|REG|Mux4~6_combout\ & (((\bloco_Operativo|REG|Mux4~8_combout\) # (!\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|REG|Mux4~6_combout\ & (\bloco_Operativo|REG|Mux4~1_combout\ & 
-- ((\bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux4~1_combout\,
	datab => \bloco_Operativo|REG|Mux4~8_combout\,
	datac => \bloco_Operativo|REG|Mux4~6_combout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux4~9_combout\);

-- Location: LCFF_X32_Y25_N13
\bloco_Operativo|REG|actual_state[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[6][27]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][27]~regout\);

-- Location: LCFF_X34_Y22_N11
\bloco_Operativo|REG|actual_state[8][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[8][27]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][27]~regout\);

-- Location: LCCOMB_X23_Y19_N14
\bloco_Operativo|REG|Mux36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[20][27]~regout\) # ((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (((\bloco_Operativo|REG|actual_state[16][27]~regout\ & !\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][27]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[16][27]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux36~4_combout\);

-- Location: LCCOMB_X31_Y25_N30
\bloco_Operativo|REG|Mux36~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[5][27]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[4][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[5][27]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][27]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux36~10_combout\);

-- Location: LCCOMB_X32_Y25_N10
\bloco_Operativo|REG|Mux36~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~11_combout\ = (\bloco_Operativo|REG|Mux36~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][27]~regout\) # ((!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux36~10_combout\ & 
-- (((\bloco_Operativo|RI|actual_state\(17) & \bloco_Operativo|REG|actual_state[6][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux36~10_combout\,
	datab => \bloco_Operativo|REG|actual_state[7][27]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|actual_state[6][27]~regout\,
	combout => \bloco_Operativo|REG|Mux36~11_combout\);

-- Location: LCFF_X28_Y17_N7
\bloco_Operativo|REG|actual_state[17][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][26]~regout\);

-- Location: LCCOMB_X28_Y17_N6
\bloco_Operativo|REG|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[21][26]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[17][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[21][26]~regout\,
	datac => \bloco_Operativo|REG|actual_state[17][26]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux5~2_combout\);

-- Location: LCCOMB_X27_Y17_N8
\bloco_Operativo|REG|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux5~2_combout\ & (\bloco_Operativo|REG|actual_state[29][26]~regout\)) # (!\bloco_Operativo|REG|Mux5~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[25][26]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[29][26]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][26]~regout\,
	datad => \bloco_Operativo|REG|Mux5~2_combout\,
	combout => \bloco_Operativo|REG|Mux5~3_combout\);

-- Location: LCCOMB_X24_Y18_N24
\bloco_Operativo|REG|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|actual_state[24][26]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[16][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[24][26]~regout\,
	datad => \bloco_Operativo|REG|actual_state[16][26]~regout\,
	combout => \bloco_Operativo|REG|Mux5~4_combout\);

-- Location: LCCOMB_X22_Y17_N16
\bloco_Operativo|REG|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~5_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux5~4_combout\ & (\bloco_Operativo|REG|actual_state[28][26]~regout\)) # (!\bloco_Operativo|REG|Mux5~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[20][26]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[28][26]~regout\,
	datac => \bloco_Operativo|REG|actual_state[20][26]~regout\,
	datad => \bloco_Operativo|REG|Mux5~4_combout\,
	combout => \bloco_Operativo|REG|Mux5~5_combout\);

-- Location: LCCOMB_X21_Y17_N0
\bloco_Operativo|REG|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~6_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22)) # (\bloco_Operativo|REG|Mux5~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux5~5_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux5~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|Mux5~3_combout\,
	combout => \bloco_Operativo|REG|Mux5~6_combout\);

-- Location: LCCOMB_X24_Y22_N12
\bloco_Operativo|REG|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~7_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[23][26]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((\bloco_Operativo|REG|actual_state[19][26]~regout\ & !\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[23][26]~regout\,
	datac => \bloco_Operativo|REG|actual_state[19][26]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux5~7_combout\);

-- Location: LCFF_X32_Y19_N7
\bloco_Operativo|REG|actual_state[10][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[10][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][26]~regout\);

-- Location: LCCOMB_X29_Y23_N0
\bloco_Operativo|REG|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22)) # ((\bloco_Operativo|REG|actual_state[1][26]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[0][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[1][26]~regout\,
	datad => \bloco_Operativo|REG|actual_state[0][26]~regout\,
	combout => \bloco_Operativo|REG|Mux5~14_combout\);

-- Location: LCCOMB_X28_Y22_N20
\bloco_Operativo|REG|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~15_combout\ = (\bloco_Operativo|REG|Mux5~14_combout\ & (((\bloco_Operativo|REG|actual_state[3][26]~regout\) # (!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux5~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[2][26]~regout\ & (\bloco_Operativo|RI|actual_state\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux5~14_combout\,
	datab => \bloco_Operativo|REG|actual_state[2][26]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[3][26]~regout\,
	combout => \bloco_Operativo|REG|Mux5~15_combout\);

-- Location: LCFF_X29_Y19_N13
\bloco_Operativo|REG|actual_state[13][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[13][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][26]~regout\);

-- Location: LCCOMB_X31_Y19_N30
\bloco_Operativo|REG|Mux37~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[14][26]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[12][26]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[12][26]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][26]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux37~17_combout\);

-- Location: LCCOMB_X29_Y19_N8
\bloco_Operativo|REG|Mux37~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~18_combout\ = (\bloco_Operativo|REG|Mux37~17_combout\ & (((\bloco_Operativo|REG|actual_state[15][26]~regout\) # (!\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|REG|Mux37~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[13][26]~regout\ & (\bloco_Operativo|RI|actual_state\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][26]~regout\,
	datab => \bloco_Operativo|REG|Mux37~17_combout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|actual_state[15][26]~regout\,
	combout => \bloco_Operativo|REG|Mux37~18_combout\);

-- Location: LCFF_X31_Y16_N5
\bloco_Operativo|REG|actual_state[25][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[25][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][25]~regout\);

-- Location: LCFF_X25_Y19_N21
\bloco_Operativo|REG|actual_state[26][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][25]~regout\);

-- Location: LCFF_X25_Y16_N29
\bloco_Operativo|REG|actual_state[22][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][25]~regout\);

-- Location: LCFF_X25_Y16_N11
\bloco_Operativo|REG|actual_state[18][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][25]~regout\);

-- Location: LCCOMB_X25_Y16_N10
\bloco_Operativo|REG|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[22][25]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[18][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[22][25]~regout\,
	datac => \bloco_Operativo|REG|actual_state[18][25]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux6~2_combout\);

-- Location: LCFF_X25_Y19_N27
\bloco_Operativo|REG|actual_state[30][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][25]~regout\);

-- Location: LCCOMB_X25_Y19_N20
\bloco_Operativo|REG|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~3_combout\ = (\bloco_Operativo|REG|Mux6~2_combout\ & (((\bloco_Operativo|REG|actual_state[30][25]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24)))) # (!\bloco_Operativo|REG|Mux6~2_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[26][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux6~2_combout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[26][25]~regout\,
	datad => \bloco_Operativo|REG|actual_state[30][25]~regout\,
	combout => \bloco_Operativo|REG|Mux6~3_combout\);

-- Location: LCFF_X24_Y19_N25
\bloco_Operativo|REG|actual_state[24][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][25]~regout\);

-- Location: LCFF_X23_Y19_N23
\bloco_Operativo|REG|actual_state[20][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][25]~regout\);

-- Location: LCFF_X23_Y19_N29
\bloco_Operativo|REG|actual_state[16][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][25]~regout\);

-- Location: LCCOMB_X23_Y19_N22
\bloco_Operativo|REG|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|RI|actual_state\(23))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[20][25]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[16][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[20][25]~regout\,
	datad => \bloco_Operativo|REG|actual_state[16][25]~regout\,
	combout => \bloco_Operativo|REG|Mux6~4_combout\);

-- Location: LCFF_X24_Y19_N7
\bloco_Operativo|REG|actual_state[28][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][25]~regout\);

-- Location: LCCOMB_X24_Y19_N24
\bloco_Operativo|REG|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~5_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux6~4_combout\ & (\bloco_Operativo|REG|actual_state[28][25]~regout\)) # (!\bloco_Operativo|REG|Mux6~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[24][25]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[28][25]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[24][25]~regout\,
	datad => \bloco_Operativo|REG|Mux6~4_combout\,
	combout => \bloco_Operativo|REG|Mux6~5_combout\);

-- Location: LCCOMB_X29_Y23_N2
\bloco_Operativo|REG|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~6_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|RI|actual_state\(22))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|Mux6~3_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux6~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux6~3_combout\,
	datad => \bloco_Operativo|REG|Mux6~5_combout\,
	combout => \bloco_Operativo|REG|Mux6~6_combout\);

-- Location: LCFF_X25_Y24_N13
\bloco_Operativo|REG|actual_state[23][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[23][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][25]~regout\);

-- Location: LCFF_X22_Y24_N27
\bloco_Operativo|REG|actual_state[27][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][25]~regout\);

-- Location: LCFF_X27_Y25_N5
\bloco_Operativo|REG|actual_state[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][25]~regout\);

-- Location: LCFF_X28_Y25_N31
\bloco_Operativo|REG|actual_state[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[5][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][25]~regout\);

-- Location: LCFF_X27_Y25_N27
\bloco_Operativo|REG|actual_state[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][25]~regout\);

-- Location: LCCOMB_X27_Y25_N26
\bloco_Operativo|REG|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|RI|actual_state\(21))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[5][25]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[4][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[4][25]~regout\,
	datad => \bloco_Operativo|REG|actual_state[5][25]~regout\,
	combout => \bloco_Operativo|REG|Mux6~10_combout\);

-- Location: LCFF_X25_Y25_N3
\bloco_Operativo|REG|actual_state[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][25]~regout\);

-- Location: LCCOMB_X27_Y25_N4
\bloco_Operativo|REG|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~11_combout\ = (\bloco_Operativo|REG|Mux6~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][25]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux6~10_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[6][25]~regout\ & \bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[7][25]~regout\,
	datab => \bloco_Operativo|REG|Mux6~10_combout\,
	datac => \bloco_Operativo|REG|actual_state[6][25]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux6~11_combout\);

-- Location: LCCOMB_X31_Y16_N8
\bloco_Operativo|REG|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[25][25]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[17][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[17][25]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][25]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux38~0_combout\);

-- Location: LCCOMB_X31_Y16_N2
\bloco_Operativo|REG|Mux38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~1_combout\ = (\bloco_Operativo|REG|Mux38~0_combout\ & (((\bloco_Operativo|REG|actual_state[29][25]~regout\) # (!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux38~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[21][25]~regout\ & ((\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][25]~regout\,
	datab => \bloco_Operativo|REG|actual_state[29][25]~regout\,
	datac => \bloco_Operativo|REG|Mux38~0_combout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux38~1_combout\);

-- Location: LCCOMB_X25_Y16_N28
\bloco_Operativo|REG|Mux38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|actual_state[22][25]~regout\) # (\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[18][25]~regout\ & ((!\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][25]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[22][25]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux38~2_combout\);

-- Location: LCCOMB_X25_Y19_N26
\bloco_Operativo|REG|Mux38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux38~2_combout\ & ((\bloco_Operativo|REG|actual_state[30][25]~regout\))) # (!\bloco_Operativo|REG|Mux38~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[26][25]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[26][25]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[30][25]~regout\,
	datad => \bloco_Operativo|REG|Mux38~2_combout\,
	combout => \bloco_Operativo|REG|Mux38~3_combout\);

-- Location: LCCOMB_X23_Y19_N28
\bloco_Operativo|REG|Mux38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~4_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|RI|actual_state\(18))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[20][25]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[16][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[16][25]~regout\,
	datad => \bloco_Operativo|REG|actual_state[20][25]~regout\,
	combout => \bloco_Operativo|REG|Mux38~4_combout\);

-- Location: LCCOMB_X24_Y19_N6
\bloco_Operativo|REG|Mux38~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~5_combout\ = (\bloco_Operativo|REG|Mux38~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][25]~regout\) # (!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux38~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][25]~regout\ & ((\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[24][25]~regout\,
	datab => \bloco_Operativo|REG|Mux38~4_combout\,
	datac => \bloco_Operativo|REG|actual_state[28][25]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux38~5_combout\);

-- Location: LCCOMB_X27_Y24_N0
\bloco_Operativo|REG|Mux38~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux38~3_combout\))) 
-- # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|Mux38~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux38~5_combout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux38~3_combout\,
	combout => \bloco_Operativo|REG|Mux38~6_combout\);

-- Location: LCCOMB_X22_Y24_N26
\bloco_Operativo|REG|Mux38~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~7_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[27][25]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[19][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[19][25]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[27][25]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux38~7_combout\);

-- Location: LCCOMB_X25_Y24_N26
\bloco_Operativo|REG|Mux38~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~8_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux38~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][25]~regout\))) # (!\bloco_Operativo|REG|Mux38~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[23][25]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux38~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[23][25]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|Mux38~7_combout\,
	datad => \bloco_Operativo|REG|actual_state[31][25]~regout\,
	combout => \bloco_Operativo|REG|Mux38~8_combout\);

-- Location: LCCOMB_X27_Y24_N10
\bloco_Operativo|REG|Mux38~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~9_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux38~6_combout\ & (\bloco_Operativo|REG|Mux38~8_combout\)) # (!\bloco_Operativo|REG|Mux38~6_combout\ & ((\bloco_Operativo|REG|Mux38~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux38~8_combout\,
	datac => \bloco_Operativo|REG|Mux38~1_combout\,
	datad => \bloco_Operativo|REG|Mux38~6_combout\,
	combout => \bloco_Operativo|REG|Mux38~9_combout\);

-- Location: LCCOMB_X25_Y25_N20
\bloco_Operativo|REG|Mux38~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[5][25]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[4][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][25]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[4][25]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux38~10_combout\);

-- Location: LCCOMB_X25_Y25_N6
\bloco_Operativo|REG|Mux38~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~11_combout\ = (\bloco_Operativo|REG|Mux38~10_combout\ & (((\bloco_Operativo|REG|actual_state[7][25]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17)))) # (!\bloco_Operativo|REG|Mux38~10_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|actual_state[6][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux38~10_combout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[6][25]~regout\,
	datad => \bloco_Operativo|REG|actual_state[7][25]~regout\,
	combout => \bloco_Operativo|REG|Mux38~11_combout\);

-- Location: LCCOMB_X30_Y21_N18
\bloco_Operativo|REG|Mux38~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|RI|actual_state\(17))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- ((\bloco_Operativo|REG|actual_state[2][25]~regout\))) # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|actual_state[0][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[0][25]~regout\,
	datad => \bloco_Operativo|REG|actual_state[2][25]~regout\,
	combout => \bloco_Operativo|REG|Mux38~14_combout\);

-- Location: LCFF_X27_Y18_N27
\bloco_Operativo|REG|actual_state[26][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][24]~regout\);

-- Location: LCFF_X28_Y18_N7
\bloco_Operativo|REG|actual_state[18][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][24]~regout\);

-- Location: LCCOMB_X27_Y18_N26
\bloco_Operativo|REG|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|actual_state[26][24]~regout\) # (\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[18][24]~regout\ & ((!\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][24]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[26][24]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y18_N16
\bloco_Operativo|REG|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux7~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][24]~regout\))) # (!\bloco_Operativo|REG|Mux7~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][24]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[22][24]~regout\,
	datac => \bloco_Operativo|REG|actual_state[30][24]~regout\,
	datad => \bloco_Operativo|REG|Mux7~0_combout\,
	combout => \bloco_Operativo|REG|Mux7~1_combout\);

-- Location: LCFF_X23_Y17_N25
\bloco_Operativo|REG|actual_state[24][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][24]~regout\);

-- Location: LCCOMB_X23_Y17_N24
\bloco_Operativo|REG|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|actual_state[24][24]~regout\) # (\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[16][24]~regout\ & ((!\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[16][24]~regout\,
	datac => \bloco_Operativo|REG|actual_state[24][24]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux7~4_combout\);

-- Location: LCCOMB_X22_Y17_N22
\bloco_Operativo|REG|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~5_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux7~4_combout\ & (\bloco_Operativo|REG|actual_state[28][24]~regout\)) # (!\bloco_Operativo|REG|Mux7~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[20][24]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[28][24]~regout\,
	datac => \bloco_Operativo|REG|actual_state[20][24]~regout\,
	datad => \bloco_Operativo|REG|Mux7~4_combout\,
	combout => \bloco_Operativo|REG|Mux7~5_combout\);

-- Location: LCFF_X35_Y21_N5
\bloco_Operativo|REG|actual_state[10][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[10][24]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][24]~regout\);

-- Location: LCFF_X32_Y18_N27
\bloco_Operativo|REG|actual_state[9][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][24]~regout\);

-- Location: LCFF_X27_Y20_N17
\bloco_Operativo|REG|actual_state[8][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][24]~regout\);

-- Location: LCCOMB_X31_Y18_N16
\bloco_Operativo|REG|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[9][24]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[8][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[8][24]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|actual_state[9][24]~regout\,
	combout => \bloco_Operativo|REG|Mux7~10_combout\);

-- Location: LCFF_X33_Y23_N9
\bloco_Operativo|REG|actual_state[11][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][24]~regout\);

-- Location: LCCOMB_X30_Y18_N6
\bloco_Operativo|REG|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux7~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][24]~regout\))) # (!\bloco_Operativo|REG|Mux7~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][24]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][24]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux7~10_combout\,
	datad => \bloco_Operativo|REG|actual_state[11][24]~regout\,
	combout => \bloco_Operativo|REG|Mux7~11_combout\);

-- Location: LCFF_X27_Y25_N21
\bloco_Operativo|REG|actual_state[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][24]~regout\);

-- Location: LCCOMB_X27_Y25_N20
\bloco_Operativo|REG|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[6][24]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[4][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[4][24]~regout\,
	datac => \bloco_Operativo|REG|actual_state[6][24]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux7~12_combout\);

-- Location: LCFF_X30_Y18_N13
\bloco_Operativo|REG|actual_state[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[2][24]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][24]~regout\);

-- Location: LCFF_X34_Y19_N25
\bloco_Operativo|REG|actual_state[13][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][24]~regout\);

-- Location: LCCOMB_X28_Y18_N6
\bloco_Operativo|REG|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[26][24]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[18][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[26][24]~regout\,
	datac => \bloco_Operativo|REG|actual_state[18][24]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux39~0_combout\);

-- Location: LCCOMB_X32_Y18_N26
\bloco_Operativo|REG|Mux39~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[9][24]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[8][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[8][24]~regout\,
	datac => \bloco_Operativo|REG|actual_state[9][24]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux39~10_combout\);

-- Location: LCCOMB_X30_Y18_N10
\bloco_Operativo|REG|Mux39~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~11_combout\ = (\bloco_Operativo|REG|Mux39~10_combout\ & (((\bloco_Operativo|REG|actual_state[11][24]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17)))) # (!\bloco_Operativo|REG|Mux39~10_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|actual_state[10][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux39~10_combout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[10][24]~regout\,
	datad => \bloco_Operativo|REG|actual_state[11][24]~regout\,
	combout => \bloco_Operativo|REG|Mux39~11_combout\);

-- Location: LCFF_X30_Y16_N17
\bloco_Operativo|REG|actual_state[21][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][23]~regout\);

-- Location: LCFF_X31_Y17_N5
\bloco_Operativo|REG|actual_state[25][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][23]~regout\);

-- Location: LCFF_X30_Y17_N17
\bloco_Operativo|REG|actual_state[17][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][23]~regout\);

-- Location: LCCOMB_X30_Y17_N16
\bloco_Operativo|REG|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[25][23]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[17][23]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][23]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[17][23]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux8~0_combout\);

-- Location: LCFF_X31_Y16_N13
\bloco_Operativo|REG|actual_state[29][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[29][23]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][23]~regout\);

-- Location: LCCOMB_X30_Y16_N16
\bloco_Operativo|REG|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~1_combout\ = (\bloco_Operativo|REG|Mux8~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][23]~regout\) # ((!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux8~0_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[21][23]~regout\ & \bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux8~0_combout\,
	datab => \bloco_Operativo|REG|actual_state[29][23]~regout\,
	datac => \bloco_Operativo|REG|actual_state[21][23]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux8~1_combout\);

-- Location: LCFF_X29_Y25_N21
\bloco_Operativo|REG|actual_state[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][23]~regout\);

-- Location: LCCOMB_X33_Y21_N28
\bloco_Operativo|REG|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[10][23]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[8][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[8][23]~regout\,
	datac => \bloco_Operativo|REG|actual_state[10][23]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux8~12_combout\);

-- Location: LCCOMB_X31_Y23_N28
\bloco_Operativo|REG|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux8~12_combout\ & (\bloco_Operativo|REG|actual_state[11][23]~regout\)) # (!\bloco_Operativo|REG|Mux8~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[9][23]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[11][23]~regout\,
	datac => \bloco_Operativo|REG|actual_state[9][23]~regout\,
	datad => \bloco_Operativo|REG|Mux8~12_combout\,
	combout => \bloco_Operativo|REG|Mux8~13_combout\);

-- Location: LCFF_X29_Y23_N19
\bloco_Operativo|REG|actual_state[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][23]~regout\);

-- Location: LCCOMB_X30_Y21_N4
\bloco_Operativo|REG|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|RI|actual_state\(22))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[2][23]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[0][23]~regout\,
	datad => \bloco_Operativo|REG|actual_state[2][23]~regout\,
	combout => \bloco_Operativo|REG|Mux8~14_combout\);

-- Location: LCCOMB_X30_Y23_N24
\bloco_Operativo|REG|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~15_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux8~14_combout\ & (\bloco_Operativo|REG|actual_state[3][23]~regout\)) # (!\bloco_Operativo|REG|Mux8~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][23]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[3][23]~regout\,
	datac => \bloco_Operativo|REG|Mux8~14_combout\,
	datad => \bloco_Operativo|REG|actual_state[1][23]~regout\,
	combout => \bloco_Operativo|REG|Mux8~15_combout\);

-- Location: LCCOMB_X30_Y23_N14
\bloco_Operativo|REG|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~16_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux8~13_combout\))) 
-- # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux8~15_combout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|REG|Mux8~13_combout\,
	combout => \bloco_Operativo|REG|Mux8~16_combout\);

-- Location: LCCOMB_X31_Y17_N4
\bloco_Operativo|REG|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~0_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|actual_state[25][23]~regout\) # (\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[17][23]~regout\ & ((!\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[17][23]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][23]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux40~0_combout\);

-- Location: LCCOMB_X31_Y16_N22
\bloco_Operativo|REG|Mux40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux40~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][23]~regout\))) # (!\bloco_Operativo|REG|Mux40~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[21][23]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[21][23]~regout\,
	datac => \bloco_Operativo|REG|actual_state[29][23]~regout\,
	datad => \bloco_Operativo|REG|Mux40~0_combout\,
	combout => \bloco_Operativo|REG|Mux40~1_combout\);

-- Location: LCCOMB_X23_Y19_N0
\bloco_Operativo|REG|Mux40~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~4_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|RI|actual_state\(18))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[20][23]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[16][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[16][23]~regout\,
	datad => \bloco_Operativo|REG|actual_state[20][23]~regout\,
	combout => \bloco_Operativo|REG|Mux40~4_combout\);

-- Location: LCCOMB_X24_Y19_N18
\bloco_Operativo|REG|Mux40~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~5_combout\ = (\bloco_Operativo|REG|Mux40~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][23]~regout\) # (!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux40~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][23]~regout\ & ((\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux40~4_combout\,
	datab => \bloco_Operativo|REG|actual_state[24][23]~regout\,
	datac => \bloco_Operativo|REG|actual_state[28][23]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux40~5_combout\);

-- Location: LCFF_X27_Y19_N31
\bloco_Operativo|REG|actual_state[22][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[22][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][22]~regout\);

-- Location: LCFF_X23_Y17_N21
\bloco_Operativo|REG|actual_state[24][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][22]~regout\);

-- Location: LCCOMB_X23_Y17_N20
\bloco_Operativo|REG|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|actual_state[24][22]~regout\) # (\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[16][22]~regout\ & ((!\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[16][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[24][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux9~4_combout\);

-- Location: LCFF_X22_Y17_N13
\bloco_Operativo|REG|actual_state[28][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][22]~regout\);

-- Location: LCCOMB_X22_Y17_N12
\bloco_Operativo|REG|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~5_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux9~4_combout\ & (\bloco_Operativo|REG|actual_state[28][22]~regout\)) # (!\bloco_Operativo|REG|Mux9~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[20][22]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|Mux9~4_combout\,
	datac => \bloco_Operativo|REG|actual_state[28][22]~regout\,
	datad => \bloco_Operativo|REG|actual_state[20][22]~regout\,
	combout => \bloco_Operativo|REG|Mux9~5_combout\);

-- Location: LCFF_X24_Y23_N9
\bloco_Operativo|REG|actual_state[27][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][22]~regout\);

-- Location: LCFF_X23_Y24_N31
\bloco_Operativo|REG|actual_state[23][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][22]~regout\);

-- Location: LCFF_X24_Y24_N31
\bloco_Operativo|REG|actual_state[19][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[19][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][22]~regout\);

-- Location: LCCOMB_X24_Y24_N16
\bloco_Operativo|REG|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[23][22]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[19][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[23][22]~regout\,
	datab => \bloco_Operativo|REG|actual_state[19][22]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux9~7_combout\);

-- Location: LCFF_X23_Y24_N17
\bloco_Operativo|REG|actual_state[31][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][22]~regout\);

-- Location: LCCOMB_X24_Y23_N8
\bloco_Operativo|REG|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~8_combout\ = (\bloco_Operativo|REG|Mux9~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][22]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24)))) # (!\bloco_Operativo|REG|Mux9~7_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[27][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux9~7_combout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[27][22]~regout\,
	datad => \bloco_Operativo|REG|actual_state[31][22]~regout\,
	combout => \bloco_Operativo|REG|Mux9~8_combout\);

-- Location: LCFF_X34_Y21_N21
\bloco_Operativo|REG|actual_state[9][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][22]~regout\);

-- Location: LCCOMB_X30_Y22_N26
\bloco_Operativo|REG|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~17_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21)) # ((\bloco_Operativo|REG|actual_state[14][22]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & 
-- (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[12][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[12][22]~regout\,
	datad => \bloco_Operativo|REG|actual_state[14][22]~regout\,
	combout => \bloco_Operativo|REG|Mux9~17_combout\);

-- Location: LCCOMB_X23_Y24_N30
\bloco_Operativo|REG|Mux41~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[23][22]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[19][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[19][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux41~7_combout\);

-- Location: LCCOMB_X23_Y24_N16
\bloco_Operativo|REG|Mux41~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~8_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux41~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][22]~regout\))) # (!\bloco_Operativo|REG|Mux41~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[27][22]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux41~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[27][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[31][22]~regout\,
	datad => \bloco_Operativo|REG|Mux41~7_combout\,
	combout => \bloco_Operativo|REG|Mux41~8_combout\);

-- Location: LCCOMB_X34_Y21_N20
\bloco_Operativo|REG|Mux41~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[9][22]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[8][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[8][22]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[9][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux41~10_combout\);

-- Location: LCCOMB_X30_Y25_N2
\bloco_Operativo|REG|Mux41~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[6][22]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[4][22]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[6][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux41~12_combout\);

-- Location: LCFF_X31_Y16_N15
\bloco_Operativo|REG|actual_state[29][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][21]~regout\);

-- Location: LCFF_X28_Y25_N13
\bloco_Operativo|REG|actual_state[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][21]~regout\);

-- Location: LCFF_X29_Y25_N31
\bloco_Operativo|REG|actual_state[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][21]~regout\);

-- Location: LCCOMB_X28_Y25_N12
\bloco_Operativo|REG|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~10_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|actual_state[5][21]~regout\) # (\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[4][21]~regout\ & ((!\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[4][21]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[5][21]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux10~10_combout\);

-- Location: LCCOMB_X28_Y23_N28
\bloco_Operativo|REG|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux10~10_combout\ & (\bloco_Operativo|REG|actual_state[7][21]~regout\)) # (!\bloco_Operativo|REG|Mux10~10_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[6][21]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[7][21]~regout\,
	datac => \bloco_Operativo|REG|Mux10~10_combout\,
	datad => \bloco_Operativo|REG|actual_state[6][21]~regout\,
	combout => \bloco_Operativo|REG|Mux10~11_combout\);

-- Location: LCFF_X33_Y21_N21
\bloco_Operativo|REG|actual_state[10][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][21]~regout\);

-- Location: LCCOMB_X33_Y21_N20
\bloco_Operativo|REG|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[10][21]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[8][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[8][21]~regout\,
	datac => \bloco_Operativo|REG|actual_state[10][21]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux10~12_combout\);

-- Location: LCFF_X31_Y18_N15
\bloco_Operativo|REG|actual_state[11][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[11][21]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][21]~regout\);

-- Location: LCCOMB_X32_Y18_N22
\bloco_Operativo|REG|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux10~12_combout\ & (\bloco_Operativo|REG|actual_state[11][21]~regout\)) # (!\bloco_Operativo|REG|Mux10~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[9][21]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[11][21]~regout\,
	datab => \bloco_Operativo|REG|actual_state[9][21]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|Mux10~12_combout\,
	combout => \bloco_Operativo|REG|Mux10~13_combout\);

-- Location: LCCOMB_X31_Y22_N26
\bloco_Operativo|REG|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[2][21]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[0][21]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[2][21]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux10~14_combout\);

-- Location: LCFF_X31_Y18_N13
\bloco_Operativo|REG|actual_state[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[3][21]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][21]~regout\);

-- Location: LCCOMB_X30_Y22_N20
\bloco_Operativo|REG|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~15_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux10~14_combout\ & (\bloco_Operativo|REG|actual_state[3][21]~regout\)) # (!\bloco_Operativo|REG|Mux10~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][21]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][21]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[1][21]~regout\,
	datad => \bloco_Operativo|REG|Mux10~14_combout\,
	combout => \bloco_Operativo|REG|Mux10~15_combout\);

-- Location: LCCOMB_X24_Y22_N30
\bloco_Operativo|REG|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~16_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|RI|actual_state\(24))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux10~13_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|Mux10~15_combout\,
	datad => \bloco_Operativo|REG|Mux10~13_combout\,
	combout => \bloco_Operativo|REG|Mux10~16_combout\);

-- Location: LCFF_X29_Y20_N31
\bloco_Operativo|REG|actual_state[14][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][21]~regout\);

-- Location: LCFF_X29_Y20_N9
\bloco_Operativo|REG|actual_state[13][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][21]~regout\);

-- Location: LCFF_X30_Y22_N23
\bloco_Operativo|REG|actual_state[12][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][21]~regout\);

-- Location: LCCOMB_X29_Y20_N8
\bloco_Operativo|REG|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|actual_state[13][21]~regout\) # (\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[12][21]~regout\ & ((!\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[12][21]~regout\,
	datac => \bloco_Operativo|REG|actual_state[13][21]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux10~17_combout\);

-- Location: LCFF_X32_Y18_N17
\bloco_Operativo|REG|actual_state[15][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][21]~regout\);

-- Location: LCCOMB_X29_Y20_N30
\bloco_Operativo|REG|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~18_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux10~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][21]~regout\))) # (!\bloco_Operativo|REG|Mux10~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[14][21]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|Mux10~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|Mux10~17_combout\,
	datac => \bloco_Operativo|REG|actual_state[14][21]~regout\,
	datad => \bloco_Operativo|REG|actual_state[15][21]~regout\,
	combout => \bloco_Operativo|REG|Mux10~18_combout\);

-- Location: LCCOMB_X20_Y23_N6
\bloco_Operativo|REG|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~19_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux10~16_combout\ & (\bloco_Operativo|REG|Mux10~18_combout\)) # (!\bloco_Operativo|REG|Mux10~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux10~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux10~18_combout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux10~11_combout\,
	datad => \bloco_Operativo|REG|Mux10~16_combout\,
	combout => \bloco_Operativo|REG|Mux10~19_combout\);

-- Location: LCCOMB_X31_Y16_N20
\bloco_Operativo|REG|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[25][21]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[17][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[17][21]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[25][21]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux42~0_combout\);

-- Location: LCCOMB_X31_Y16_N28
\bloco_Operativo|REG|Mux42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~1_combout\ = (\bloco_Operativo|REG|Mux42~0_combout\ & (((\bloco_Operativo|REG|actual_state[29][21]~regout\) # (!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux42~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[21][21]~regout\ & ((\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux42~0_combout\,
	datab => \bloco_Operativo|REG|actual_state[21][21]~regout\,
	datac => \bloco_Operativo|REG|actual_state[29][21]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux42~1_combout\);

-- Location: LCCOMB_X23_Y19_N8
\bloco_Operativo|REG|Mux42~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[20][21]~regout\) # ((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (((\bloco_Operativo|REG|actual_state[16][21]~regout\ & !\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][21]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[16][21]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux42~4_combout\);

-- Location: LCCOMB_X22_Y24_N14
\bloco_Operativo|REG|Mux42~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18)) # ((\bloco_Operativo|REG|actual_state[27][21]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[19][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[27][21]~regout\,
	datad => \bloco_Operativo|REG|actual_state[19][21]~regout\,
	combout => \bloco_Operativo|REG|Mux42~7_combout\);

-- Location: LCCOMB_X29_Y25_N30
\bloco_Operativo|REG|Mux42~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|RI|actual_state\(16))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[5][21]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[4][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[4][21]~regout\,
	datad => \bloco_Operativo|REG|actual_state[5][21]~regout\,
	combout => \bloco_Operativo|REG|Mux42~10_combout\);

-- Location: LCCOMB_X30_Y22_N22
\bloco_Operativo|REG|Mux42~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|RI|actual_state\(16))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[13][21]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[12][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[12][21]~regout\,
	datad => \bloco_Operativo|REG|actual_state[13][21]~regout\,
	combout => \bloco_Operativo|REG|Mux42~17_combout\);

-- Location: LCCOMB_X30_Y22_N14
\bloco_Operativo|REG|Mux42~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~18_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux42~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][21]~regout\))) # (!\bloco_Operativo|REG|Mux42~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[14][21]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux42~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[14][21]~regout\,
	datac => \bloco_Operativo|REG|actual_state[15][21]~regout\,
	datad => \bloco_Operativo|REG|Mux42~17_combout\,
	combout => \bloco_Operativo|REG|Mux42~18_combout\);

-- Location: LCFF_X29_Y16_N9
\bloco_Operativo|REG|actual_state[25][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][20]~regout\);

-- Location: LCFF_X30_Y16_N19
\bloco_Operativo|REG|actual_state[21][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][20]~regout\);

-- Location: LCFF_X30_Y16_N21
\bloco_Operativo|REG|actual_state[17][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][20]~regout\);

-- Location: LCCOMB_X30_Y16_N20
\bloco_Operativo|REG|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~2_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[21][20]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((\bloco_Operativo|REG|actual_state[17][20]~regout\ & !\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[21][20]~regout\,
	datac => \bloco_Operativo|REG|actual_state[17][20]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux11~2_combout\);

-- Location: LCFF_X29_Y16_N11
\bloco_Operativo|REG|actual_state[29][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][20]~regout\);

-- Location: LCCOMB_X29_Y16_N8
\bloco_Operativo|REG|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux11~2_combout\ & (\bloco_Operativo|REG|actual_state[29][20]~regout\)) # (!\bloco_Operativo|REG|Mux11~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[25][20]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[29][20]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][20]~regout\,
	datad => \bloco_Operativo|REG|Mux11~2_combout\,
	combout => \bloco_Operativo|REG|Mux11~3_combout\);

-- Location: LCFF_X22_Y17_N25
\bloco_Operativo|REG|actual_state[20][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][20]~regout\);

-- Location: LCFF_X23_Y17_N13
\bloco_Operativo|REG|actual_state[24][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][20]~regout\);

-- Location: LCFF_X23_Y17_N7
\bloco_Operativo|REG|actual_state[16][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][20]~regout\);

-- Location: LCCOMB_X23_Y17_N12
\bloco_Operativo|REG|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|actual_state[24][20]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[16][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[24][20]~regout\,
	datad => \bloco_Operativo|REG|actual_state[16][20]~regout\,
	combout => \bloco_Operativo|REG|Mux11~4_combout\);

-- Location: LCFF_X22_Y17_N3
\bloco_Operativo|REG|actual_state[28][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][20]~regout\);

-- Location: LCCOMB_X22_Y17_N24
\bloco_Operativo|REG|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~5_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux11~4_combout\ & (\bloco_Operativo|REG|actual_state[28][20]~regout\)) # (!\bloco_Operativo|REG|Mux11~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[20][20]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[28][20]~regout\,
	datac => \bloco_Operativo|REG|actual_state[20][20]~regout\,
	datad => \bloco_Operativo|REG|Mux11~4_combout\,
	combout => \bloco_Operativo|REG|Mux11~5_combout\);

-- Location: LCCOMB_X25_Y17_N6
\bloco_Operativo|REG|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~6_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux11~3_combout\) # (\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux11~5_combout\ & 
-- ((!\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux11~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux11~3_combout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux11~6_combout\);

-- Location: LCFF_X24_Y23_N21
\bloco_Operativo|REG|actual_state[31][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][20]~regout\);

-- Location: LCCOMB_X34_Y23_N26
\bloco_Operativo|REG|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|RI|actual_state\(21))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[9][20]~regout\)) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[8][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[9][20]~regout\,
	datad => \bloco_Operativo|REG|actual_state[8][20]~regout\,
	combout => \bloco_Operativo|REG|Mux11~10_combout\);

-- Location: LCFF_X28_Y20_N25
\bloco_Operativo|REG|actual_state[0][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][20]~regout\);

-- Location: LCCOMB_X29_Y20_N16
\bloco_Operativo|REG|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[14][20]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[12][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[12][20]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][20]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux11~17_combout\);

-- Location: LCCOMB_X30_Y16_N18
\bloco_Operativo|REG|Mux43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|actual_state[21][20]~regout\) # (\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[17][20]~regout\ & ((!\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[17][20]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[21][20]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux43~2_combout\);

-- Location: LCCOMB_X29_Y16_N10
\bloco_Operativo|REG|Mux43~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux43~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][20]~regout\))) # (!\bloco_Operativo|REG|Mux43~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][20]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux43~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[25][20]~regout\,
	datac => \bloco_Operativo|REG|actual_state[29][20]~regout\,
	datad => \bloco_Operativo|REG|Mux43~2_combout\,
	combout => \bloco_Operativo|REG|Mux43~3_combout\);

-- Location: LCCOMB_X23_Y17_N6
\bloco_Operativo|REG|Mux43~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[24][20]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[16][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[24][20]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[16][20]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux43~4_combout\);

-- Location: LCCOMB_X22_Y17_N2
\bloco_Operativo|REG|Mux43~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~5_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux43~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][20]~regout\))) # (!\bloco_Operativo|REG|Mux43~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][20]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][20]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[28][20]~regout\,
	datad => \bloco_Operativo|REG|Mux43~4_combout\,
	combout => \bloco_Operativo|REG|Mux43~5_combout\);

-- Location: LCCOMB_X29_Y18_N20
\bloco_Operativo|REG|Mux43~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux43~3_combout\) # ((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux43~5_combout\ & 
-- !\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux43~3_combout\,
	datac => \bloco_Operativo|REG|Mux43~5_combout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux43~6_combout\);

-- Location: LCCOMB_X28_Y20_N28
\bloco_Operativo|REG|Mux43~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~14_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[1][20]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[0][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[0][20]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[1][20]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux43~14_combout\);

-- Location: LCCOMB_X29_Y23_N22
\bloco_Operativo|REG|Mux43~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~15_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux43~14_combout\ & (\bloco_Operativo|REG|actual_state[3][20]~regout\)) # (!\bloco_Operativo|REG|Mux43~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[2][20]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux43~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[3][20]~regout\,
	datac => \bloco_Operativo|REG|actual_state[2][20]~regout\,
	datad => \bloco_Operativo|REG|Mux43~14_combout\,
	combout => \bloco_Operativo|REG|Mux43~15_combout\);

-- Location: LCFF_X30_Y16_N15
\bloco_Operativo|REG|actual_state[21][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][19]~regout\);

-- Location: LCCOMB_X30_Y16_N0
\bloco_Operativo|REG|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[25][19]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[17][19]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][19]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[17][19]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux12~0_combout\);

-- Location: LCCOMB_X30_Y16_N14
\bloco_Operativo|REG|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux12~0_combout\ & (\bloco_Operativo|REG|actual_state[29][19]~regout\)) # (!\bloco_Operativo|REG|Mux12~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[21][19]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][19]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[21][19]~regout\,
	datad => \bloco_Operativo|REG|Mux12~0_combout\,
	combout => \bloco_Operativo|REG|Mux12~1_combout\);

-- Location: LCFF_X25_Y16_N5
\bloco_Operativo|REG|actual_state[22][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][19]~regout\);

-- Location: LCFF_X25_Y16_N7
\bloco_Operativo|REG|actual_state[18][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][19]~regout\);

-- Location: LCCOMB_X25_Y16_N6
\bloco_Operativo|REG|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[22][19]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[18][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[22][19]~regout\,
	datac => \bloco_Operativo|REG|actual_state[18][19]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux12~2_combout\);

-- Location: LCCOMB_X25_Y19_N4
\bloco_Operativo|REG|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux12~2_combout\ & (\bloco_Operativo|REG|actual_state[30][19]~regout\)) # (!\bloco_Operativo|REG|Mux12~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[26][19]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][19]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[26][19]~regout\,
	datad => \bloco_Operativo|REG|Mux12~2_combout\,
	combout => \bloco_Operativo|REG|Mux12~3_combout\);

-- Location: LCFF_X23_Y19_N27
\bloco_Operativo|REG|actual_state[20][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][19]~regout\);

-- Location: LCFF_X23_Y18_N11
\bloco_Operativo|REG|actual_state[16][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][19]~regout\);

-- Location: LCCOMB_X23_Y19_N26
\bloco_Operativo|REG|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|RI|actual_state\(23))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[20][19]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[16][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[20][19]~regout\,
	datad => \bloco_Operativo|REG|actual_state[16][19]~regout\,
	combout => \bloco_Operativo|REG|Mux12~4_combout\);

-- Location: LCCOMB_X24_Y18_N26
\bloco_Operativo|REG|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~5_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux12~4_combout\ & (\bloco_Operativo|REG|actual_state[28][19]~regout\)) # (!\bloco_Operativo|REG|Mux12~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[24][19]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[28][19]~regout\,
	datac => \bloco_Operativo|REG|actual_state[24][19]~regout\,
	datad => \bloco_Operativo|REG|Mux12~4_combout\,
	combout => \bloco_Operativo|REG|Mux12~5_combout\);

-- Location: LCCOMB_X28_Y21_N22
\bloco_Operativo|REG|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21)) # ((\bloco_Operativo|REG|Mux12~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|Mux12~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux12~5_combout\,
	datad => \bloco_Operativo|REG|Mux12~3_combout\,
	combout => \bloco_Operativo|REG|Mux12~6_combout\);

-- Location: LCFF_X23_Y25_N21
\bloco_Operativo|REG|actual_state[27][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][19]~regout\);

-- Location: LCFF_X23_Y25_N11
\bloco_Operativo|REG|actual_state[19][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][19]~regout\);

-- Location: LCCOMB_X23_Y25_N16
\bloco_Operativo|REG|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~7_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & 
-- ((\bloco_Operativo|REG|actual_state[27][19]~regout\))) # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[19][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[19][19]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[27][19]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux12~7_combout\);

-- Location: LCCOMB_X23_Y24_N26
\bloco_Operativo|REG|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~8_combout\ = (\bloco_Operativo|REG|Mux12~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][19]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23)))) # (!\bloco_Operativo|REG|Mux12~7_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[23][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux12~7_combout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[23][19]~regout\,
	datad => \bloco_Operativo|REG|actual_state[31][19]~regout\,
	combout => \bloco_Operativo|REG|Mux12~8_combout\);

-- Location: LCCOMB_X29_Y21_N6
\bloco_Operativo|REG|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~9_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux12~6_combout\ & (\bloco_Operativo|REG|Mux12~8_combout\)) # (!\bloco_Operativo|REG|Mux12~6_combout\ & ((\bloco_Operativo|REG|Mux12~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|Mux12~8_combout\,
	datac => \bloco_Operativo|REG|Mux12~1_combout\,
	datad => \bloco_Operativo|REG|Mux12~6_combout\,
	combout => \bloco_Operativo|REG|Mux12~9_combout\);

-- Location: LCFF_X28_Y24_N29
\bloco_Operativo|REG|actual_state[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][19]~regout\);

-- Location: LCFF_X28_Y25_N15
\bloco_Operativo|REG|actual_state[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][19]~regout\);

-- Location: LCFF_X29_Y25_N5
\bloco_Operativo|REG|actual_state[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][19]~regout\);

-- Location: LCCOMB_X28_Y25_N14
\bloco_Operativo|REG|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~10_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|actual_state[5][19]~regout\) # (\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[4][19]~regout\ & ((!\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[4][19]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[5][19]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux12~10_combout\);

-- Location: LCFF_X29_Y24_N21
\bloco_Operativo|REG|actual_state[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][19]~regout\);

-- Location: LCCOMB_X29_Y24_N2
\bloco_Operativo|REG|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux12~10_combout\ & (\bloco_Operativo|REG|actual_state[7][19]~regout\)) # (!\bloco_Operativo|REG|Mux12~10_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[6][19]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[7][19]~regout\,
	datab => \bloco_Operativo|REG|actual_state[6][19]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|Mux12~10_combout\,
	combout => \bloco_Operativo|REG|Mux12~11_combout\);

-- Location: LCFF_X31_Y23_N21
\bloco_Operativo|REG|actual_state[9][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][19]~regout\);

-- Location: LCCOMB_X32_Y23_N0
\bloco_Operativo|REG|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[10][19]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[8][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[8][19]~regout\,
	datac => \bloco_Operativo|REG|actual_state[10][19]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux12~12_combout\);

-- Location: LCCOMB_X31_Y23_N20
\bloco_Operativo|REG|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux12~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][19]~regout\))) # (!\bloco_Operativo|REG|Mux12~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][19]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux12~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|Mux12~12_combout\,
	datac => \bloco_Operativo|REG|actual_state[9][19]~regout\,
	datad => \bloco_Operativo|REG|actual_state[11][19]~regout\,
	combout => \bloco_Operativo|REG|Mux12~13_combout\);

-- Location: LCCOMB_X31_Y22_N18
\bloco_Operativo|REG|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[2][19]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[0][19]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[2][19]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux12~14_combout\);

-- Location: LCFF_X29_Y22_N31
\bloco_Operativo|REG|actual_state[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[3][19]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][19]~regout\);

-- Location: LCCOMB_X30_Y22_N24
\bloco_Operativo|REG|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~15_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux12~14_combout\ & (\bloco_Operativo|REG|actual_state[3][19]~regout\)) # (!\bloco_Operativo|REG|Mux12~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][19]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][19]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[1][19]~regout\,
	datad => \bloco_Operativo|REG|Mux12~14_combout\,
	combout => \bloco_Operativo|REG|Mux12~15_combout\);

-- Location: LCCOMB_X30_Y20_N30
\bloco_Operativo|REG|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|Mux12~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (!\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|Mux12~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux12~15_combout\,
	datad => \bloco_Operativo|REG|Mux12~13_combout\,
	combout => \bloco_Operativo|REG|Mux12~16_combout\);

-- Location: LCFF_X29_Y20_N5
\bloco_Operativo|REG|actual_state[14][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][19]~regout\);

-- Location: LCCOMB_X29_Y20_N6
\bloco_Operativo|REG|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|actual_state[13][19]~regout\) # (\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[12][19]~regout\ & ((!\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[12][19]~regout\,
	datac => \bloco_Operativo|REG|actual_state[13][19]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux12~17_combout\);

-- Location: LCCOMB_X29_Y20_N4
\bloco_Operativo|REG|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~18_combout\ = (\bloco_Operativo|REG|Mux12~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][19]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux12~17_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[14][19]~regout\ & \bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux12~17_combout\,
	datab => \bloco_Operativo|REG|actual_state[15][19]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][19]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux12~18_combout\);

-- Location: LCCOMB_X29_Y20_N24
\bloco_Operativo|REG|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~19_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux12~16_combout\ & (\bloco_Operativo|REG|Mux12~18_combout\)) # (!\bloco_Operativo|REG|Mux12~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux12~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|Mux12~18_combout\,
	datac => \bloco_Operativo|REG|Mux12~11_combout\,
	datad => \bloco_Operativo|REG|Mux12~16_combout\,
	combout => \bloco_Operativo|REG|Mux12~19_combout\);

-- Location: LCCOMB_X22_Y21_N6
\bloco_Operativo|REG|Mux12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux12~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux12~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux12~19_combout\,
	datad => \bloco_Operativo|REG|Mux12~9_combout\,
	combout => \bloco_Operativo|REG|Mux12~20_combout\);

-- Location: LCCOMB_X25_Y16_N4
\bloco_Operativo|REG|Mux44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~2_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|RI|actual_state\(18))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[22][19]~regout\)) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[18][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[22][19]~regout\,
	datad => \bloco_Operativo|REG|actual_state[18][19]~regout\,
	combout => \bloco_Operativo|REG|Mux44~2_combout\);

-- Location: LCCOMB_X23_Y18_N10
\bloco_Operativo|REG|Mux44~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~4_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[20][19]~regout\)) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[16][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][19]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[16][19]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux44~4_combout\);

-- Location: LCCOMB_X23_Y25_N10
\bloco_Operativo|REG|Mux44~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[27][19]~regout\) # ((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (((\bloco_Operativo|REG|actual_state[19][19]~regout\ & !\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[27][19]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[19][19]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux44~7_combout\);

-- Location: LCCOMB_X29_Y25_N4
\bloco_Operativo|REG|Mux44~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|RI|actual_state\(16))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[5][19]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[4][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[4][19]~regout\,
	datad => \bloco_Operativo|REG|actual_state[5][19]~regout\,
	combout => \bloco_Operativo|REG|Mux44~10_combout\);

-- Location: LCCOMB_X28_Y24_N26
\bloco_Operativo|REG|Mux44~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux44~10_combout\ & (\bloco_Operativo|REG|actual_state[7][19]~regout\)) # (!\bloco_Operativo|REG|Mux44~10_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[6][19]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux44~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[7][19]~regout\,
	datac => \bloco_Operativo|REG|Mux44~10_combout\,
	datad => \bloco_Operativo|REG|actual_state[6][19]~regout\,
	combout => \bloco_Operativo|REG|Mux44~11_combout\);

-- Location: LCFF_X23_Y16_N19
\bloco_Operativo|REG|actual_state[22][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[22][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][18]~regout\);

-- Location: LCFF_X24_Y17_N17
\bloco_Operativo|REG|actual_state[20][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][18]~regout\);

-- Location: LCFF_X24_Y24_N7
\bloco_Operativo|REG|actual_state[27][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][18]~regout\);

-- Location: LCFF_X23_Y24_N7
\bloco_Operativo|REG|actual_state[23][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][18]~regout\);

-- Location: LCFF_X24_Y24_N5
\bloco_Operativo|REG|actual_state[19][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][18]~regout\);

-- Location: LCCOMB_X24_Y24_N14
\bloco_Operativo|REG|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~7_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24)) # ((\bloco_Operativo|REG|actual_state[23][18]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[19][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[19][18]~regout\,
	datad => \bloco_Operativo|REG|actual_state[23][18]~regout\,
	combout => \bloco_Operativo|REG|Mux13~7_combout\);

-- Location: LCFF_X23_Y24_N13
\bloco_Operativo|REG|actual_state[31][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][18]~regout\);

-- Location: LCCOMB_X24_Y24_N20
\bloco_Operativo|REG|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~8_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux13~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][18]~regout\))) # (!\bloco_Operativo|REG|Mux13~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[27][18]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[27][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|Mux13~7_combout\,
	datad => \bloco_Operativo|REG|actual_state[31][18]~regout\,
	combout => \bloco_Operativo|REG|Mux13~8_combout\);

-- Location: LCFF_X34_Y21_N19
\bloco_Operativo|REG|actual_state[9][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][18]~regout\);

-- Location: LCFF_X33_Y21_N11
\bloco_Operativo|REG|actual_state[8][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][18]~regout\);

-- Location: LCCOMB_X33_Y21_N10
\bloco_Operativo|REG|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~10_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22)) # ((\bloco_Operativo|REG|actual_state[9][18]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[8][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[8][18]~regout\,
	datad => \bloco_Operativo|REG|actual_state[9][18]~regout\,
	combout => \bloco_Operativo|REG|Mux13~10_combout\);

-- Location: LCFF_X28_Y20_N13
\bloco_Operativo|REG|actual_state[0][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][18]~regout\);

-- Location: LCFF_X31_Y20_N13
\bloco_Operativo|REG|actual_state[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[3][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][18]~regout\);

-- Location: LCFF_X29_Y20_N21
\bloco_Operativo|REG|actual_state[14][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][18]~regout\);

-- Location: LCCOMB_X29_Y20_N20
\bloco_Operativo|REG|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~17_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21)) # ((\bloco_Operativo|REG|actual_state[14][18]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & 
-- (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[12][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[14][18]~regout\,
	datad => \bloco_Operativo|REG|actual_state[12][18]~regout\,
	combout => \bloco_Operativo|REG|Mux13~17_combout\);

-- Location: LCFF_X32_Y18_N13
\bloco_Operativo|REG|actual_state[15][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[15][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][18]~regout\);

-- Location: LCCOMB_X29_Y20_N14
\bloco_Operativo|REG|Mux13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~18_combout\ = (\bloco_Operativo|REG|Mux13~17_combout\ & (((\bloco_Operativo|REG|actual_state[15][18]~regout\)) # (!\bloco_Operativo|RI|actual_state\(21)))) # (!\bloco_Operativo|REG|Mux13~17_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[13][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux13~17_combout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[13][18]~regout\,
	datad => \bloco_Operativo|REG|actual_state[15][18]~regout\,
	combout => \bloco_Operativo|REG|Mux13~18_combout\);

-- Location: LCCOMB_X23_Y17_N22
\bloco_Operativo|REG|Mux45~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[24][18]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[16][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[24][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[16][18]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux45~4_combout\);

-- Location: LCCOMB_X24_Y17_N30
\bloco_Operativo|REG|Mux45~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~5_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux45~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][18]~regout\))) # (!\bloco_Operativo|REG|Mux45~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][18]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[28][18]~regout\,
	datad => \bloco_Operativo|REG|Mux45~4_combout\,
	combout => \bloco_Operativo|REG|Mux45~5_combout\);

-- Location: LCCOMB_X24_Y24_N4
\bloco_Operativo|REG|Mux45~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~7_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|actual_state[23][18]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[19][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[19][18]~regout\,
	datad => \bloco_Operativo|REG|actual_state[23][18]~regout\,
	combout => \bloco_Operativo|REG|Mux45~7_combout\);

-- Location: LCCOMB_X24_Y24_N6
\bloco_Operativo|REG|Mux45~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~8_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux45~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][18]~regout\))) # (!\bloco_Operativo|REG|Mux45~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[27][18]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|Mux45~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux45~7_combout\,
	datac => \bloco_Operativo|REG|actual_state[27][18]~regout\,
	datad => \bloco_Operativo|REG|actual_state[31][18]~regout\,
	combout => \bloco_Operativo|REG|Mux45~8_combout\);

-- Location: LCCOMB_X34_Y21_N18
\bloco_Operativo|REG|Mux45~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~10_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|actual_state[9][18]~regout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[8][18]~regout\ & ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[8][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[9][18]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux45~10_combout\);

-- Location: LCCOMB_X34_Y21_N12
\bloco_Operativo|REG|Mux45~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux45~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][18]~regout\))) # (!\bloco_Operativo|REG|Mux45~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][18]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux45~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[11][18]~regout\,
	datad => \bloco_Operativo|REG|Mux45~10_combout\,
	combout => \bloco_Operativo|REG|Mux45~11_combout\);

-- Location: LCCOMB_X28_Y20_N12
\bloco_Operativo|REG|Mux45~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~14_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[1][18]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[0][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[1][18]~regout\,
	datac => \bloco_Operativo|REG|actual_state[0][18]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux45~14_combout\);

-- Location: LCCOMB_X31_Y20_N8
\bloco_Operativo|REG|Mux45~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~15_combout\ = (\bloco_Operativo|REG|Mux45~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][18]~regout\) # ((!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux45~14_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[2][18]~regout\ & \bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][18]~regout\,
	datab => \bloco_Operativo|REG|actual_state[2][18]~regout\,
	datac => \bloco_Operativo|REG|Mux45~14_combout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux45~15_combout\);

-- Location: LCCOMB_X25_Y16_N30
\bloco_Operativo|REG|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[22][17]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[18][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][17]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[18][17]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux14~2_combout\);

-- Location: LCCOMB_X22_Y24_N18
\bloco_Operativo|REG|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[27][17]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[19][17]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[27][17]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[19][17]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux14~7_combout\);

-- Location: LCCOMB_X25_Y24_N14
\bloco_Operativo|REG|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~8_combout\ = (\bloco_Operativo|REG|Mux14~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][17]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23)))) # (!\bloco_Operativo|REG|Mux14~7_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[23][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux14~7_combout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[31][17]~regout\,
	datad => \bloco_Operativo|REG|actual_state[23][17]~regout\,
	combout => \bloco_Operativo|REG|Mux14~8_combout\);

-- Location: LCFF_X29_Y20_N3
\bloco_Operativo|REG|actual_state[13][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][17]~regout\);

-- Location: LCFF_X30_Y22_N9
\bloco_Operativo|REG|actual_state[12][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[12][17]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][17]~regout\);

-- Location: LCCOMB_X29_Y20_N2
\bloco_Operativo|REG|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~17_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|RI|actual_state\(21))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[13][17]~regout\)) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[12][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[13][17]~regout\,
	datad => \bloco_Operativo|REG|actual_state[12][17]~regout\,
	combout => \bloco_Operativo|REG|Mux14~17_combout\);

-- Location: LCCOMB_X29_Y20_N0
\bloco_Operativo|REG|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~18_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux14~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][17]~regout\))) # (!\bloco_Operativo|REG|Mux14~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[14][17]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|Mux14~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|Mux14~17_combout\,
	datac => \bloco_Operativo|REG|actual_state[14][17]~regout\,
	datad => \bloco_Operativo|REG|actual_state[15][17]~regout\,
	combout => \bloco_Operativo|REG|Mux14~18_combout\);

-- Location: LCCOMB_X29_Y25_N12
\bloco_Operativo|REG|Mux46~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|RI|actual_state\(16))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[5][17]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[4][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[4][17]~regout\,
	datad => \bloco_Operativo|REG|actual_state[5][17]~regout\,
	combout => \bloco_Operativo|REG|Mux46~10_combout\);

-- Location: LCCOMB_X29_Y24_N12
\bloco_Operativo|REG|Mux46~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux46~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][17]~regout\))) # (!\bloco_Operativo|REG|Mux46~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[6][17]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux46~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[6][17]~regout\,
	datab => \bloco_Operativo|REG|actual_state[7][17]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux46~10_combout\,
	combout => \bloco_Operativo|REG|Mux46~11_combout\);

-- Location: LCCOMB_X29_Y21_N12
\bloco_Operativo|REG|Mux46~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~17_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[13][17]~regout\) # ((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (((!\bloco_Operativo|RI|actual_state\(17) & \bloco_Operativo|REG|actual_state[12][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[13][17]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|actual_state[12][17]~regout\,
	combout => \bloco_Operativo|REG|Mux46~17_combout\);

-- Location: LCFF_X23_Y16_N1
\bloco_Operativo|REG|actual_state[22][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][16]~regout\);

-- Location: LCFF_X27_Y18_N29
\bloco_Operativo|REG|actual_state[26][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][16]~regout\);

-- Location: LCFF_X24_Y20_N25
\bloco_Operativo|REG|actual_state[18][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][16]~regout\);

-- Location: LCCOMB_X23_Y16_N6
\bloco_Operativo|REG|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~0_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[26][16]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[18][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[26][16]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[18][16]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux15~0_combout\);

-- Location: LCFF_X27_Y18_N7
\bloco_Operativo|REG|actual_state[30][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][16]~regout\);

-- Location: LCCOMB_X23_Y16_N20
\bloco_Operativo|REG|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~1_combout\ = (\bloco_Operativo|REG|Mux15~0_combout\ & (((\bloco_Operativo|REG|actual_state[30][16]~regout\) # (!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux15~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][16]~regout\ & ((\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux15~0_combout\,
	datab => \bloco_Operativo|REG|actual_state[22][16]~regout\,
	datac => \bloco_Operativo|REG|actual_state[30][16]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux15~1_combout\);

-- Location: LCCOMB_X28_Y16_N22
\bloco_Operativo|REG|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~2_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[21][16]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((\bloco_Operativo|REG|actual_state[17][16]~regout\ & !\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][16]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[17][16]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux15~2_combout\);

-- Location: LCCOMB_X29_Y16_N2
\bloco_Operativo|REG|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux15~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][16]~regout\))) # (!\bloco_Operativo|REG|Mux15~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][16]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][16]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[29][16]~regout\,
	datad => \bloco_Operativo|REG|Mux15~2_combout\,
	combout => \bloco_Operativo|REG|Mux15~3_combout\);

-- Location: LCFF_X24_Y17_N5
\bloco_Operativo|REG|actual_state[20][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[20][16]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][16]~regout\);

-- Location: LCFF_X24_Y25_N17
\bloco_Operativo|REG|actual_state[31][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][16]~regout\);

-- Location: LCFF_X30_Y25_N11
\bloco_Operativo|REG|actual_state[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][16]~regout\);

-- Location: LCCOMB_X32_Y20_N24
\bloco_Operativo|REG|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~14_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[1][16]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[0][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[0][16]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|actual_state[1][16]~regout\,
	combout => \bloco_Operativo|REG|Mux15~14_combout\);

-- Location: LCCOMB_X31_Y20_N16
\bloco_Operativo|REG|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~15_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux15~14_combout\ & (\bloco_Operativo|REG|actual_state[3][16]~regout\)) # (!\bloco_Operativo|REG|Mux15~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[2][16]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[3][16]~regout\,
	datac => \bloco_Operativo|REG|actual_state[2][16]~regout\,
	datad => \bloco_Operativo|REG|Mux15~14_combout\,
	combout => \bloco_Operativo|REG|Mux15~15_combout\);

-- Location: LCCOMB_X27_Y18_N28
\bloco_Operativo|REG|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[26][16]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[18][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][16]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[26][16]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux47~0_combout\);

-- Location: LCCOMB_X27_Y18_N6
\bloco_Operativo|REG|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux47~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][16]~regout\))) # (!\bloco_Operativo|REG|Mux47~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][16]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][16]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[30][16]~regout\,
	datad => \bloco_Operativo|REG|Mux47~0_combout\,
	combout => \bloco_Operativo|REG|Mux47~1_combout\);

-- Location: LCCOMB_X23_Y17_N14
\bloco_Operativo|REG|Mux47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~4_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[24][16]~regout\) # ((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (((\bloco_Operativo|REG|actual_state[16][16]~regout\ & !\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[24][16]~regout\,
	datac => \bloco_Operativo|REG|actual_state[16][16]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux47~4_combout\);

-- Location: LCCOMB_X23_Y17_N18
\bloco_Operativo|REG|Mux47~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~5_combout\ = (\bloco_Operativo|REG|Mux47~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][16]~regout\) # (!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux47~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][16]~regout\ & ((\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][16]~regout\,
	datab => \bloco_Operativo|REG|actual_state[28][16]~regout\,
	datac => \bloco_Operativo|REG|Mux47~4_combout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux47~5_combout\);

-- Location: LCCOMB_X30_Y25_N10
\bloco_Operativo|REG|Mux47~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16)) # ((\bloco_Operativo|REG|actual_state[6][16]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[4][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[4][16]~regout\,
	datad => \bloco_Operativo|REG|actual_state[6][16]~regout\,
	combout => \bloco_Operativo|REG|Mux47~12_combout\);

-- Location: LCCOMB_X31_Y25_N24
\bloco_Operativo|REG|Mux47~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux47~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][16]~regout\))) # (!\bloco_Operativo|REG|Mux47~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[5][16]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux47~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][16]~regout\,
	datab => \bloco_Operativo|REG|actual_state[7][16]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|Mux47~12_combout\,
	combout => \bloco_Operativo|REG|Mux47~13_combout\);

-- Location: LCFF_X31_Y17_N31
\bloco_Operativo|REG|actual_state[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][15]~regout\);

-- Location: LCCOMB_X31_Y17_N20
\bloco_Operativo|REG|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|actual_state[25][15]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[17][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[17][15]~regout\,
	datad => \bloco_Operativo|REG|actual_state[25][15]~regout\,
	combout => \bloco_Operativo|REG|Mux16~0_combout\);

-- Location: LCFF_X31_Y17_N15
\bloco_Operativo|REG|actual_state[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][15]~regout\);

-- Location: LCCOMB_X31_Y17_N0
\bloco_Operativo|REG|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~1_combout\ = (\bloco_Operativo|REG|Mux16~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][15]~regout\) # ((!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux16~0_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[21][15]~regout\ & \bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][15]~regout\,
	datab => \bloco_Operativo|REG|actual_state[21][15]~regout\,
	datac => \bloco_Operativo|REG|Mux16~0_combout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux16~1_combout\);

-- Location: LCFF_X24_Y16_N21
\bloco_Operativo|REG|actual_state[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][15]~regout\);

-- Location: LCCOMB_X24_Y16_N20
\bloco_Operativo|REG|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~2_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|actual_state[22][15]~regout\) # (\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[18][15]~regout\ & ((!\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][15]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[22][15]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux16~2_combout\);

-- Location: LCFF_X21_Y18_N15
\bloco_Operativo|REG|actual_state[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][15]~regout\);

-- Location: LCCOMB_X21_Y18_N14
\bloco_Operativo|REG|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[20][15]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[16][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[20][15]~regout\,
	datac => \bloco_Operativo|REG|actual_state[16][15]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux16~4_combout\);

-- Location: LCCOMB_X21_Y18_N16
\bloco_Operativo|REG|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~5_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux16~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][15]~regout\))) # (!\bloco_Operativo|REG|Mux16~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][15]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux16~4_combout\,
	datac => \bloco_Operativo|REG|actual_state[24][15]~regout\,
	datad => \bloco_Operativo|REG|actual_state[28][15]~regout\,
	combout => \bloco_Operativo|REG|Mux16~5_combout\);

-- Location: LCCOMB_X23_Y23_N2
\bloco_Operativo|REG|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|actual_state[27][15]~regout\) # (\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[19][15]~regout\ & ((!\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[19][15]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[27][15]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux16~7_combout\);

-- Location: LCFF_X28_Y24_N31
\bloco_Operativo|REG|actual_state[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][15]~regout\);

-- Location: LCFF_X29_Y25_N17
\bloco_Operativo|REG|actual_state[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][15]~regout\);

-- Location: LCFF_X32_Y23_N13
\bloco_Operativo|REG|actual_state[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][15]~regout\);

-- Location: LCCOMB_X30_Y19_N28
\bloco_Operativo|REG|Mux16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[13][15]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[12][15]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][15]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[12][15]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux16~17_combout\);

-- Location: LCCOMB_X29_Y25_N16
\bloco_Operativo|REG|Mux48~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|RI|actual_state\(16))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[5][15]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[4][15]~regout\,
	datad => \bloco_Operativo|REG|actual_state[5][15]~regout\,
	combout => \bloco_Operativo|REG|Mux48~10_combout\);

-- Location: LCCOMB_X29_Y24_N16
\bloco_Operativo|REG|Mux48~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~11_combout\ = (\bloco_Operativo|REG|Mux48~10_combout\ & (((\bloco_Operativo|REG|actual_state[7][15]~regout\) # (!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux48~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[6][15]~regout\ & (\bloco_Operativo|RI|actual_state\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[6][15]~regout\,
	datab => \bloco_Operativo|REG|Mux48~10_combout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|actual_state[7][15]~regout\,
	combout => \bloco_Operativo|REG|Mux48~11_combout\);

-- Location: LCCOMB_X32_Y23_N12
\bloco_Operativo|REG|Mux48~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~12_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- ((\bloco_Operativo|REG|actual_state[10][15]~regout\))) # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|actual_state[8][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[8][15]~regout\,
	datac => \bloco_Operativo|REG|actual_state[10][15]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux48~12_combout\);

-- Location: LCCOMB_X31_Y23_N2
\bloco_Operativo|REG|Mux48~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux48~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][15]~regout\))) # (!\bloco_Operativo|REG|Mux48~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][15]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux48~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[9][15]~regout\,
	datac => \bloco_Operativo|REG|actual_state[11][15]~regout\,
	datad => \bloco_Operativo|REG|Mux48~12_combout\,
	combout => \bloco_Operativo|REG|Mux48~13_combout\);

-- Location: LCFF_X24_Y16_N7
\bloco_Operativo|REG|actual_state[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][14]~regout\);

-- Location: LCCOMB_X24_Y16_N6
\bloco_Operativo|REG|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~0_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[26][14]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[18][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[26][14]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[18][14]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux17~0_combout\);

-- Location: LCFF_X24_Y17_N13
\bloco_Operativo|REG|actual_state[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][14]~regout\);

-- Location: LCFF_X23_Y17_N29
\bloco_Operativo|REG|actual_state[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][14]~regout\);

-- Location: LCFF_X23_Y17_N31
\bloco_Operativo|REG|actual_state[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][14]~regout\);

-- Location: LCCOMB_X23_Y17_N30
\bloco_Operativo|REG|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[24][14]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[16][14]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[24][14]~regout\,
	datac => \bloco_Operativo|REG|actual_state[16][14]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux17~4_combout\);

-- Location: LCFF_X24_Y17_N7
\bloco_Operativo|REG|actual_state[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][14]~regout\);

-- Location: LCCOMB_X24_Y17_N20
\bloco_Operativo|REG|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~5_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux17~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][14]~regout\))) # (!\bloco_Operativo|REG|Mux17~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][14]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][14]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux17~4_combout\,
	datad => \bloco_Operativo|REG|actual_state[28][14]~regout\,
	combout => \bloco_Operativo|REG|Mux17~5_combout\);

-- Location: LCCOMB_X35_Y21_N10
\bloco_Operativo|REG|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[9][14]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[8][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[8][14]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|actual_state[9][14]~regout\,
	combout => \bloco_Operativo|REG|Mux17~10_combout\);

-- Location: LCCOMB_X30_Y25_N18
\bloco_Operativo|REG|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~12_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[6][14]~regout\) # ((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & 
-- (((\bloco_Operativo|REG|actual_state[4][14]~regout\ & !\bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[6][14]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[4][14]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux17~12_combout\);

-- Location: LCCOMB_X31_Y25_N2
\bloco_Operativo|REG|Mux17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux17~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][14]~regout\))) # (!\bloco_Operativo|REG|Mux17~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[5][14]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux17~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|Mux17~12_combout\,
	datac => \bloco_Operativo|REG|actual_state[5][14]~regout\,
	datad => \bloco_Operativo|REG|actual_state[7][14]~regout\,
	combout => \bloco_Operativo|REG|Mux17~13_combout\);

-- Location: LCCOMB_X30_Y21_N22
\bloco_Operativo|REG|Mux17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22)) # ((\bloco_Operativo|REG|actual_state[1][14]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[0][14]~regout\,
	datad => \bloco_Operativo|REG|actual_state[1][14]~regout\,
	combout => \bloco_Operativo|REG|Mux17~14_combout\);

-- Location: LCCOMB_X30_Y21_N20
\bloco_Operativo|REG|Mux17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~15_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux17~14_combout\ & (\bloco_Operativo|REG|actual_state[3][14]~regout\)) # (!\bloco_Operativo|REG|Mux17~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[2][14]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|Mux17~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|Mux17~14_combout\,
	datac => \bloco_Operativo|REG|actual_state[3][14]~regout\,
	datad => \bloco_Operativo|REG|actual_state[2][14]~regout\,
	combout => \bloco_Operativo|REG|Mux17~15_combout\);

-- Location: LCCOMB_X22_Y21_N24
\bloco_Operativo|REG|Mux17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~16_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24)) # ((\bloco_Operativo|REG|Mux17~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|Mux17~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|Mux17~15_combout\,
	datad => \bloco_Operativo|REG|Mux17~13_combout\,
	combout => \bloco_Operativo|REG|Mux17~16_combout\);

-- Location: LCFF_X30_Y19_N31
\bloco_Operativo|REG|actual_state[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][14]~regout\);

-- Location: LCCOMB_X30_Y19_N30
\bloco_Operativo|REG|Mux17~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[14][14]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[12][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[14][14]~regout\,
	datac => \bloco_Operativo|REG|actual_state[12][14]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux17~17_combout\);

-- Location: LCCOMB_X28_Y16_N26
\bloco_Operativo|REG|Mux49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[21][14]~regout\) # ((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (((\bloco_Operativo|REG|actual_state[17][14]~regout\ & !\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][14]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[17][14]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux49~2_combout\);

-- Location: LCCOMB_X29_Y16_N22
\bloco_Operativo|REG|Mux49~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux49~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][14]~regout\))) # (!\bloco_Operativo|REG|Mux49~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][14]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][14]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[29][14]~regout\,
	datad => \bloco_Operativo|REG|Mux49~2_combout\,
	combout => \bloco_Operativo|REG|Mux49~3_combout\);

-- Location: LCCOMB_X23_Y17_N28
\bloco_Operativo|REG|Mux49~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~4_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|actual_state[24][14]~regout\) # (\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[16][14]~regout\ & ((!\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[16][14]~regout\,
	datac => \bloco_Operativo|REG|actual_state[24][14]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux49~4_combout\);

-- Location: LCCOMB_X24_Y17_N6
\bloco_Operativo|REG|Mux49~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~5_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux49~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][14]~regout\))) # (!\bloco_Operativo|REG|Mux49~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][14]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][14]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[28][14]~regout\,
	datad => \bloco_Operativo|REG|Mux49~4_combout\,
	combout => \bloco_Operativo|REG|Mux49~5_combout\);

-- Location: LCCOMB_X28_Y19_N12
\bloco_Operativo|REG|Mux49~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~6_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux49~3_combout\))) 
-- # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|Mux49~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux49~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|Mux49~3_combout\,
	combout => \bloco_Operativo|REG|Mux49~6_combout\);

-- Location: LCFF_X31_Y16_N7
\bloco_Operativo|REG|actual_state[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][13]~regout\);

-- Location: LCCOMB_X31_Y16_N6
\bloco_Operativo|REG|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~0_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & 
-- ((\bloco_Operativo|REG|actual_state[25][13]~regout\))) # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[17][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[17][13]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][13]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux18~0_combout\);

-- Location: LCCOMB_X31_Y16_N10
\bloco_Operativo|REG|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux18~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][13]~regout\))) # (!\bloco_Operativo|REG|Mux18~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[21][13]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[21][13]~regout\,
	datac => \bloco_Operativo|REG|actual_state[29][13]~regout\,
	datad => \bloco_Operativo|REG|Mux18~0_combout\,
	combout => \bloco_Operativo|REG|Mux18~1_combout\);

-- Location: LCFF_X25_Y19_N29
\bloco_Operativo|REG|actual_state[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][13]~regout\);

-- Location: LCFF_X24_Y16_N19
\bloco_Operativo|REG|actual_state[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][13]~regout\);

-- Location: LCFF_X24_Y16_N5
\bloco_Operativo|REG|actual_state[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][13]~regout\);

-- Location: LCCOMB_X24_Y16_N18
\bloco_Operativo|REG|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|actual_state[22][13]~regout\))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[18][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[18][13]~regout\,
	datac => \bloco_Operativo|REG|actual_state[22][13]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux18~2_combout\);

-- Location: LCFF_X25_Y19_N15
\bloco_Operativo|REG|actual_state[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][13]~regout\);

-- Location: LCCOMB_X25_Y19_N28
\bloco_Operativo|REG|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux18~2_combout\ & (\bloco_Operativo|REG|actual_state[30][13]~regout\)) # (!\bloco_Operativo|REG|Mux18~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[26][13]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[30][13]~regout\,
	datac => \bloco_Operativo|REG|actual_state[26][13]~regout\,
	datad => \bloco_Operativo|REG|Mux18~2_combout\,
	combout => \bloco_Operativo|REG|Mux18~3_combout\);

-- Location: LCCOMB_X23_Y18_N28
\bloco_Operativo|REG|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|RI|actual_state\(23))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|actual_state[20][13]~regout\))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[16][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[16][13]~regout\,
	datad => \bloco_Operativo|REG|actual_state[20][13]~regout\,
	combout => \bloco_Operativo|REG|Mux18~4_combout\);

-- Location: LCCOMB_X24_Y19_N0
\bloco_Operativo|REG|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~5_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux18~4_combout\ & (\bloco_Operativo|REG|actual_state[28][13]~regout\)) # (!\bloco_Operativo|REG|Mux18~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[24][13]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[28][13]~regout\,
	datac => \bloco_Operativo|REG|actual_state[24][13]~regout\,
	datad => \bloco_Operativo|REG|Mux18~4_combout\,
	combout => \bloco_Operativo|REG|Mux18~5_combout\);

-- Location: LCCOMB_X21_Y24_N22
\bloco_Operativo|REG|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~6_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|RI|actual_state\(22))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux18~3_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux18~5_combout\,
	datad => \bloco_Operativo|REG|Mux18~3_combout\,
	combout => \bloco_Operativo|REG|Mux18~6_combout\);

-- Location: LCCOMB_X23_Y23_N10
\bloco_Operativo|REG|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|actual_state[27][13]~regout\) # (\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[19][13]~regout\ & ((!\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[19][13]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[27][13]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux18~7_combout\);

-- Location: LCCOMB_X22_Y25_N28
\bloco_Operativo|REG|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~8_combout\ = (\bloco_Operativo|REG|Mux18~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][13]~regout\) # ((!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux18~7_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[23][13]~regout\ & \bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[31][13]~regout\,
	datab => \bloco_Operativo|REG|Mux18~7_combout\,
	datac => \bloco_Operativo|REG|actual_state[23][13]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux18~8_combout\);

-- Location: LCCOMB_X21_Y24_N0
\bloco_Operativo|REG|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~9_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux18~6_combout\ & ((\bloco_Operativo|REG|Mux18~8_combout\))) # (!\bloco_Operativo|REG|Mux18~6_combout\ & (\bloco_Operativo|REG|Mux18~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux18~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|Mux18~6_combout\,
	datac => \bloco_Operativo|REG|Mux18~1_combout\,
	datad => \bloco_Operativo|REG|Mux18~8_combout\,
	combout => \bloco_Operativo|REG|Mux18~9_combout\);

-- Location: LCFF_X30_Y25_N21
\bloco_Operativo|REG|actual_state[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][13]~regout\);

-- Location: LCFF_X30_Y25_N27
\bloco_Operativo|REG|actual_state[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][13]~regout\);

-- Location: LCCOMB_X30_Y25_N26
\bloco_Operativo|REG|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~10_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[5][13]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[4][13]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[5][13]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][13]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux18~10_combout\);

-- Location: LCCOMB_X30_Y25_N20
\bloco_Operativo|REG|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux18~10_combout\ & (\bloco_Operativo|REG|actual_state[7][13]~regout\)) # (!\bloco_Operativo|REG|Mux18~10_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[6][13]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[7][13]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[6][13]~regout\,
	datad => \bloco_Operativo|REG|Mux18~10_combout\,
	combout => \bloco_Operativo|REG|Mux18~11_combout\);

-- Location: LCCOMB_X32_Y23_N26
\bloco_Operativo|REG|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[10][13]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[8][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[10][13]~regout\,
	datac => \bloco_Operativo|REG|actual_state[8][13]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux18~12_combout\);

-- Location: LCCOMB_X31_Y23_N0
\bloco_Operativo|REG|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux18~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][13]~regout\))) # (!\bloco_Operativo|REG|Mux18~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][13]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux18~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|Mux18~12_combout\,
	datac => \bloco_Operativo|REG|actual_state[9][13]~regout\,
	datad => \bloco_Operativo|REG|actual_state[11][13]~regout\,
	combout => \bloco_Operativo|REG|Mux18~13_combout\);

-- Location: LCCOMB_X30_Y21_N14
\bloco_Operativo|REG|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[2][13]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[0][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[2][13]~regout\,
	datac => \bloco_Operativo|REG|actual_state[0][13]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux18~14_combout\);

-- Location: LCCOMB_X31_Y24_N10
\bloco_Operativo|REG|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~15_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux18~14_combout\ & (\bloco_Operativo|REG|actual_state[3][13]~regout\)) # (!\bloco_Operativo|REG|Mux18~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][13]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][13]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[1][13]~regout\,
	datad => \bloco_Operativo|REG|Mux18~14_combout\,
	combout => \bloco_Operativo|REG|Mux18~15_combout\);

-- Location: LCCOMB_X31_Y24_N24
\bloco_Operativo|REG|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux18~13_combout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((!\bloco_Operativo|RI|actual_state\(23) 
-- & \bloco_Operativo|REG|Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux18~13_combout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|Mux18~15_combout\,
	combout => \bloco_Operativo|REG|Mux18~16_combout\);

-- Location: LCFF_X33_Y19_N19
\bloco_Operativo|REG|actual_state[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][13]~regout\);

-- Location: LCFF_X33_Y19_N9
\bloco_Operativo|REG|actual_state[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][13]~regout\);

-- Location: LCCOMB_X33_Y19_N8
\bloco_Operativo|REG|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~17_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[13][13]~regout\)) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[12][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[13][13]~regout\,
	datac => \bloco_Operativo|REG|actual_state[12][13]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux18~17_combout\);

-- Location: LCCOMB_X33_Y19_N18
\bloco_Operativo|REG|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~18_combout\ = (\bloco_Operativo|REG|Mux18~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][13]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux18~17_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[14][13]~regout\ & \bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux18~17_combout\,
	datab => \bloco_Operativo|REG|actual_state[15][13]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][13]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux18~18_combout\);

-- Location: LCCOMB_X31_Y24_N26
\bloco_Operativo|REG|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~19_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux18~16_combout\ & ((\bloco_Operativo|REG|Mux18~18_combout\))) # (!\bloco_Operativo|REG|Mux18~16_combout\ & 
-- (\bloco_Operativo|REG|Mux18~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux18~11_combout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux18~16_combout\,
	datad => \bloco_Operativo|REG|Mux18~18_combout\,
	combout => \bloco_Operativo|REG|Mux18~19_combout\);

-- Location: LCCOMB_X20_Y24_N6
\bloco_Operativo|REG|Mux18~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux18~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux18~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux18~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux18~9_combout\,
	datad => \bloco_Operativo|REG|Mux18~19_combout\,
	combout => \bloco_Operativo|REG|Mux18~20_combout\);

-- Location: LCCOMB_X24_Y16_N4
\bloco_Operativo|REG|Mux50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|actual_state[22][13]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[18][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[18][13]~regout\,
	datad => \bloco_Operativo|REG|actual_state[22][13]~regout\,
	combout => \bloco_Operativo|REG|Mux50~2_combout\);

-- Location: LCCOMB_X25_Y19_N14
\bloco_Operativo|REG|Mux50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux50~2_combout\ & ((\bloco_Operativo|REG|actual_state[30][13]~regout\))) # (!\bloco_Operativo|REG|Mux50~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[26][13]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[26][13]~regout\,
	datac => \bloco_Operativo|REG|actual_state[30][13]~regout\,
	datad => \bloco_Operativo|REG|Mux50~2_combout\,
	combout => \bloco_Operativo|REG|Mux50~3_combout\);

-- Location: LCFF_X27_Y20_N7
\bloco_Operativo|REG|actual_state[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[22][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][12]~regout\);

-- Location: LCCOMB_X22_Y23_N16
\bloco_Operativo|REG|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|actual_state[23][12]~regout\))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[19][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[19][12]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][12]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux19~7_combout\);

-- Location: LCCOMB_X22_Y23_N18
\bloco_Operativo|REG|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~8_combout\ = (\bloco_Operativo|REG|Mux19~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][12]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24)))) # (!\bloco_Operativo|REG|Mux19~7_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[27][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux19~7_combout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[31][12]~regout\,
	datad => \bloco_Operativo|REG|actual_state[27][12]~regout\,
	combout => \bloco_Operativo|REG|Mux19~8_combout\);

-- Location: LCFF_X33_Y20_N11
\bloco_Operativo|REG|actual_state[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][12]~regout\);

-- Location: LCFF_X33_Y20_N13
\bloco_Operativo|REG|actual_state[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][12]~regout\);

-- Location: LCCOMB_X33_Y20_N10
\bloco_Operativo|REG|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[14][12]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[12][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[12][12]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[14][12]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux19~17_combout\);

-- Location: LCCOMB_X24_Y18_N20
\bloco_Operativo|REG|Mux51~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~4_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18)) # ((\bloco_Operativo|REG|actual_state[24][12]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[16][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[24][12]~regout\,
	datad => \bloco_Operativo|REG|actual_state[16][12]~regout\,
	combout => \bloco_Operativo|REG|Mux51~4_combout\);

-- Location: LCCOMB_X33_Y20_N12
\bloco_Operativo|REG|Mux51~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16)) # ((\bloco_Operativo|REG|actual_state[14][12]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[12][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[12][12]~regout\,
	datad => \bloco_Operativo|REG|actual_state[14][12]~regout\,
	combout => \bloco_Operativo|REG|Mux51~17_combout\);

-- Location: LCCOMB_X33_Y20_N0
\bloco_Operativo|REG|Mux51~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~18_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux51~17_combout\ & (\bloco_Operativo|REG|actual_state[15][12]~regout\)) # (!\bloco_Operativo|REG|Mux51~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[13][12]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[15][12]~regout\,
	datac => \bloco_Operativo|REG|actual_state[13][12]~regout\,
	datad => \bloco_Operativo|REG|Mux51~17_combout\,
	combout => \bloco_Operativo|REG|Mux51~18_combout\);

-- Location: LCFF_X24_Y16_N3
\bloco_Operativo|REG|actual_state[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][11]~regout\);

-- Location: LCFF_X24_Y16_N25
\bloco_Operativo|REG|actual_state[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][11]~regout\);

-- Location: LCCOMB_X24_Y16_N2
\bloco_Operativo|REG|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|actual_state[22][11]~regout\))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[18][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][11]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[22][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux20~2_combout\);

-- Location: LCFF_X23_Y24_N1
\bloco_Operativo|REG|actual_state[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][11]~regout\);

-- Location: LCFF_X23_Y23_N15
\bloco_Operativo|REG|actual_state[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][11]~regout\);

-- Location: LCFF_X23_Y23_N1
\bloco_Operativo|REG|actual_state[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][11]~regout\);

-- Location: LCCOMB_X23_Y23_N0
\bloco_Operativo|REG|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[27][11]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[19][11]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[27][11]~regout\,
	datac => \bloco_Operativo|REG|actual_state[19][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux20~7_combout\);

-- Location: LCFF_X23_Y24_N23
\bloco_Operativo|REG|actual_state[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][11]~regout\);

-- Location: LCCOMB_X23_Y24_N0
\bloco_Operativo|REG|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~8_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux20~7_combout\ & (\bloco_Operativo|REG|actual_state[31][11]~regout\)) # (!\bloco_Operativo|REG|Mux20~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[23][11]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[31][11]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][11]~regout\,
	datad => \bloco_Operativo|REG|Mux20~7_combout\,
	combout => \bloco_Operativo|REG|Mux20~8_combout\);

-- Location: LCFF_X29_Y24_N19
\bloco_Operativo|REG|actual_state[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[5][11]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][11]~regout\);

-- Location: LCFF_X31_Y19_N25
\bloco_Operativo|REG|actual_state[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][11]~regout\);

-- Location: LCCOMB_X29_Y24_N4
\bloco_Operativo|REG|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[5][11]~regout\)) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[4][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[5][11]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux20~10_combout\);

-- Location: LCFF_X29_Y18_N9
\bloco_Operativo|REG|actual_state[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[14][11]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][11]~regout\);

-- Location: LCCOMB_X24_Y16_N24
\bloco_Operativo|REG|Mux52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|actual_state[22][11]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[18][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[18][11]~regout\,
	datad => \bloco_Operativo|REG|actual_state[22][11]~regout\,
	combout => \bloco_Operativo|REG|Mux52~2_combout\);

-- Location: LCCOMB_X23_Y23_N18
\bloco_Operativo|REG|Mux52~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18)) # ((\bloco_Operativo|REG|actual_state[27][11]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[19][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[27][11]~regout\,
	datad => \bloco_Operativo|REG|actual_state[19][11]~regout\,
	combout => \bloco_Operativo|REG|Mux52~7_combout\);

-- Location: LCCOMB_X23_Y24_N22
\bloco_Operativo|REG|Mux52~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~8_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux52~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][11]~regout\))) # (!\bloco_Operativo|REG|Mux52~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[23][11]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux52~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[23][11]~regout\,
	datac => \bloco_Operativo|REG|actual_state[31][11]~regout\,
	datad => \bloco_Operativo|REG|Mux52~7_combout\,
	combout => \bloco_Operativo|REG|Mux52~8_combout\);

-- Location: LCCOMB_X31_Y19_N24
\bloco_Operativo|REG|Mux52~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[5][11]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[4][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][11]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[4][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux52~10_combout\);

-- Location: LCCOMB_X27_Y21_N10
\bloco_Operativo|REG|Mux52~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux52~10_combout\ & (\bloco_Operativo|REG|actual_state[7][11]~regout\)) # (!\bloco_Operativo|REG|Mux52~10_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[6][11]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[7][11]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux52~10_combout\,
	datad => \bloco_Operativo|REG|actual_state[6][11]~regout\,
	combout => \bloco_Operativo|REG|Mux52~11_combout\);

-- Location: LCFF_X34_Y21_N7
\bloco_Operativo|REG|actual_state[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][10]~regout\);

-- Location: LCFF_X34_Y22_N17
\bloco_Operativo|REG|actual_state[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[8][10]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][10]~regout\);

-- Location: LCCOMB_X34_Y21_N6
\bloco_Operativo|REG|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[9][10]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[8][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[8][10]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[9][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux21~10_combout\);

-- Location: LCFF_X27_Y21_N15
\bloco_Operativo|REG|actual_state[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][10]~regout\);

-- Location: LCFF_X30_Y21_N3
\bloco_Operativo|REG|actual_state[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][10]~regout\);

-- Location: LCCOMB_X30_Y21_N2
\bloco_Operativo|REG|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22)) # ((\bloco_Operativo|REG|actual_state[1][10]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[0][10]~regout\,
	datad => \bloco_Operativo|REG|actual_state[1][10]~regout\,
	combout => \bloco_Operativo|REG|Mux21~14_combout\);

-- Location: LCCOMB_X23_Y17_N8
\bloco_Operativo|REG|Mux53~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[24][10]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[16][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[16][10]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[24][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux53~4_combout\);

-- Location: LCCOMB_X22_Y17_N6
\bloco_Operativo|REG|Mux53~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~5_combout\ = (\bloco_Operativo|REG|Mux53~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][10]~regout\) # (!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux53~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][10]~regout\ & ((\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux53~4_combout\,
	datab => \bloco_Operativo|REG|actual_state[20][10]~regout\,
	datac => \bloco_Operativo|REG|actual_state[28][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux53~5_combout\);

-- Location: LCCOMB_X22_Y23_N8
\bloco_Operativo|REG|Mux53~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~7_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|actual_state[23][10]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[19][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[23][10]~regout\,
	datad => \bloco_Operativo|REG|actual_state[19][10]~regout\,
	combout => \bloco_Operativo|REG|Mux53~7_combout\);

-- Location: LCCOMB_X23_Y23_N20
\bloco_Operativo|REG|Mux53~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~8_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux53~7_combout\ & (\bloco_Operativo|REG|actual_state[31][10]~regout\)) # (!\bloco_Operativo|REG|Mux53~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[27][10]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux53~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[31][10]~regout\,
	datac => \bloco_Operativo|REG|actual_state[27][10]~regout\,
	datad => \bloco_Operativo|REG|Mux53~7_combout\,
	combout => \bloco_Operativo|REG|Mux53~8_combout\);

-- Location: LCCOMB_X34_Y21_N2
\bloco_Operativo|REG|Mux53~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[9][10]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[8][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[9][10]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[8][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux53~10_combout\);

-- Location: LCCOMB_X34_Y21_N24
\bloco_Operativo|REG|Mux53~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux53~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][10]~regout\))) # (!\bloco_Operativo|REG|Mux53~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][10]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux53~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][10]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[11][10]~regout\,
	datad => \bloco_Operativo|REG|Mux53~10_combout\,
	combout => \bloco_Operativo|REG|Mux53~11_combout\);

-- Location: LCCOMB_X27_Y21_N14
\bloco_Operativo|REG|Mux53~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|actual_state[1][10]~regout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[0][10]~regout\ & ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[0][10]~regout\,
	datac => \bloco_Operativo|REG|actual_state[1][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux53~14_combout\);

-- Location: LCFF_X29_Y17_N19
\bloco_Operativo|REG|actual_state[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][9]~regout\);

-- Location: LCFF_X29_Y17_N9
\bloco_Operativo|REG|actual_state[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][9]~regout\);

-- Location: LCFF_X24_Y16_N15
\bloco_Operativo|REG|actual_state[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][9]~regout\);

-- Location: LCCOMB_X24_Y16_N14
\bloco_Operativo|REG|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~2_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[22][9]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((\bloco_Operativo|REG|actual_state[18][9]~regout\ & !\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][9]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[18][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux22~2_combout\);

-- Location: LCFF_X23_Y19_N13
\bloco_Operativo|REG|actual_state[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][9]~regout\);

-- Location: LCFF_X23_Y19_N3
\bloco_Operativo|REG|actual_state[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][9]~regout\);

-- Location: LCCOMB_X23_Y19_N2
\bloco_Operativo|REG|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~4_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[20][9]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((\bloco_Operativo|REG|actual_state[16][9]~regout\ & !\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][9]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[16][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux22~4_combout\);

-- Location: LCFF_X31_Y23_N13
\bloco_Operativo|REG|actual_state[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][9]~regout\);

-- Location: LCCOMB_X29_Y17_N18
\bloco_Operativo|REG|Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[25][9]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[17][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[17][9]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux54~0_combout\);

-- Location: LCCOMB_X29_Y17_N8
\bloco_Operativo|REG|Mux54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux54~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][9]~regout\))) # (!\bloco_Operativo|REG|Mux54~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[21][9]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][9]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[29][9]~regout\,
	datad => \bloco_Operativo|REG|Mux54~0_combout\,
	combout => \bloco_Operativo|REG|Mux54~1_combout\);

-- Location: LCCOMB_X23_Y19_N12
\bloco_Operativo|REG|Mux54~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~4_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|RI|actual_state\(18))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[20][9]~regout\)) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[16][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[20][9]~regout\,
	datad => \bloco_Operativo|REG|actual_state[16][9]~regout\,
	combout => \bloco_Operativo|REG|Mux54~4_combout\);

-- Location: LCCOMB_X24_Y19_N30
\bloco_Operativo|REG|Mux54~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~5_combout\ = (\bloco_Operativo|REG|Mux54~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][9]~regout\) # (!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux54~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][9]~regout\ & ((\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux54~4_combout\,
	datab => \bloco_Operativo|REG|actual_state[24][9]~regout\,
	datac => \bloco_Operativo|REG|actual_state[28][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux54~5_combout\);

-- Location: LCCOMB_X32_Y23_N18
\bloco_Operativo|REG|Mux54~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[10][9]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[8][9]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][9]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[8][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux54~12_combout\);

-- Location: LCCOMB_X31_Y23_N12
\bloco_Operativo|REG|Mux54~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux54~12_combout\ & (\bloco_Operativo|REG|actual_state[11][9]~regout\)) # (!\bloco_Operativo|REG|Mux54~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[9][9]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux54~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[11][9]~regout\,
	datac => \bloco_Operativo|REG|actual_state[9][9]~regout\,
	datad => \bloco_Operativo|REG|Mux54~12_combout\,
	combout => \bloco_Operativo|REG|Mux54~13_combout\);

-- Location: LCCOMB_X28_Y23_N14
\bloco_Operativo|REG|Mux54~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~14_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[2][9]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[0][9]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[2][9]~regout\,
	datac => \bloco_Operativo|REG|actual_state[0][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux54~14_combout\);

-- Location: LCCOMB_X27_Y23_N30
\bloco_Operativo|REG|Mux54~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~15_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux54~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][9]~regout\))) # (!\bloco_Operativo|REG|Mux54~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[1][9]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux54~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[1][9]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux54~14_combout\,
	datad => \bloco_Operativo|REG|actual_state[3][9]~regout\,
	combout => \bloco_Operativo|REG|Mux54~15_combout\);

-- Location: LCCOMB_X27_Y23_N24
\bloco_Operativo|REG|Mux54~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~16_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|Mux54~13_combout\)) 
-- # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux54~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|Mux54~13_combout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|Mux54~15_combout\,
	combout => \bloco_Operativo|REG|Mux54~16_combout\);

-- Location: LCFF_X27_Y20_N15
\bloco_Operativo|REG|actual_state[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][8]~regout\);

-- Location: LCFF_X28_Y18_N3
\bloco_Operativo|REG|actual_state[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][8]~regout\);

-- Location: LCCOMB_X28_Y18_N2
\bloco_Operativo|REG|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[26][8]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[18][8]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[26][8]~regout\,
	datac => \bloco_Operativo|REG|actual_state[18][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux23~0_combout\);

-- Location: LCCOMB_X28_Y20_N0
\bloco_Operativo|REG|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux23~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][8]~regout\))) # (!\bloco_Operativo|REG|Mux23~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][8]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][8]~regout\,
	datab => \bloco_Operativo|REG|actual_state[30][8]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|Mux23~0_combout\,
	combout => \bloco_Operativo|REG|Mux23~1_combout\);

-- Location: LCFF_X29_Y16_N17
\bloco_Operativo|REG|actual_state[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][8]~regout\);

-- Location: LCCOMB_X28_Y16_N8
\bloco_Operativo|REG|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|actual_state[21][8]~regout\))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[17][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[17][8]~regout\,
	datac => \bloco_Operativo|REG|actual_state[21][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux23~2_combout\);

-- Location: LCCOMB_X29_Y16_N16
\bloco_Operativo|REG|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux23~2_combout\ & (\bloco_Operativo|REG|actual_state[29][8]~regout\)) # (!\bloco_Operativo|REG|Mux23~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[25][8]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[29][8]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][8]~regout\,
	datad => \bloco_Operativo|REG|Mux23~2_combout\,
	combout => \bloco_Operativo|REG|Mux23~3_combout\);

-- Location: LCFF_X24_Y17_N1
\bloco_Operativo|REG|actual_state[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][8]~regout\);

-- Location: LCFF_X24_Y18_N13
\bloco_Operativo|REG|actual_state[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][8]~regout\);

-- Location: LCFF_X23_Y18_N31
\bloco_Operativo|REG|actual_state[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][8]~regout\);

-- Location: LCCOMB_X24_Y18_N12
\bloco_Operativo|REG|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|actual_state[24][8]~regout\) # (\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[16][8]~regout\ & ((!\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[16][8]~regout\,
	datac => \bloco_Operativo|REG|actual_state[24][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux23~4_combout\);

-- Location: LCFF_X24_Y17_N3
\bloco_Operativo|REG|actual_state[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][8]~regout\);

-- Location: LCCOMB_X24_Y17_N0
\bloco_Operativo|REG|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~5_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux23~4_combout\ & (\bloco_Operativo|REG|actual_state[28][8]~regout\)) # (!\bloco_Operativo|REG|Mux23~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[20][8]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[28][8]~regout\,
	datac => \bloco_Operativo|REG|actual_state[20][8]~regout\,
	datad => \bloco_Operativo|REG|Mux23~4_combout\,
	combout => \bloco_Operativo|REG|Mux23~5_combout\);

-- Location: LCCOMB_X25_Y21_N26
\bloco_Operativo|REG|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~6_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22)) # (\bloco_Operativo|REG|Mux23~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux23~5_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|Mux23~5_combout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|Mux23~3_combout\,
	combout => \bloco_Operativo|REG|Mux23~6_combout\);

-- Location: LCFF_X24_Y24_N3
\bloco_Operativo|REG|actual_state[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][8]~regout\);

-- Location: LCCOMB_X24_Y24_N2
\bloco_Operativo|REG|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~7_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[23][8]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((\bloco_Operativo|REG|actual_state[19][8]~regout\ & !\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[23][8]~regout\,
	datac => \bloco_Operativo|REG|actual_state[19][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux23~7_combout\);

-- Location: LCCOMB_X24_Y24_N0
\bloco_Operativo|REG|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~8_combout\ = (\bloco_Operativo|REG|Mux23~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][8]~regout\) # ((!\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|REG|Mux23~7_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[27][8]~regout\ & \bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[31][8]~regout\,
	datab => \bloco_Operativo|REG|Mux23~7_combout\,
	datac => \bloco_Operativo|REG|actual_state[27][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux23~8_combout\);

-- Location: LCCOMB_X25_Y21_N28
\bloco_Operativo|REG|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~9_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux23~6_combout\ & (\bloco_Operativo|REG|Mux23~8_combout\)) # (!\bloco_Operativo|REG|Mux23~6_combout\ & ((\bloco_Operativo|REG|Mux23~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux23~8_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux23~1_combout\,
	datad => \bloco_Operativo|REG|Mux23~6_combout\,
	combout => \bloco_Operativo|REG|Mux23~9_combout\);

-- Location: LCFF_X35_Y21_N21
\bloco_Operativo|REG|actual_state[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][8]~regout\);

-- Location: LCFF_X34_Y21_N29
\bloco_Operativo|REG|actual_state[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][8]~regout\);

-- Location: LCFF_X35_Y21_N31
\bloco_Operativo|REG|actual_state[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][8]~regout\);

-- Location: LCCOMB_X35_Y21_N30
\bloco_Operativo|REG|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|RI|actual_state\(21))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[9][8]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[8][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[8][8]~regout\,
	datad => \bloco_Operativo|REG|actual_state[9][8]~regout\,
	combout => \bloco_Operativo|REG|Mux23~10_combout\);

-- Location: LCFF_X34_Y21_N31
\bloco_Operativo|REG|actual_state[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][8]~regout\);

-- Location: LCCOMB_X35_Y21_N0
\bloco_Operativo|REG|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux23~10_combout\ & (\bloco_Operativo|REG|actual_state[11][8]~regout\)) # (!\bloco_Operativo|REG|Mux23~10_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[10][8]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[11][8]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[10][8]~regout\,
	datad => \bloco_Operativo|REG|Mux23~10_combout\,
	combout => \bloco_Operativo|REG|Mux23~11_combout\);

-- Location: LCFF_X30_Y25_N1
\bloco_Operativo|REG|actual_state[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][8]~regout\);

-- Location: LCFF_X29_Y25_N11
\bloco_Operativo|REG|actual_state[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][8]~regout\);

-- Location: LCCOMB_X30_Y25_N0
\bloco_Operativo|REG|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~12_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|actual_state[6][8]~regout\) # (\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[4][8]~regout\ & ((!\bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[4][8]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[6][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux23~12_combout\);

-- Location: LCCOMB_X25_Y25_N12
\bloco_Operativo|REG|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~13_combout\ = (\bloco_Operativo|REG|Mux23~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][8]~regout\) # ((!\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|REG|Mux23~12_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[5][8]~regout\ & \bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux23~12_combout\,
	datab => \bloco_Operativo|REG|actual_state[7][8]~regout\,
	datac => \bloco_Operativo|REG|actual_state[5][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux23~13_combout\);

-- Location: LCCOMB_X28_Y21_N20
\bloco_Operativo|REG|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~14_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[1][8]~regout\)) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[0][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[1][8]~regout\,
	datac => \bloco_Operativo|REG|actual_state[0][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux23~14_combout\);

-- Location: LCCOMB_X25_Y21_N16
\bloco_Operativo|REG|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~15_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux23~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][8]~regout\))) # (!\bloco_Operativo|REG|Mux23~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[2][8]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[2][8]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[3][8]~regout\,
	datad => \bloco_Operativo|REG|Mux23~14_combout\,
	combout => \bloco_Operativo|REG|Mux23~15_combout\);

-- Location: LCCOMB_X25_Y21_N18
\bloco_Operativo|REG|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|RI|actual_state\(23))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux23~13_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux23~15_combout\,
	datad => \bloco_Operativo|REG|Mux23~13_combout\,
	combout => \bloco_Operativo|REG|Mux23~16_combout\);

-- Location: LCFF_X33_Y19_N15
\bloco_Operativo|REG|actual_state[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][8]~regout\);

-- Location: LCFF_X33_Y19_N5
\bloco_Operativo|REG|actual_state[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][8]~regout\);

-- Location: LCCOMB_X33_Y19_N4
\bloco_Operativo|REG|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[14][8]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[12][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[14][8]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[12][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux23~17_combout\);

-- Location: LCCOMB_X34_Y20_N2
\bloco_Operativo|REG|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~18_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux23~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][8]~regout\))) # (!\bloco_Operativo|REG|Mux23~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[13][8]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[13][8]~regout\,
	datac => \bloco_Operativo|REG|actual_state[15][8]~regout\,
	datad => \bloco_Operativo|REG|Mux23~17_combout\,
	combout => \bloco_Operativo|REG|Mux23~18_combout\);

-- Location: LCCOMB_X25_Y21_N24
\bloco_Operativo|REG|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~19_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux23~16_combout\ & (\bloco_Operativo|REG|Mux23~18_combout\)) # (!\bloco_Operativo|REG|Mux23~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux23~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|Mux23~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux23~16_combout\,
	datac => \bloco_Operativo|REG|Mux23~18_combout\,
	datad => \bloco_Operativo|REG|Mux23~11_combout\,
	combout => \bloco_Operativo|REG|Mux23~19_combout\);

-- Location: LCCOMB_X17_Y21_N10
\bloco_Operativo|REG|Mux23~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux23~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux23~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux23~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Mux23~19_combout\,
	datac => \bloco_Operativo|RI|actual_state\(25),
	datad => \bloco_Operativo|REG|Mux23~9_combout\,
	combout => \bloco_Operativo|REG|Mux23~20_combout\);

-- Location: LCCOMB_X23_Y18_N30
\bloco_Operativo|REG|Mux55~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[24][8]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[16][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[24][8]~regout\,
	datac => \bloco_Operativo|REG|actual_state[16][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux55~4_combout\);

-- Location: LCCOMB_X24_Y17_N2
\bloco_Operativo|REG|Mux55~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~5_combout\ = (\bloco_Operativo|REG|Mux55~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][8]~regout\)) # (!\bloco_Operativo|RI|actual_state\(18)))) # (!\bloco_Operativo|REG|Mux55~4_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[20][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux55~4_combout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[28][8]~regout\,
	datad => \bloco_Operativo|REG|actual_state[20][8]~regout\,
	combout => \bloco_Operativo|REG|Mux55~5_combout\);

-- Location: LCCOMB_X34_Y21_N28
\bloco_Operativo|REG|Mux55~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~10_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|actual_state[9][8]~regout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[8][8]~regout\ & ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[8][8]~regout\,
	datac => \bloco_Operativo|REG|actual_state[9][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux55~10_combout\);

-- Location: LCCOMB_X34_Y21_N30
\bloco_Operativo|REG|Mux55~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux55~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][8]~regout\))) # (!\bloco_Operativo|REG|Mux55~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][8]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux55~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][8]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[11][8]~regout\,
	datad => \bloco_Operativo|REG|Mux55~10_combout\,
	combout => \bloco_Operativo|REG|Mux55~11_combout\);

-- Location: LCCOMB_X29_Y25_N10
\bloco_Operativo|REG|Mux55~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[6][8]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[4][8]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[6][8]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux55~12_combout\);

-- Location: LCCOMB_X33_Y19_N14
\bloco_Operativo|REG|Mux55~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[14][8]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[12][8]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[12][8]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux55~17_combout\);

-- Location: LCFF_X28_Y16_N7
\bloco_Operativo|REG|actual_state[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][7]~regout\);

-- Location: LCCOMB_X28_Y16_N6
\bloco_Operativo|REG|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|actual_state[25][7]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[17][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[17][7]~regout\,
	datad => \bloco_Operativo|REG|actual_state[25][7]~regout\,
	combout => \bloco_Operativo|REG|Mux24~0_combout\);

-- Location: LCFF_X23_Y16_N11
\bloco_Operativo|REG|actual_state[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[22][7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][7]~regout\);

-- Location: LCCOMB_X23_Y16_N8
\bloco_Operativo|REG|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|actual_state[22][7]~regout\))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[18][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[18][7]~regout\,
	datac => \bloco_Operativo|REG|actual_state[22][7]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux24~2_combout\);

-- Location: LCCOMB_X23_Y16_N28
\bloco_Operativo|REG|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux24~2_combout\ & (\bloco_Operativo|REG|actual_state[30][7]~regout\)) # (!\bloco_Operativo|REG|Mux24~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[26][7]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[30][7]~regout\,
	datac => \bloco_Operativo|REG|Mux24~2_combout\,
	datad => \bloco_Operativo|REG|actual_state[26][7]~regout\,
	combout => \bloco_Operativo|REG|Mux24~3_combout\);

-- Location: LCFF_X23_Y20_N17
\bloco_Operativo|REG|actual_state[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][7]~regout\);

-- Location: LCFF_X22_Y18_N15
\bloco_Operativo|REG|actual_state[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][7]~regout\);

-- Location: LCFF_X23_Y18_N21
\bloco_Operativo|REG|actual_state[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][7]~regout\);

-- Location: LCCOMB_X22_Y18_N14
\bloco_Operativo|REG|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|actual_state[20][7]~regout\))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[16][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[16][7]~regout\,
	datac => \bloco_Operativo|REG|actual_state[20][7]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux24~4_combout\);

-- Location: LCFF_X25_Y20_N11
\bloco_Operativo|REG|actual_state[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][7]~regout\);

-- Location: LCCOMB_X20_Y18_N22
\bloco_Operativo|REG|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~5_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux24~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][7]~regout\))) # (!\bloco_Operativo|REG|Mux24~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][7]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux24~4_combout\,
	datac => \bloco_Operativo|REG|actual_state[24][7]~regout\,
	datad => \bloco_Operativo|REG|actual_state[28][7]~regout\,
	combout => \bloco_Operativo|REG|Mux24~5_combout\);

-- Location: LCCOMB_X20_Y18_N20
\bloco_Operativo|REG|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux24~3_combout\) # ((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((!\bloco_Operativo|RI|actual_state\(21) & 
-- \bloco_Operativo|REG|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux24~3_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|Mux24~5_combout\,
	combout => \bloco_Operativo|REG|Mux24~6_combout\);

-- Location: LCFF_X23_Y25_N13
\bloco_Operativo|REG|actual_state[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][7]~regout\);

-- Location: LCFF_X23_Y25_N27
\bloco_Operativo|REG|actual_state[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][7]~regout\);

-- Location: LCCOMB_X23_Y25_N26
\bloco_Operativo|REG|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|actual_state[27][7]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[19][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[19][7]~regout\,
	datad => \bloco_Operativo|REG|actual_state[27][7]~regout\,
	combout => \bloco_Operativo|REG|Mux24~7_combout\);

-- Location: LCFF_X30_Y25_N31
\bloco_Operativo|REG|actual_state[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][7]~regout\);

-- Location: LCFF_X31_Y25_N23
\bloco_Operativo|REG|actual_state[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][7]~regout\);

-- Location: LCFF_X30_Y25_N5
\bloco_Operativo|REG|actual_state[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][7]~regout\);

-- Location: LCCOMB_X30_Y25_N4
\bloco_Operativo|REG|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~10_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[5][7]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[4][7]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[5][7]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][7]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux24~10_combout\);

-- Location: LCFF_X31_Y25_N5
\bloco_Operativo|REG|actual_state[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][7]~regout\);

-- Location: LCCOMB_X30_Y25_N30
\bloco_Operativo|REG|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~11_combout\ = (\bloco_Operativo|REG|Mux24~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][7]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux24~10_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[6][7]~regout\ & \bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[7][7]~regout\,
	datab => \bloco_Operativo|REG|Mux24~10_combout\,
	datac => \bloco_Operativo|REG|actual_state[6][7]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux24~11_combout\);

-- Location: LCCOMB_X23_Y18_N20
\bloco_Operativo|REG|Mux56~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|actual_state[20][7]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[16][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[16][7]~regout\,
	datad => \bloco_Operativo|REG|actual_state[20][7]~regout\,
	combout => \bloco_Operativo|REG|Mux56~4_combout\);

-- Location: LCCOMB_X23_Y21_N10
\bloco_Operativo|REG|Mux56~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~5_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux56~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][7]~regout\))) # (!\bloco_Operativo|REG|Mux56~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][7]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|Mux56~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux56~4_combout\,
	datac => \bloco_Operativo|REG|actual_state[24][7]~regout\,
	datad => \bloco_Operativo|REG|actual_state[28][7]~regout\,
	combout => \bloco_Operativo|REG|Mux56~5_combout\);

-- Location: LCCOMB_X23_Y25_N28
\bloco_Operativo|REG|Mux56~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~7_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[27][7]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[19][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[27][7]~regout\,
	datab => \bloco_Operativo|REG|actual_state[19][7]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux56~7_combout\);

-- Location: LCCOMB_X22_Y25_N26
\bloco_Operativo|REG|Mux56~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~8_combout\ = (\bloco_Operativo|REG|Mux56~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][7]~regout\) # (!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux56~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[23][7]~regout\ & ((\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[23][7]~regout\,
	datab => \bloco_Operativo|REG|Mux56~7_combout\,
	datac => \bloco_Operativo|REG|actual_state[31][7]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux56~8_combout\);

-- Location: LCCOMB_X31_Y25_N22
\bloco_Operativo|REG|Mux56~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~10_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|actual_state[5][7]~regout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[4][7]~regout\ & ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[4][7]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[5][7]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux56~10_combout\);

-- Location: LCCOMB_X31_Y25_N4
\bloco_Operativo|REG|Mux56~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~11_combout\ = (\bloco_Operativo|REG|Mux56~10_combout\ & (((\bloco_Operativo|REG|actual_state[7][7]~regout\) # (!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux56~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[6][7]~regout\ & ((\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[6][7]~regout\,
	datab => \bloco_Operativo|REG|Mux56~10_combout\,
	datac => \bloco_Operativo|REG|actual_state[7][7]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux56~11_combout\);

-- Location: LCFF_X27_Y16_N17
\bloco_Operativo|REG|actual_state[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][6]~regout\);

-- Location: LCCOMB_X23_Y20_N14
\bloco_Operativo|REG|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|actual_state[24][6]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[16][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[24][6]~regout\,
	datad => \bloco_Operativo|REG|actual_state[16][6]~regout\,
	combout => \bloco_Operativo|REG|Mux25~4_combout\);

-- Location: LCCOMB_X22_Y17_N4
\bloco_Operativo|REG|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~5_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux25~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][6]~regout\))) # (!\bloco_Operativo|REG|Mux25~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][6]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux25~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|Mux25~4_combout\,
	datac => \bloco_Operativo|REG|actual_state[20][6]~regout\,
	datad => \bloco_Operativo|REG|actual_state[28][6]~regout\,
	combout => \bloco_Operativo|REG|Mux25~5_combout\);

-- Location: LCFF_X24_Y24_N11
\bloco_Operativo|REG|actual_state[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][6]~regout\);

-- Location: LCCOMB_X24_Y24_N10
\bloco_Operativo|REG|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~7_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24)) # ((\bloco_Operativo|REG|actual_state[23][6]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[19][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[19][6]~regout\,
	datad => \bloco_Operativo|REG|actual_state[23][6]~regout\,
	combout => \bloco_Operativo|REG|Mux25~7_combout\);

-- Location: LCCOMB_X24_Y24_N24
\bloco_Operativo|REG|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~8_combout\ = (\bloco_Operativo|REG|Mux25~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][6]~regout\) # ((!\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|REG|Mux25~7_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[27][6]~regout\ & \bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux25~7_combout\,
	datab => \bloco_Operativo|REG|actual_state[31][6]~regout\,
	datac => \bloco_Operativo|REG|actual_state[27][6]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux25~8_combout\);

-- Location: LCFF_X34_Y21_N1
\bloco_Operativo|REG|actual_state[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][6]~regout\);

-- Location: LCFF_X29_Y24_N27
\bloco_Operativo|REG|actual_state[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][6]~regout\);

-- Location: LCFF_X30_Y25_N7
\bloco_Operativo|REG|actual_state[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][6]~regout\);

-- Location: LCFF_X29_Y25_N1
\bloco_Operativo|REG|actual_state[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][6]~regout\);

-- Location: LCCOMB_X30_Y25_N6
\bloco_Operativo|REG|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~12_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|actual_state[6][6]~regout\) # (\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[4][6]~regout\ & ((!\bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[4][6]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[6][6]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux25~12_combout\);

-- Location: LCFF_X29_Y24_N29
\bloco_Operativo|REG|actual_state[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][6]~regout\);

-- Location: LCCOMB_X29_Y24_N14
\bloco_Operativo|REG|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux25~12_combout\ & (\bloco_Operativo|REG|actual_state[7][6]~regout\)) # (!\bloco_Operativo|REG|Mux25~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[5][6]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[7][6]~regout\,
	datac => \bloco_Operativo|REG|Mux25~12_combout\,
	datad => \bloco_Operativo|REG|actual_state[5][6]~regout\,
	combout => \bloco_Operativo|REG|Mux25~13_combout\);

-- Location: LCFF_X28_Y22_N27
\bloco_Operativo|REG|actual_state[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][6]~regout\);

-- Location: LCFF_X28_Y20_N7
\bloco_Operativo|REG|actual_state[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][6]~regout\);

-- Location: LCFF_X28_Y20_N9
\bloco_Operativo|REG|actual_state[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][6]~regout\);

-- Location: LCCOMB_X28_Y20_N6
\bloco_Operativo|REG|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|actual_state[1][6]~regout\) # (\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[0][6]~regout\ & ((!\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[0][6]~regout\,
	datac => \bloco_Operativo|REG|actual_state[1][6]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux25~14_combout\);

-- Location: LCFF_X28_Y22_N17
\bloco_Operativo|REG|actual_state[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][6]~regout\);

-- Location: LCCOMB_X28_Y22_N26
\bloco_Operativo|REG|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~15_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux25~14_combout\ & (\bloco_Operativo|REG|actual_state[3][6]~regout\)) # (!\bloco_Operativo|REG|Mux25~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[2][6]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][6]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[2][6]~regout\,
	datad => \bloco_Operativo|REG|Mux25~14_combout\,
	combout => \bloco_Operativo|REG|Mux25~15_combout\);

-- Location: LCCOMB_X29_Y24_N8
\bloco_Operativo|REG|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|RI|actual_state\(23))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux25~13_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux25~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux25~13_combout\,
	datad => \bloco_Operativo|REG|Mux25~15_combout\,
	combout => \bloco_Operativo|REG|Mux25~16_combout\);

-- Location: LCFF_X34_Y20_N13
\bloco_Operativo|REG|actual_state[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][6]~regout\);

-- Location: LCCOMB_X27_Y16_N18
\bloco_Operativo|REG|Mux57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~0_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18)) # ((\bloco_Operativo|REG|actual_state[26][6]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[26][6]~regout\,
	datad => \bloco_Operativo|REG|actual_state[18][6]~regout\,
	combout => \bloco_Operativo|REG|Mux57~0_combout\);

-- Location: LCCOMB_X27_Y16_N16
\bloco_Operativo|REG|Mux57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux57~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][6]~regout\))) # (!\bloco_Operativo|REG|Mux57~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][6]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][6]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[30][6]~regout\,
	datad => \bloco_Operativo|REG|Mux57~0_combout\,
	combout => \bloco_Operativo|REG|Mux57~1_combout\);

-- Location: LCCOMB_X34_Y21_N0
\bloco_Operativo|REG|Mux57~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[9][6]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[8][6]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[9][6]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux57~10_combout\);

-- Location: LCCOMB_X33_Y22_N30
\bloco_Operativo|REG|Mux57~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux57~10_combout\ & (\bloco_Operativo|REG|actual_state[11][6]~regout\)) # (!\bloco_Operativo|REG|Mux57~10_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[10][6]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux57~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[11][6]~regout\,
	datac => \bloco_Operativo|REG|actual_state[10][6]~regout\,
	datad => \bloco_Operativo|REG|Mux57~10_combout\,
	combout => \bloco_Operativo|REG|Mux57~11_combout\);

-- Location: LCCOMB_X29_Y25_N0
\bloco_Operativo|REG|Mux57~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16)) # ((\bloco_Operativo|REG|actual_state[6][6]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[4][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[4][6]~regout\,
	datad => \bloco_Operativo|REG|actual_state[6][6]~regout\,
	combout => \bloco_Operativo|REG|Mux57~12_combout\);

-- Location: LCCOMB_X29_Y24_N26
\bloco_Operativo|REG|Mux57~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~13_combout\ = (\bloco_Operativo|REG|Mux57~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][6]~regout\) # ((!\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|REG|Mux57~12_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[5][6]~regout\ & \bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux57~12_combout\,
	datab => \bloco_Operativo|REG|actual_state[7][6]~regout\,
	datac => \bloco_Operativo|REG|actual_state[5][6]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux57~13_combout\);

-- Location: LCCOMB_X28_Y20_N8
\bloco_Operativo|REG|Mux57~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~14_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[1][6]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[0][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[1][6]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[0][6]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux57~14_combout\);

-- Location: LCCOMB_X28_Y22_N14
\bloco_Operativo|REG|Mux57~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~15_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux57~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][6]~regout\))) # (!\bloco_Operativo|REG|Mux57~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[2][6]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux57~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[2][6]~regout\,
	datac => \bloco_Operativo|REG|actual_state[3][6]~regout\,
	datad => \bloco_Operativo|REG|Mux57~14_combout\,
	combout => \bloco_Operativo|REG|Mux57~15_combout\);

-- Location: LCCOMB_X28_Y22_N24
\bloco_Operativo|REG|Mux57~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~16_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|Mux57~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (!\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|Mux57~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux57~15_combout\,
	datad => \bloco_Operativo|REG|Mux57~13_combout\,
	combout => \bloco_Operativo|REG|Mux57~16_combout\);

-- Location: LCCOMB_X33_Y20_N18
\bloco_Operativo|REG|Mux57~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[14][6]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[12][6]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[12][6]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[14][6]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux57~17_combout\);

-- Location: LCCOMB_X34_Y20_N10
\bloco_Operativo|REG|Mux57~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~18_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux57~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][6]~regout\))) # (!\bloco_Operativo|REG|Mux57~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[13][6]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux57~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][6]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[15][6]~regout\,
	datad => \bloco_Operativo|REG|Mux57~17_combout\,
	combout => \bloco_Operativo|REG|Mux57~18_combout\);

-- Location: LCCOMB_X28_Y22_N22
\bloco_Operativo|REG|Mux57~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux57~16_combout\ & ((\bloco_Operativo|REG|Mux57~18_combout\))) # (!\bloco_Operativo|REG|Mux57~16_combout\ & 
-- (\bloco_Operativo|REG|Mux57~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux57~11_combout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux57~16_combout\,
	datad => \bloco_Operativo|REG|Mux57~18_combout\,
	combout => \bloco_Operativo|REG|Mux57~19_combout\);

-- Location: LCFF_X25_Y16_N21
\bloco_Operativo|REG|actual_state[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][5]~regout\);

-- Location: LCFF_X25_Y16_N15
\bloco_Operativo|REG|actual_state[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][5]~regout\);

-- Location: LCCOMB_X25_Y16_N14
\bloco_Operativo|REG|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~2_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[22][5]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((\bloco_Operativo|REG|actual_state[18][5]~regout\ & !\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][5]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[18][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux26~2_combout\);

-- Location: LCCOMB_X23_Y25_N2
\bloco_Operativo|REG|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[27][5]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[19][5]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[27][5]~regout\,
	datac => \bloco_Operativo|REG|actual_state[19][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux26~7_combout\);

-- Location: LCFF_X32_Y20_N11
\bloco_Operativo|REG|actual_state[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[2][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][5]~regout\);

-- Location: LCFF_X33_Y19_N29
\bloco_Operativo|REG|actual_state[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][5]~regout\);

-- Location: LCCOMB_X33_Y19_N28
\bloco_Operativo|REG|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[13][5]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[12][5]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][5]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[12][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux26~17_combout\);

-- Location: LCCOMB_X33_Y19_N6
\bloco_Operativo|REG|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~18_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux26~17_combout\ & (\bloco_Operativo|REG|actual_state[15][5]~regout\)) # (!\bloco_Operativo|REG|Mux26~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[14][5]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|Mux26~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|Mux26~17_combout\,
	datac => \bloco_Operativo|REG|actual_state[15][5]~regout\,
	datad => \bloco_Operativo|REG|actual_state[14][5]~regout\,
	combout => \bloco_Operativo|REG|Mux26~18_combout\);

-- Location: LCCOMB_X25_Y16_N20
\bloco_Operativo|REG|Mux58~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|actual_state[22][5]~regout\) # (\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[18][5]~regout\ & ((!\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[18][5]~regout\,
	datac => \bloco_Operativo|REG|actual_state[22][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux58~2_combout\);

-- Location: LCCOMB_X32_Y23_N22
\bloco_Operativo|REG|Mux58~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[10][5]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[8][5]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][5]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[8][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux58~12_combout\);

-- Location: LCCOMB_X33_Y23_N16
\bloco_Operativo|REG|Mux58~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux58~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][5]~regout\))) # (!\bloco_Operativo|REG|Mux58~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][5]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux58~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[9][5]~regout\,
	datac => \bloco_Operativo|REG|actual_state[11][5]~regout\,
	datad => \bloco_Operativo|REG|Mux58~12_combout\,
	combout => \bloco_Operativo|REG|Mux58~13_combout\);

-- Location: LCCOMB_X32_Y20_N12
\bloco_Operativo|REG|Mux58~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~14_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16)) # (\bloco_Operativo|REG|actual_state[2][5]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[0][5]~regout\ & (!\bloco_Operativo|RI|actual_state\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[0][5]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|actual_state[2][5]~regout\,
	combout => \bloco_Operativo|REG|Mux58~14_combout\);

-- Location: LCCOMB_X32_Y22_N28
\bloco_Operativo|REG|Mux58~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~15_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux58~14_combout\ & (\bloco_Operativo|REG|actual_state[3][5]~regout\)) # (!\bloco_Operativo|REG|Mux58~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][5]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux58~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[3][5]~regout\,
	datac => \bloco_Operativo|REG|actual_state[1][5]~regout\,
	datad => \bloco_Operativo|REG|Mux58~14_combout\,
	combout => \bloco_Operativo|REG|Mux58~15_combout\);

-- Location: LCCOMB_X32_Y22_N6
\bloco_Operativo|REG|Mux58~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~16_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|RI|actual_state\(19))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|Mux58~13_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux58~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux58~13_combout\,
	datad => \bloco_Operativo|REG|Mux58~15_combout\,
	combout => \bloco_Operativo|REG|Mux58~16_combout\);

-- Location: LCFF_X27_Y20_N25
\bloco_Operativo|REG|actual_state[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[22][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][4]~regout\);

-- Location: LCCOMB_X27_Y16_N8
\bloco_Operativo|REG|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|actual_state[26][4]~regout\) # (\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[18][4]~regout\ & ((!\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][4]~regout\,
	datab => \bloco_Operativo|REG|actual_state[26][4]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux27~0_combout\);

-- Location: LCCOMB_X27_Y20_N18
\bloco_Operativo|REG|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux27~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][4]~regout\))) # (!\bloco_Operativo|REG|Mux27~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][4]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][4]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[30][4]~regout\,
	datad => \bloco_Operativo|REG|Mux27~0_combout\,
	combout => \bloco_Operativo|REG|Mux27~1_combout\);

-- Location: LCCOMB_X30_Y17_N22
\bloco_Operativo|REG|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[21][4]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[17][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[21][4]~regout\,
	datac => \bloco_Operativo|REG|actual_state[17][4]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux27~2_combout\);

-- Location: LCCOMB_X27_Y17_N4
\bloco_Operativo|REG|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux27~2_combout\ & (\bloco_Operativo|REG|actual_state[29][4]~regout\)) # (!\bloco_Operativo|REG|Mux27~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[25][4]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[29][4]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][4]~regout\,
	datad => \bloco_Operativo|REG|Mux27~2_combout\,
	combout => \bloco_Operativo|REG|Mux27~3_combout\);

-- Location: LCCOMB_X24_Y18_N30
\bloco_Operativo|REG|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|actual_state[24][4]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[16][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[24][4]~regout\,
	datad => \bloco_Operativo|REG|actual_state[16][4]~regout\,
	combout => \bloco_Operativo|REG|Mux27~4_combout\);

-- Location: LCCOMB_X22_Y18_N18
\bloco_Operativo|REG|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~5_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux27~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][4]~regout\))) # (!\bloco_Operativo|REG|Mux27~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][4]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[20][4]~regout\,
	datac => \bloco_Operativo|REG|actual_state[28][4]~regout\,
	datad => \bloco_Operativo|REG|Mux27~4_combout\,
	combout => \bloco_Operativo|REG|Mux27~5_combout\);

-- Location: LCCOMB_X25_Y20_N24
\bloco_Operativo|REG|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|RI|actual_state\(21))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux27~3_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux27~5_combout\,
	datad => \bloco_Operativo|REG|Mux27~3_combout\,
	combout => \bloco_Operativo|REG|Mux27~6_combout\);

-- Location: LCFF_X24_Y24_N13
\bloco_Operativo|REG|actual_state[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][4]~regout\);

-- Location: LCCOMB_X24_Y24_N22
\bloco_Operativo|REG|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~7_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24)) # ((\bloco_Operativo|REG|actual_state[23][4]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[19][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[19][4]~regout\,
	datad => \bloco_Operativo|REG|actual_state[23][4]~regout\,
	combout => \bloco_Operativo|REG|Mux27~7_combout\);

-- Location: LCCOMB_X24_Y24_N12
\bloco_Operativo|REG|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~8_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux27~7_combout\ & (\bloco_Operativo|REG|actual_state[31][4]~regout\)) # (!\bloco_Operativo|REG|Mux27~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[27][4]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[31][4]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[27][4]~regout\,
	datad => \bloco_Operativo|REG|Mux27~7_combout\,
	combout => \bloco_Operativo|REG|Mux27~8_combout\);

-- Location: LCCOMB_X25_Y20_N6
\bloco_Operativo|REG|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~9_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux27~6_combout\ & (\bloco_Operativo|REG|Mux27~8_combout\)) # (!\bloco_Operativo|REG|Mux27~6_combout\ & ((\bloco_Operativo|REG|Mux27~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|Mux27~8_combout\,
	datac => \bloco_Operativo|REG|Mux27~6_combout\,
	datad => \bloco_Operativo|REG|Mux27~1_combout\,
	combout => \bloco_Operativo|REG|Mux27~9_combout\);

-- Location: LCFF_X35_Y21_N17
\bloco_Operativo|REG|actual_state[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][4]~regout\);

-- Location: LCCOMB_X35_Y21_N6
\bloco_Operativo|REG|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~10_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[9][4]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[8][4]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[9][4]~regout\,
	datac => \bloco_Operativo|REG|actual_state[8][4]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux27~10_combout\);

-- Location: LCFF_X33_Y22_N1
\bloco_Operativo|REG|actual_state[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[11][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][4]~regout\);

-- Location: LCCOMB_X34_Y22_N6
\bloco_Operativo|REG|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux27~10_combout\ & (\bloco_Operativo|REG|actual_state[11][4]~regout\)) # (!\bloco_Operativo|REG|Mux27~10_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[10][4]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[11][4]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[10][4]~regout\,
	datad => \bloco_Operativo|REG|Mux27~10_combout\,
	combout => \bloco_Operativo|REG|Mux27~11_combout\);

-- Location: LCCOMB_X28_Y24_N20
\bloco_Operativo|REG|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[6][4]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[4][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[4][4]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[6][4]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux27~12_combout\);

-- Location: LCCOMB_X25_Y22_N20
\bloco_Operativo|REG|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux27~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][4]~regout\))) # (!\bloco_Operativo|REG|Mux27~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[5][4]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][4]~regout\,
	datab => \bloco_Operativo|REG|actual_state[7][4]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|Mux27~12_combout\,
	combout => \bloco_Operativo|REG|Mux27~13_combout\);

-- Location: LCCOMB_X29_Y21_N0
\bloco_Operativo|REG|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22)) # (\bloco_Operativo|REG|actual_state[1][4]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[0][4]~regout\ & (!\bloco_Operativo|RI|actual_state\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[0][4]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[1][4]~regout\,
	combout => \bloco_Operativo|REG|Mux27~14_combout\);

-- Location: LCCOMB_X27_Y22_N22
\bloco_Operativo|REG|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~15_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux27~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][4]~regout\))) # (!\bloco_Operativo|REG|Mux27~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[2][4]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[2][4]~regout\,
	datac => \bloco_Operativo|REG|actual_state[3][4]~regout\,
	datad => \bloco_Operativo|REG|Mux27~14_combout\,
	combout => \bloco_Operativo|REG|Mux27~15_combout\);

-- Location: LCCOMB_X23_Y20_N10
\bloco_Operativo|REG|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|RI|actual_state\(23))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux27~13_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux27~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux27~13_combout\,
	datad => \bloco_Operativo|REG|Mux27~15_combout\,
	combout => \bloco_Operativo|REG|Mux27~16_combout\);

-- Location: LCFF_X34_Y19_N21
\bloco_Operativo|REG|actual_state[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][4]~regout\);

-- Location: LCCOMB_X33_Y19_N10
\bloco_Operativo|REG|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[14][4]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[12][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[14][4]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[12][4]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux27~17_combout\);

-- Location: LCCOMB_X34_Y19_N20
\bloco_Operativo|REG|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~18_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux27~17_combout\ & (\bloco_Operativo|REG|actual_state[15][4]~regout\)) # (!\bloco_Operativo|REG|Mux27~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[13][4]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[15][4]~regout\,
	datac => \bloco_Operativo|REG|actual_state[13][4]~regout\,
	datad => \bloco_Operativo|REG|Mux27~17_combout\,
	combout => \bloco_Operativo|REG|Mux27~18_combout\);

-- Location: LCCOMB_X22_Y20_N6
\bloco_Operativo|REG|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~19_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux27~16_combout\ & ((\bloco_Operativo|REG|Mux27~18_combout\))) # (!\bloco_Operativo|REG|Mux27~16_combout\ & 
-- (\bloco_Operativo|REG|Mux27~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux27~11_combout\,
	datac => \bloco_Operativo|REG|Mux27~16_combout\,
	datad => \bloco_Operativo|REG|Mux27~18_combout\,
	combout => \bloco_Operativo|REG|Mux27~19_combout\);

-- Location: LCCOMB_X17_Y20_N8
\bloco_Operativo|REG|Mux27~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux27~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux27~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux27~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux27~19_combout\,
	datad => \bloco_Operativo|REG|Mux27~9_combout\,
	combout => \bloco_Operativo|REG|Mux27~20_combout\);

-- Location: LCFF_X30_Y17_N11
\bloco_Operativo|REG|actual_state[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][3]~regout\);

-- Location: LCCOMB_X30_Y17_N10
\bloco_Operativo|REG|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[25][3]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[17][3]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][3]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[17][3]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux28~0_combout\);

-- Location: LCFF_X31_Y17_N29
\bloco_Operativo|REG|actual_state[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][3]~regout\);

-- Location: LCCOMB_X30_Y17_N0
\bloco_Operativo|REG|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux28~0_combout\ & (\bloco_Operativo|REG|actual_state[29][3]~regout\)) # (!\bloco_Operativo|REG|Mux28~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[21][3]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][3]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[21][3]~regout\,
	datad => \bloco_Operativo|REG|Mux28~0_combout\,
	combout => \bloco_Operativo|REG|Mux28~1_combout\);

-- Location: LCFF_X25_Y18_N21
\bloco_Operativo|REG|actual_state[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[24][3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][3]~regout\);

-- Location: LCFF_X22_Y18_N29
\bloco_Operativo|REG|actual_state[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][3]~regout\);

-- Location: LCFF_X21_Y18_N21
\bloco_Operativo|REG|actual_state[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[16][3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][3]~regout\);

-- Location: LCCOMB_X22_Y18_N28
\bloco_Operativo|REG|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|actual_state[20][3]~regout\))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[16][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[16][3]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[20][3]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux28~4_combout\);

-- Location: LCFF_X22_Y18_N3
\bloco_Operativo|REG|actual_state[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][3]~regout\);

-- Location: LCCOMB_X22_Y18_N12
\bloco_Operativo|REG|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~5_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux28~4_combout\ & (\bloco_Operativo|REG|actual_state[28][3]~regout\)) # (!\bloco_Operativo|REG|Mux28~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[24][3]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[28][3]~regout\,
	datab => \bloco_Operativo|REG|actual_state[24][3]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|REG|Mux28~4_combout\,
	combout => \bloco_Operativo|REG|Mux28~5_combout\);

-- Location: LCFF_X22_Y24_N17
\bloco_Operativo|REG|actual_state[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][3]~regout\);

-- Location: LCFF_X22_Y24_N11
\bloco_Operativo|REG|actual_state[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][3]~regout\);

-- Location: LCCOMB_X22_Y24_N10
\bloco_Operativo|REG|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[27][3]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[19][3]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[27][3]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[19][3]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux28~7_combout\);

-- Location: LCFF_X32_Y23_N7
\bloco_Operativo|REG|actual_state[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][3]~regout\);

-- Location: LCCOMB_X21_Y18_N26
\bloco_Operativo|REG|Mux60~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|actual_state[20][3]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[16][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[16][3]~regout\,
	datad => \bloco_Operativo|REG|actual_state[20][3]~regout\,
	combout => \bloco_Operativo|REG|Mux60~4_combout\);

-- Location: LCCOMB_X22_Y18_N2
\bloco_Operativo|REG|Mux60~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~5_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux60~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][3]~regout\))) # (!\bloco_Operativo|REG|Mux60~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][3]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[24][3]~regout\,
	datac => \bloco_Operativo|REG|actual_state[28][3]~regout\,
	datad => \bloco_Operativo|REG|Mux60~4_combout\,
	combout => \bloco_Operativo|REG|Mux60~5_combout\);

-- Location: LCCOMB_X22_Y24_N16
\bloco_Operativo|REG|Mux60~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~7_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[27][3]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[19][3]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[27][3]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux60~7_combout\);

-- Location: LCCOMB_X22_Y25_N14
\bloco_Operativo|REG|Mux60~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~8_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux60~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][3]~regout\))) # (!\bloco_Operativo|REG|Mux60~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[23][3]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux60~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[23][3]~regout\,
	datac => \bloco_Operativo|REG|actual_state[31][3]~regout\,
	datad => \bloco_Operativo|REG|Mux60~7_combout\,
	combout => \bloco_Operativo|REG|Mux60~8_combout\);

-- Location: LCCOMB_X32_Y23_N6
\bloco_Operativo|REG|Mux60~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[10][3]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[8][3]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[10][3]~regout\,
	datac => \bloco_Operativo|REG|actual_state[8][3]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux60~12_combout\);

-- Location: LCCOMB_X33_Y23_N12
\bloco_Operativo|REG|Mux60~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux60~12_combout\ & (\bloco_Operativo|REG|actual_state[11][3]~regout\)) # (!\bloco_Operativo|REG|Mux60~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[9][3]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|Mux60~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux60~12_combout\,
	datac => \bloco_Operativo|REG|actual_state[11][3]~regout\,
	datad => \bloco_Operativo|REG|actual_state[9][3]~regout\,
	combout => \bloco_Operativo|REG|Mux60~13_combout\);

-- Location: LCCOMB_X30_Y22_N30
\bloco_Operativo|REG|Mux60~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[2][3]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[0][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[2][3]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|actual_state[0][3]~regout\,
	combout => \bloco_Operativo|REG|Mux60~14_combout\);

-- Location: LCCOMB_X31_Y24_N22
\bloco_Operativo|REG|Mux60~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~15_combout\ = (\bloco_Operativo|REG|Mux60~14_combout\ & (((\bloco_Operativo|REG|actual_state[3][3]~regout\) # (!\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|REG|Mux60~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[1][3]~regout\ & (\bloco_Operativo|RI|actual_state\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux60~14_combout\,
	datab => \bloco_Operativo|REG|actual_state[1][3]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|actual_state[3][3]~regout\,
	combout => \bloco_Operativo|REG|Mux60~15_combout\);

-- Location: LCCOMB_X32_Y25_N6
\bloco_Operativo|REG|Mux60~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18)) # ((\bloco_Operativo|REG|Mux60~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|Mux60~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|Mux60~15_combout\,
	datad => \bloco_Operativo|REG|Mux60~13_combout\,
	combout => \bloco_Operativo|REG|Mux60~16_combout\);

-- Location: LCFF_X29_Y18_N15
\bloco_Operativo|REG|actual_state[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[30][2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][2]~regout\);

-- Location: LCFF_X31_Y17_N7
\bloco_Operativo|REG|actual_state[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][2]~regout\);

-- Location: LCCOMB_X30_Y17_N14
\bloco_Operativo|REG|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[21][2]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[17][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][2]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[17][2]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux29~2_combout\);

-- Location: LCCOMB_X31_Y17_N6
\bloco_Operativo|REG|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux29~2_combout\ & (\bloco_Operativo|REG|actual_state[29][2]~regout\)) # (!\bloco_Operativo|REG|Mux29~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[25][2]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][2]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[25][2]~regout\,
	datad => \bloco_Operativo|REG|Mux29~2_combout\,
	combout => \bloco_Operativo|REG|Mux29~3_combout\);

-- Location: LCFF_X25_Y23_N7
\bloco_Operativo|REG|actual_state[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][2]~regout\);

-- Location: LCFF_X24_Y20_N13
\bloco_Operativo|REG|actual_state[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][2]~regout\);

-- Location: LCCOMB_X24_Y20_N12
\bloco_Operativo|REG|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[23][2]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[19][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[23][2]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[19][2]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux29~7_combout\);

-- Location: LCCOMB_X24_Y20_N14
\bloco_Operativo|REG|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~8_combout\ = (\bloco_Operativo|REG|Mux29~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][2]~regout\) # (!\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|REG|Mux29~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[27][2]~regout\ & ((\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux29~7_combout\,
	datab => \bloco_Operativo|REG|actual_state[27][2]~regout\,
	datac => \bloco_Operativo|REG|actual_state[31][2]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux29~8_combout\);

-- Location: LCFF_X25_Y22_N23
\bloco_Operativo|REG|actual_state[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[5][2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][2]~regout\);

-- Location: LCFF_X28_Y24_N17
\bloco_Operativo|REG|actual_state[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][2]~regout\);

-- Location: LCFF_X28_Y24_N11
\bloco_Operativo|REG|actual_state[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][2]~regout\);

-- Location: LCCOMB_X28_Y24_N16
\bloco_Operativo|REG|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[6][2]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[4][2]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[6][2]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux29~12_combout\);

-- Location: LCFF_X25_Y22_N9
\bloco_Operativo|REG|actual_state[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[7][2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][2]~regout\);

-- Location: LCCOMB_X25_Y23_N20
\bloco_Operativo|REG|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~13_combout\ = (\bloco_Operativo|REG|Mux29~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][2]~regout\) # ((!\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|REG|Mux29~12_combout\ & 
-- (((\bloco_Operativo|RI|actual_state\(21) & \bloco_Operativo|REG|actual_state[5][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[7][2]~regout\,
	datab => \bloco_Operativo|REG|Mux29~12_combout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|actual_state[5][2]~regout\,
	combout => \bloco_Operativo|REG|Mux29~13_combout\);

-- Location: LCFF_X31_Y24_N17
\bloco_Operativo|REG|actual_state[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][2]~regout\);

-- Location: LCCOMB_X32_Y24_N2
\bloco_Operativo|REG|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~14_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[1][2]~regout\)) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[0][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[1][2]~regout\,
	datac => \bloco_Operativo|REG|actual_state[0][2]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux29~14_combout\);

-- Location: LCCOMB_X31_Y24_N12
\bloco_Operativo|REG|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~15_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux29~14_combout\ & (\bloco_Operativo|REG|actual_state[3][2]~regout\)) # (!\bloco_Operativo|REG|Mux29~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[2][2]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][2]~regout\,
	datab => \bloco_Operativo|REG|actual_state[2][2]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|Mux29~14_combout\,
	combout => \bloco_Operativo|REG|Mux29~15_combout\);

-- Location: LCCOMB_X18_Y20_N6
\bloco_Operativo|REG|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~16_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24)) # ((\bloco_Operativo|REG|Mux29~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (!\bloco_Operativo|RI|actual_state\(24) & 
-- ((\bloco_Operativo|REG|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|Mux29~13_combout\,
	datad => \bloco_Operativo|REG|Mux29~15_combout\,
	combout => \bloco_Operativo|REG|Mux29~16_combout\);

-- Location: LCCOMB_X25_Y23_N2
\bloco_Operativo|REG|Mux61~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[23][2]~regout\)) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[19][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[23][2]~regout\,
	datab => \bloco_Operativo|REG|actual_state[19][2]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux61~7_combout\);

-- Location: LCCOMB_X34_Y22_N12
\bloco_Operativo|REG|Mux61~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~10_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[9][2]~regout\) # ((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (((\bloco_Operativo|REG|actual_state[8][2]~regout\ & !\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[9][2]~regout\,
	datac => \bloco_Operativo|REG|actual_state[8][2]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux61~10_combout\);

-- Location: LCCOMB_X33_Y22_N26
\bloco_Operativo|REG|Mux61~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux61~10_combout\ & (\bloco_Operativo|REG|actual_state[11][2]~regout\)) # (!\bloco_Operativo|REG|Mux61~10_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[10][2]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux61~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[11][2]~regout\,
	datac => \bloco_Operativo|REG|Mux61~10_combout\,
	datad => \bloco_Operativo|REG|actual_state[10][2]~regout\,
	combout => \bloco_Operativo|REG|Mux61~11_combout\);

-- Location: LCCOMB_X28_Y24_N10
\bloco_Operativo|REG|Mux61~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~12_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[6][2]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[4][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[6][2]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][2]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux61~12_combout\);

-- Location: LCCOMB_X25_Y22_N10
\bloco_Operativo|REG|Mux61~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux61~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][2]~regout\))) # (!\bloco_Operativo|REG|Mux61~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[5][2]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][2]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[7][2]~regout\,
	datad => \bloco_Operativo|REG|Mux61~12_combout\,
	combout => \bloco_Operativo|REG|Mux61~13_combout\);

-- Location: LCFF_X31_Y17_N13
\bloco_Operativo|REG|actual_state[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[29][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][1]~regout\);

-- Location: LCFF_X22_Y18_N23
\bloco_Operativo|REG|actual_state[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][1]~regout\);

-- Location: LCFF_X21_Y18_N31
\bloco_Operativo|REG|actual_state[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[16][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][1]~regout\);

-- Location: LCCOMB_X22_Y18_N16
\bloco_Operativo|REG|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|actual_state[20][1]~regout\))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[16][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[16][1]~regout\,
	datab => \bloco_Operativo|REG|actual_state[20][1]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux30~4_combout\);

-- Location: LCFF_X23_Y25_N7
\bloco_Operativo|REG|actual_state[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][1]~regout\);

-- Location: LCCOMB_X23_Y25_N0
\bloco_Operativo|REG|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|actual_state[27][1]~regout\) # (\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[19][1]~regout\ & ((!\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[19][1]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[27][1]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux30~7_combout\);

-- Location: LCFF_X22_Y25_N11
\bloco_Operativo|REG|actual_state[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][1]~regout\);

-- Location: LCCOMB_X22_Y25_N10
\bloco_Operativo|REG|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~8_combout\ = (\bloco_Operativo|REG|Mux30~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][1]~regout\) # (!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux30~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[23][1]~regout\ & ((\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[23][1]~regout\,
	datab => \bloco_Operativo|REG|Mux30~7_combout\,
	datac => \bloco_Operativo|REG|actual_state[31][1]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux30~8_combout\);

-- Location: LCCOMB_X25_Y22_N2
\bloco_Operativo|REG|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~10_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[5][1]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((!\bloco_Operativo|RI|actual_state\(22) & \bloco_Operativo|REG|actual_state[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][1]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[4][1]~regout\,
	combout => \bloco_Operativo|REG|Mux30~10_combout\);

-- Location: LCCOMB_X25_Y22_N26
\bloco_Operativo|REG|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~11_combout\ = (\bloco_Operativo|REG|Mux30~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][1]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux30~10_combout\ & 
-- (((\bloco_Operativo|RI|actual_state\(22) & \bloco_Operativo|REG|actual_state[6][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[7][1]~regout\,
	datab => \bloco_Operativo|REG|Mux30~10_combout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[6][1]~regout\,
	combout => \bloco_Operativo|REG|Mux30~11_combout\);

-- Location: LCFF_X33_Y21_N17
\bloco_Operativo|REG|actual_state[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][1]~regout\);

-- Location: LCCOMB_X33_Y21_N16
\bloco_Operativo|REG|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|RI|actual_state\(22))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[10][1]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[8][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[10][1]~regout\,
	datad => \bloco_Operativo|REG|actual_state[8][1]~regout\,
	combout => \bloco_Operativo|REG|Mux30~12_combout\);

-- Location: LCCOMB_X33_Y22_N12
\bloco_Operativo|REG|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux30~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][1]~regout\))) # (!\bloco_Operativo|REG|Mux30~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][1]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[9][1]~regout\,
	datac => \bloco_Operativo|REG|Mux30~12_combout\,
	datad => \bloco_Operativo|REG|actual_state[11][1]~regout\,
	combout => \bloco_Operativo|REG|Mux30~13_combout\);

-- Location: LCCOMB_X25_Y18_N0
\bloco_Operativo|REG|Mux62~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~2_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[22][1]~regout\)) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[18][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][1]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|REG|actual_state[18][1]~regout\,
	combout => \bloco_Operativo|REG|Mux62~2_combout\);

-- Location: LCCOMB_X25_Y18_N6
\bloco_Operativo|REG|Mux62~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux62~2_combout\ & ((\bloco_Operativo|REG|actual_state[30][1]~regout\))) # (!\bloco_Operativo|REG|Mux62~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[26][1]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[26][1]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[30][1]~regout\,
	datad => \bloco_Operativo|REG|Mux62~2_combout\,
	combout => \bloco_Operativo|REG|Mux62~3_combout\);

-- Location: LCCOMB_X21_Y18_N12
\bloco_Operativo|REG|Mux62~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19)) # (\bloco_Operativo|REG|actual_state[20][1]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[16][1]~regout\ & (!\bloco_Operativo|RI|actual_state\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[16][1]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|actual_state[20][1]~regout\,
	combout => \bloco_Operativo|REG|Mux62~4_combout\);

-- Location: LCCOMB_X21_Y18_N18
\bloco_Operativo|REG|Mux62~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~5_combout\ = (\bloco_Operativo|REG|Mux62~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][1]~regout\) # ((!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux62~4_combout\ & 
-- (((\bloco_Operativo|RI|actual_state\(19) & \bloco_Operativo|REG|actual_state[24][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux62~4_combout\,
	datab => \bloco_Operativo|REG|actual_state[28][1]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|actual_state[24][1]~regout\,
	combout => \bloco_Operativo|REG|Mux62~5_combout\);

-- Location: LCCOMB_X25_Y18_N12
\bloco_Operativo|REG|Mux62~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~6_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux62~3_combout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux62~5_combout\ & 
-- !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux62~3_combout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux62~5_combout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux62~6_combout\);

-- Location: LCCOMB_X19_Y24_N30
\bloco_Operativo|ULA1|Add0~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~171_combout\ = (\bloco_Operativo|ULA1|Add0~108_combout\) # ((\bloco_Operativo|ULA1|Add0~109_combout\ & !\bloco_Operativo|ULA1|saida[0]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|Add0~108_combout\,
	datac => \bloco_Operativo|ULA1|Add0~109_combout\,
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|ULA1|Add0~171_combout\);

-- Location: LCCOMB_X21_Y21_N2
\bloco_Operativo|ULA1|Add0~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~176_combout\ = (\bloco_Operativo|ULA1|Add0~123_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~123_combout\,
	datad => \bloco_Operativo|ULA1|Add0~124_combout\,
	combout => \bloco_Operativo|ULA1|Add0~176_combout\);

-- Location: LCFF_X32_Y17_N1
\bloco_Operativo|RDM|actual_state[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|RDM|actual_state[24]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(24));

-- Location: LCFF_X19_Y21_N25
\bloco_Operativo|RDM|actual_state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(12));

-- Location: LCFF_X18_Y24_N21
\bloco_Operativo|RDM|actual_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(6));

-- Location: LCCOMB_X19_Y22_N12
\bloco_Operativo|ULA1|Add0~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~186_combout\ = \bloco_Operativo|MUXB|saida[3]~49_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datad => \bloco_Operativo|MUXB|saida[3]~49_combout\,
	combout => \bloco_Operativo|ULA1|Add0~186_combout\);

-- Location: LCCOMB_X19_Y21_N12
\bloco_Operativo|ULA1|Add0~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~189_combout\ = \bloco_Operativo|MUXB|saida[7]~41_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|MUXB|saida[7]~41_combout\,
	datad => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	combout => \bloco_Operativo|ULA1|Add0~189_combout\);

-- Location: LCCOMB_X19_Y21_N14
\bloco_Operativo|ULA1|Add0~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~191_combout\ = \bloco_Operativo|MUXB|saida[9]~37_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|MUXB|saida[9]~37_combout\,
	datad => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	combout => \bloco_Operativo|ULA1|Add0~191_combout\);

-- Location: LCCOMB_X19_Y21_N30
\bloco_Operativo|ULA1|Add0~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~192_combout\ = \bloco_Operativo|MUXB|saida[10]~35_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datad => \bloco_Operativo|MUXB|saida[10]~35_combout\,
	combout => \bloco_Operativo|ULA1|Add0~192_combout\);

-- Location: LCCOMB_X19_Y21_N0
\bloco_Operativo|ULA1|Add0~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~193_combout\ = \bloco_Operativo|MUXB|saida[11]~33_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|MUXB|saida[11]~33_combout\,
	datad => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	combout => \bloco_Operativo|ULA1|Add0~193_combout\);

-- Location: LCCOMB_X19_Y21_N10
\bloco_Operativo|ULA1|Add0~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~194_combout\ = \bloco_Operativo|MUXB|saida[12]~31_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datad => \bloco_Operativo|MUXB|saida[12]~31_combout\,
	combout => \bloco_Operativo|ULA1|Add0~194_combout\);

-- Location: LCCOMB_X21_Y23_N6
\bloco_Operativo|ULA1|Add0~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~199_combout\ = \bloco_Operativo|MUXB|saida[17]~21_combout\ $ (((\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\) # (\bloco_Controle|actual_state.s8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|MUXB|saida[17]~21_combout\,
	combout => \bloco_Operativo|ULA1|Add0~199_combout\);

-- Location: LCCOMB_X19_Y24_N8
\bloco_Operativo|ULA1|Add0~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~200_combout\ = \bloco_Operativo|MUXB|saida[18]~20_combout\ $ (((\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\) # (\bloco_Controle|actual_state.s8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|MUXB|saida[18]~20_combout\,
	combout => \bloco_Operativo|ULA1|Add0~200_combout\);

-- Location: LCCOMB_X20_Y24_N10
\bloco_Operativo|ULA1|Add0~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~209_combout\ = \bloco_Operativo|MUXB|saida[27]~11_combout\ $ (((\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\) # (\bloco_Controle|actual_state.s8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datac => \bloco_Operativo|MUXB|saida[27]~11_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|ULA1|Add0~209_combout\);

-- Location: LCCOMB_X21_Y20_N16
\bloco_Operativo|ULA1|Add0~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~212_combout\ = \bloco_Operativo|MUXB|saida[30]~8_combout\ $ (((\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\) # (\bloco_Controle|actual_state.s8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|MUXB|saida[30]~8_combout\,
	combout => \bloco_Operativo|ULA1|Add0~212_combout\);

-- Location: LCCOMB_X17_Y23_N18
\bloco_Operativo|ULA1|Add0~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~214_combout\ = (\bloco_Operativo|ULA1|saida[0]~8_combout\ & ((\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\) # ((\bloco_Controle|actual_state.s8~regout\)))) # (!\bloco_Operativo|ULA1|saida[0]~8_combout\ & 
-- (((\bloco_Operativo|ULA1|Add0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datab => \bloco_Operativo|ULA1|Add0~63_combout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|ULA1|Add0~214_combout\);

-- Location: LCCOMB_X22_Y20_N22
\bloco_Controle|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|Selector1~0_combout\ = (\bloco_Controle|actual_state.s1~regout\ & (((\bloco_Operativo|RI|actual_state\(28) & \bloco_Operativo|RI|actual_state\(27))) # (!\bloco_Controle|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s1~regout\,
	datab => \bloco_Controle|Equal0~0_combout\,
	datac => \bloco_Operativo|RI|actual_state\(28),
	datad => \bloco_Operativo|RI|actual_state\(27),
	combout => \bloco_Controle|Selector1~0_combout\);

-- Location: LCCOMB_X32_Y17_N0
\bloco_Operativo|RDM|actual_state[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|RDM|actual_state[24]~feeder_combout\ = \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(0),
	combout => \bloco_Operativo|RDM|actual_state[24]~feeder_combout\);

-- Location: LCCOMB_X24_Y25_N12
\bloco_Operativo|REG|actual_state[5][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[5][31]~feeder_combout\ = \bloco_Operativo|MUX2|saida[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	combout => \bloco_Operativo|REG|actual_state[5][31]~feeder_combout\);

-- Location: LCCOMB_X25_Y23_N30
\bloco_Operativo|REG|actual_state[23][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[23][30]~feeder_combout\ = \bloco_Operativo|MUX2|saida[30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	combout => \bloco_Operativo|REG|actual_state[23][30]~feeder_combout\);

-- Location: LCCOMB_X23_Y20_N12
\bloco_Operativo|REG|actual_state[24][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[24][30]~feeder_combout\ = \bloco_Operativo|MUX2|saida[30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	combout => \bloco_Operativo|REG|actual_state[24][30]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N10
\bloco_Operativo|REG|actual_state[20][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[20][28]~feeder_combout\ = \bloco_Operativo|MUX2|saida[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	combout => \bloco_Operativo|REG|actual_state[20][28]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N20
\bloco_Operativo|REG|actual_state[15][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[15][28]~feeder_combout\ = \bloco_Operativo|MUX2|saida[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	combout => \bloco_Operativo|REG|actual_state[15][28]~feeder_combout\);

-- Location: LCCOMB_X34_Y22_N10
\bloco_Operativo|REG|actual_state[8][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[8][27]~feeder_combout\ = \bloco_Operativo|MUX2|saida[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	combout => \bloco_Operativo|REG|actual_state[8][27]~feeder_combout\);

-- Location: LCCOMB_X32_Y25_N12
\bloco_Operativo|REG|actual_state[6][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[6][27]~feeder_combout\ = \bloco_Operativo|MUX2|saida[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	combout => \bloco_Operativo|REG|actual_state[6][27]~feeder_combout\);

-- Location: LCCOMB_X32_Y19_N6
\bloco_Operativo|REG|actual_state[10][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[10][26]~feeder_combout\ = \bloco_Operativo|MUX2|saida[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	combout => \bloco_Operativo|REG|actual_state[10][26]~feeder_combout\);

-- Location: LCCOMB_X29_Y19_N12
\bloco_Operativo|REG|actual_state[13][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[13][26]~feeder_combout\ = \bloco_Operativo|MUX2|saida[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	combout => \bloco_Operativo|REG|actual_state[13][26]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N4
\bloco_Operativo|REG|actual_state[25][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[25][25]~feeder_combout\ = \bloco_Operativo|MUX2|saida[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	combout => \bloco_Operativo|REG|actual_state[25][25]~feeder_combout\);

-- Location: LCCOMB_X25_Y24_N12
\bloco_Operativo|REG|actual_state[23][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[23][25]~feeder_combout\ = \bloco_Operativo|MUX2|saida[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	combout => \bloco_Operativo|REG|actual_state[23][25]~feeder_combout\);

-- Location: LCCOMB_X28_Y25_N30
\bloco_Operativo|REG|actual_state[5][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[5][25]~feeder_combout\ = \bloco_Operativo|MUX2|saida[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	combout => \bloco_Operativo|REG|actual_state[5][25]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N12
\bloco_Operativo|REG|actual_state[2][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[2][24]~feeder_combout\ = \bloco_Operativo|MUX2|saida[24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	combout => \bloco_Operativo|REG|actual_state[2][24]~feeder_combout\);

-- Location: LCCOMB_X35_Y21_N4
\bloco_Operativo|REG|actual_state[10][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[10][24]~feeder_combout\ = \bloco_Operativo|MUX2|saida[24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	combout => \bloco_Operativo|REG|actual_state[10][24]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N12
\bloco_Operativo|REG|actual_state[29][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[29][23]~feeder_combout\ = \bloco_Operativo|MUX2|saida[23]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	combout => \bloco_Operativo|REG|actual_state[29][23]~feeder_combout\);

-- Location: LCCOMB_X27_Y19_N30
\bloco_Operativo|REG|actual_state[22][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[22][22]~feeder_combout\ = \bloco_Operativo|MUX2|saida[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	combout => \bloco_Operativo|REG|actual_state[22][22]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N30
\bloco_Operativo|REG|actual_state[19][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[19][22]~feeder_combout\ = \bloco_Operativo|MUX2|saida[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	combout => \bloco_Operativo|REG|actual_state[19][22]~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N12
\bloco_Operativo|REG|actual_state[3][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[3][21]~feeder_combout\ = \bloco_Operativo|MUX2|saida[21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	combout => \bloco_Operativo|REG|actual_state[3][21]~feeder_combout\);

-- Location: LCCOMB_X31_Y18_N14
\bloco_Operativo|REG|actual_state[11][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[11][21]~feeder_combout\ = \bloco_Operativo|MUX2|saida[21]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	combout => \bloco_Operativo|REG|actual_state[11][21]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N30
\bloco_Operativo|REG|actual_state[3][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[3][19]~feeder_combout\ = \bloco_Operativo|MUX2|saida[19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	combout => \bloco_Operativo|REG|actual_state[3][19]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N12
\bloco_Operativo|REG|actual_state[3][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[3][18]~feeder_combout\ = \bloco_Operativo|MUX2|saida[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	combout => \bloco_Operativo|REG|actual_state[3][18]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N12
\bloco_Operativo|REG|actual_state[15][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[15][18]~feeder_combout\ = \bloco_Operativo|MUX2|saida[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	combout => \bloco_Operativo|REG|actual_state[15][18]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N18
\bloco_Operativo|REG|actual_state[22][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[22][18]~feeder_combout\ = \bloco_Operativo|MUX2|saida[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	combout => \bloco_Operativo|REG|actual_state[22][18]~feeder_combout\);

-- Location: LCCOMB_X30_Y22_N8
\bloco_Operativo|REG|actual_state[12][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[12][17]~feeder_combout\ = \bloco_Operativo|MUX2|saida[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	combout => \bloco_Operativo|REG|actual_state[12][17]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N4
\bloco_Operativo|REG|actual_state[20][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[20][16]~feeder_combout\ = \bloco_Operativo|MUX2|saida[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	combout => \bloco_Operativo|REG|actual_state[20][16]~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N6
\bloco_Operativo|REG|actual_state[22][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[22][12]~feeder_combout\ = \bloco_Operativo|MUX2|saida[12]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	combout => \bloco_Operativo|REG|actual_state[22][12]~feeder_combout\);

-- Location: LCCOMB_X29_Y24_N18
\bloco_Operativo|REG|actual_state[5][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[5][11]~feeder_combout\ = \bloco_Operativo|MUX2|saida[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	combout => \bloco_Operativo|REG|actual_state[5][11]~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N8
\bloco_Operativo|REG|actual_state[14][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[14][11]~feeder_combout\ = \bloco_Operativo|MUX2|saida[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	combout => \bloco_Operativo|REG|actual_state[14][11]~feeder_combout\);

-- Location: LCCOMB_X34_Y22_N16
\bloco_Operativo|REG|actual_state[8][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[8][10]~feeder_combout\ = \bloco_Operativo|MUX2|saida[10]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	combout => \bloco_Operativo|REG|actual_state[8][10]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N10
\bloco_Operativo|REG|actual_state[22][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[22][7]~feeder_combout\ = \bloco_Operativo|MUX2|saida[7]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	combout => \bloco_Operativo|REG|actual_state[22][7]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N10
\bloco_Operativo|REG|actual_state[2][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[2][5]~feeder_combout\ = \bloco_Operativo|MUX2|saida[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	combout => \bloco_Operativo|REG|actual_state[2][5]~feeder_combout\);

-- Location: LCCOMB_X33_Y22_N0
\bloco_Operativo|REG|actual_state[11][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[11][4]~feeder_combout\ = \bloco_Operativo|MUX2|saida[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	combout => \bloco_Operativo|REG|actual_state[11][4]~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N24
\bloco_Operativo|REG|actual_state[22][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[22][4]~feeder_combout\ = \bloco_Operativo|MUX2|saida[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	combout => \bloco_Operativo|REG|actual_state[22][4]~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N20
\bloco_Operativo|REG|actual_state[24][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[24][3]~feeder_combout\ = \bloco_Operativo|MUX2|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	combout => \bloco_Operativo|REG|actual_state[24][3]~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N20
\bloco_Operativo|REG|actual_state[16][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[16][3]~feeder_combout\ = \bloco_Operativo|MUX2|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	combout => \bloco_Operativo|REG|actual_state[16][3]~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N14
\bloco_Operativo|REG|actual_state[30][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[30][2]~feeder_combout\ = \bloco_Operativo|MUX2|saida[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	combout => \bloco_Operativo|REG|actual_state[30][2]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N22
\bloco_Operativo|REG|actual_state[5][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[5][2]~feeder_combout\ = \bloco_Operativo|MUX2|saida[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	combout => \bloco_Operativo|REG|actual_state[5][2]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N8
\bloco_Operativo|REG|actual_state[7][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[7][2]~feeder_combout\ = \bloco_Operativo|MUX2|saida[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	combout => \bloco_Operativo|REG|actual_state[7][2]~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N30
\bloco_Operativo|REG|actual_state[16][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[16][1]~feeder_combout\ = \bloco_Operativo|MUX2|saida[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	combout => \bloco_Operativo|REG|actual_state[16][1]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N12
\bloco_Operativo|REG|actual_state[29][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[29][1]~feeder_combout\ = \bloco_Operativo|MUX2|saida[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	combout => \bloco_Operativo|REG|actual_state[29][1]~feeder_combout\);

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clock~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clock,
	combout => \clock~combout\);

-- Location: CLKCTRL_G3
\clock~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~clkctrl_outclk\);

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reset~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reset,
	combout => \reset~combout\);

-- Location: CLKCTRL_G1
\reset~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset~clkctrl_outclk\);

-- Location: LCFF_X22_Y22_N15
\bloco_Operativo|RDM|actual_state[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(18));

-- Location: LCFF_X22_Y19_N25
\bloco_Operativo|RDM|actual_state[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(29));

-- Location: LCFF_X25_Y17_N19
\bloco_Operativo|RDM|actual_state[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(16));

-- Location: LCCOMB_X25_Y17_N18
\bloco_Operativo|MUX2|saida[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[16]~16_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(16)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(16),
	datac => \bloco_Operativo|RDM|actual_state\(16),
	datad => \bloco_Controle|actual_state.s4~regout\,
	combout => \bloco_Operativo|MUX2|saida[16]~16_combout\);

-- Location: LCCOMB_X32_Y20_N8
\bloco_Operativo|REG|actual_state[2][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[2][16]~feeder_combout\ = \bloco_Operativo|MUX2|saida[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	combout => \bloco_Operativo|REG|actual_state[2][16]~feeder_combout\);

-- Location: LCFF_X22_Y19_N31
\bloco_Operativo|RDM|actual_state[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(17));

-- Location: LCFF_X22_Y19_N27
\bloco_Operativo|RDM|actual_state[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(25));

-- Location: LCCOMB_X32_Y25_N18
\bloco_Operativo|REG|actual_state[7][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[7][27]~feeder_combout\ = \bloco_Operativo|MUX2|saida[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	combout => \bloco_Operativo|REG|actual_state[7][27]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N26
\bloco_Controle|actual_state.s7~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|actual_state.s7~feeder_combout\ = \bloco_Controle|actual_state.s6~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Controle|actual_state.s6~regout\,
	combout => \bloco_Controle|actual_state.s7~feeder_combout\);

-- Location: LCFF_X23_Y21_N27
\bloco_Controle|actual_state.s7\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Controle|actual_state.s7~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Controle|actual_state.s7~regout\);

-- Location: LCCOMB_X23_Y21_N28
\bloco_Controle|EscReg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|EscReg~0_combout\ = (!\bloco_Controle|actual_state.s4~regout\ & !\bloco_Controle|actual_state.s7~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bloco_Controle|actual_state.s4~regout\,
	datad => \bloco_Controle|actual_state.s7~regout\,
	combout => \bloco_Controle|EscReg~0_combout\);

-- Location: LCFF_X24_Y21_N19
\bloco_Operativo|RDM|actual_state[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(23));

-- Location: LCCOMB_X24_Y21_N18
\bloco_Operativo|MUX2|saida[23]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[23]~9_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(23)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(23),
	datac => \bloco_Operativo|RDM|actual_state\(23),
	datad => \bloco_Controle|actual_state.s4~regout\,
	combout => \bloco_Operativo|MUX2|saida[23]~9_combout\);

-- Location: LCFF_X20_Y24_N19
\bloco_Operativo|RDM|actual_state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(11));

-- Location: LCFF_X19_Y22_N17
\bloco_Operativo|RDM|actual_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(1));

-- Location: LCCOMB_X21_Y18_N8
\bloco_Operativo|MUX2|saida[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[1]~31_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(1)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(1),
	datac => \bloco_Controle|actual_state.s4~regout\,
	datad => \bloco_Operativo|RDM|actual_state\(1),
	combout => \bloco_Operativo|MUX2|saida[1]~31_combout\);

-- Location: LCCOMB_X22_Y20_N18
\bloco_Operativo|MUX1|saida[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX1|saida[4]~3_combout\ = (\bloco_Controle|actual_state.s7~regout\ & (\bloco_Operativo|RI|actual_state\(15))) # (!\bloco_Controle|actual_state.s7~regout\ & ((\bloco_Operativo|RI|actual_state\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(15),
	datab => \bloco_Operativo|RI|actual_state\(20),
	datad => \bloco_Controle|actual_state.s7~regout\,
	combout => \bloco_Operativo|MUX1|saida[4]~3_combout\);

-- Location: LCCOMB_X23_Y20_N26
\bloco_Operativo|REG|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~1_combout\ = (\bloco_Operativo|MUX1|saida[4]~3_combout\ & ((\bloco_Controle|actual_state.s7~regout\ & ((!\bloco_Operativo|RI|actual_state\(14)))) # (!\bloco_Controle|actual_state.s7~regout\ & 
-- (!\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(14),
	datac => \bloco_Controle|actual_state.s7~regout\,
	datad => \bloco_Operativo|MUX1|saida[4]~3_combout\,
	combout => \bloco_Operativo|REG|Decoder0~1_combout\);

-- Location: LCCOMB_X28_Y20_N14
\bloco_Operativo|REG|Decoder0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~11_combout\ = (\bloco_Operativo|REG|Decoder0~1_combout\ & \bloco_Operativo|REG|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Decoder0~1_combout\,
	datad => \bloco_Operativo|REG|Decoder0~10_combout\,
	combout => \bloco_Operativo|REG|Decoder0~11_combout\);

-- Location: LCFF_X30_Y17_N25
\bloco_Operativo|REG|actual_state[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][1]~regout\);

-- Location: LCCOMB_X31_Y17_N24
\bloco_Operativo|REG|actual_state[25][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[25][1]~feeder_combout\ = \bloco_Operativo|MUX2|saida[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	combout => \bloco_Operativo|REG|actual_state[25][1]~feeder_combout\);

-- Location: LCFF_X18_Y21_N17
\bloco_Operativo|RDM|actual_state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(13));

-- Location: LCCOMB_X20_Y24_N20
\bloco_Operativo|MUX2|saida[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[13]~19_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(13)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(13),
	datac => \bloco_Controle|actual_state.s4~regout\,
	datad => \bloco_Operativo|RDM|actual_state\(13),
	combout => \bloco_Operativo|MUX2|saida[13]~19_combout\);

-- Location: LCCOMB_X30_Y17_N26
\bloco_Operativo|REG|actual_state[21][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[21][13]~feeder_combout\ = \bloco_Operativo|MUX2|saida[13]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	combout => \bloco_Operativo|REG|actual_state[21][13]~feeder_combout\);

-- Location: LCFF_X30_Y17_N27
\bloco_Operativo|REG|actual_state[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[21][13]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][13]~regout\);

-- Location: LCCOMB_X28_Y20_N16
\bloco_Operativo|REG|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~13_combout\ = (\bloco_Operativo|REG|Decoder0~4_combout\ & \bloco_Operativo|REG|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Decoder0~4_combout\,
	datad => \bloco_Operativo|REG|Decoder0~10_combout\,
	combout => \bloco_Operativo|REG|Decoder0~13_combout\);

-- Location: LCFF_X31_Y16_N1
\bloco_Operativo|REG|actual_state[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][13]~regout\);

-- Location: LCCOMB_X28_Y20_N22
\bloco_Operativo|REG|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~12_combout\ = (\bloco_Operativo|REG|Decoder0~8_combout\ & \bloco_Operativo|REG|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bloco_Operativo|REG|Decoder0~8_combout\,
	datad => \bloco_Operativo|REG|Decoder0~1_combout\,
	combout => \bloco_Operativo|REG|Decoder0~12_combout\);

-- Location: LCFF_X30_Y16_N23
\bloco_Operativo|REG|actual_state[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][13]~regout\);

-- Location: LCCOMB_X30_Y16_N22
\bloco_Operativo|REG|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[25][13]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[17][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][13]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[17][13]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux50~0_combout\);

-- Location: LCCOMB_X31_Y16_N0
\bloco_Operativo|REG|Mux50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux50~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][13]~regout\))) # (!\bloco_Operativo|REG|Mux50~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[21][13]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[21][13]~regout\,
	datac => \bloco_Operativo|REG|actual_state[29][13]~regout\,
	datad => \bloco_Operativo|REG|Mux50~0_combout\,
	combout => \bloco_Operativo|REG|Mux50~1_combout\);

-- Location: LCCOMB_X24_Y21_N4
\bloco_Operativo|REG|Decoder0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~20_combout\ = (!\bloco_Operativo|MUX1|saida[2]~2_combout\ & (!\bloco_Controle|EscReg~0_combout\ & (\bloco_Operativo|MUX1|saida[1]~1_combout\ & \bloco_Operativo|MUX1|saida[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUX1|saida[2]~2_combout\,
	datab => \bloco_Controle|EscReg~0_combout\,
	datac => \bloco_Operativo|MUX1|saida[1]~1_combout\,
	datad => \bloco_Operativo|MUX1|saida[0]~0_combout\,
	combout => \bloco_Operativo|REG|Decoder0~20_combout\);

-- Location: LCCOMB_X23_Y23_N24
\bloco_Operativo|REG|Decoder0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~24_combout\ = (\bloco_Operativo|REG|Decoder0~1_combout\ & \bloco_Operativo|REG|Decoder0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Decoder0~1_combout\,
	datab => \bloco_Operativo|REG|Decoder0~20_combout\,
	combout => \bloco_Operativo|REG|Decoder0~24_combout\);

-- Location: LCFF_X23_Y23_N17
\bloco_Operativo|REG|actual_state[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][13]~regout\);

-- Location: LCCOMB_X23_Y20_N4
\bloco_Operativo|REG|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~4_combout\ = (\bloco_Operativo|MUX1|saida[4]~3_combout\ & ((\bloco_Controle|actual_state.s7~regout\ & ((\bloco_Operativo|RI|actual_state\(14)))) # (!\bloco_Controle|actual_state.s7~regout\ & 
-- (\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(14),
	datac => \bloco_Controle|actual_state.s7~regout\,
	datad => \bloco_Operativo|MUX1|saida[4]~3_combout\,
	combout => \bloco_Operativo|REG|Decoder0~4_combout\);

-- Location: LCCOMB_X23_Y23_N22
\bloco_Operativo|REG|Decoder0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~21_combout\ = (\bloco_Operativo|REG|Decoder0~4_combout\ & \bloco_Operativo|REG|Decoder0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Decoder0~4_combout\,
	datad => \bloco_Operativo|REG|Decoder0~20_combout\,
	combout => \bloco_Operativo|REG|Decoder0~21_combout\);

-- Location: LCFF_X23_Y23_N11
\bloco_Operativo|REG|actual_state[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][13]~regout\);

-- Location: LCCOMB_X23_Y23_N16
\bloco_Operativo|REG|Mux50~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18)) # ((\bloco_Operativo|REG|actual_state[27][13]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[19][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[19][13]~regout\,
	datad => \bloco_Operativo|REG|actual_state[27][13]~regout\,
	combout => \bloco_Operativo|REG|Mux50~7_combout\);

-- Location: LCCOMB_X23_Y23_N30
\bloco_Operativo|REG|Decoder0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~25_combout\ = (\bloco_Operativo|REG|Decoder0~22_combout\ & \bloco_Operativo|REG|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Decoder0~22_combout\,
	datab => \bloco_Operativo|REG|Decoder0~4_combout\,
	combout => \bloco_Operativo|REG|Decoder0~25_combout\);

-- Location: LCFF_X22_Y25_N7
\bloco_Operativo|REG|actual_state[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][13]~regout\);

-- Location: LCCOMB_X22_Y23_N30
\bloco_Operativo|REG|Decoder0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~23_combout\ = (\bloco_Operativo|REG|Decoder0~1_combout\ & \bloco_Operativo|REG|Decoder0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Decoder0~1_combout\,
	datad => \bloco_Operativo|REG|Decoder0~22_combout\,
	combout => \bloco_Operativo|REG|Decoder0~23_combout\);

-- Location: LCFF_X22_Y25_N29
\bloco_Operativo|REG|actual_state[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][13]~regout\);

-- Location: LCCOMB_X22_Y25_N6
\bloco_Operativo|REG|Mux50~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~8_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux50~7_combout\ & (\bloco_Operativo|REG|actual_state[31][13]~regout\)) # (!\bloco_Operativo|REG|Mux50~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[23][13]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux50~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|Mux50~7_combout\,
	datac => \bloco_Operativo|REG|actual_state[31][13]~regout\,
	datad => \bloco_Operativo|REG|actual_state[23][13]~regout\,
	combout => \bloco_Operativo|REG|Mux50~8_combout\);

-- Location: LCCOMB_X24_Y21_N26
\bloco_Operativo|REG|Decoder0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~16_combout\ = (!\bloco_Operativo|MUX1|saida[2]~2_combout\ & (!\bloco_Controle|EscReg~0_combout\ & (!\bloco_Operativo|MUX1|saida[1]~1_combout\ & !\bloco_Operativo|MUX1|saida[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUX1|saida[2]~2_combout\,
	datab => \bloco_Controle|EscReg~0_combout\,
	datac => \bloco_Operativo|MUX1|saida[1]~1_combout\,
	datad => \bloco_Operativo|MUX1|saida[0]~0_combout\,
	combout => \bloco_Operativo|REG|Decoder0~16_combout\);

-- Location: LCCOMB_X23_Y20_N8
\bloco_Operativo|REG|Decoder0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~17_combout\ = (\bloco_Operativo|REG|Decoder0~4_combout\ & \bloco_Operativo|REG|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Decoder0~4_combout\,
	datad => \bloco_Operativo|REG|Decoder0~16_combout\,
	combout => \bloco_Operativo|REG|Decoder0~17_combout\);

-- Location: LCFF_X24_Y19_N1
\bloco_Operativo|REG|actual_state[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][13]~regout\);

-- Location: LCCOMB_X24_Y21_N28
\bloco_Operativo|REG|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~14_combout\ = (\bloco_Operativo|MUX1|saida[2]~2_combout\ & (!\bloco_Controle|EscReg~0_combout\ & (!\bloco_Operativo|MUX1|saida[1]~1_combout\ & !\bloco_Operativo|MUX1|saida[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUX1|saida[2]~2_combout\,
	datab => \bloco_Controle|EscReg~0_combout\,
	datac => \bloco_Operativo|MUX1|saida[1]~1_combout\,
	datad => \bloco_Operativo|MUX1|saida[0]~0_combout\,
	combout => \bloco_Operativo|REG|Decoder0~14_combout\);

-- Location: LCCOMB_X25_Y20_N10
\bloco_Operativo|REG|Decoder0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~19_combout\ = (\bloco_Operativo|REG|Decoder0~4_combout\ & \bloco_Operativo|REG|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Decoder0~4_combout\,
	datab => \bloco_Operativo|REG|Decoder0~14_combout\,
	combout => \bloco_Operativo|REG|Decoder0~19_combout\);

-- Location: LCFF_X24_Y19_N15
\bloco_Operativo|REG|actual_state[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][13]~regout\);

-- Location: LCCOMB_X23_Y20_N16
\bloco_Operativo|REG|Decoder0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~18_combout\ = (\bloco_Operativo|REG|Decoder0~1_combout\ & \bloco_Operativo|REG|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Decoder0~1_combout\,
	datad => \bloco_Operativo|REG|Decoder0~16_combout\,
	combout => \bloco_Operativo|REG|Decoder0~18_combout\);

-- Location: LCFF_X23_Y18_N29
\bloco_Operativo|REG|actual_state[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][13]~regout\);

-- Location: LCCOMB_X23_Y19_N20
\bloco_Operativo|REG|Decoder0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~15_combout\ = (\bloco_Operativo|REG|Decoder0~1_combout\ & \bloco_Operativo|REG|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Decoder0~1_combout\,
	datad => \bloco_Operativo|REG|Decoder0~14_combout\,
	combout => \bloco_Operativo|REG|Decoder0~15_combout\);

-- Location: LCFF_X22_Y18_N9
\bloco_Operativo|REG|actual_state[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][13]~regout\);

-- Location: LCCOMB_X23_Y18_N6
\bloco_Operativo|REG|Mux50~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19)) # (\bloco_Operativo|REG|actual_state[20][13]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[16][13]~regout\ & (!\bloco_Operativo|RI|actual_state\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[16][13]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|actual_state[20][13]~regout\,
	combout => \bloco_Operativo|REG|Mux50~4_combout\);

-- Location: LCCOMB_X24_Y19_N14
\bloco_Operativo|REG|Mux50~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~5_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux50~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][13]~regout\))) # (!\bloco_Operativo|REG|Mux50~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][13]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux50~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[24][13]~regout\,
	datac => \bloco_Operativo|REG|actual_state[28][13]~regout\,
	datad => \bloco_Operativo|REG|Mux50~4_combout\,
	combout => \bloco_Operativo|REG|Mux50~5_combout\);

-- Location: LCCOMB_X23_Y21_N6
\bloco_Operativo|REG|Mux50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|Mux50~3_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux50~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux50~3_combout\,
	datab => \bloco_Operativo|REG|Mux50~5_combout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux50~6_combout\);

-- Location: LCCOMB_X23_Y21_N8
\bloco_Operativo|REG|Mux50~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~9_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux50~6_combout\ & ((\bloco_Operativo|REG|Mux50~8_combout\))) # (!\bloco_Operativo|REG|Mux50~6_combout\ & (\bloco_Operativo|REG|Mux50~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux50~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux50~1_combout\,
	datac => \bloco_Operativo|REG|Mux50~8_combout\,
	datad => \bloco_Operativo|REG|Mux50~6_combout\,
	combout => \bloco_Operativo|REG|Mux50~9_combout\);

-- Location: LCFF_X31_Y25_N19
\bloco_Operativo|REG|actual_state[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][13]~regout\);

-- Location: LCCOMB_X31_Y25_N18
\bloco_Operativo|REG|Mux50~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~10_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|actual_state[5][13]~regout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[4][13]~regout\ & ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[4][13]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[5][13]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux50~10_combout\);

-- Location: LCFF_X31_Y25_N9
\bloco_Operativo|REG|actual_state[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][13]~regout\);

-- Location: LCCOMB_X31_Y25_N8
\bloco_Operativo|REG|Mux50~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~11_combout\ = (\bloco_Operativo|REG|Mux50~10_combout\ & (((\bloco_Operativo|REG|actual_state[7][13]~regout\) # (!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux50~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[6][13]~regout\ & ((\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[6][13]~regout\,
	datab => \bloco_Operativo|REG|Mux50~10_combout\,
	datac => \bloco_Operativo|REG|actual_state[7][13]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux50~11_combout\);

-- Location: LCCOMB_X23_Y20_N18
\bloco_Operativo|REG|Decoder0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~26_combout\ = (!\bloco_Operativo|MUX1|saida[4]~3_combout\ & ((\bloco_Controle|actual_state.s7~regout\ & ((\bloco_Operativo|RI|actual_state\(14)))) # (!\bloco_Controle|actual_state.s7~regout\ & 
-- (\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(14),
	datac => \bloco_Controle|actual_state.s7~regout\,
	datad => \bloco_Operativo|MUX1|saida[4]~3_combout\,
	combout => \bloco_Operativo|REG|Decoder0~26_combout\);

-- Location: LCCOMB_X27_Y21_N26
\bloco_Operativo|REG|Decoder0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~28_combout\ = (\bloco_Operativo|REG|Decoder0~26_combout\ & \bloco_Operativo|REG|Decoder0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bloco_Operativo|REG|Decoder0~26_combout\,
	datad => \bloco_Operativo|REG|Decoder0~8_combout\,
	combout => \bloco_Operativo|REG|Decoder0~28_combout\);

-- Location: LCFF_X31_Y23_N1
\bloco_Operativo|REG|actual_state[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][13]~regout\);

-- Location: LCCOMB_X29_Y21_N18
\bloco_Operativo|REG|Decoder0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~30_combout\ = (\bloco_Operativo|REG|Decoder0~26_combout\ & \bloco_Operativo|REG|Decoder0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bloco_Operativo|REG|Decoder0~26_combout\,
	datad => \bloco_Operativo|REG|Decoder0~20_combout\,
	combout => \bloco_Operativo|REG|Decoder0~30_combout\);

-- Location: LCFF_X31_Y23_N7
\bloco_Operativo|REG|actual_state[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][13]~regout\);

-- Location: LCCOMB_X31_Y21_N10
\bloco_Operativo|REG|Decoder0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~29_combout\ = (\bloco_Operativo|REG|Decoder0~16_combout\ & \bloco_Operativo|REG|Decoder0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Decoder0~16_combout\,
	datad => \bloco_Operativo|REG|Decoder0~26_combout\,
	combout => \bloco_Operativo|REG|Decoder0~29_combout\);

-- Location: LCFF_X32_Y23_N27
\bloco_Operativo|REG|actual_state[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][13]~regout\);

-- Location: LCCOMB_X24_Y21_N14
\bloco_Operativo|REG|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~3_combout\ = (!\bloco_Operativo|MUX1|saida[2]~2_combout\ & (!\bloco_Controle|EscReg~0_combout\ & (\bloco_Operativo|MUX1|saida[1]~1_combout\ & !\bloco_Operativo|MUX1|saida[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUX1|saida[2]~2_combout\,
	datab => \bloco_Controle|EscReg~0_combout\,
	datac => \bloco_Operativo|MUX1|saida[1]~1_combout\,
	datad => \bloco_Operativo|MUX1|saida[0]~0_combout\,
	combout => \bloco_Operativo|REG|Decoder0~3_combout\);

-- Location: LCCOMB_X24_Y21_N24
\bloco_Operativo|REG|Decoder0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~27_combout\ = (\bloco_Operativo|REG|Decoder0~26_combout\ & \bloco_Operativo|REG|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Decoder0~26_combout\,
	datac => \bloco_Operativo|REG|Decoder0~3_combout\,
	combout => \bloco_Operativo|REG|Decoder0~27_combout\);

-- Location: LCFF_X32_Y23_N5
\bloco_Operativo|REG|actual_state[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][13]~regout\);

-- Location: LCCOMB_X32_Y23_N4
\bloco_Operativo|REG|Mux50~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[10][13]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[8][13]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[8][13]~regout\,
	datac => \bloco_Operativo|REG|actual_state[10][13]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux50~12_combout\);

-- Location: LCCOMB_X31_Y23_N6
\bloco_Operativo|REG|Mux50~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux50~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][13]~regout\))) # (!\bloco_Operativo|REG|Mux50~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][13]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[9][13]~regout\,
	datac => \bloco_Operativo|REG|actual_state[11][13]~regout\,
	datad => \bloco_Operativo|REG|Mux50~12_combout\,
	combout => \bloco_Operativo|REG|Mux50~13_combout\);

-- Location: LCCOMB_X29_Y21_N8
\bloco_Operativo|REG|Decoder0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~38_combout\ = (\bloco_Operativo|REG|Decoder0~31_combout\ & \bloco_Operativo|REG|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Decoder0~31_combout\,
	datad => \bloco_Operativo|REG|Decoder0~16_combout\,
	combout => \bloco_Operativo|REG|Decoder0~38_combout\);

-- Location: LCFF_X30_Y21_N15
\bloco_Operativo|REG|actual_state[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][13]~regout\);

-- Location: LCFF_X27_Y22_N13
\bloco_Operativo|REG|actual_state[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][13]~regout\);

-- Location: LCCOMB_X27_Y22_N4
\bloco_Operativo|REG|Mux50~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- ((\bloco_Operativo|REG|actual_state[2][13]~regout\))) # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|actual_state[0][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[0][13]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|actual_state[2][13]~regout\,
	combout => \bloco_Operativo|REG|Mux50~14_combout\);

-- Location: LCCOMB_X27_Y21_N2
\bloco_Operativo|REG|Decoder0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~39_combout\ = (\bloco_Operativo|REG|Decoder0~31_combout\ & \bloco_Operativo|REG|Decoder0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Decoder0~31_combout\,
	datab => \bloco_Operativo|REG|Decoder0~20_combout\,
	combout => \bloco_Operativo|REG|Decoder0~39_combout\);

-- Location: LCFF_X27_Y22_N11
\bloco_Operativo|REG|actual_state[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][13]~regout\);

-- Location: LCCOMB_X27_Y21_N6
\bloco_Operativo|REG|Decoder0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~37_combout\ = (\bloco_Operativo|REG|Decoder0~31_combout\ & \bloco_Operativo|REG|Decoder0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Decoder0~31_combout\,
	datab => \bloco_Operativo|REG|Decoder0~8_combout\,
	combout => \bloco_Operativo|REG|Decoder0~37_combout\);

-- Location: LCFF_X31_Y24_N9
\bloco_Operativo|REG|actual_state[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][13]~regout\);

-- Location: LCCOMB_X27_Y22_N10
\bloco_Operativo|REG|Mux50~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~15_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux50~14_combout\ & (\bloco_Operativo|REG|actual_state[3][13]~regout\)) # (!\bloco_Operativo|REG|Mux50~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][13]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|Mux50~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux50~14_combout\,
	datac => \bloco_Operativo|REG|actual_state[3][13]~regout\,
	datad => \bloco_Operativo|REG|actual_state[1][13]~regout\,
	combout => \bloco_Operativo|REG|Mux50~15_combout\);

-- Location: LCCOMB_X27_Y22_N14
\bloco_Operativo|REG|Mux50~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~16_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|Mux50~13_combout\)) 
-- # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux50~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|Mux50~13_combout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|Mux50~15_combout\,
	combout => \bloco_Operativo|REG|Mux50~16_combout\);

-- Location: LCCOMB_X28_Y19_N24
\bloco_Operativo|REG|Decoder0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~43_combout\ = (\bloco_Operativo|REG|Decoder0~26_combout\ & \bloco_Operativo|REG|Decoder0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Decoder0~26_combout\,
	datad => \bloco_Operativo|REG|Decoder0~22_combout\,
	combout => \bloco_Operativo|REG|Decoder0~43_combout\);

-- Location: LCFF_X34_Y19_N1
\bloco_Operativo|REG|actual_state[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][13]~regout\);

-- Location: LCCOMB_X28_Y20_N26
\bloco_Operativo|REG|Decoder0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~40_combout\ = (\bloco_Operativo|REG|Decoder0~26_combout\ & \bloco_Operativo|REG|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Decoder0~26_combout\,
	datad => \bloco_Operativo|REG|Decoder0~10_combout\,
	combout => \bloco_Operativo|REG|Decoder0~40_combout\);

-- Location: LCFF_X34_Y19_N31
\bloco_Operativo|REG|actual_state[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[13]~19_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][13]~regout\);

-- Location: LCCOMB_X34_Y19_N30
\bloco_Operativo|REG|Mux50~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~17_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|actual_state[13][13]~regout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[12][13]~regout\ & ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[12][13]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[13][13]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux50~17_combout\);

-- Location: LCCOMB_X34_Y19_N0
\bloco_Operativo|REG|Mux50~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~18_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux50~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][13]~regout\))) # (!\bloco_Operativo|REG|Mux50~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[14][13]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux50~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[14][13]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[15][13]~regout\,
	datad => \bloco_Operativo|REG|Mux50~17_combout\,
	combout => \bloco_Operativo|REG|Mux50~18_combout\);

-- Location: LCCOMB_X27_Y22_N16
\bloco_Operativo|REG|Mux50~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~19_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux50~16_combout\ & ((\bloco_Operativo|REG|Mux50~18_combout\))) # (!\bloco_Operativo|REG|Mux50~16_combout\ & 
-- (\bloco_Operativo|REG|Mux50~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|Mux50~11_combout\,
	datac => \bloco_Operativo|REG|Mux50~16_combout\,
	datad => \bloco_Operativo|REG|Mux50~18_combout\,
	combout => \bloco_Operativo|REG|Mux50~19_combout\);

-- Location: LCCOMB_X18_Y21_N8
\bloco_Operativo|REG|Mux50~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux50~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux50~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux50~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux50~9_combout\,
	datad => \bloco_Operativo|REG|Mux50~19_combout\,
	combout => \bloco_Operativo|REG|Mux50~20_combout\);

-- Location: LCFF_X18_Y21_N9
\bloco_Operativo|B|actual_state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux50~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(13));

-- Location: LCCOMB_X48_Y20_N16
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCFF_X22_Y19_N19
\bloco_Operativo|RDM|actual_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(2));

-- Location: LCFF_X19_Y20_N15
\bloco_Operativo|ULAsaida|actual_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~74_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(2));

-- Location: LCCOMB_X22_Y19_N18
\bloco_Operativo|MUX2|saida[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[2]~30_combout\ = (\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|RDM|actual_state\(2))) # (!\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s4~regout\,
	datac => \bloco_Operativo|RDM|actual_state\(2),
	datad => \bloco_Operativo|ULAsaida|actual_state\(2),
	combout => \bloco_Operativo|MUX2|saida[2]~30_combout\);

-- Location: LCFF_X32_Y24_N15
\bloco_Operativo|REG|actual_state[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][2]~regout\);

-- Location: LCFF_X31_Y24_N7
\bloco_Operativo|REG|actual_state[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][2]~regout\);

-- Location: LCFF_X32_Y24_N21
\bloco_Operativo|REG|actual_state[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][2]~regout\);

-- Location: LCCOMB_X31_Y24_N2
\bloco_Operativo|REG|Mux61~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[1][2]~regout\) # ((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (((\bloco_Operativo|REG|actual_state[0][2]~regout\ & !\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[1][2]~regout\,
	datab => \bloco_Operativo|REG|actual_state[0][2]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux61~14_combout\);

-- Location: LCCOMB_X31_Y24_N6
\bloco_Operativo|REG|Mux61~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~15_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux61~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][2]~regout\))) # (!\bloco_Operativo|REG|Mux61~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[2][2]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux61~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[2][2]~regout\,
	datac => \bloco_Operativo|REG|actual_state[3][2]~regout\,
	datad => \bloco_Operativo|REG|Mux61~14_combout\,
	combout => \bloco_Operativo|REG|Mux61~15_combout\);

-- Location: LCCOMB_X25_Y22_N4
\bloco_Operativo|REG|Mux61~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux61~13_combout\)) 
-- # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux61~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux61~13_combout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|REG|Mux61~15_combout\,
	combout => \bloco_Operativo|REG|Mux61~16_combout\);

-- Location: LCCOMB_X27_Y20_N14
\bloco_Operativo|REG|Decoder0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~41_combout\ = (\bloco_Operativo|REG|Decoder0~0_combout\ & \bloco_Operativo|REG|Decoder0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Decoder0~0_combout\,
	datad => \bloco_Operativo|REG|Decoder0~26_combout\,
	combout => \bloco_Operativo|REG|Decoder0~41_combout\);

-- Location: LCFF_X33_Y20_N3
\bloco_Operativo|REG|actual_state[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][2]~regout\);

-- Location: LCCOMB_X30_Y19_N20
\bloco_Operativo|REG|Decoder0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~42_combout\ = (\bloco_Operativo|REG|Decoder0~26_combout\ & \bloco_Operativo|REG|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Decoder0~26_combout\,
	datad => \bloco_Operativo|REG|Decoder0~14_combout\,
	combout => \bloco_Operativo|REG|Decoder0~42_combout\);

-- Location: LCFF_X33_Y20_N5
\bloco_Operativo|REG|actual_state[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][2]~regout\);

-- Location: LCCOMB_X33_Y20_N4
\bloco_Operativo|REG|Mux61~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[14][2]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[12][2]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[14][2]~regout\,
	datac => \bloco_Operativo|REG|actual_state[12][2]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux61~17_combout\);

-- Location: LCFF_X34_Y20_N9
\bloco_Operativo|REG|actual_state[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][2]~regout\);

-- Location: LCCOMB_X33_Y20_N26
\bloco_Operativo|REG|Mux61~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~18_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux61~17_combout\ & (\bloco_Operativo|REG|actual_state[15][2]~regout\)) # (!\bloco_Operativo|REG|Mux61~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[13][2]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux61~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[15][2]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux61~17_combout\,
	datad => \bloco_Operativo|REG|actual_state[13][2]~regout\,
	combout => \bloco_Operativo|REG|Mux61~18_combout\);

-- Location: LCCOMB_X25_Y22_N30
\bloco_Operativo|REG|Mux61~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux61~16_combout\ & ((\bloco_Operativo|REG|Mux61~18_combout\))) # (!\bloco_Operativo|REG|Mux61~16_combout\ & 
-- (\bloco_Operativo|REG|Mux61~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux61~11_combout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux61~16_combout\,
	datad => \bloco_Operativo|REG|Mux61~18_combout\,
	combout => \bloco_Operativo|REG|Mux61~19_combout\);

-- Location: LCCOMB_X27_Y20_N30
\bloco_Operativo|REG|actual_state[22][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[22][2]~feeder_combout\ = \bloco_Operativo|MUX2|saida[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	combout => \bloco_Operativo|REG|actual_state[22][2]~feeder_combout\);

-- Location: LCCOMB_X27_Y21_N16
\bloco_Operativo|REG|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~0_combout\ = (!\bloco_Controle|EscReg~0_combout\ & (!\bloco_Operativo|MUX1|saida[0]~0_combout\ & (\bloco_Operativo|MUX1|saida[2]~2_combout\ & \bloco_Operativo|MUX1|saida[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|EscReg~0_combout\,
	datab => \bloco_Operativo|MUX1|saida[0]~0_combout\,
	datac => \bloco_Operativo|MUX1|saida[2]~2_combout\,
	datad => \bloco_Operativo|MUX1|saida[1]~1_combout\,
	combout => \bloco_Operativo|REG|Decoder0~0_combout\);

-- Location: LCCOMB_X24_Y20_N16
\bloco_Operativo|REG|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~2_combout\ = (\bloco_Operativo|REG|Decoder0~0_combout\ & \bloco_Operativo|REG|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bloco_Operativo|REG|Decoder0~0_combout\,
	datad => \bloco_Operativo|REG|Decoder0~1_combout\,
	combout => \bloco_Operativo|REG|Decoder0~2_combout\);

-- Location: LCFF_X27_Y20_N31
\bloco_Operativo|REG|actual_state[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[22][2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][2]~regout\);

-- Location: LCCOMB_X25_Y20_N26
\bloco_Operativo|REG|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~6_combout\ = (\bloco_Operativo|REG|Decoder0~3_combout\ & \bloco_Operativo|REG|Decoder0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bloco_Operativo|REG|Decoder0~3_combout\,
	datad => \bloco_Operativo|REG|Decoder0~1_combout\,
	combout => \bloco_Operativo|REG|Decoder0~6_combout\);

-- Location: LCFF_X24_Y20_N1
\bloco_Operativo|REG|actual_state[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][2]~regout\);

-- Location: LCCOMB_X25_Y20_N16
\bloco_Operativo|REG|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~5_combout\ = (\bloco_Operativo|REG|Decoder0~4_combout\ & \bloco_Operativo|REG|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Decoder0~4_combout\,
	datac => \bloco_Operativo|REG|Decoder0~3_combout\,
	combout => \bloco_Operativo|REG|Decoder0~5_combout\);

-- Location: LCFF_X23_Y20_N21
\bloco_Operativo|REG|actual_state[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][2]~regout\);

-- Location: LCCOMB_X23_Y20_N20
\bloco_Operativo|REG|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~0_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|actual_state[26][2]~regout\) # (\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[18][2]~regout\ & ((!\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[18][2]~regout\,
	datac => \bloco_Operativo|REG|actual_state[26][2]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux61~0_combout\);

-- Location: LCCOMB_X30_Y18_N22
\bloco_Operativo|REG|Mux61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux61~0_combout\ & (\bloco_Operativo|REG|actual_state[30][2]~regout\)) # (!\bloco_Operativo|REG|Mux61~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[22][2]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][2]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[22][2]~regout\,
	datad => \bloco_Operativo|REG|Mux61~0_combout\,
	combout => \bloco_Operativo|REG|Mux61~1_combout\);

-- Location: LCFF_X22_Y17_N15
\bloco_Operativo|REG|actual_state[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][2]~regout\);

-- Location: LCFF_X23_Y20_N31
\bloco_Operativo|REG|actual_state[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][2]~regout\);

-- Location: LCCOMB_X22_Y20_N14
\bloco_Operativo|REG|Mux61~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[24][2]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[16][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[16][2]~regout\,
	datab => \bloco_Operativo|REG|actual_state[24][2]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux61~4_combout\);

-- Location: LCCOMB_X22_Y17_N14
\bloco_Operativo|REG|Mux61~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~5_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux61~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][2]~regout\))) # (!\bloco_Operativo|REG|Mux61~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][2]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][2]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[28][2]~regout\,
	datad => \bloco_Operativo|REG|Mux61~4_combout\,
	combout => \bloco_Operativo|REG|Mux61~5_combout\);

-- Location: LCFF_X31_Y17_N17
\bloco_Operativo|REG|actual_state[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][2]~regout\);

-- Location: LCFF_X30_Y17_N15
\bloco_Operativo|REG|actual_state[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][2]~regout\);

-- Location: LCFF_X30_Y17_N13
\bloco_Operativo|REG|actual_state[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][2]~regout\);

-- Location: LCCOMB_X30_Y17_N12
\bloco_Operativo|REG|Mux61~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|actual_state[21][2]~regout\) # (\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[17][2]~regout\ & ((!\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[17][2]~regout\,
	datac => \bloco_Operativo|REG|actual_state[21][2]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux61~2_combout\);

-- Location: LCCOMB_X31_Y17_N2
\bloco_Operativo|REG|Mux61~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux61~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][2]~regout\))) # (!\bloco_Operativo|REG|Mux61~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][2]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][2]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[29][2]~regout\,
	datad => \bloco_Operativo|REG|Mux61~2_combout\,
	combout => \bloco_Operativo|REG|Mux61~3_combout\);

-- Location: LCCOMB_X30_Y18_N16
\bloco_Operativo|REG|Mux61~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17)) # ((\bloco_Operativo|REG|Mux61~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|Mux61~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux61~5_combout\,
	datad => \bloco_Operativo|REG|Mux61~3_combout\,
	combout => \bloco_Operativo|REG|Mux61~6_combout\);

-- Location: LCFF_X24_Y23_N11
\bloco_Operativo|REG|actual_state[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][2]~regout\);

-- Location: LCFF_X24_Y23_N29
\bloco_Operativo|REG|actual_state[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][2]~regout\);

-- Location: LCCOMB_X24_Y23_N10
\bloco_Operativo|REG|Mux61~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~8_combout\ = (\bloco_Operativo|REG|Mux61~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][2]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19)))) # (!\bloco_Operativo|REG|Mux61~7_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[27][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux61~7_combout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[31][2]~regout\,
	datad => \bloco_Operativo|REG|actual_state[27][2]~regout\,
	combout => \bloco_Operativo|REG|Mux61~8_combout\);

-- Location: LCCOMB_X30_Y18_N2
\bloco_Operativo|REG|Mux61~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~9_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux61~6_combout\ & ((\bloco_Operativo|REG|Mux61~8_combout\))) # (!\bloco_Operativo|REG|Mux61~6_combout\ & (\bloco_Operativo|REG|Mux61~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|Mux61~1_combout\,
	datac => \bloco_Operativo|REG|Mux61~6_combout\,
	datad => \bloco_Operativo|REG|Mux61~8_combout\,
	combout => \bloco_Operativo|REG|Mux61~9_combout\);

-- Location: LCCOMB_X17_Y22_N16
\bloco_Operativo|REG|Mux61~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux61~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux61~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux61~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux61~19_combout\,
	datad => \bloco_Operativo|REG|Mux61~9_combout\,
	combout => \bloco_Operativo|REG|Mux61~20_combout\);

-- Location: LCFF_X17_Y22_N17
\bloco_Operativo|B|actual_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux61~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(2));

-- Location: LCCOMB_X18_Y21_N24
\bloco_Controle|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|Selector4~0_combout\ = (\bloco_Controle|actual_state.s2~regout\ & (((\bloco_Operativo|RI|actual_state\(29)) # (!\bloco_Operativo|RI|actual_state\(26))) # (!\bloco_Controle|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|Equal1~0_combout\,
	datab => \bloco_Controle|actual_state.s2~regout\,
	datac => \bloco_Operativo|RI|actual_state\(26),
	datad => \bloco_Operativo|RI|actual_state\(29),
	combout => \bloco_Controle|Selector4~0_combout\);

-- Location: LCFF_X18_Y21_N25
\bloco_Controle|actual_state.s5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Controle|Selector4~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Controle|actual_state.s5~regout\);

-- Location: LCFF_X22_Y22_N23
\bloco_Operativo|RDM|actual_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(3));

-- Location: LCCOMB_X22_Y22_N22
\bloco_Operativo|MUX2|saida[3]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[3]~29_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(3)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(3),
	datac => \bloco_Operativo|RDM|actual_state\(3),
	datad => \bloco_Controle|actual_state.s4~regout\,
	combout => \bloco_Operativo|MUX2|saida[3]~29_combout\);

-- Location: LCCOMB_X29_Y25_N20
\bloco_Operativo|REG|Decoder0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~34_combout\ = (\bloco_Operativo|REG|Decoder0~31_combout\ & \bloco_Operativo|REG|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Decoder0~31_combout\,
	datad => \bloco_Operativo|REG|Decoder0~14_combout\,
	combout => \bloco_Operativo|REG|Decoder0~34_combout\);

-- Location: LCFF_X29_Y25_N7
\bloco_Operativo|REG|actual_state[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][3]~regout\);

-- Location: LCCOMB_X22_Y20_N30
\bloco_Controle|next_state.s9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|next_state.s9~3_combout\ = (!\bloco_Operativo|RI|actual_state\(28) & (!\bloco_Operativo|RI|actual_state\(26) & (!\bloco_Operativo|RI|actual_state\(29) & !\bloco_Operativo|RI|actual_state\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(28),
	datab => \bloco_Operativo|RI|actual_state\(26),
	datac => \bloco_Operativo|RI|actual_state\(29),
	datad => \bloco_Operativo|RI|actual_state\(30),
	combout => \bloco_Controle|next_state.s9~3_combout\);

-- Location: LCCOMB_X21_Y20_N26
\bloco_Controle|next_state.s9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|next_state.s9~15_combout\ = (!\bloco_Operativo|RI|actual_state\(31) & (\bloco_Controle|actual_state.s1~regout\ & (\bloco_Operativo|RI|actual_state\(27) & \bloco_Controle|next_state.s9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(31),
	datab => \bloco_Controle|actual_state.s1~regout\,
	datac => \bloco_Operativo|RI|actual_state\(27),
	datad => \bloco_Controle|next_state.s9~3_combout\,
	combout => \bloco_Controle|next_state.s9~15_combout\);

-- Location: LCFF_X21_Y20_N27
\bloco_Controle|actual_state.s9\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Controle|next_state.s9~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Controle|actual_state.s9~regout\);

-- Location: LCCOMB_X18_Y22_N2
\bloco_Controle|Selector0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|Selector0~4_combout\ = (!\bloco_Controle|actual_state.s8~regout\ & (!\bloco_Controle|actual_state.s5~regout\ & (!\bloco_Controle|actual_state.s9~regout\ & \bloco_Controle|EscReg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Controle|actual_state.s5~regout\,
	datac => \bloco_Controle|actual_state.s9~regout\,
	datad => \bloco_Controle|EscReg~0_combout\,
	combout => \bloco_Controle|Selector0~4_combout\);

-- Location: LCFF_X18_Y22_N3
\bloco_Controle|actual_state.s0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Controle|Selector0~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Controle|actual_state.s0~regout\);

-- Location: LCFF_X22_Y19_N23
\bloco_Operativo|RDM|actual_state[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(28));

-- Location: LCCOMB_X19_Y22_N16
\bloco_Operativo|MUXB|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|Equal2~1_combout\ = (\bloco_Controle|actual_state.s2~regout\) # ((\bloco_Controle|actual_state.s1~regout\) # (!\bloco_Controle|actual_state.s0~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s2~regout\,
	datab => \bloco_Controle|actual_state.s1~regout\,
	datad => \bloco_Controle|actual_state.s0~regout\,
	combout => \bloco_Operativo|MUXB|Equal2~1_combout\);

-- Location: LCCOMB_X20_Y23_N28
\bloco_Operativo|MUXB|saida[28]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[28]~10_combout\ = (\bloco_Operativo|MUXB|saida[2]~6_combout\ & (((\bloco_Operativo|B|actual_state\(28) & !\bloco_Operativo|MUXB|Equal2~1_combout\)))) # (!\bloco_Operativo|MUXB|saida[2]~6_combout\ & 
-- ((\bloco_Operativo|RI|actual_state\(15)) # ((\bloco_Operativo|B|actual_state\(28) & !\bloco_Operativo|MUXB|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datab => \bloco_Operativo|RI|actual_state\(15),
	datac => \bloco_Operativo|B|actual_state\(28),
	datad => \bloco_Operativo|MUXB|Equal2~1_combout\,
	combout => \bloco_Operativo|MUXB|saida[28]~10_combout\);

-- Location: LCCOMB_X19_Y23_N4
\bloco_Operativo|ULA1|saida[28]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|saida[28]~9_combout\ = (!\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\ & (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|MUXA|saida[28]~4_combout\) # (\bloco_Operativo|MUXB|saida[28]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[28]~4_combout\,
	datab => \bloco_Operativo|MUXB|saida[28]~10_combout\,
	datac => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|ULA1|saida[28]~9_combout\);

-- Location: LCCOMB_X19_Y23_N10
\bloco_Operativo|ULA1|Add0~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~210_combout\ = \bloco_Operativo|MUXB|saida[28]~10_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datad => \bloco_Operativo|MUXB|saida[28]~10_combout\,
	combout => \bloco_Operativo|ULA1|Add0~210_combout\);

-- Location: LCCOMB_X20_Y24_N30
\bloco_Operativo|MUXB|saida[26]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[26]~12_combout\ = (\bloco_Operativo|RI|actual_state\(15) & (((!\bloco_Operativo|MUXB|Equal2~1_combout\ & \bloco_Operativo|B|actual_state\(26))) # (!\bloco_Operativo|MUXB|saida[2]~6_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(15) & (((!\bloco_Operativo|MUXB|Equal2~1_combout\ & \bloco_Operativo|B|actual_state\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(15),
	datab => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datac => \bloco_Operativo|MUXB|Equal2~1_combout\,
	datad => \bloco_Operativo|B|actual_state\(26),
	combout => \bloco_Operativo|MUXB|saida[26]~12_combout\);

-- Location: LCCOMB_X20_Y24_N12
\bloco_Operativo|ULA1|Add0~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~208_combout\ = \bloco_Operativo|MUXB|saida[26]~12_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datad => \bloco_Operativo|MUXB|saida[26]~12_combout\,
	combout => \bloco_Operativo|ULA1|Add0~208_combout\);

-- Location: LCCOMB_X21_Y23_N28
\bloco_Operativo|MUXB|saida[25]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[25]~13_combout\ = (\bloco_Operativo|RI|actual_state\(15) & (((\bloco_Operativo|B|actual_state\(25) & !\bloco_Operativo|MUXB|Equal2~1_combout\)) # (!\bloco_Operativo|MUXB|saida[2]~6_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(15) & (((\bloco_Operativo|B|actual_state\(25) & !\bloco_Operativo|MUXB|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(15),
	datab => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datac => \bloco_Operativo|B|actual_state\(25),
	datad => \bloco_Operativo|MUXB|Equal2~1_combout\,
	combout => \bloco_Operativo|MUXB|saida[25]~13_combout\);

-- Location: LCCOMB_X21_Y23_N12
\bloco_Operativo|ULA1|Add0~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~207_combout\ = \bloco_Operativo|MUXB|saida[25]~13_combout\ $ (((\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\) # (\bloco_Controle|actual_state.s8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|MUXB|saida[25]~13_combout\,
	combout => \bloco_Operativo|ULA1|Add0~207_combout\);

-- Location: LCCOMB_X19_Y24_N16
\bloco_Operativo|MUXB|saida[23]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[23]~15_combout\ = (\bloco_Operativo|B|actual_state\(23) & (((!\bloco_Operativo|MUXB|saida[2]~6_combout\ & \bloco_Operativo|RI|actual_state\(15))) # (!\bloco_Operativo|MUXB|Equal2~1_combout\))) # 
-- (!\bloco_Operativo|B|actual_state\(23) & (!\bloco_Operativo|MUXB|saida[2]~6_combout\ & ((\bloco_Operativo|RI|actual_state\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(23),
	datab => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datac => \bloco_Operativo|MUXB|Equal2~1_combout\,
	datad => \bloco_Operativo|RI|actual_state\(15),
	combout => \bloco_Operativo|MUXB|saida[23]~15_combout\);

-- Location: LCCOMB_X19_Y24_N18
\bloco_Operativo|ULA1|Add0~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~205_combout\ = \bloco_Operativo|MUXB|saida[23]~15_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|MUXB|saida[23]~15_combout\,
	datad => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	combout => \bloco_Operativo|ULA1|Add0~205_combout\);

-- Location: LCFF_X17_Y22_N5
\bloco_Operativo|RDM|actual_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(4));

-- Location: LCCOMB_X24_Y20_N18
\bloco_Operativo|MUX2|saida[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[4]~28_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(4)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s4~regout\,
	datab => \bloco_Operativo|ULAsaida|actual_state\(4),
	datad => \bloco_Operativo|RDM|actual_state\(4),
	combout => \bloco_Operativo|MUX2|saida[4]~28_combout\);

-- Location: LCFF_X34_Y19_N23
\bloco_Operativo|REG|actual_state[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][4]~regout\);

-- Location: LCFF_X33_Y19_N25
\bloco_Operativo|REG|actual_state[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][4]~regout\);

-- Location: LCFF_X33_Y19_N11
\bloco_Operativo|REG|actual_state[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][4]~regout\);

-- Location: LCCOMB_X33_Y19_N24
\bloco_Operativo|REG|Mux59~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16)) # ((\bloco_Operativo|REG|actual_state[14][4]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[14][4]~regout\,
	datad => \bloco_Operativo|REG|actual_state[12][4]~regout\,
	combout => \bloco_Operativo|REG|Mux59~17_combout\);

-- Location: LCCOMB_X34_Y19_N22
\bloco_Operativo|REG|Mux59~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~18_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux59~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][4]~regout\))) # (!\bloco_Operativo|REG|Mux59~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[13][4]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux59~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][4]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[15][4]~regout\,
	datad => \bloco_Operativo|REG|Mux59~17_combout\,
	combout => \bloco_Operativo|REG|Mux59~18_combout\);

-- Location: LCCOMB_X27_Y22_N2
\bloco_Operativo|REG|actual_state[2][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[2][4]~feeder_combout\ = \bloco_Operativo|MUX2|saida[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	combout => \bloco_Operativo|REG|actual_state[2][4]~feeder_combout\);

-- Location: LCFF_X27_Y22_N3
\bloco_Operativo|REG|actual_state[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[2][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][4]~regout\);

-- Location: LCCOMB_X27_Y22_N20
\bloco_Operativo|REG|actual_state[3][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[3][4]~feeder_combout\ = \bloco_Operativo|MUX2|saida[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	combout => \bloco_Operativo|REG|actual_state[3][4]~feeder_combout\);

-- Location: LCFF_X27_Y22_N21
\bloco_Operativo|REG|actual_state[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[3][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][4]~regout\);

-- Location: LCFF_X30_Y22_N19
\bloco_Operativo|REG|actual_state[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][4]~regout\);

-- Location: LCFF_X29_Y21_N31
\bloco_Operativo|REG|actual_state[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][4]~regout\);

-- Location: LCCOMB_X30_Y22_N0
\bloco_Operativo|REG|Mux59~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[1][4]~regout\) # ((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (((!\bloco_Operativo|RI|actual_state\(17) & \bloco_Operativo|REG|actual_state[0][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[1][4]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|actual_state[0][4]~regout\,
	combout => \bloco_Operativo|REG|Mux59~14_combout\);

-- Location: LCCOMB_X27_Y22_N30
\bloco_Operativo|REG|Mux59~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~15_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux59~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][4]~regout\))) # (!\bloco_Operativo|REG|Mux59~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[2][4]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux59~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[2][4]~regout\,
	datac => \bloco_Operativo|REG|actual_state[3][4]~regout\,
	datad => \bloco_Operativo|REG|Mux59~14_combout\,
	combout => \bloco_Operativo|REG|Mux59~15_combout\);

-- Location: LCFF_X25_Y22_N7
\bloco_Operativo|REG|actual_state[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][4]~regout\);

-- Location: LCFF_X25_Y22_N13
\bloco_Operativo|REG|actual_state[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][4]~regout\);

-- Location: LCCOMB_X28_Y24_N28
\bloco_Operativo|REG|Decoder0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~33_combout\ = (\bloco_Operativo|REG|Decoder0~31_combout\ & \bloco_Operativo|REG|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Decoder0~31_combout\,
	datad => \bloco_Operativo|REG|Decoder0~0_combout\,
	combout => \bloco_Operativo|REG|Decoder0~33_combout\);

-- Location: LCFF_X28_Y24_N21
\bloco_Operativo|REG|actual_state[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][4]~regout\);

-- Location: LCFF_X28_Y24_N7
\bloco_Operativo|REG|actual_state[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][4]~regout\);

-- Location: LCCOMB_X28_Y24_N6
\bloco_Operativo|REG|Mux59~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~12_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[6][4]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[6][4]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][4]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux59~12_combout\);

-- Location: LCCOMB_X27_Y22_N0
\bloco_Operativo|REG|Mux59~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux59~12_combout\ & (\bloco_Operativo|REG|actual_state[7][4]~regout\)) # (!\bloco_Operativo|REG|Mux59~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[5][4]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux59~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[7][4]~regout\,
	datac => \bloco_Operativo|REG|actual_state[5][4]~regout\,
	datad => \bloco_Operativo|REG|Mux59~12_combout\,
	combout => \bloco_Operativo|REG|Mux59~13_combout\);

-- Location: LCCOMB_X27_Y22_N8
\bloco_Operativo|REG|Mux59~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~16_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19)) # (\bloco_Operativo|REG|Mux59~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux59~15_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|Mux59~15_combout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|Mux59~13_combout\,
	combout => \bloco_Operativo|REG|Mux59~16_combout\);

-- Location: LCFF_X34_Y21_N23
\bloco_Operativo|REG|actual_state[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][4]~regout\);

-- Location: LCCOMB_X34_Y21_N22
\bloco_Operativo|REG|Mux59~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~10_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|actual_state[9][4]~regout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[8][4]~regout\ & ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[8][4]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[9][4]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux59~10_combout\);

-- Location: LCFF_X35_Y22_N15
\bloco_Operativo|REG|actual_state[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][4]~regout\);

-- Location: LCCOMB_X34_Y22_N24
\bloco_Operativo|REG|Mux59~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~11_combout\ = (\bloco_Operativo|REG|Mux59~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][4]~regout\) # ((!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux59~10_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[10][4]~regout\ & \bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[11][4]~regout\,
	datab => \bloco_Operativo|REG|Mux59~10_combout\,
	datac => \bloco_Operativo|REG|actual_state[10][4]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux59~11_combout\);

-- Location: LCCOMB_X27_Y22_N6
\bloco_Operativo|REG|Mux59~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux59~16_combout\ & (\bloco_Operativo|REG|Mux59~18_combout\)) # (!\bloco_Operativo|REG|Mux59~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux59~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux59~18_combout\,
	datac => \bloco_Operativo|REG|Mux59~16_combout\,
	datad => \bloco_Operativo|REG|Mux59~11_combout\,
	combout => \bloco_Operativo|REG|Mux59~19_combout\);

-- Location: LCFF_X25_Y24_N19
\bloco_Operativo|REG|actual_state[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][4]~regout\);

-- Location: LCFF_X25_Y24_N5
\bloco_Operativo|REG|actual_state[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][4]~regout\);

-- Location: LCFF_X24_Y24_N23
\bloco_Operativo|REG|actual_state[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][4]~regout\);

-- Location: LCCOMB_X25_Y24_N4
\bloco_Operativo|REG|Mux59~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~7_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|actual_state[23][4]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[19][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[23][4]~regout\,
	datad => \bloco_Operativo|REG|actual_state[19][4]~regout\,
	combout => \bloco_Operativo|REG|Mux59~7_combout\);

-- Location: LCCOMB_X25_Y24_N18
\bloco_Operativo|REG|Mux59~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~8_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux59~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][4]~regout\))) # (!\bloco_Operativo|REG|Mux59~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[27][4]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[27][4]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[31][4]~regout\,
	datad => \bloco_Operativo|REG|Mux59~7_combout\,
	combout => \bloco_Operativo|REG|Mux59~8_combout\);

-- Location: LCCOMB_X27_Y20_N10
\bloco_Operativo|REG|Decoder0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~7_combout\ = (\bloco_Operativo|REG|Decoder0~0_combout\ & \bloco_Operativo|REG|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bloco_Operativo|REG|Decoder0~0_combout\,
	datad => \bloco_Operativo|REG|Decoder0~4_combout\,
	combout => \bloco_Operativo|REG|Decoder0~7_combout\);

-- Location: LCFF_X27_Y16_N31
\bloco_Operativo|REG|actual_state[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][4]~regout\);

-- Location: LCFF_X27_Y16_N27
\bloco_Operativo|REG|actual_state[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][4]~regout\);

-- Location: LCCOMB_X24_Y20_N10
\bloco_Operativo|REG|actual_state[18][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[18][4]~feeder_combout\ = \bloco_Operativo|MUX2|saida[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	combout => \bloco_Operativo|REG|actual_state[18][4]~feeder_combout\);

-- Location: LCFF_X24_Y20_N11
\bloco_Operativo|REG|actual_state[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[18][4]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][4]~regout\);

-- Location: LCCOMB_X27_Y16_N26
\bloco_Operativo|REG|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~0_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18)) # ((\bloco_Operativo|REG|actual_state[26][4]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[18][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[26][4]~regout\,
	datad => \bloco_Operativo|REG|actual_state[18][4]~regout\,
	combout => \bloco_Operativo|REG|Mux59~0_combout\);

-- Location: LCCOMB_X27_Y20_N28
\bloco_Operativo|REG|Mux59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux59~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][4]~regout\))) # (!\bloco_Operativo|REG|Mux59~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][4]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][4]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[30][4]~regout\,
	datad => \bloco_Operativo|REG|Mux59~0_combout\,
	combout => \bloco_Operativo|REG|Mux59~1_combout\);

-- Location: LCFF_X22_Y18_N19
\bloco_Operativo|REG|actual_state[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][4]~regout\);

-- Location: LCFF_X22_Y18_N5
\bloco_Operativo|REG|actual_state[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][4]~regout\);

-- Location: LCFF_X23_Y18_N19
\bloco_Operativo|REG|actual_state[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][4]~regout\);

-- Location: LCFF_X24_Y18_N31
\bloco_Operativo|REG|actual_state[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][4]~regout\);

-- Location: LCCOMB_X23_Y18_N18
\bloco_Operativo|REG|Mux59~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|RI|actual_state\(19))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[24][4]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[16][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[16][4]~regout\,
	datad => \bloco_Operativo|REG|actual_state[24][4]~regout\,
	combout => \bloco_Operativo|REG|Mux59~4_combout\);

-- Location: LCCOMB_X22_Y18_N4
\bloco_Operativo|REG|Mux59~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~5_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux59~4_combout\ & (\bloco_Operativo|REG|actual_state[28][4]~regout\)) # (!\bloco_Operativo|REG|Mux59~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[20][4]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[28][4]~regout\,
	datac => \bloco_Operativo|REG|actual_state[20][4]~regout\,
	datad => \bloco_Operativo|REG|Mux59~4_combout\,
	combout => \bloco_Operativo|REG|Mux59~5_combout\);

-- Location: LCFF_X27_Y17_N5
\bloco_Operativo|REG|actual_state[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][4]~regout\);

-- Location: LCFF_X27_Y17_N3
\bloco_Operativo|REG|actual_state[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][4]~regout\);

-- Location: LCFF_X30_Y17_N23
\bloco_Operativo|REG|actual_state[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][4]~regout\);

-- Location: LCFF_X30_Y17_N29
\bloco_Operativo|REG|actual_state[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[4]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][4]~regout\);

-- Location: LCCOMB_X30_Y17_N28
\bloco_Operativo|REG|Mux59~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|actual_state[21][4]~regout\) # (\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[17][4]~regout\ & ((!\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[17][4]~regout\,
	datac => \bloco_Operativo|REG|actual_state[21][4]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux59~2_combout\);

-- Location: LCCOMB_X27_Y17_N2
\bloco_Operativo|REG|Mux59~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux59~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][4]~regout\))) # (!\bloco_Operativo|REG|Mux59~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][4]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[25][4]~regout\,
	datac => \bloco_Operativo|REG|actual_state[29][4]~regout\,
	datad => \bloco_Operativo|REG|Mux59~2_combout\,
	combout => \bloco_Operativo|REG|Mux59~3_combout\);

-- Location: LCCOMB_X27_Y22_N28
\bloco_Operativo|REG|Mux59~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17)) # (\bloco_Operativo|REG|Mux59~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|Mux59~5_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux59~5_combout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux59~3_combout\,
	combout => \bloco_Operativo|REG|Mux59~6_combout\);

-- Location: LCCOMB_X27_Y22_N26
\bloco_Operativo|REG|Mux59~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~9_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux59~6_combout\ & (\bloco_Operativo|REG|Mux59~8_combout\)) # (!\bloco_Operativo|REG|Mux59~6_combout\ & ((\bloco_Operativo|REG|Mux59~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|Mux59~8_combout\,
	datac => \bloco_Operativo|REG|Mux59~1_combout\,
	datad => \bloco_Operativo|REG|Mux59~6_combout\,
	combout => \bloco_Operativo|REG|Mux59~9_combout\);

-- Location: LCCOMB_X17_Y22_N28
\bloco_Operativo|REG|Mux59~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux59~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux59~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Mux59~19_combout\,
	datac => \bloco_Operativo|REG|Mux59~9_combout\,
	datad => \bloco_Operativo|RI|actual_state\(20),
	combout => \bloco_Operativo|REG|Mux59~20_combout\);

-- Location: LCFF_X17_Y22_N29
\bloco_Operativo|B|actual_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux59~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(4));

-- Location: LCFF_X22_Y22_N25
\bloco_Operativo|RDM|actual_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(5));

-- Location: LCCOMB_X22_Y22_N24
\bloco_Operativo|MUX2|saida[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[5]~27_combout\ = (\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|RDM|actual_state\(5))) # (!\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s4~regout\,
	datac => \bloco_Operativo|RDM|actual_state\(5),
	datad => \bloco_Operativo|ULAsaida|actual_state\(5),
	combout => \bloco_Operativo|MUX2|saida[5]~27_combout\);

-- Location: LCFF_X29_Y24_N7
\bloco_Operativo|REG|actual_state[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][5]~regout\);

-- Location: LCFF_X28_Y24_N15
\bloco_Operativo|REG|actual_state[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][5]~regout\);

-- Location: LCCOMB_X29_Y24_N6
\bloco_Operativo|REG|Mux58~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|RI|actual_state\(16))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[5][5]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[4][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[5][5]~regout\,
	datad => \bloco_Operativo|REG|actual_state[4][5]~regout\,
	combout => \bloco_Operativo|REG|Mux58~10_combout\);

-- Location: LCCOMB_X31_Y25_N26
\bloco_Operativo|REG|actual_state[7][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[7][5]~feeder_combout\ = \bloco_Operativo|MUX2|saida[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	combout => \bloco_Operativo|REG|actual_state[7][5]~feeder_combout\);

-- Location: LCFF_X31_Y25_N27
\bloco_Operativo|REG|actual_state[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[7][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][5]~regout\);

-- Location: LCCOMB_X32_Y22_N14
\bloco_Operativo|REG|Mux58~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux58~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][5]~regout\))) # (!\bloco_Operativo|REG|Mux58~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[6][5]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux58~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[6][5]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux58~10_combout\,
	datad => \bloco_Operativo|REG|actual_state[7][5]~regout\,
	combout => \bloco_Operativo|REG|Mux58~11_combout\);

-- Location: LCFF_X34_Y19_N19
\bloco_Operativo|REG|actual_state[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][5]~regout\);

-- Location: LCFF_X33_Y19_N31
\bloco_Operativo|REG|actual_state[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][5]~regout\);

-- Location: LCFF_X34_Y19_N29
\bloco_Operativo|REG|actual_state[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][5]~regout\);

-- Location: LCCOMB_X34_Y19_N28
\bloco_Operativo|REG|Mux58~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~17_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|actual_state[13][5]~regout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[12][5]~regout\ & ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[12][5]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[13][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux58~17_combout\);

-- Location: LCCOMB_X33_Y19_N30
\bloco_Operativo|REG|Mux58~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~18_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux58~17_combout\ & (\bloco_Operativo|REG|actual_state[15][5]~regout\)) # (!\bloco_Operativo|REG|Mux58~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[14][5]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux58~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[15][5]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][5]~regout\,
	datad => \bloco_Operativo|REG|Mux58~17_combout\,
	combout => \bloco_Operativo|REG|Mux58~18_combout\);

-- Location: LCCOMB_X32_Y22_N12
\bloco_Operativo|REG|Mux58~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~19_combout\ = (\bloco_Operativo|REG|Mux58~16_combout\ & (((\bloco_Operativo|REG|Mux58~18_combout\) # (!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux58~16_combout\ & 
-- (\bloco_Operativo|REG|Mux58~11_combout\ & (\bloco_Operativo|RI|actual_state\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux58~16_combout\,
	datab => \bloco_Operativo|REG|Mux58~11_combout\,
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|REG|Mux58~18_combout\,
	combout => \bloco_Operativo|REG|Mux58~19_combout\);

-- Location: LCFF_X24_Y25_N1
\bloco_Operativo|REG|actual_state[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][5]~regout\);

-- Location: LCCOMB_X25_Y25_N0
\bloco_Operativo|REG|actual_state[23][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[23][5]~feeder_combout\ = \bloco_Operativo|MUX2|saida[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	combout => \bloco_Operativo|REG|actual_state[23][5]~feeder_combout\);

-- Location: LCFF_X25_Y25_N1
\bloco_Operativo|REG|actual_state[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[23][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][5]~regout\);

-- Location: LCFF_X23_Y25_N5
\bloco_Operativo|REG|actual_state[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][5]~regout\);

-- Location: LCFF_X23_Y25_N15
\bloco_Operativo|REG|actual_state[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][5]~regout\);

-- Location: LCCOMB_X23_Y25_N14
\bloco_Operativo|REG|Mux58~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~7_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[27][5]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[19][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[19][5]~regout\,
	datac => \bloco_Operativo|REG|actual_state[27][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux58~7_combout\);

-- Location: LCCOMB_X24_Y25_N24
\bloco_Operativo|REG|Mux58~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~8_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux58~7_combout\ & (\bloco_Operativo|REG|actual_state[31][5]~regout\)) # (!\bloco_Operativo|REG|Mux58~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[23][5]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux58~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[31][5]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][5]~regout\,
	datad => \bloco_Operativo|REG|Mux58~7_combout\,
	combout => \bloco_Operativo|REG|Mux58~8_combout\);

-- Location: LCFF_X29_Y17_N23
\bloco_Operativo|REG|actual_state[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][5]~regout\);

-- Location: LCCOMB_X29_Y17_N14
\bloco_Operativo|REG|Mux58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[25][5]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[17][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[17][5]~regout\,
	datab => \bloco_Operativo|REG|actual_state[25][5]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux58~0_combout\);

-- Location: LCFF_X29_Y17_N21
\bloco_Operativo|REG|actual_state[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][5]~regout\);

-- Location: LCCOMB_X29_Y17_N20
\bloco_Operativo|REG|Mux58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~1_combout\ = (\bloco_Operativo|REG|Mux58~0_combout\ & (((\bloco_Operativo|REG|actual_state[29][5]~regout\) # (!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux58~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[21][5]~regout\ & ((\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][5]~regout\,
	datab => \bloco_Operativo|REG|Mux58~0_combout\,
	datac => \bloco_Operativo|REG|actual_state[29][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux58~1_combout\);

-- Location: LCFF_X23_Y18_N1
\bloco_Operativo|REG|actual_state[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][5]~regout\);

-- Location: LCFF_X22_Y18_N21
\bloco_Operativo|REG|actual_state[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][5]~regout\);

-- Location: LCCOMB_X23_Y18_N0
\bloco_Operativo|REG|Mux58~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|actual_state[20][5]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[16][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[16][5]~regout\,
	datad => \bloco_Operativo|REG|actual_state[20][5]~regout\,
	combout => \bloco_Operativo|REG|Mux58~4_combout\);

-- Location: LCFF_X22_Y18_N31
\bloco_Operativo|REG|actual_state[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][5]~regout\);

-- Location: LCCOMB_X23_Y20_N24
\bloco_Operativo|REG|actual_state[24][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[24][5]~feeder_combout\ = \bloco_Operativo|MUX2|saida[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	combout => \bloco_Operativo|REG|actual_state[24][5]~feeder_combout\);

-- Location: LCFF_X23_Y20_N25
\bloco_Operativo|REG|actual_state[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[24][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][5]~regout\);

-- Location: LCCOMB_X22_Y18_N30
\bloco_Operativo|REG|Mux58~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~5_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux58~4_combout\ & (\bloco_Operativo|REG|actual_state[28][5]~regout\)) # (!\bloco_Operativo|REG|Mux58~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[24][5]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|Mux58~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux58~4_combout\,
	datac => \bloco_Operativo|REG|actual_state[28][5]~regout\,
	datad => \bloco_Operativo|REG|actual_state[24][5]~regout\,
	combout => \bloco_Operativo|REG|Mux58~5_combout\);

-- Location: LCFF_X27_Y16_N15
\bloco_Operativo|REG|actual_state[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][5]~regout\);

-- Location: LCFF_X27_Y16_N1
\bloco_Operativo|REG|actual_state[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][5]~regout\);

-- Location: LCCOMB_X27_Y16_N0
\bloco_Operativo|REG|Mux58~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~3_combout\ = (\bloco_Operativo|REG|Mux58~2_combout\ & (((\bloco_Operativo|REG|actual_state[30][5]~regout\) # (!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux58~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[26][5]~regout\ & ((\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux58~2_combout\,
	datab => \bloco_Operativo|REG|actual_state[26][5]~regout\,
	datac => \bloco_Operativo|REG|actual_state[30][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux58~3_combout\);

-- Location: LCCOMB_X29_Y22_N12
\bloco_Operativo|REG|Mux58~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~6_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16)) # ((\bloco_Operativo|REG|Mux58~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|Mux58~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux58~5_combout\,
	datad => \bloco_Operativo|REG|Mux58~3_combout\,
	combout => \bloco_Operativo|REG|Mux58~6_combout\);

-- Location: LCCOMB_X29_Y22_N26
\bloco_Operativo|REG|Mux58~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~9_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux58~6_combout\ & (\bloco_Operativo|REG|Mux58~8_combout\)) # (!\bloco_Operativo|REG|Mux58~6_combout\ & ((\bloco_Operativo|REG|Mux58~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux58~8_combout\,
	datac => \bloco_Operativo|REG|Mux58~1_combout\,
	datad => \bloco_Operativo|REG|Mux58~6_combout\,
	combout => \bloco_Operativo|REG|Mux58~9_combout\);

-- Location: LCCOMB_X20_Y22_N12
\bloco_Operativo|REG|Mux58~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux58~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux58~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux58~19_combout\,
	datad => \bloco_Operativo|REG|Mux58~9_combout\,
	combout => \bloco_Operativo|REG|Mux58~20_combout\);

-- Location: LCFF_X20_Y22_N13
\bloco_Operativo|B|actual_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux58~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(5));

-- Location: LCCOMB_X30_Y21_N26
\bloco_Operativo|RI|actual_state[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|RI|actual_state[22]~feeder_combout\ = \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(6),
	combout => \bloco_Operativo|RI|actual_state[22]~feeder_combout\);

-- Location: LCFF_X30_Y21_N27
\bloco_Operativo|RI|actual_state[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|RI|actual_state[22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(22));

-- Location: LCCOMB_X27_Y20_N8
\bloco_Operativo|REG|actual_state[22][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[22][6]~feeder_combout\ = \bloco_Operativo|MUX2|saida[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	combout => \bloco_Operativo|REG|actual_state[22][6]~feeder_combout\);

-- Location: LCFF_X27_Y20_N9
\bloco_Operativo|REG|actual_state[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[22][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][6]~regout\);

-- Location: LCFF_X24_Y16_N31
\bloco_Operativo|REG|actual_state[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][6]~regout\);

-- Location: LCFF_X27_Y16_N19
\bloco_Operativo|REG|actual_state[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][6]~regout\);

-- Location: LCCOMB_X24_Y16_N30
\bloco_Operativo|REG|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|actual_state[26][6]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[18][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[18][6]~regout\,
	datad => \bloco_Operativo|REG|actual_state[26][6]~regout\,
	combout => \bloco_Operativo|REG|Mux25~0_combout\);

-- Location: LCCOMB_X27_Y20_N22
\bloco_Operativo|REG|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux25~0_combout\ & (\bloco_Operativo|REG|actual_state[30][6]~regout\)) # (!\bloco_Operativo|REG|Mux25~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[22][6]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][6]~regout\,
	datab => \bloco_Operativo|REG|actual_state[22][6]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|Mux25~0_combout\,
	combout => \bloco_Operativo|REG|Mux25~1_combout\);

-- Location: LCFF_X28_Y16_N31
\bloco_Operativo|REG|actual_state[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][6]~regout\);

-- Location: LCCOMB_X19_Y19_N6
\bloco_Operativo|MUXA|saida[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[7]~25_combout\ = (\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|A|actual_state\(7))) # (!\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|PC|actual_state\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(7),
	datab => \bloco_Operativo|PC|actual_state\(7),
	datad => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[7]~25_combout\);

-- Location: LCFF_X32_Y18_N5
\bloco_Operativo|REG|actual_state[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][2]~regout\);

-- Location: LCCOMB_X33_Y20_N2
\bloco_Operativo|REG|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[14][2]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[12][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[12][2]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][2]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux29~17_combout\);

-- Location: LCCOMB_X34_Y20_N8
\bloco_Operativo|REG|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~18_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux29~17_combout\ & (\bloco_Operativo|REG|actual_state[15][2]~regout\)) # (!\bloco_Operativo|REG|Mux29~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[13][2]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[15][2]~regout\,
	datac => \bloco_Operativo|REG|actual_state[13][2]~regout\,
	datad => \bloco_Operativo|REG|Mux29~17_combout\,
	combout => \bloco_Operativo|REG|Mux29~18_combout\);

-- Location: LCCOMB_X34_Y23_N6
\bloco_Operativo|REG|actual_state[10][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[10][2]~feeder_combout\ = \bloco_Operativo|MUX2|saida[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	combout => \bloco_Operativo|REG|actual_state[10][2]~feeder_combout\);

-- Location: LCFF_X34_Y23_N7
\bloco_Operativo|REG|actual_state[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[10][2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][2]~regout\);

-- Location: LCCOMB_X33_Y22_N14
\bloco_Operativo|REG|actual_state[11][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[11][2]~feeder_combout\ = \bloco_Operativo|MUX2|saida[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	combout => \bloco_Operativo|REG|actual_state[11][2]~feeder_combout\);

-- Location: LCFF_X33_Y22_N15
\bloco_Operativo|REG|actual_state[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[11][2]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][2]~regout\);

-- Location: LCFF_X34_Y22_N23
\bloco_Operativo|REG|actual_state[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][2]~regout\);

-- Location: LCFF_X34_Y22_N13
\bloco_Operativo|REG|actual_state[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][2]~regout\);

-- Location: LCCOMB_X34_Y22_N2
\bloco_Operativo|REG|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[9][2]~regout\)) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[8][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[9][2]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|actual_state[8][2]~regout\,
	combout => \bloco_Operativo|REG|Mux29~10_combout\);

-- Location: LCCOMB_X33_Y22_N16
\bloco_Operativo|REG|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux29~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][2]~regout\))) # (!\bloco_Operativo|REG|Mux29~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][2]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[10][2]~regout\,
	datac => \bloco_Operativo|REG|actual_state[11][2]~regout\,
	datad => \bloco_Operativo|REG|Mux29~10_combout\,
	combout => \bloco_Operativo|REG|Mux29~11_combout\);

-- Location: LCCOMB_X18_Y20_N0
\bloco_Operativo|REG|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~19_combout\ = (\bloco_Operativo|REG|Mux29~16_combout\ & (((\bloco_Operativo|REG|Mux29~18_combout\)) # (!\bloco_Operativo|RI|actual_state\(24)))) # (!\bloco_Operativo|REG|Mux29~16_combout\ & (\bloco_Operativo|RI|actual_state\(24) 
-- & ((\bloco_Operativo|REG|Mux29~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux29~16_combout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|Mux29~18_combout\,
	datad => \bloco_Operativo|REG|Mux29~11_combout\,
	combout => \bloco_Operativo|REG|Mux29~19_combout\);

-- Location: LCCOMB_X24_Y20_N2
\bloco_Operativo|REG|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~0_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & 
-- ((\bloco_Operativo|REG|actual_state[26][2]~regout\))) # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[18][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[18][2]~regout\,
	datac => \bloco_Operativo|REG|actual_state[26][2]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux29~0_combout\);

-- Location: LCCOMB_X27_Y20_N12
\bloco_Operativo|REG|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux29~0_combout\ & (\bloco_Operativo|REG|actual_state[30][2]~regout\)) # (!\bloco_Operativo|REG|Mux29~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[22][2]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][2]~regout\,
	datab => \bloco_Operativo|REG|actual_state[22][2]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|Mux29~0_combout\,
	combout => \bloco_Operativo|REG|Mux29~1_combout\);

-- Location: LCFF_X22_Y17_N29
\bloco_Operativo|REG|actual_state[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][2]~regout\);

-- Location: LCFF_X22_Y20_N21
\bloco_Operativo|REG|actual_state[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[2]~30_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][2]~regout\);

-- Location: LCCOMB_X23_Y20_N28
\bloco_Operativo|REG|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|actual_state[24][2]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[16][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[16][2]~regout\,
	datad => \bloco_Operativo|REG|actual_state[24][2]~regout\,
	combout => \bloco_Operativo|REG|Mux29~4_combout\);

-- Location: LCCOMB_X22_Y17_N28
\bloco_Operativo|REG|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~5_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux29~4_combout\ & (\bloco_Operativo|REG|actual_state[28][2]~regout\)) # (!\bloco_Operativo|REG|Mux29~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[20][2]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[28][2]~regout\,
	datac => \bloco_Operativo|REG|actual_state[20][2]~regout\,
	datad => \bloco_Operativo|REG|Mux29~4_combout\,
	combout => \bloco_Operativo|REG|Mux29~5_combout\);

-- Location: LCCOMB_X25_Y17_N12
\bloco_Operativo|REG|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux29~3_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux29~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux29~3_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|Mux29~5_combout\,
	combout => \bloco_Operativo|REG|Mux29~6_combout\);

-- Location: LCCOMB_X25_Y17_N10
\bloco_Operativo|REG|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~9_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux29~6_combout\ & (\bloco_Operativo|REG|Mux29~8_combout\)) # (!\bloco_Operativo|REG|Mux29~6_combout\ & ((\bloco_Operativo|REG|Mux29~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux29~8_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux29~1_combout\,
	datad => \bloco_Operativo|REG|Mux29~6_combout\,
	combout => \bloco_Operativo|REG|Mux29~9_combout\);

-- Location: LCCOMB_X19_Y20_N26
\bloco_Operativo|REG|Mux29~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux29~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux29~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux29~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux29~19_combout\,
	datad => \bloco_Operativo|REG|Mux29~9_combout\,
	combout => \bloco_Operativo|REG|Mux29~20_combout\);

-- Location: LCFF_X19_Y20_N27
\bloco_Operativo|A|actual_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux29~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(2));

-- Location: LCCOMB_X19_Y20_N20
\bloco_Operativo|MUXA|saida[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[2]~30_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(2)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state\(2),
	datab => \bloco_Operativo|A|actual_state\(2),
	datac => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[2]~30_combout\);

-- Location: LCCOMB_X19_Y22_N28
\bloco_Operativo|MUXB|saida[1]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[1]~52_combout\ = (\bloco_Operativo|RI|actual_state\(1) & (!\bloco_Controle|actual_state.s1~regout\ & (\bloco_Controle|actual_state.s2~regout\ & \bloco_Controle|actual_state.s0~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(1),
	datab => \bloco_Controle|actual_state.s1~regout\,
	datac => \bloco_Controle|actual_state.s2~regout\,
	datad => \bloco_Controle|actual_state.s0~regout\,
	combout => \bloco_Operativo|MUXB|saida[1]~52_combout\);

-- Location: LCCOMB_X17_Y22_N26
\bloco_Operativo|operacao_ULA|Operacao[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|operacao_ULA|Operacao[2]~1_combout\ = (\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	combout => \bloco_Operativo|operacao_ULA|Operacao[2]~1_combout\);

-- Location: LCCOMB_X20_Y22_N4
\bloco_Operativo|ULA1|Add0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~66_combout\ = \bloco_Operativo|operacao_ULA|Operacao[2]~1_combout\ $ (((\bloco_Operativo|MUXB|saida[1]~52_combout\) # ((\bloco_Operativo|B|actual_state\(1) & !\bloco_Operativo|MUXB|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(1),
	datab => \bloco_Operativo|MUXB|saida[1]~52_combout\,
	datac => \bloco_Operativo|operacao_ULA|Operacao[2]~1_combout\,
	datad => \bloco_Operativo|MUXB|Equal2~1_combout\,
	combout => \bloco_Operativo|ULA1|Add0~66_combout\);

-- Location: LCCOMB_X21_Y22_N2
\bloco_Operativo|MUXB|saida[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[0]~5_combout\ = (\bloco_Operativo|B|actual_state\(0) & (!\bloco_Controle|actual_state.s1~regout\ & (!\bloco_Controle|actual_state.s2~regout\ & \bloco_Controle|actual_state.s0~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(0),
	datab => \bloco_Controle|actual_state.s1~regout\,
	datac => \bloco_Controle|actual_state.s2~regout\,
	datad => \bloco_Controle|actual_state.s0~regout\,
	combout => \bloco_Operativo|MUXB|saida[0]~5_combout\);

-- Location: LCCOMB_X21_Y22_N28
\bloco_Operativo|ULA1|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~60_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (!\bloco_Operativo|MUXB|saida[0]~5_combout\ & (!\bloco_Operativo|MUXB|saida[0]~2_combout\))) # (!\bloco_Controle|actual_state.s8~regout\ & 
-- (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\ $ (((\bloco_Operativo|MUXB|saida[0]~5_combout\) # (\bloco_Operativo|MUXB|saida[0]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|MUXB|saida[0]~5_combout\,
	datac => \bloco_Operativo|MUXB|saida[0]~2_combout\,
	datad => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	combout => \bloco_Operativo|ULA1|Add0~60_combout\);

-- Location: LCCOMB_X20_Y22_N16
\bloco_Operativo|ULA1|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~62_cout\ = CARRY((\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\) # (\bloco_Controle|actual_state.s8~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datab => \bloco_Controle|actual_state.s8~regout\,
	datad => VCC,
	cout => \bloco_Operativo|ULA1|Add0~62_cout\);

-- Location: LCCOMB_X20_Y22_N18
\bloco_Operativo|ULA1|Add0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~63_combout\ = (\bloco_Operativo|MUXA|saida[0]~0_combout\ & ((\bloco_Operativo|ULA1|Add0~60_combout\ & (\bloco_Operativo|ULA1|Add0~62_cout\ & VCC)) # (!\bloco_Operativo|ULA1|Add0~60_combout\ & 
-- (!\bloco_Operativo|ULA1|Add0~62_cout\)))) # (!\bloco_Operativo|MUXA|saida[0]~0_combout\ & ((\bloco_Operativo|ULA1|Add0~60_combout\ & (!\bloco_Operativo|ULA1|Add0~62_cout\)) # (!\bloco_Operativo|ULA1|Add0~60_combout\ & 
-- ((\bloco_Operativo|ULA1|Add0~62_cout\) # (GND)))))
-- \bloco_Operativo|ULA1|Add0~64\ = CARRY((\bloco_Operativo|MUXA|saida[0]~0_combout\ & (!\bloco_Operativo|ULA1|Add0~60_combout\ & !\bloco_Operativo|ULA1|Add0~62_cout\)) # (!\bloco_Operativo|MUXA|saida[0]~0_combout\ & ((!\bloco_Operativo|ULA1|Add0~62_cout\) # 
-- (!\bloco_Operativo|ULA1|Add0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[0]~0_combout\,
	datab => \bloco_Operativo|ULA1|Add0~60_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~62_cout\,
	combout => \bloco_Operativo|ULA1|Add0~63_combout\,
	cout => \bloco_Operativo|ULA1|Add0~64\);

-- Location: LCCOMB_X20_Y22_N20
\bloco_Operativo|ULA1|Add0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~67_combout\ = ((\bloco_Operativo|MUXA|saida[1]~31_combout\ $ (\bloco_Operativo|ULA1|Add0~66_combout\ $ (!\bloco_Operativo|ULA1|Add0~64\)))) # (GND)
-- \bloco_Operativo|ULA1|Add0~68\ = CARRY((\bloco_Operativo|MUXA|saida[1]~31_combout\ & ((\bloco_Operativo|ULA1|Add0~66_combout\) # (!\bloco_Operativo|ULA1|Add0~64\))) # (!\bloco_Operativo|MUXA|saida[1]~31_combout\ & (\bloco_Operativo|ULA1|Add0~66_combout\ & 
-- !\bloco_Operativo|ULA1|Add0~64\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[1]~31_combout\,
	datab => \bloco_Operativo|ULA1|Add0~66_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~64\,
	combout => \bloco_Operativo|ULA1|Add0~67_combout\,
	cout => \bloco_Operativo|ULA1|Add0~68\);

-- Location: LCCOMB_X20_Y22_N22
\bloco_Operativo|ULA1|Add0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~72_combout\ = (\bloco_Operativo|ULA1|Add0~71_combout\ & ((\bloco_Operativo|MUXA|saida[2]~30_combout\ & (\bloco_Operativo|ULA1|Add0~68\ & VCC)) # (!\bloco_Operativo|MUXA|saida[2]~30_combout\ & (!\bloco_Operativo|ULA1|Add0~68\)))) 
-- # (!\bloco_Operativo|ULA1|Add0~71_combout\ & ((\bloco_Operativo|MUXA|saida[2]~30_combout\ & (!\bloco_Operativo|ULA1|Add0~68\)) # (!\bloco_Operativo|MUXA|saida[2]~30_combout\ & ((\bloco_Operativo|ULA1|Add0~68\) # (GND)))))
-- \bloco_Operativo|ULA1|Add0~73\ = CARRY((\bloco_Operativo|ULA1|Add0~71_combout\ & (!\bloco_Operativo|MUXA|saida[2]~30_combout\ & !\bloco_Operativo|ULA1|Add0~68\)) # (!\bloco_Operativo|ULA1|Add0~71_combout\ & ((!\bloco_Operativo|ULA1|Add0~68\) # 
-- (!\bloco_Operativo|MUXA|saida[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~71_combout\,
	datab => \bloco_Operativo|MUXA|saida[2]~30_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~68\,
	combout => \bloco_Operativo|ULA1|Add0~72_combout\,
	cout => \bloco_Operativo|ULA1|Add0~73\);

-- Location: LCCOMB_X20_Y22_N24
\bloco_Operativo|ULA1|Add0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~76_combout\ = ((\bloco_Operativo|ULA1|Add0~186_combout\ $ (\bloco_Operativo|MUXA|saida[3]~29_combout\ $ (!\bloco_Operativo|ULA1|Add0~73\)))) # (GND)
-- \bloco_Operativo|ULA1|Add0~77\ = CARRY((\bloco_Operativo|ULA1|Add0~186_combout\ & ((\bloco_Operativo|MUXA|saida[3]~29_combout\) # (!\bloco_Operativo|ULA1|Add0~73\))) # (!\bloco_Operativo|ULA1|Add0~186_combout\ & (\bloco_Operativo|MUXA|saida[3]~29_combout\ 
-- & !\bloco_Operativo|ULA1|Add0~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~186_combout\,
	datab => \bloco_Operativo|MUXA|saida[3]~29_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~73\,
	combout => \bloco_Operativo|ULA1|Add0~76_combout\,
	cout => \bloco_Operativo|ULA1|Add0~77\);

-- Location: LCCOMB_X20_Y22_N26
\bloco_Operativo|ULA1|Add0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~80_combout\ = (\bloco_Operativo|MUXA|saida[4]~28_combout\ & ((\bloco_Operativo|ULA1|Add0~187_combout\ & (\bloco_Operativo|ULA1|Add0~77\ & VCC)) # (!\bloco_Operativo|ULA1|Add0~187_combout\ & (!\bloco_Operativo|ULA1|Add0~77\)))) # 
-- (!\bloco_Operativo|MUXA|saida[4]~28_combout\ & ((\bloco_Operativo|ULA1|Add0~187_combout\ & (!\bloco_Operativo|ULA1|Add0~77\)) # (!\bloco_Operativo|ULA1|Add0~187_combout\ & ((\bloco_Operativo|ULA1|Add0~77\) # (GND)))))
-- \bloco_Operativo|ULA1|Add0~81\ = CARRY((\bloco_Operativo|MUXA|saida[4]~28_combout\ & (!\bloco_Operativo|ULA1|Add0~187_combout\ & !\bloco_Operativo|ULA1|Add0~77\)) # (!\bloco_Operativo|MUXA|saida[4]~28_combout\ & ((!\bloco_Operativo|ULA1|Add0~77\) # 
-- (!\bloco_Operativo|ULA1|Add0~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[4]~28_combout\,
	datab => \bloco_Operativo|ULA1|Add0~187_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~77\,
	combout => \bloco_Operativo|ULA1|Add0~80_combout\,
	cout => \bloco_Operativo|ULA1|Add0~81\);

-- Location: LCCOMB_X20_Y22_N28
\bloco_Operativo|ULA1|Add0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~85_combout\ = ((\bloco_Operativo|MUXA|saida[5]~27_combout\ $ (\bloco_Operativo|ULA1|Add0~84_combout\ $ (!\bloco_Operativo|ULA1|Add0~81\)))) # (GND)
-- \bloco_Operativo|ULA1|Add0~86\ = CARRY((\bloco_Operativo|MUXA|saida[5]~27_combout\ & ((\bloco_Operativo|ULA1|Add0~84_combout\) # (!\bloco_Operativo|ULA1|Add0~81\))) # (!\bloco_Operativo|MUXA|saida[5]~27_combout\ & (\bloco_Operativo|ULA1|Add0~84_combout\ & 
-- !\bloco_Operativo|ULA1|Add0~81\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[5]~27_combout\,
	datab => \bloco_Operativo|ULA1|Add0~84_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~81\,
	combout => \bloco_Operativo|ULA1|Add0~85_combout\,
	cout => \bloco_Operativo|ULA1|Add0~86\);

-- Location: LCCOMB_X20_Y22_N30
\bloco_Operativo|ULA1|Add0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~88_combout\ = (\bloco_Operativo|MUXA|saida[6]~26_combout\ & ((\bloco_Operativo|ULA1|Add0~188_combout\ & (\bloco_Operativo|ULA1|Add0~86\ & VCC)) # (!\bloco_Operativo|ULA1|Add0~188_combout\ & (!\bloco_Operativo|ULA1|Add0~86\)))) # 
-- (!\bloco_Operativo|MUXA|saida[6]~26_combout\ & ((\bloco_Operativo|ULA1|Add0~188_combout\ & (!\bloco_Operativo|ULA1|Add0~86\)) # (!\bloco_Operativo|ULA1|Add0~188_combout\ & ((\bloco_Operativo|ULA1|Add0~86\) # (GND)))))
-- \bloco_Operativo|ULA1|Add0~89\ = CARRY((\bloco_Operativo|MUXA|saida[6]~26_combout\ & (!\bloco_Operativo|ULA1|Add0~188_combout\ & !\bloco_Operativo|ULA1|Add0~86\)) # (!\bloco_Operativo|MUXA|saida[6]~26_combout\ & ((!\bloco_Operativo|ULA1|Add0~86\) # 
-- (!\bloco_Operativo|ULA1|Add0~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[6]~26_combout\,
	datab => \bloco_Operativo|ULA1|Add0~188_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~86\,
	combout => \bloco_Operativo|ULA1|Add0~88_combout\,
	cout => \bloco_Operativo|ULA1|Add0~89\);

-- Location: LCCOMB_X20_Y21_N0
\bloco_Operativo|ULA1|Add0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~91_combout\ = ((\bloco_Operativo|ULA1|Add0~189_combout\ $ (\bloco_Operativo|MUXA|saida[7]~25_combout\ $ (!\bloco_Operativo|ULA1|Add0~89\)))) # (GND)
-- \bloco_Operativo|ULA1|Add0~92\ = CARRY((\bloco_Operativo|ULA1|Add0~189_combout\ & ((\bloco_Operativo|MUXA|saida[7]~25_combout\) # (!\bloco_Operativo|ULA1|Add0~89\))) # (!\bloco_Operativo|ULA1|Add0~189_combout\ & (\bloco_Operativo|MUXA|saida[7]~25_combout\ 
-- & !\bloco_Operativo|ULA1|Add0~89\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~189_combout\,
	datab => \bloco_Operativo|MUXA|saida[7]~25_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~89\,
	combout => \bloco_Operativo|ULA1|Add0~91_combout\,
	cout => \bloco_Operativo|ULA1|Add0~92\);

-- Location: LCCOMB_X19_Y19_N26
\bloco_Operativo|ULA1|Add0~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~165_combout\ = (\bloco_Operativo|ULA1|Add0~90_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~90_combout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Operativo|ULA1|Add0~91_combout\,
	combout => \bloco_Operativo|ULA1|Add0~165_combout\);

-- Location: LCFF_X19_Y19_N27
\bloco_Operativo|ULAsaida|actual_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~165_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(7));

-- Location: LCCOMB_X19_Y19_N20
\bloco_Operativo|PC|actual_state[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[7]~33_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(7))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULAsaida|actual_state\(7),
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|PC|actual_state[7]~33_combout\);

-- Location: LCCOMB_X19_Y19_N28
\bloco_Operativo|PC|actual_state[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[7]~5_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (((\bloco_Operativo|PC|actual_state[7]~33_combout\)))) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~90_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[7]~33_combout\ & \bloco_Operativo|ULA1|Add0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~90_combout\,
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|PC|actual_state[7]~33_combout\,
	datad => \bloco_Operativo|ULA1|Add0~91_combout\,
	combout => \bloco_Operativo|PC|actual_state[7]~5_combout\);

-- Location: LCCOMB_X19_Y19_N0
\bloco_Operativo|PC|actual_state[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[7]~feeder_combout\ = \bloco_Operativo|PC|actual_state[7]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[7]~5_combout\,
	combout => \bloco_Operativo|PC|actual_state[7]~feeder_combout\);

-- Location: LCFF_X34_Y21_N13
\bloco_Operativo|REG|actual_state[11][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][18]~regout\);

-- Location: LCFF_X33_Y21_N9
\bloco_Operativo|REG|actual_state[10][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][18]~regout\);

-- Location: LCCOMB_X33_Y21_N8
\bloco_Operativo|REG|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~11_combout\ = (\bloco_Operativo|REG|Mux13~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][18]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux13~10_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[10][18]~regout\ & \bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux13~10_combout\,
	datab => \bloco_Operativo|REG|actual_state[11][18]~regout\,
	datac => \bloco_Operativo|REG|actual_state[10][18]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux13~11_combout\);

-- Location: LCFF_X29_Y25_N19
\bloco_Operativo|REG|actual_state[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][18]~regout\);

-- Location: LCFF_X30_Y25_N15
\bloco_Operativo|REG|actual_state[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][18]~regout\);

-- Location: LCCOMB_X30_Y25_N14
\bloco_Operativo|REG|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[6][18]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[4][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[4][18]~regout\,
	datac => \bloco_Operativo|REG|actual_state[6][18]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux13~12_combout\);

-- Location: LCCOMB_X30_Y24_N12
\bloco_Operativo|REG|actual_state[7][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[7][18]~feeder_combout\ = \bloco_Operativo|MUX2|saida[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	combout => \bloco_Operativo|REG|actual_state[7][18]~feeder_combout\);

-- Location: LCFF_X30_Y24_N13
\bloco_Operativo|REG|actual_state[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[7][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][18]~regout\);

-- Location: LCCOMB_X30_Y24_N2
\bloco_Operativo|REG|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux13~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][18]~regout\))) # (!\bloco_Operativo|REG|Mux13~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[5][18]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux13~12_combout\,
	datad => \bloco_Operativo|REG|actual_state[7][18]~regout\,
	combout => \bloco_Operativo|REG|Mux13~13_combout\);

-- Location: LCCOMB_X32_Y20_N30
\bloco_Operativo|REG|actual_state[2][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[2][18]~feeder_combout\ = \bloco_Operativo|MUX2|saida[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	combout => \bloco_Operativo|REG|actual_state[2][18]~feeder_combout\);

-- Location: LCFF_X32_Y20_N31
\bloco_Operativo|REG|actual_state[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[2][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][18]~regout\);

-- Location: LCFF_X28_Y20_N19
\bloco_Operativo|REG|actual_state[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][18]~regout\);

-- Location: LCCOMB_X28_Y20_N18
\bloco_Operativo|REG|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~14_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[1][18]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[0][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[0][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[1][18]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux13~14_combout\);

-- Location: LCCOMB_X31_Y20_N10
\bloco_Operativo|REG|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~15_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux13~14_combout\ & (\bloco_Operativo|REG|actual_state[3][18]~regout\)) # (!\bloco_Operativo|REG|Mux13~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[2][18]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][18]~regout\,
	datab => \bloco_Operativo|REG|actual_state[2][18]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|Mux13~14_combout\,
	combout => \bloco_Operativo|REG|Mux13~15_combout\);

-- Location: LCCOMB_X30_Y24_N8
\bloco_Operativo|REG|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux13~13_combout\)) 
-- # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux13~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux13~13_combout\,
	datac => \bloco_Operativo|REG|Mux13~15_combout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux13~16_combout\);

-- Location: LCCOMB_X30_Y20_N16
\bloco_Operativo|REG|Mux13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~19_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux13~16_combout\ & (\bloco_Operativo|REG|Mux13~18_combout\)) # (!\bloco_Operativo|REG|Mux13~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux13~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux13~18_combout\,
	datab => \bloco_Operativo|REG|Mux13~11_combout\,
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|REG|Mux13~16_combout\,
	combout => \bloco_Operativo|REG|Mux13~19_combout\);

-- Location: LCCOMB_X25_Y17_N2
\bloco_Operativo|REG|actual_state[26][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[26][18]~feeder_combout\ = \bloco_Operativo|MUX2|saida[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	combout => \bloco_Operativo|REG|actual_state[26][18]~feeder_combout\);

-- Location: LCFF_X25_Y17_N3
\bloco_Operativo|REG|actual_state[26][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[26][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][18]~regout\);

-- Location: LCFF_X24_Y20_N27
\bloco_Operativo|REG|actual_state[18][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][18]~regout\);

-- Location: LCCOMB_X24_Y20_N26
\bloco_Operativo|REG|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~0_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[26][18]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[18][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[26][18]~regout\,
	datac => \bloco_Operativo|REG|actual_state[18][18]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux13~0_combout\);

-- Location: LCCOMB_X23_Y16_N22
\bloco_Operativo|REG|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux13~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][18]~regout\))) # (!\bloco_Operativo|REG|Mux13~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][18]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[30][18]~regout\,
	datad => \bloco_Operativo|REG|Mux13~0_combout\,
	combout => \bloco_Operativo|REG|Mux13~1_combout\);

-- Location: LCFF_X24_Y17_N31
\bloco_Operativo|REG|actual_state[28][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][18]~regout\);

-- Location: LCFF_X23_Y17_N23
\bloco_Operativo|REG|actual_state[16][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][18]~regout\);

-- Location: LCFF_X23_Y17_N17
\bloco_Operativo|REG|actual_state[24][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][18]~regout\);

-- Location: LCCOMB_X23_Y17_N16
\bloco_Operativo|REG|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|actual_state[24][18]~regout\) # (\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[16][18]~regout\ & ((!\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[16][18]~regout\,
	datac => \bloco_Operativo|REG|actual_state[24][18]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux13~4_combout\);

-- Location: LCCOMB_X24_Y17_N28
\bloco_Operativo|REG|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~5_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux13~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][18]~regout\))) # (!\bloco_Operativo|REG|Mux13~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][18]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][18]~regout\,
	datab => \bloco_Operativo|REG|actual_state[28][18]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|Mux13~4_combout\,
	combout => \bloco_Operativo|REG|Mux13~5_combout\);

-- Location: LCFF_X29_Y16_N29
\bloco_Operativo|REG|actual_state[25][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][18]~regout\);

-- Location: LCFF_X30_Y16_N25
\bloco_Operativo|REG|actual_state[17][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][18]~regout\);

-- Location: LCCOMB_X30_Y16_N24
\bloco_Operativo|REG|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[21][18]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[17][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[17][18]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux13~2_combout\);

-- Location: LCCOMB_X29_Y16_N28
\bloco_Operativo|REG|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux13~2_combout\ & (\bloco_Operativo|REG|actual_state[29][18]~regout\)) # (!\bloco_Operativo|REG|Mux13~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[25][18]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[25][18]~regout\,
	datad => \bloco_Operativo|REG|Mux13~2_combout\,
	combout => \bloco_Operativo|REG|Mux13~3_combout\);

-- Location: LCCOMB_X30_Y20_N28
\bloco_Operativo|REG|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~6_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22)) # ((\bloco_Operativo|REG|Mux13~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (!\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|Mux13~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux13~5_combout\,
	datad => \bloco_Operativo|REG|Mux13~3_combout\,
	combout => \bloco_Operativo|REG|Mux13~6_combout\);

-- Location: LCCOMB_X30_Y20_N26
\bloco_Operativo|REG|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~9_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux13~6_combout\ & (\bloco_Operativo|REG|Mux13~8_combout\)) # (!\bloco_Operativo|REG|Mux13~6_combout\ & ((\bloco_Operativo|REG|Mux13~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux13~8_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux13~1_combout\,
	datad => \bloco_Operativo|REG|Mux13~6_combout\,
	combout => \bloco_Operativo|REG|Mux13~9_combout\);

-- Location: LCCOMB_X30_Y20_N0
\bloco_Operativo|REG|Mux13~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux13~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux13~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux13~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux13~19_combout\,
	datad => \bloco_Operativo|REG|Mux13~9_combout\,
	combout => \bloco_Operativo|REG|Mux13~20_combout\);

-- Location: LCFF_X30_Y20_N1
\bloco_Operativo|A|actual_state[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux13~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(18));

-- Location: LCCOMB_X24_Y22_N26
\bloco_Operativo|cPC~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~5_combout\ = (\bloco_Operativo|A|actual_state\(28) & (\bloco_Operativo|B|actual_state\(28) & (\bloco_Operativo|B|actual_state\(27) $ (!\bloco_Operativo|A|actual_state\(27))))) # (!\bloco_Operativo|A|actual_state\(28) & 
-- (!\bloco_Operativo|B|actual_state\(28) & (\bloco_Operativo|B|actual_state\(27) $ (!\bloco_Operativo|A|actual_state\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(28),
	datab => \bloco_Operativo|B|actual_state\(28),
	datac => \bloco_Operativo|B|actual_state\(27),
	datad => \bloco_Operativo|A|actual_state\(27),
	combout => \bloco_Operativo|cPC~5_combout\);

-- Location: LCCOMB_X19_Y24_N2
\bloco_Operativo|MUXB|saida[18]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[18]~20_combout\ = (\bloco_Operativo|B|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(15) & !\bloco_Operativo|MUXB|saida[2]~6_combout\)) # (!\bloco_Operativo|MUXB|Equal2~1_combout\))) # 
-- (!\bloco_Operativo|B|actual_state\(18) & (\bloco_Operativo|RI|actual_state\(15) & ((!\bloco_Operativo|MUXB|saida[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(15),
	datac => \bloco_Operativo|MUXB|Equal2~1_combout\,
	datad => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	combout => \bloco_Operativo|MUXB|saida[18]~20_combout\);

-- Location: LCCOMB_X20_Y24_N2
\bloco_Operativo|cPC~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~7_combout\ = (\bloco_Operativo|cPC~6_combout\ & (\bloco_Operativo|cPC~5_combout\ & (\bloco_Operativo|A|actual_state\(18) $ (!\bloco_Operativo|MUXB|saida[18]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|cPC~6_combout\,
	datab => \bloco_Operativo|A|actual_state\(18),
	datac => \bloco_Operativo|cPC~5_combout\,
	datad => \bloco_Operativo|MUXB|saida[18]~20_combout\,
	combout => \bloco_Operativo|cPC~7_combout\);

-- Location: LCCOMB_X21_Y23_N22
\bloco_Operativo|MUXB|saida[17]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[17]~21_combout\ = (\bloco_Operativo|RI|actual_state\(15) & (((\bloco_Operativo|B|actual_state\(17) & !\bloco_Operativo|MUXB|Equal2~1_combout\)) # (!\bloco_Operativo|MUXB|saida[2]~6_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(15) & (\bloco_Operativo|B|actual_state\(17) & ((!\bloco_Operativo|MUXB|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(15),
	datab => \bloco_Operativo|B|actual_state\(17),
	datac => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datad => \bloco_Operativo|MUXB|Equal2~1_combout\,
	combout => \bloco_Operativo|MUXB|saida[17]~21_combout\);

-- Location: LCCOMB_X21_Y23_N8
\bloco_Operativo|cPC~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~8_combout\ = \bloco_Operativo|A|actual_state\(17) $ (!\bloco_Operativo|MUXB|saida[17]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bloco_Operativo|A|actual_state\(17),
	datad => \bloco_Operativo|MUXB|saida[17]~21_combout\,
	combout => \bloco_Operativo|cPC~8_combout\);

-- Location: LCFF_X22_Y24_N15
\bloco_Operativo|REG|actual_state[27][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][21]~regout\);

-- Location: LCFF_X22_Y24_N21
\bloco_Operativo|REG|actual_state[19][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][21]~regout\);

-- Location: LCCOMB_X22_Y24_N6
\bloco_Operativo|REG|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~7_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|RI|actual_state\(24))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[27][21]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[19][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[27][21]~regout\,
	datad => \bloco_Operativo|REG|actual_state[19][21]~regout\,
	combout => \bloco_Operativo|REG|Mux10~7_combout\);

-- Location: LCFF_X22_Y23_N27
\bloco_Operativo|REG|actual_state[31][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][21]~regout\);

-- Location: LCFF_X22_Y23_N13
\bloco_Operativo|REG|actual_state[23][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][21]~regout\);

-- Location: LCCOMB_X22_Y23_N26
\bloco_Operativo|REG|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~8_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux10~7_combout\ & (\bloco_Operativo|REG|actual_state[31][21]~regout\)) # (!\bloco_Operativo|REG|Mux10~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[23][21]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux10~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|Mux10~7_combout\,
	datac => \bloco_Operativo|REG|actual_state[31][21]~regout\,
	datad => \bloco_Operativo|REG|actual_state[23][21]~regout\,
	combout => \bloco_Operativo|REG|Mux10~8_combout\);

-- Location: LCFF_X30_Y16_N11
\bloco_Operativo|REG|actual_state[21][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][21]~regout\);

-- Location: LCFF_X31_Y16_N21
\bloco_Operativo|REG|actual_state[25][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][21]~regout\);

-- Location: LCFF_X30_Y16_N13
\bloco_Operativo|REG|actual_state[17][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][21]~regout\);

-- Location: LCCOMB_X30_Y16_N12
\bloco_Operativo|REG|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[25][21]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[17][21]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[25][21]~regout\,
	datac => \bloco_Operativo|REG|actual_state[17][21]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux10~0_combout\);

-- Location: LCCOMB_X30_Y16_N10
\bloco_Operativo|REG|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux10~0_combout\ & (\bloco_Operativo|REG|actual_state[29][21]~regout\)) # (!\bloco_Operativo|REG|Mux10~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[21][21]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][21]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[21][21]~regout\,
	datad => \bloco_Operativo|REG|Mux10~0_combout\,
	combout => \bloco_Operativo|REG|Mux10~1_combout\);

-- Location: LCFF_X25_Y16_N3
\bloco_Operativo|REG|actual_state[18][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][21]~regout\);

-- Location: LCCOMB_X25_Y16_N2
\bloco_Operativo|REG|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~2_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[22][21]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((\bloco_Operativo|REG|actual_state[18][21]~regout\ & !\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][21]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[18][21]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux10~2_combout\);

-- Location: LCFF_X27_Y16_N3
\bloco_Operativo|REG|actual_state[26][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][21]~regout\);

-- Location: LCCOMB_X27_Y16_N2
\bloco_Operativo|REG|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~3_combout\ = (\bloco_Operativo|REG|Mux10~2_combout\ & ((\bloco_Operativo|REG|actual_state[30][21]~regout\) # ((!\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|REG|Mux10~2_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[26][21]~regout\ & \bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][21]~regout\,
	datab => \bloco_Operativo|REG|Mux10~2_combout\,
	datac => \bloco_Operativo|REG|actual_state[26][21]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux10~3_combout\);

-- Location: LCFF_X23_Y19_N7
\bloco_Operativo|REG|actual_state[20][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][21]~regout\);

-- Location: LCFF_X23_Y19_N9
\bloco_Operativo|REG|actual_state[16][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][21]~regout\);

-- Location: LCCOMB_X23_Y19_N6
\bloco_Operativo|REG|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|RI|actual_state\(23))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[20][21]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[16][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[20][21]~regout\,
	datad => \bloco_Operativo|REG|actual_state[16][21]~regout\,
	combout => \bloco_Operativo|REG|Mux10~4_combout\);

-- Location: LCFF_X24_Y19_N9
\bloco_Operativo|REG|actual_state[24][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][21]~regout\);

-- Location: LCFF_X24_Y19_N3
\bloco_Operativo|REG|actual_state[28][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][21]~regout\);

-- Location: LCCOMB_X24_Y19_N8
\bloco_Operativo|REG|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~5_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux10~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][21]~regout\))) # (!\bloco_Operativo|REG|Mux10~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][21]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|Mux10~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux10~4_combout\,
	datac => \bloco_Operativo|REG|actual_state[24][21]~regout\,
	datad => \bloco_Operativo|REG|actual_state[28][21]~regout\,
	combout => \bloco_Operativo|REG|Mux10~5_combout\);

-- Location: LCCOMB_X20_Y19_N2
\bloco_Operativo|REG|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21)) # ((\bloco_Operativo|REG|Mux10~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (!\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux10~3_combout\,
	datad => \bloco_Operativo|REG|Mux10~5_combout\,
	combout => \bloco_Operativo|REG|Mux10~6_combout\);

-- Location: LCCOMB_X19_Y23_N24
\bloco_Operativo|REG|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~9_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux10~6_combout\ & (\bloco_Operativo|REG|Mux10~8_combout\)) # (!\bloco_Operativo|REG|Mux10~6_combout\ & ((\bloco_Operativo|REG|Mux10~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|Mux10~8_combout\,
	datac => \bloco_Operativo|REG|Mux10~1_combout\,
	datad => \bloco_Operativo|REG|Mux10~6_combout\,
	combout => \bloco_Operativo|REG|Mux10~9_combout\);

-- Location: LCCOMB_X20_Y23_N22
\bloco_Operativo|REG|Mux10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux10~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux10~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux10~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux10~19_combout\,
	datab => \bloco_Operativo|RI|actual_state\(25),
	datad => \bloco_Operativo|REG|Mux10~9_combout\,
	combout => \bloco_Operativo|REG|Mux10~20_combout\);

-- Location: LCFF_X20_Y23_N23
\bloco_Operativo|A|actual_state[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux10~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(21));

-- Location: LCCOMB_X20_Y23_N24
\bloco_Operativo|cPC~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~3_combout\ = (\bloco_Operativo|A|actual_state\(22) & (\bloco_Operativo|B|actual_state\(22) & (\bloco_Operativo|B|actual_state\(21) $ (!\bloco_Operativo|A|actual_state\(21))))) # (!\bloco_Operativo|A|actual_state\(22) & 
-- (!\bloco_Operativo|B|actual_state\(22) & (\bloco_Operativo|B|actual_state\(21) $ (!\bloco_Operativo|A|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(22),
	datab => \bloco_Operativo|B|actual_state\(21),
	datac => \bloco_Operativo|B|actual_state\(22),
	datad => \bloco_Operativo|A|actual_state\(21),
	combout => \bloco_Operativo|cPC~3_combout\);

-- Location: LCFF_X22_Y19_N1
\bloco_Operativo|RDM|actual_state[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(26));

-- Location: LCCOMB_X17_Y20_N30
\bloco_Operativo|MUXA|saida[26]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[26]~6_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(26)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state\(26),
	datac => \bloco_Operativo|A|actual_state\(26),
	datad => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[26]~6_combout\);

-- Location: LCCOMB_X17_Y20_N0
\bloco_Operativo|ULA1|Add0~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~147_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[26]~6_combout\) # (\bloco_Operativo|MUXB|saida[26]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|MUXA|saida[26]~6_combout\,
	datac => \bloco_Operativo|MUXB|saida[26]~12_combout\,
	datad => \bloco_Operativo|ULA1|Add0~58_combout\,
	combout => \bloco_Operativo|ULA1|Add0~147_combout\);

-- Location: LCCOMB_X20_Y20_N6
\bloco_Operativo|ULA1|Add0~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~148_combout\ = (\bloco_Operativo|MUXA|saida[26]~6_combout\ & ((\bloco_Operativo|ULA1|Add0~208_combout\ & (\bloco_Operativo|ULA1|Add0~146\ & VCC)) # (!\bloco_Operativo|ULA1|Add0~208_combout\ & 
-- (!\bloco_Operativo|ULA1|Add0~146\)))) # (!\bloco_Operativo|MUXA|saida[26]~6_combout\ & ((\bloco_Operativo|ULA1|Add0~208_combout\ & (!\bloco_Operativo|ULA1|Add0~146\)) # (!\bloco_Operativo|ULA1|Add0~208_combout\ & ((\bloco_Operativo|ULA1|Add0~146\) # 
-- (GND)))))
-- \bloco_Operativo|ULA1|Add0~149\ = CARRY((\bloco_Operativo|MUXA|saida[26]~6_combout\ & (!\bloco_Operativo|ULA1|Add0~208_combout\ & !\bloco_Operativo|ULA1|Add0~146\)) # (!\bloco_Operativo|MUXA|saida[26]~6_combout\ & ((!\bloco_Operativo|ULA1|Add0~146\) # 
-- (!\bloco_Operativo|ULA1|Add0~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[26]~6_combout\,
	datab => \bloco_Operativo|ULA1|Add0~208_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~146\,
	combout => \bloco_Operativo|ULA1|Add0~148_combout\,
	cout => \bloco_Operativo|ULA1|Add0~149\);

-- Location: LCCOMB_X19_Y20_N16
\bloco_Operativo|ULA1|Add0~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~184_combout\ = (\bloco_Operativo|ULA1|Add0~147_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~147_combout\,
	datad => \bloco_Operativo|ULA1|Add0~148_combout\,
	combout => \bloco_Operativo|ULA1|Add0~184_combout\);

-- Location: LCFF_X19_Y20_N17
\bloco_Operativo|ULAsaida|actual_state[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~184_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(26));

-- Location: LCCOMB_X22_Y19_N0
\bloco_Operativo|MUX2|saida[26]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[26]~6_combout\ = (\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|RDM|actual_state\(26))) # (!\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s4~regout\,
	datac => \bloco_Operativo|RDM|actual_state\(26),
	datad => \bloco_Operativo|ULAsaida|actual_state\(26),
	combout => \bloco_Operativo|MUX2|saida[26]~6_combout\);

-- Location: LCFF_X28_Y18_N1
\bloco_Operativo|REG|actual_state[22][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][26]~regout\);

-- Location: LCFF_X28_Y18_N19
\bloco_Operativo|REG|actual_state[18][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][26]~regout\);

-- Location: LCCOMB_X28_Y18_N18
\bloco_Operativo|REG|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[26][26]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[18][26]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[26][26]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[18][26]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux5~0_combout\);

-- Location: LCCOMB_X28_Y18_N0
\bloco_Operativo|REG|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux5~0_combout\ & (\bloco_Operativo|REG|actual_state[30][26]~regout\)) # (!\bloco_Operativo|REG|Mux5~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[22][26]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][26]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[22][26]~regout\,
	datad => \bloco_Operativo|REG|Mux5~0_combout\,
	combout => \bloco_Operativo|REG|Mux5~1_combout\);

-- Location: LCCOMB_X22_Y25_N2
\bloco_Operativo|REG|actual_state[31][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[31][26]~feeder_combout\ = \bloco_Operativo|MUX2|saida[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	combout => \bloco_Operativo|REG|actual_state[31][26]~feeder_combout\);

-- Location: LCFF_X22_Y25_N3
\bloco_Operativo|REG|actual_state[31][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[31][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][26]~regout\);

-- Location: LCFF_X22_Y22_N29
\bloco_Operativo|REG|actual_state[27][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][26]~regout\);

-- Location: LCCOMB_X22_Y22_N30
\bloco_Operativo|REG|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~8_combout\ = (\bloco_Operativo|REG|Mux5~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][26]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24)))) # (!\bloco_Operativo|REG|Mux5~7_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[27][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux5~7_combout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[31][26]~regout\,
	datad => \bloco_Operativo|REG|actual_state[27][26]~regout\,
	combout => \bloco_Operativo|REG|Mux5~8_combout\);

-- Location: LCCOMB_X21_Y19_N14
\bloco_Operativo|REG|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~9_combout\ = (\bloco_Operativo|REG|Mux5~6_combout\ & (((\bloco_Operativo|REG|Mux5~8_combout\)) # (!\bloco_Operativo|RI|actual_state\(22)))) # (!\bloco_Operativo|REG|Mux5~6_combout\ & (\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux5~6_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux5~1_combout\,
	datad => \bloco_Operativo|REG|Mux5~8_combout\,
	combout => \bloco_Operativo|REG|Mux5~9_combout\);

-- Location: LCFF_X33_Y21_N23
\bloco_Operativo|REG|actual_state[8][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][26]~regout\);

-- Location: LCFF_X32_Y21_N15
\bloco_Operativo|REG|actual_state[9][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][26]~regout\);

-- Location: LCCOMB_X33_Y21_N22
\bloco_Operativo|REG|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~10_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22)) # ((\bloco_Operativo|REG|actual_state[9][26]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[8][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[8][26]~regout\,
	datad => \bloco_Operativo|REG|actual_state[9][26]~regout\,
	combout => \bloco_Operativo|REG|Mux5~10_combout\);

-- Location: LCFF_X31_Y18_N7
\bloco_Operativo|REG|actual_state[11][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][26]~regout\);

-- Location: LCCOMB_X32_Y19_N4
\bloco_Operativo|REG|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux5~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][26]~regout\))) # (!\bloco_Operativo|REG|Mux5~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][26]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][26]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux5~10_combout\,
	datad => \bloco_Operativo|REG|actual_state[11][26]~regout\,
	combout => \bloco_Operativo|REG|Mux5~11_combout\);

-- Location: LCFF_X30_Y19_N17
\bloco_Operativo|REG|actual_state[12][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][26]~regout\);

-- Location: LCFF_X31_Y19_N31
\bloco_Operativo|REG|actual_state[14][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][26]~regout\);

-- Location: LCCOMB_X30_Y19_N18
\bloco_Operativo|REG|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|RI|actual_state\(22))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[14][26]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[12][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[12][26]~regout\,
	datad => \bloco_Operativo|REG|actual_state[14][26]~regout\,
	combout => \bloco_Operativo|REG|Mux5~17_combout\);

-- Location: LCCOMB_X22_Y19_N14
\bloco_Operativo|REG|actual_state[15][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[15][26]~feeder_combout\ = \bloco_Operativo|MUX2|saida[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	combout => \bloco_Operativo|REG|actual_state[15][26]~feeder_combout\);

-- Location: LCFF_X22_Y19_N15
\bloco_Operativo|REG|actual_state[15][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[15][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][26]~regout\);

-- Location: LCCOMB_X29_Y19_N18
\bloco_Operativo|REG|Mux5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~18_combout\ = (\bloco_Operativo|REG|Mux5~17_combout\ & (((\bloco_Operativo|REG|actual_state[15][26]~regout\) # (!\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|REG|Mux5~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[13][26]~regout\ & ((\bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][26]~regout\,
	datab => \bloco_Operativo|REG|Mux5~17_combout\,
	datac => \bloco_Operativo|REG|actual_state[15][26]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux5~18_combout\);

-- Location: LCFF_X28_Y25_N19
\bloco_Operativo|REG|actual_state[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][26]~regout\);

-- Location: LCFF_X28_Y24_N3
\bloco_Operativo|REG|actual_state[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][26]~regout\);

-- Location: LCFF_X28_Y24_N1
\bloco_Operativo|REG|actual_state[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][26]~regout\);

-- Location: LCCOMB_X28_Y24_N0
\bloco_Operativo|REG|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[6][26]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[4][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[4][26]~regout\,
	datac => \bloco_Operativo|REG|actual_state[6][26]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux5~12_combout\);

-- Location: LCCOMB_X28_Y25_N18
\bloco_Operativo|REG|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux5~12_combout\ & (\bloco_Operativo|REG|actual_state[7][26]~regout\)) # (!\bloco_Operativo|REG|Mux5~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[5][26]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[7][26]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[5][26]~regout\,
	datad => \bloco_Operativo|REG|Mux5~12_combout\,
	combout => \bloco_Operativo|REG|Mux5~13_combout\);

-- Location: LCCOMB_X28_Y22_N10
\bloco_Operativo|REG|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~16_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24)) # (\bloco_Operativo|REG|Mux5~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux5~15_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux5~15_combout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|REG|Mux5~13_combout\,
	combout => \bloco_Operativo|REG|Mux5~16_combout\);

-- Location: LCCOMB_X21_Y19_N0
\bloco_Operativo|REG|Mux5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~19_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux5~16_combout\ & ((\bloco_Operativo|REG|Mux5~18_combout\))) # (!\bloco_Operativo|REG|Mux5~16_combout\ & (\bloco_Operativo|REG|Mux5~11_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux5~11_combout\,
	datac => \bloco_Operativo|REG|Mux5~18_combout\,
	datad => \bloco_Operativo|REG|Mux5~16_combout\,
	combout => \bloco_Operativo|REG|Mux5~19_combout\);

-- Location: LCCOMB_X21_Y19_N24
\bloco_Operativo|REG|Mux5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux5~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux5~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Mux5~9_combout\,
	datac => \bloco_Operativo|RI|actual_state\(25),
	datad => \bloco_Operativo|REG|Mux5~19_combout\,
	combout => \bloco_Operativo|REG|Mux5~20_combout\);

-- Location: LCFF_X21_Y19_N25
\bloco_Operativo|A|actual_state[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux5~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(26));

-- Location: LCCOMB_X33_Y23_N28
\bloco_Operativo|REG|actual_state[11][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[11][25]~feeder_combout\ = \bloco_Operativo|MUX2|saida[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	combout => \bloco_Operativo|REG|actual_state[11][25]~feeder_combout\);

-- Location: LCFF_X33_Y23_N29
\bloco_Operativo|REG|actual_state[11][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[11][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][25]~regout\);

-- Location: LCCOMB_X34_Y22_N0
\bloco_Operativo|REG|actual_state[8][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[8][25]~feeder_combout\ = \bloco_Operativo|MUX2|saida[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	combout => \bloco_Operativo|REG|actual_state[8][25]~feeder_combout\);

-- Location: LCFF_X34_Y22_N1
\bloco_Operativo|REG|actual_state[8][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[8][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][25]~regout\);

-- Location: LCFF_X34_Y23_N3
\bloco_Operativo|REG|actual_state[10][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][25]~regout\);

-- Location: LCCOMB_X34_Y23_N0
\bloco_Operativo|REG|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~12_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21)) # (\bloco_Operativo|REG|actual_state[10][25]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[8][25]~regout\ & (!\bloco_Operativo|RI|actual_state\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[8][25]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|actual_state[10][25]~regout\,
	combout => \bloco_Operativo|REG|Mux6~12_combout\);

-- Location: LCCOMB_X34_Y23_N10
\bloco_Operativo|REG|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux6~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][25]~regout\))) # (!\bloco_Operativo|REG|Mux6~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][25]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[9][25]~regout\,
	datab => \bloco_Operativo|REG|actual_state[11][25]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|Mux6~12_combout\,
	combout => \bloco_Operativo|REG|Mux6~13_combout\);

-- Location: LCCOMB_X29_Y23_N30
\bloco_Operativo|REG|actual_state[3][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[3][25]~feeder_combout\ = \bloco_Operativo|MUX2|saida[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	combout => \bloco_Operativo|REG|actual_state[3][25]~feeder_combout\);

-- Location: LCFF_X29_Y23_N31
\bloco_Operativo|REG|actual_state[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[3][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][25]~regout\);

-- Location: LCFF_X30_Y21_N19
\bloco_Operativo|REG|actual_state[0][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][25]~regout\);

-- Location: LCFF_X30_Y18_N1
\bloco_Operativo|REG|actual_state[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][25]~regout\);

-- Location: LCCOMB_X30_Y21_N8
\bloco_Operativo|REG|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[2][25]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[0][25]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[2][25]~regout\,
	combout => \bloco_Operativo|REG|Mux6~14_combout\);

-- Location: LCCOMB_X30_Y23_N2
\bloco_Operativo|REG|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~15_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux6~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][25]~regout\))) # (!\bloco_Operativo|REG|Mux6~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[1][25]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[1][25]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[3][25]~regout\,
	datad => \bloco_Operativo|REG|Mux6~14_combout\,
	combout => \bloco_Operativo|REG|Mux6~15_combout\);

-- Location: LCCOMB_X30_Y23_N20
\bloco_Operativo|REG|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux6~13_combout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((!\bloco_Operativo|RI|actual_state\(23) & 
-- \bloco_Operativo|REG|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux6~13_combout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|Mux6~15_combout\,
	combout => \bloco_Operativo|REG|Mux6~16_combout\);

-- Location: LCCOMB_X28_Y21_N12
\bloco_Operativo|REG|actual_state[13][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[13][25]~feeder_combout\ = \bloco_Operativo|MUX2|saida[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	combout => \bloco_Operativo|REG|actual_state[13][25]~feeder_combout\);

-- Location: LCFF_X28_Y21_N13
\bloco_Operativo|REG|actual_state[13][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[13][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][25]~regout\);

-- Location: LCCOMB_X28_Y21_N14
\bloco_Operativo|REG|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22)) # (\bloco_Operativo|REG|actual_state[13][25]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[12][25]~regout\ & (!\bloco_Operativo|RI|actual_state\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[12][25]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[13][25]~regout\,
	combout => \bloco_Operativo|REG|Mux6~17_combout\);

-- Location: LCFF_X29_Y18_N7
\bloco_Operativo|REG|actual_state[14][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][25]~regout\);

-- Location: LCCOMB_X28_Y21_N24
\bloco_Operativo|REG|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~18_combout\ = (\bloco_Operativo|REG|Mux6~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][25]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux6~17_combout\ & 
-- (((\bloco_Operativo|RI|actual_state\(22) & \bloco_Operativo|REG|actual_state[14][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[15][25]~regout\,
	datab => \bloco_Operativo|REG|Mux6~17_combout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[14][25]~regout\,
	combout => \bloco_Operativo|REG|Mux6~18_combout\);

-- Location: LCCOMB_X30_Y23_N30
\bloco_Operativo|REG|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~19_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux6~16_combout\ & ((\bloco_Operativo|REG|Mux6~18_combout\))) # (!\bloco_Operativo|REG|Mux6~16_combout\ & (\bloco_Operativo|REG|Mux6~11_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux6~11_combout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux6~16_combout\,
	datad => \bloco_Operativo|REG|Mux6~18_combout\,
	combout => \bloco_Operativo|REG|Mux6~19_combout\);

-- Location: LCFF_X22_Y24_N13
\bloco_Operativo|REG|actual_state[19][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][25]~regout\);

-- Location: LCCOMB_X22_Y24_N12
\bloco_Operativo|REG|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[27][25]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[19][25]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[27][25]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[19][25]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux6~7_combout\);

-- Location: LCCOMB_X25_Y24_N10
\bloco_Operativo|REG|actual_state[31][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[31][25]~feeder_combout\ = \bloco_Operativo|MUX2|saida[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	combout => \bloco_Operativo|REG|actual_state[31][25]~feeder_combout\);

-- Location: LCFF_X25_Y24_N11
\bloco_Operativo|REG|actual_state[31][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[31][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][25]~regout\);

-- Location: LCCOMB_X25_Y24_N20
\bloco_Operativo|REG|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~8_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux6~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][25]~regout\))) # (!\bloco_Operativo|REG|Mux6~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[23][25]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[23][25]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux6~7_combout\,
	datad => \bloco_Operativo|REG|actual_state[31][25]~regout\,
	combout => \bloco_Operativo|REG|Mux6~8_combout\);

-- Location: LCCOMB_X31_Y16_N18
\bloco_Operativo|REG|actual_state[29][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[29][25]~feeder_combout\ = \bloco_Operativo|MUX2|saida[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	combout => \bloco_Operativo|REG|actual_state[29][25]~feeder_combout\);

-- Location: LCFF_X31_Y16_N19
\bloco_Operativo|REG|actual_state[29][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[29][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][25]~regout\);

-- Location: LCFF_X30_Y16_N9
\bloco_Operativo|REG|actual_state[21][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][25]~regout\);

-- Location: LCFF_X30_Y16_N27
\bloco_Operativo|REG|actual_state[17][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][25]~regout\);

-- Location: LCCOMB_X30_Y16_N26
\bloco_Operativo|REG|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[25][25]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[17][25]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][25]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[17][25]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux6~0_combout\);

-- Location: LCCOMB_X30_Y16_N8
\bloco_Operativo|REG|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux6~0_combout\ & (\bloco_Operativo|REG|actual_state[29][25]~regout\)) # (!\bloco_Operativo|REG|Mux6~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[21][25]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[29][25]~regout\,
	datac => \bloco_Operativo|REG|actual_state[21][25]~regout\,
	datad => \bloco_Operativo|REG|Mux6~0_combout\,
	combout => \bloco_Operativo|REG|Mux6~1_combout\);

-- Location: LCCOMB_X30_Y23_N0
\bloco_Operativo|REG|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~9_combout\ = (\bloco_Operativo|REG|Mux6~6_combout\ & (((\bloco_Operativo|REG|Mux6~8_combout\)) # (!\bloco_Operativo|RI|actual_state\(21)))) # (!\bloco_Operativo|REG|Mux6~6_combout\ & (\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux6~6_combout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux6~8_combout\,
	datad => \bloco_Operativo|REG|Mux6~1_combout\,
	combout => \bloco_Operativo|REG|Mux6~9_combout\);

-- Location: LCCOMB_X30_Y23_N10
\bloco_Operativo|REG|Mux6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux6~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux6~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux6~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Mux6~19_combout\,
	datac => \bloco_Operativo|RI|actual_state\(25),
	datad => \bloco_Operativo|REG|Mux6~9_combout\,
	combout => \bloco_Operativo|REG|Mux6~20_combout\);

-- Location: LCFF_X30_Y23_N11
\bloco_Operativo|A|actual_state[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux6~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(25));

-- Location: LCCOMB_X25_Y23_N16
\bloco_Operativo|cPC~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~2_combout\ = (\bloco_Operativo|B|actual_state\(26) & (\bloco_Operativo|A|actual_state\(26) & (\bloco_Operativo|B|actual_state\(25) $ (!\bloco_Operativo|A|actual_state\(25))))) # (!\bloco_Operativo|B|actual_state\(26) & 
-- (!\bloco_Operativo|A|actual_state\(26) & (\bloco_Operativo|B|actual_state\(25) $ (!\bloco_Operativo|A|actual_state\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(26),
	datab => \bloco_Operativo|B|actual_state\(25),
	datac => \bloco_Operativo|A|actual_state\(26),
	datad => \bloco_Operativo|A|actual_state\(25),
	combout => \bloco_Operativo|cPC~2_combout\);

-- Location: LCCOMB_X18_Y22_N30
\bloco_Operativo|MUXB|saida[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[0]~3_combout\ = (!\bloco_Controle|actual_state.s1~regout\ & \bloco_Controle|actual_state.s0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bloco_Controle|actual_state.s1~regout\,
	datad => \bloco_Controle|actual_state.s0~regout\,
	combout => \bloco_Operativo|MUXB|saida[0]~3_combout\);

-- Location: LCCOMB_X20_Y22_N6
\bloco_Operativo|MUXB|saida[1]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[1]~53_combout\ = (\bloco_Operativo|MUXB|saida[1]~52_combout\) # ((\bloco_Operativo|B|actual_state\(1) & (!\bloco_Controle|actual_state.s2~regout\ & \bloco_Operativo|MUXB|saida[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(1),
	datab => \bloco_Controle|actual_state.s2~regout\,
	datac => \bloco_Operativo|MUXB|saida[0]~3_combout\,
	datad => \bloco_Operativo|MUXB|saida[1]~52_combout\,
	combout => \bloco_Operativo|MUXB|saida[1]~53_combout\);

-- Location: LCCOMB_X21_Y22_N0
\bloco_Operativo|cPC~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~4_combout\ = (\bloco_Operativo|cPC~3_combout\ & (\bloco_Operativo|cPC~2_combout\ & (\bloco_Operativo|A|actual_state\(1) $ (!\bloco_Operativo|MUXB|saida[1]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(1),
	datab => \bloco_Operativo|cPC~3_combout\,
	datac => \bloco_Operativo|cPC~2_combout\,
	datad => \bloco_Operativo|MUXB|saida[1]~53_combout\,
	combout => \bloco_Operativo|cPC~4_combout\);

-- Location: LCCOMB_X20_Y24_N4
\bloco_Operativo|cPC~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~9_combout\ = (\bloco_Operativo|cPC~1_combout\ & (\bloco_Operativo|cPC~7_combout\ & (\bloco_Operativo|cPC~8_combout\ & \bloco_Operativo|cPC~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|cPC~1_combout\,
	datab => \bloco_Operativo|cPC~7_combout\,
	datac => \bloco_Operativo|cPC~8_combout\,
	datad => \bloco_Operativo|cPC~4_combout\,
	combout => \bloco_Operativo|cPC~9_combout\);

-- Location: LCFF_X32_Y23_N29
\bloco_Operativo|REG|actual_state[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][11]~regout\);

-- Location: LCFF_X32_Y23_N11
\bloco_Operativo|REG|actual_state[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][11]~regout\);

-- Location: LCCOMB_X32_Y23_N10
\bloco_Operativo|REG|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[10][11]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[8][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[10][11]~regout\,
	datac => \bloco_Operativo|REG|actual_state[8][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux20~12_combout\);

-- Location: LCFF_X31_Y23_N17
\bloco_Operativo|REG|actual_state[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][11]~regout\);

-- Location: LCFF_X31_Y23_N27
\bloco_Operativo|REG|actual_state[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][11]~regout\);

-- Location: LCCOMB_X31_Y23_N16
\bloco_Operativo|REG|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux20~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][11]~regout\))) # (!\bloco_Operativo|REG|Mux20~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][11]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux20~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|Mux20~12_combout\,
	datac => \bloco_Operativo|REG|actual_state[9][11]~regout\,
	datad => \bloco_Operativo|REG|actual_state[11][11]~regout\,
	combout => \bloco_Operativo|REG|Mux20~13_combout\);

-- Location: LCFF_X28_Y20_N31
\bloco_Operativo|REG|actual_state[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][11]~regout\);

-- Location: LCFF_X31_Y22_N5
\bloco_Operativo|REG|actual_state[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][11]~regout\);

-- Location: LCFF_X31_Y22_N7
\bloco_Operativo|REG|actual_state[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][11]~regout\);

-- Location: LCCOMB_X31_Y22_N6
\bloco_Operativo|REG|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[2][11]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[0][11]~regout\,
	datac => \bloco_Operativo|REG|actual_state[2][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux20~14_combout\);

-- Location: LCCOMB_X24_Y22_N10
\bloco_Operativo|REG|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~15_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux20~14_combout\ & (\bloco_Operativo|REG|actual_state[3][11]~regout\)) # (!\bloco_Operativo|REG|Mux20~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][11]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][11]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[1][11]~regout\,
	datad => \bloco_Operativo|REG|Mux20~14_combout\,
	combout => \bloco_Operativo|REG|Mux20~15_combout\);

-- Location: LCCOMB_X24_Y22_N4
\bloco_Operativo|REG|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~16_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|RI|actual_state\(24))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|Mux20~13_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux20~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|Mux20~13_combout\,
	datad => \bloco_Operativo|REG|Mux20~15_combout\,
	combout => \bloco_Operativo|REG|Mux20~16_combout\);

-- Location: LCFF_X32_Y18_N15
\bloco_Operativo|REG|actual_state[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][11]~regout\);

-- Location: LCFF_X30_Y19_N5
\bloco_Operativo|REG|actual_state[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][11]~regout\);

-- Location: LCCOMB_X30_Y19_N4
\bloco_Operativo|REG|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|actual_state[13][11]~regout\) # (\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[12][11]~regout\ & ((!\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[12][11]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[13][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux20~17_combout\);

-- Location: LCCOMB_X27_Y21_N0
\bloco_Operativo|REG|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~18_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux20~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][11]~regout\))) # (!\bloco_Operativo|REG|Mux20~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[14][11]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[14][11]~regout\,
	datab => \bloco_Operativo|REG|actual_state[15][11]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|Mux20~17_combout\,
	combout => \bloco_Operativo|REG|Mux20~18_combout\);

-- Location: LCCOMB_X28_Y24_N24
\bloco_Operativo|REG|actual_state[6][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[6][11]~feeder_combout\ = \bloco_Operativo|MUX2|saida[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	combout => \bloco_Operativo|REG|actual_state[6][11]~feeder_combout\);

-- Location: LCFF_X28_Y24_N25
\bloco_Operativo|REG|actual_state[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[6][11]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][11]~regout\);

-- Location: LCCOMB_X29_Y24_N10
\bloco_Operativo|REG|actual_state[7][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[7][11]~feeder_combout\ = \bloco_Operativo|MUX2|saida[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	combout => \bloco_Operativo|REG|actual_state[7][11]~feeder_combout\);

-- Location: LCFF_X29_Y24_N11
\bloco_Operativo|REG|actual_state[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[7][11]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][11]~regout\);

-- Location: LCCOMB_X28_Y24_N22
\bloco_Operativo|REG|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~11_combout\ = (\bloco_Operativo|REG|Mux20~10_combout\ & (((\bloco_Operativo|REG|actual_state[7][11]~regout\) # (!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux20~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[6][11]~regout\ & ((\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux20~10_combout\,
	datab => \bloco_Operativo|REG|actual_state[6][11]~regout\,
	datac => \bloco_Operativo|REG|actual_state[7][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux20~11_combout\);

-- Location: LCCOMB_X24_Y22_N14
\bloco_Operativo|REG|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~19_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux20~16_combout\ & (\bloco_Operativo|REG|Mux20~18_combout\)) # (!\bloco_Operativo|REG|Mux20~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux20~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux20~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|Mux20~16_combout\,
	datac => \bloco_Operativo|REG|Mux20~18_combout\,
	datad => \bloco_Operativo|REG|Mux20~11_combout\,
	combout => \bloco_Operativo|REG|Mux20~19_combout\);

-- Location: LCFF_X30_Y17_N9
\bloco_Operativo|REG|actual_state[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][11]~regout\);

-- Location: LCFF_X30_Y17_N31
\bloco_Operativo|REG|actual_state[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][11]~regout\);

-- Location: LCFF_X29_Y17_N7
\bloco_Operativo|REG|actual_state[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][11]~regout\);

-- Location: LCCOMB_X29_Y17_N6
\bloco_Operativo|REG|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|actual_state[25][11]~regout\) # (\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[17][11]~regout\ & ((!\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[17][11]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux20~0_combout\);

-- Location: LCCOMB_X30_Y17_N8
\bloco_Operativo|REG|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux20~0_combout\ & (\bloco_Operativo|REG|actual_state[29][11]~regout\)) # (!\bloco_Operativo|REG|Mux20~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[21][11]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][11]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[21][11]~regout\,
	datad => \bloco_Operativo|REG|Mux20~0_combout\,
	combout => \bloco_Operativo|REG|Mux20~1_combout\);

-- Location: LCFF_X25_Y19_N31
\bloco_Operativo|REG|actual_state[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][11]~regout\);

-- Location: LCCOMB_X25_Y19_N8
\bloco_Operativo|REG|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~3_combout\ = (\bloco_Operativo|REG|Mux20~2_combout\ & (((\bloco_Operativo|REG|actual_state[30][11]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24)))) # (!\bloco_Operativo|REG|Mux20~2_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[26][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux20~2_combout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[26][11]~regout\,
	datad => \bloco_Operativo|REG|actual_state[30][11]~regout\,
	combout => \bloco_Operativo|REG|Mux20~3_combout\);

-- Location: LCFF_X25_Y20_N31
\bloco_Operativo|REG|actual_state[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][11]~regout\);

-- Location: LCCOMB_X21_Y16_N16
\bloco_Operativo|REG|actual_state[16][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[16][11]~feeder_combout\ = \bloco_Operativo|MUX2|saida[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	combout => \bloco_Operativo|REG|actual_state[16][11]~feeder_combout\);

-- Location: LCFF_X21_Y16_N17
\bloco_Operativo|REG|actual_state[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[16][11]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][11]~regout\);

-- Location: LCCOMB_X21_Y16_N22
\bloco_Operativo|REG|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[20][11]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[16][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][11]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[16][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux20~4_combout\);

-- Location: LCCOMB_X24_Y20_N4
\bloco_Operativo|REG|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~5_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux20~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][11]~regout\))) # (!\bloco_Operativo|REG|Mux20~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][11]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[24][11]~regout\,
	datab => \bloco_Operativo|REG|actual_state[28][11]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|REG|Mux20~4_combout\,
	combout => \bloco_Operativo|REG|Mux20~5_combout\);

-- Location: LCCOMB_X24_Y22_N28
\bloco_Operativo|REG|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21)) # ((\bloco_Operativo|REG|Mux20~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (!\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux20~3_combout\,
	datad => \bloco_Operativo|REG|Mux20~5_combout\,
	combout => \bloco_Operativo|REG|Mux20~6_combout\);

-- Location: LCCOMB_X23_Y22_N22
\bloco_Operativo|REG|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~9_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux20~6_combout\ & (\bloco_Operativo|REG|Mux20~8_combout\)) # (!\bloco_Operativo|REG|Mux20~6_combout\ & ((\bloco_Operativo|REG|Mux20~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux20~8_combout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux20~1_combout\,
	datad => \bloco_Operativo|REG|Mux20~6_combout\,
	combout => \bloco_Operativo|REG|Mux20~9_combout\);

-- Location: LCCOMB_X23_Y22_N18
\bloco_Operativo|REG|Mux20~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux20~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux20~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux20~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux20~19_combout\,
	datad => \bloco_Operativo|REG|Mux20~9_combout\,
	combout => \bloco_Operativo|REG|Mux20~20_combout\);

-- Location: LCFF_X23_Y22_N19
\bloco_Operativo|A|actual_state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux20~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(11));

-- Location: LCFF_X22_Y19_N29
\bloco_Operativo|RDM|actual_state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(9));

-- Location: LCCOMB_X17_Y21_N26
\bloco_Operativo|PC|actual_state[9]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[9]~35_combout\ = (\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(9)))) # (!\bloco_Controle|actual_state.s8~regout\ & (!\bloco_Operativo|ULA1|saida[0]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Operativo|ULAsaida|actual_state\(9),
	combout => \bloco_Operativo|PC|actual_state[9]~35_combout\);

-- Location: LCFF_X22_Y19_N11
\bloco_Operativo|RDM|actual_state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(8));

-- Location: LCCOMB_X22_Y19_N10
\bloco_Operativo|MUX2|saida[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[8]~24_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(8)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(8),
	datab => \bloco_Controle|actual_state.s4~regout\,
	datac => \bloco_Operativo|RDM|actual_state\(8),
	combout => \bloco_Operativo|MUX2|saida[8]~24_combout\);

-- Location: LCCOMB_X24_Y25_N14
\bloco_Operativo|REG|actual_state[31][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[31][8]~feeder_combout\ = \bloco_Operativo|MUX2|saida[8]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	combout => \bloco_Operativo|REG|actual_state[31][8]~feeder_combout\);

-- Location: LCFF_X24_Y25_N15
\bloco_Operativo|REG|actual_state[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[31][8]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][8]~regout\);

-- Location: LCFF_X25_Y24_N1
\bloco_Operativo|REG|actual_state[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][8]~regout\);

-- Location: LCCOMB_X25_Y24_N0
\bloco_Operativo|REG|Mux55~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[23][8]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[19][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[19][8]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[23][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux55~7_combout\);

-- Location: LCFF_X24_Y24_N1
\bloco_Operativo|REG|actual_state[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][8]~regout\);

-- Location: LCCOMB_X24_Y25_N22
\bloco_Operativo|REG|Mux55~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~8_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux55~7_combout\ & (\bloco_Operativo|REG|actual_state[31][8]~regout\)) # (!\bloco_Operativo|REG|Mux55~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[27][8]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux55~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[31][8]~regout\,
	datac => \bloco_Operativo|REG|Mux55~7_combout\,
	datad => \bloco_Operativo|REG|actual_state[27][8]~regout\,
	combout => \bloco_Operativo|REG|Mux55~8_combout\);

-- Location: LCFF_X27_Y18_N5
\bloco_Operativo|REG|actual_state[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][8]~regout\);

-- Location: LCCOMB_X27_Y18_N4
\bloco_Operativo|REG|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[26][8]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[18][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][8]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[26][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux55~0_combout\);

-- Location: LCFF_X27_Y18_N23
\bloco_Operativo|REG|actual_state[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][8]~regout\);

-- Location: LCCOMB_X27_Y18_N22
\bloco_Operativo|REG|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~1_combout\ = (\bloco_Operativo|REG|Mux55~0_combout\ & (((\bloco_Operativo|REG|actual_state[30][8]~regout\) # (!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux55~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][8]~regout\ & ((\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][8]~regout\,
	datab => \bloco_Operativo|REG|Mux55~0_combout\,
	datac => \bloco_Operativo|REG|actual_state[30][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux55~1_combout\);

-- Location: LCFF_X29_Y16_N27
\bloco_Operativo|REG|actual_state[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][8]~regout\);

-- Location: LCFF_X28_Y16_N9
\bloco_Operativo|REG|actual_state[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][8]~regout\);

-- Location: LCFF_X28_Y16_N19
\bloco_Operativo|REG|actual_state[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][8]~regout\);

-- Location: LCCOMB_X28_Y16_N18
\bloco_Operativo|REG|Mux55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[21][8]~regout\) # ((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (((\bloco_Operativo|REG|actual_state[17][8]~regout\ & !\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[21][8]~regout\,
	datac => \bloco_Operativo|REG|actual_state[17][8]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux55~2_combout\);

-- Location: LCCOMB_X29_Y16_N26
\bloco_Operativo|REG|Mux55~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux55~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][8]~regout\))) # (!\bloco_Operativo|REG|Mux55~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][8]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][8]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[29][8]~regout\,
	datad => \bloco_Operativo|REG|Mux55~2_combout\,
	combout => \bloco_Operativo|REG|Mux55~3_combout\);

-- Location: LCCOMB_X25_Y21_N2
\bloco_Operativo|REG|Mux55~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17)) # (\bloco_Operativo|REG|Mux55~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|Mux55~5_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux55~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux55~3_combout\,
	combout => \bloco_Operativo|REG|Mux55~6_combout\);

-- Location: LCCOMB_X25_Y21_N20
\bloco_Operativo|REG|Mux55~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~9_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux55~6_combout\ & (\bloco_Operativo|REG|Mux55~8_combout\)) # (!\bloco_Operativo|REG|Mux55~6_combout\ & ((\bloco_Operativo|REG|Mux55~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|Mux55~8_combout\,
	datac => \bloco_Operativo|REG|Mux55~1_combout\,
	datad => \bloco_Operativo|REG|Mux55~6_combout\,
	combout => \bloco_Operativo|REG|Mux55~9_combout\);

-- Location: LCFF_X34_Y20_N1
\bloco_Operativo|REG|actual_state[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][8]~regout\);

-- Location: LCFF_X34_Y20_N3
\bloco_Operativo|REG|actual_state[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][8]~regout\);

-- Location: LCCOMB_X34_Y20_N0
\bloco_Operativo|REG|Mux55~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~18_combout\ = (\bloco_Operativo|REG|Mux55~17_combout\ & (((\bloco_Operativo|REG|actual_state[15][8]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16)))) # (!\bloco_Operativo|REG|Mux55~17_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[13][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux55~17_combout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[13][8]~regout\,
	datad => \bloco_Operativo|REG|actual_state[15][8]~regout\,
	combout => \bloco_Operativo|REG|Mux55~18_combout\);

-- Location: LCFF_X25_Y21_N31
\bloco_Operativo|REG|actual_state[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][8]~regout\);

-- Location: LCFF_X27_Y21_N7
\bloco_Operativo|REG|actual_state[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][8]~regout\);

-- Location: LCFF_X28_Y21_N21
\bloco_Operativo|REG|actual_state[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][8]~regout\);

-- Location: LCFF_X27_Y21_N25
\bloco_Operativo|REG|actual_state[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][8]~regout\);

-- Location: LCCOMB_X28_Y21_N26
\bloco_Operativo|REG|Mux55~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~14_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|RI|actual_state\(16))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[1][8]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[0][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[0][8]~regout\,
	datad => \bloco_Operativo|REG|actual_state[1][8]~regout\,
	combout => \bloco_Operativo|REG|Mux55~14_combout\);

-- Location: LCCOMB_X28_Y21_N28
\bloco_Operativo|REG|Mux55~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~15_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux55~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][8]~regout\))) # (!\bloco_Operativo|REG|Mux55~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[2][8]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux55~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[2][8]~regout\,
	datac => \bloco_Operativo|REG|actual_state[3][8]~regout\,
	datad => \bloco_Operativo|REG|Mux55~14_combout\,
	combout => \bloco_Operativo|REG|Mux55~15_combout\);

-- Location: LCCOMB_X24_Y25_N4
\bloco_Operativo|REG|actual_state[5][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[5][8]~feeder_combout\ = \bloco_Operativo|MUX2|saida[8]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	combout => \bloco_Operativo|REG|actual_state[5][8]~feeder_combout\);

-- Location: LCFF_X24_Y25_N5
\bloco_Operativo|REG|actual_state[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[5][8]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][8]~regout\);

-- Location: LCFF_X25_Y25_N23
\bloco_Operativo|REG|actual_state[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[8]~24_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][8]~regout\);

-- Location: LCCOMB_X25_Y25_N18
\bloco_Operativo|REG|Mux55~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~13_combout\ = (\bloco_Operativo|REG|Mux55~12_combout\ & (((\bloco_Operativo|REG|actual_state[7][8]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16)))) # (!\bloco_Operativo|REG|Mux55~12_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[5][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux55~12_combout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[5][8]~regout\,
	datad => \bloco_Operativo|REG|actual_state[7][8]~regout\,
	combout => \bloco_Operativo|REG|Mux55~13_combout\);

-- Location: LCCOMB_X28_Y21_N10
\bloco_Operativo|REG|Mux55~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~16_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19)) # (\bloco_Operativo|REG|Mux55~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux55~15_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|Mux55~15_combout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|Mux55~13_combout\,
	combout => \bloco_Operativo|REG|Mux55~16_combout\);

-- Location: LCCOMB_X29_Y21_N26
\bloco_Operativo|REG|Mux55~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux55~16_combout\ & ((\bloco_Operativo|REG|Mux55~18_combout\))) # (!\bloco_Operativo|REG|Mux55~16_combout\ & 
-- (\bloco_Operativo|REG|Mux55~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux55~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux55~11_combout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux55~18_combout\,
	datad => \bloco_Operativo|REG|Mux55~16_combout\,
	combout => \bloco_Operativo|REG|Mux55~19_combout\);

-- Location: LCCOMB_X18_Y21_N20
\bloco_Operativo|REG|Mux55~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux55~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux55~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux55~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux55~9_combout\,
	datad => \bloco_Operativo|REG|Mux55~19_combout\,
	combout => \bloco_Operativo|REG|Mux55~20_combout\);

-- Location: LCFF_X18_Y21_N21
\bloco_Operativo|B|actual_state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux55~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(8));

-- Location: LCCOMB_X20_Y21_N2
\bloco_Operativo|ULA1|Add0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~94_combout\ = (\bloco_Operativo|MUXA|saida[8]~24_combout\ & ((\bloco_Operativo|ULA1|Add0~190_combout\ & (\bloco_Operativo|ULA1|Add0~92\ & VCC)) # (!\bloco_Operativo|ULA1|Add0~190_combout\ & (!\bloco_Operativo|ULA1|Add0~92\)))) # 
-- (!\bloco_Operativo|MUXA|saida[8]~24_combout\ & ((\bloco_Operativo|ULA1|Add0~190_combout\ & (!\bloco_Operativo|ULA1|Add0~92\)) # (!\bloco_Operativo|ULA1|Add0~190_combout\ & ((\bloco_Operativo|ULA1|Add0~92\) # (GND)))))
-- \bloco_Operativo|ULA1|Add0~95\ = CARRY((\bloco_Operativo|MUXA|saida[8]~24_combout\ & (!\bloco_Operativo|ULA1|Add0~190_combout\ & !\bloco_Operativo|ULA1|Add0~92\)) # (!\bloco_Operativo|MUXA|saida[8]~24_combout\ & ((!\bloco_Operativo|ULA1|Add0~92\) # 
-- (!\bloco_Operativo|ULA1|Add0~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[8]~24_combout\,
	datab => \bloco_Operativo|ULA1|Add0~190_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~92\,
	combout => \bloco_Operativo|ULA1|Add0~94_combout\,
	cout => \bloco_Operativo|ULA1|Add0~95\);

-- Location: LCCOMB_X17_Y21_N2
\bloco_Operativo|ULA1|Add0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~93_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[8]~24_combout\) # (\bloco_Operativo|MUXB|saida[8]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[8]~24_combout\,
	datab => \bloco_Operativo|MUXB|saida[8]~39_combout\,
	datac => \bloco_Operativo|ULA1|Add0~58_combout\,
	combout => \bloco_Operativo|ULA1|Add0~93_combout\);

-- Location: LCCOMB_X17_Y21_N16
\bloco_Operativo|ULA1|Add0~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~166_combout\ = (\bloco_Operativo|ULA1|Add0~93_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~94_combout\,
	datad => \bloco_Operativo|ULA1|Add0~93_combout\,
	combout => \bloco_Operativo|ULA1|Add0~166_combout\);

-- Location: LCFF_X17_Y21_N17
\bloco_Operativo|ULAsaida|actual_state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~166_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(8));

-- Location: LCCOMB_X17_Y21_N18
\bloco_Operativo|PC|actual_state[8]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[8]~34_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(8))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(8),
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|PC|actual_state[8]~34_combout\);

-- Location: LCCOMB_X17_Y21_N28
\bloco_Operativo|PC|actual_state[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[8]~6_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|PC|actual_state[8]~34_combout\)) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~93_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[8]~34_combout\ & \bloco_Operativo|ULA1|Add0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|PC|actual_state[8]~34_combout\,
	datac => \bloco_Operativo|ULA1|Add0~94_combout\,
	datad => \bloco_Operativo|ULA1|Add0~93_combout\,
	combout => \bloco_Operativo|PC|actual_state[8]~6_combout\);

-- Location: LCCOMB_X17_Y21_N4
\bloco_Operativo|PC|actual_state[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[8]~feeder_combout\ = \bloco_Operativo|PC|actual_state[8]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[8]~6_combout\,
	combout => \bloco_Operativo|PC|actual_state[8]~feeder_combout\);

-- Location: LCFF_X17_Y21_N5
\bloco_Operativo|PC|actual_state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[8]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(8));

-- Location: LCCOMB_X17_Y20_N26
\bloco_Operativo|MUXPC|saida[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXPC|saida[8]~6_combout\ = (\bloco_Controle|actual_state.s5~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(8))) # (!\bloco_Controle|actual_state.s5~regout\ & ((\bloco_Controle|actual_state.s3~regout\ & 
-- (\bloco_Operativo|ULAsaida|actual_state\(8))) # (!\bloco_Controle|actual_state.s3~regout\ & ((\bloco_Operativo|PC|actual_state\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s5~regout\,
	datab => \bloco_Operativo|ULAsaida|actual_state\(8),
	datac => \bloco_Controle|actual_state.s3~regout\,
	datad => \bloco_Operativo|PC|actual_state\(8),
	combout => \bloco_Operativo|MUXPC|saida[8]~6_combout\);

-- Location: LCCOMB_X19_Y25_N16
\bloco_Operativo|MUXPC|saida[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXPC|saida[9]~7_combout\ = (\bloco_Controle|actual_state.s3~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(9))) # (!\bloco_Controle|actual_state.s3~regout\ & ((\bloco_Controle|actual_state.s5~regout\ & 
-- (\bloco_Operativo|ULAsaida|actual_state\(9))) # (!\bloco_Controle|actual_state.s5~regout\ & ((\bloco_Operativo|PC|actual_state\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(9),
	datab => \bloco_Controle|actual_state.s3~regout\,
	datac => \bloco_Operativo|PC|actual_state\(9),
	datad => \bloco_Controle|actual_state.s5~regout\,
	combout => \bloco_Operativo|MUXPC|saida[9]~7_combout\);

-- Location: LCCOMB_X19_Y25_N4
\bloco_Operativo|MUXA|saida[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[11]~21_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(11)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|WideOr6~0_combout\,
	datab => \bloco_Operativo|PC|actual_state\(11),
	datac => \bloco_Operativo|A|actual_state\(11),
	combout => \bloco_Operativo|MUXA|saida[11]~21_combout\);

-- Location: LCFF_X22_Y23_N9
\bloco_Operativo|REG|actual_state[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][10]~regout\);

-- Location: LCFF_X23_Y23_N31
\bloco_Operativo|REG|actual_state[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][10]~regout\);

-- Location: LCCOMB_X22_Y23_N22
\bloco_Operativo|REG|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~7_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[23][10]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((!\bloco_Operativo|RI|actual_state\(24) & \bloco_Operativo|REG|actual_state[19][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[23][10]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|REG|actual_state[19][10]~regout\,
	combout => \bloco_Operativo|REG|Mux21~7_combout\);

-- Location: LCFF_X22_Y23_N25
\bloco_Operativo|REG|actual_state[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][10]~regout\);

-- Location: LCFF_X23_Y23_N21
\bloco_Operativo|REG|actual_state[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][10]~regout\);

-- Location: LCCOMB_X22_Y23_N24
\bloco_Operativo|REG|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~8_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux21~7_combout\ & (\bloco_Operativo|REG|actual_state[31][10]~regout\)) # (!\bloco_Operativo|REG|Mux21~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[27][10]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|Mux21~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux21~7_combout\,
	datac => \bloco_Operativo|REG|actual_state[31][10]~regout\,
	datad => \bloco_Operativo|REG|actual_state[27][10]~regout\,
	combout => \bloco_Operativo|REG|Mux21~8_combout\);

-- Location: LCCOMB_X27_Y20_N26
\bloco_Operativo|REG|actual_state[22][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[22][10]~feeder_combout\ = \bloco_Operativo|MUX2|saida[10]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	combout => \bloco_Operativo|REG|actual_state[22][10]~feeder_combout\);

-- Location: LCFF_X27_Y20_N27
\bloco_Operativo|REG|actual_state[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[22][10]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][10]~regout\);

-- Location: LCFF_X24_Y16_N23
\bloco_Operativo|REG|actual_state[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][10]~regout\);

-- Location: LCFF_X27_Y16_N23
\bloco_Operativo|REG|actual_state[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][10]~regout\);

-- Location: LCCOMB_X27_Y16_N22
\bloco_Operativo|REG|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|actual_state[26][10]~regout\) # (\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[18][10]~regout\ & ((!\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[18][10]~regout\,
	datac => \bloco_Operativo|REG|actual_state[26][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux21~0_combout\);

-- Location: LCCOMB_X27_Y20_N0
\bloco_Operativo|REG|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux21~0_combout\ & (\bloco_Operativo|REG|actual_state[30][10]~regout\)) # (!\bloco_Operativo|REG|Mux21~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[22][10]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][10]~regout\,
	datab => \bloco_Operativo|REG|actual_state[22][10]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|Mux21~0_combout\,
	combout => \bloco_Operativo|REG|Mux21~1_combout\);

-- Location: LCFF_X23_Y17_N9
\bloco_Operativo|REG|actual_state[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][10]~regout\);

-- Location: LCFF_X23_Y17_N11
\bloco_Operativo|REG|actual_state[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][10]~regout\);

-- Location: LCCOMB_X23_Y17_N10
\bloco_Operativo|REG|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[24][10]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[16][10]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[24][10]~regout\,
	datac => \bloco_Operativo|REG|actual_state[16][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux21~4_combout\);

-- Location: LCFF_X22_Y17_N9
\bloco_Operativo|REG|actual_state[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][10]~regout\);

-- Location: LCFF_X22_Y17_N7
\bloco_Operativo|REG|actual_state[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][10]~regout\);

-- Location: LCCOMB_X22_Y17_N8
\bloco_Operativo|REG|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~5_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux21~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][10]~regout\))) # (!\bloco_Operativo|REG|Mux21~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][10]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux21~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|Mux21~4_combout\,
	datac => \bloco_Operativo|REG|actual_state[20][10]~regout\,
	datad => \bloco_Operativo|REG|actual_state[28][10]~regout\,
	combout => \bloco_Operativo|REG|Mux21~5_combout\);

-- Location: LCFF_X28_Y17_N31
\bloco_Operativo|REG|actual_state[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][10]~regout\);

-- Location: LCCOMB_X28_Y17_N30
\bloco_Operativo|REG|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~2_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[21][10]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((\bloco_Operativo|REG|actual_state[17][10]~regout\ & !\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][10]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[17][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux21~2_combout\);

-- Location: LCFF_X27_Y17_N29
\bloco_Operativo|REG|actual_state[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][10]~regout\);

-- Location: LCCOMB_X27_Y17_N28
\bloco_Operativo|REG|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~3_combout\ = (\bloco_Operativo|REG|Mux21~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][10]~regout\) # ((!\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|REG|Mux21~2_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[25][10]~regout\ & \bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][10]~regout\,
	datab => \bloco_Operativo|REG|Mux21~2_combout\,
	datac => \bloco_Operativo|REG|actual_state[25][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux21~3_combout\);

-- Location: LCCOMB_X19_Y25_N28
\bloco_Operativo|REG|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|RI|actual_state\(21))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux21~3_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux21~5_combout\,
	datad => \bloco_Operativo|REG|Mux21~3_combout\,
	combout => \bloco_Operativo|REG|Mux21~6_combout\);

-- Location: LCCOMB_X19_Y25_N14
\bloco_Operativo|REG|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~9_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux21~6_combout\ & (\bloco_Operativo|REG|Mux21~8_combout\)) # (!\bloco_Operativo|REG|Mux21~6_combout\ & ((\bloco_Operativo|REG|Mux21~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|Mux21~8_combout\,
	datac => \bloco_Operativo|REG|Mux21~1_combout\,
	datad => \bloco_Operativo|REG|Mux21~6_combout\,
	combout => \bloco_Operativo|REG|Mux21~9_combout\);

-- Location: LCFF_X34_Y20_N23
\bloco_Operativo|REG|actual_state[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][10]~regout\);

-- Location: LCFF_X34_Y20_N17
\bloco_Operativo|REG|actual_state[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][10]~regout\);

-- Location: LCFF_X33_Y20_N15
\bloco_Operativo|REG|actual_state[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][10]~regout\);

-- Location: LCCOMB_X33_Y20_N14
\bloco_Operativo|REG|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[14][10]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[12][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[12][10]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[14][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux21~17_combout\);

-- Location: LCCOMB_X34_Y20_N16
\bloco_Operativo|REG|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~18_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux21~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][10]~regout\))) # (!\bloco_Operativo|REG|Mux21~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[13][10]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[13][10]~regout\,
	datac => \bloco_Operativo|REG|actual_state[15][10]~regout\,
	datad => \bloco_Operativo|REG|Mux21~17_combout\,
	combout => \bloco_Operativo|REG|Mux21~18_combout\);

-- Location: LCFF_X34_Y21_N25
\bloco_Operativo|REG|actual_state[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][10]~regout\);

-- Location: LCFF_X33_Y21_N13
\bloco_Operativo|REG|actual_state[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][10]~regout\);

-- Location: LCCOMB_X33_Y21_N12
\bloco_Operativo|REG|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~11_combout\ = (\bloco_Operativo|REG|Mux21~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][10]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux21~10_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[10][10]~regout\ & \bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux21~10_combout\,
	datab => \bloco_Operativo|REG|actual_state[11][10]~regout\,
	datac => \bloco_Operativo|REG|actual_state[10][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux21~11_combout\);

-- Location: LCFF_X31_Y21_N1
\bloco_Operativo|REG|actual_state[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][10]~regout\);

-- Location: LCFF_X31_Y21_N31
\bloco_Operativo|REG|actual_state[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][10]~regout\);

-- Location: LCCOMB_X31_Y21_N30
\bloco_Operativo|REG|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~15_combout\ = (\bloco_Operativo|REG|Mux21~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][10]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux21~14_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[2][10]~regout\ & \bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux21~14_combout\,
	datab => \bloco_Operativo|REG|actual_state[3][10]~regout\,
	datac => \bloco_Operativo|REG|actual_state[2][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux21~15_combout\);

-- Location: LCFF_X27_Y25_N25
\bloco_Operativo|REG|actual_state[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][10]~regout\);

-- Location: LCFF_X27_Y25_N3
\bloco_Operativo|REG|actual_state[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][10]~regout\);

-- Location: LCCOMB_X27_Y25_N2
\bloco_Operativo|REG|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~12_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[6][10]~regout\) # ((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & 
-- (((\bloco_Operativo|REG|actual_state[4][10]~regout\ & !\bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[6][10]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux21~12_combout\);

-- Location: LCFF_X31_Y25_N11
\bloco_Operativo|REG|actual_state[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][10]~regout\);

-- Location: LCCOMB_X31_Y25_N10
\bloco_Operativo|REG|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~13_combout\ = (\bloco_Operativo|REG|Mux21~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][10]~regout\) # ((!\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|REG|Mux21~12_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[5][10]~regout\ & \bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[7][10]~regout\,
	datab => \bloco_Operativo|REG|Mux21~12_combout\,
	datac => \bloco_Operativo|REG|actual_state[5][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux21~13_combout\);

-- Location: LCCOMB_X32_Y24_N30
\bloco_Operativo|REG|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|RI|actual_state\(23))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux21~13_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux21~15_combout\,
	datad => \bloco_Operativo|REG|Mux21~13_combout\,
	combout => \bloco_Operativo|REG|Mux21~16_combout\);

-- Location: LCCOMB_X32_Y24_N0
\bloco_Operativo|REG|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~19_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux21~16_combout\ & (\bloco_Operativo|REG|Mux21~18_combout\)) # (!\bloco_Operativo|REG|Mux21~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux21~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux21~18_combout\,
	datac => \bloco_Operativo|REG|Mux21~11_combout\,
	datad => \bloco_Operativo|REG|Mux21~16_combout\,
	combout => \bloco_Operativo|REG|Mux21~19_combout\);

-- Location: LCCOMB_X19_Y25_N26
\bloco_Operativo|REG|Mux21~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux21~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux21~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux21~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux21~9_combout\,
	datad => \bloco_Operativo|REG|Mux21~19_combout\,
	combout => \bloco_Operativo|REG|Mux21~20_combout\);

-- Location: LCFF_X19_Y25_N27
\bloco_Operativo|A|actual_state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux21~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(10));

-- Location: LCCOMB_X19_Y25_N24
\bloco_Operativo|MUXA|saida[10]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[10]~22_combout\ = (\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|A|actual_state\(10))) # (!\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|PC|actual_state\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|WideOr6~0_combout\,
	datab => \bloco_Operativo|A|actual_state\(10),
	datac => \bloco_Operativo|PC|actual_state\(10),
	combout => \bloco_Operativo|MUXA|saida[10]~22_combout\);

-- Location: LCCOMB_X20_Y21_N4
\bloco_Operativo|ULA1|Add0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~97_combout\ = ((\bloco_Operativo|ULA1|Add0~191_combout\ $ (\bloco_Operativo|MUXA|saida[9]~23_combout\ $ (!\bloco_Operativo|ULA1|Add0~95\)))) # (GND)
-- \bloco_Operativo|ULA1|Add0~98\ = CARRY((\bloco_Operativo|ULA1|Add0~191_combout\ & ((\bloco_Operativo|MUXA|saida[9]~23_combout\) # (!\bloco_Operativo|ULA1|Add0~95\))) # (!\bloco_Operativo|ULA1|Add0~191_combout\ & (\bloco_Operativo|MUXA|saida[9]~23_combout\ 
-- & !\bloco_Operativo|ULA1|Add0~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~191_combout\,
	datab => \bloco_Operativo|MUXA|saida[9]~23_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~95\,
	combout => \bloco_Operativo|ULA1|Add0~97_combout\,
	cout => \bloco_Operativo|ULA1|Add0~98\);

-- Location: LCCOMB_X20_Y21_N6
\bloco_Operativo|ULA1|Add0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~100_combout\ = (\bloco_Operativo|ULA1|Add0~192_combout\ & ((\bloco_Operativo|MUXA|saida[10]~22_combout\ & (\bloco_Operativo|ULA1|Add0~98\ & VCC)) # (!\bloco_Operativo|MUXA|saida[10]~22_combout\ & 
-- (!\bloco_Operativo|ULA1|Add0~98\)))) # (!\bloco_Operativo|ULA1|Add0~192_combout\ & ((\bloco_Operativo|MUXA|saida[10]~22_combout\ & (!\bloco_Operativo|ULA1|Add0~98\)) # (!\bloco_Operativo|MUXA|saida[10]~22_combout\ & ((\bloco_Operativo|ULA1|Add0~98\) # 
-- (GND)))))
-- \bloco_Operativo|ULA1|Add0~101\ = CARRY((\bloco_Operativo|ULA1|Add0~192_combout\ & (!\bloco_Operativo|MUXA|saida[10]~22_combout\ & !\bloco_Operativo|ULA1|Add0~98\)) # (!\bloco_Operativo|ULA1|Add0~192_combout\ & ((!\bloco_Operativo|ULA1|Add0~98\) # 
-- (!\bloco_Operativo|MUXA|saida[10]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~192_combout\,
	datab => \bloco_Operativo|MUXA|saida[10]~22_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~98\,
	combout => \bloco_Operativo|ULA1|Add0~100_combout\,
	cout => \bloco_Operativo|ULA1|Add0~101\);

-- Location: LCCOMB_X20_Y21_N8
\bloco_Operativo|ULA1|Add0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~103_combout\ = ((\bloco_Operativo|ULA1|Add0~193_combout\ $ (\bloco_Operativo|MUXA|saida[11]~21_combout\ $ (!\bloco_Operativo|ULA1|Add0~101\)))) # (GND)
-- \bloco_Operativo|ULA1|Add0~104\ = CARRY((\bloco_Operativo|ULA1|Add0~193_combout\ & ((\bloco_Operativo|MUXA|saida[11]~21_combout\) # (!\bloco_Operativo|ULA1|Add0~101\))) # (!\bloco_Operativo|ULA1|Add0~193_combout\ & 
-- (\bloco_Operativo|MUXA|saida[11]~21_combout\ & !\bloco_Operativo|ULA1|Add0~101\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~193_combout\,
	datab => \bloco_Operativo|MUXA|saida[11]~21_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~101\,
	combout => \bloco_Operativo|ULA1|Add0~103_combout\,
	cout => \bloco_Operativo|ULA1|Add0~104\);

-- Location: LCCOMB_X20_Y25_N18
\bloco_Operativo|PC|actual_state[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[11]~9_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|PC|actual_state[11]~37_combout\)) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~102_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[11]~37_combout\ & \bloco_Operativo|ULA1|Add0~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state[11]~37_combout\,
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|ULA1|Add0~102_combout\,
	datad => \bloco_Operativo|ULA1|Add0~103_combout\,
	combout => \bloco_Operativo|PC|actual_state[11]~9_combout\);

-- Location: LCCOMB_X20_Y25_N12
\bloco_Operativo|PC|actual_state[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[11]~feeder_combout\ = \bloco_Operativo|PC|actual_state[11]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[11]~9_combout\,
	combout => \bloco_Operativo|PC|actual_state[11]~feeder_combout\);

-- Location: LCFF_X20_Y25_N13
\bloco_Operativo|PC|actual_state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[11]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(9),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(11));

-- Location: LCCOMB_X19_Y25_N0
\bloco_Operativo|MUXPC|saida[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXPC|saida[11]~9_combout\ = (\bloco_Controle|actual_state.s3~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(11))) # (!\bloco_Controle|actual_state.s3~regout\ & ((\bloco_Controle|actual_state.s5~regout\ & 
-- (\bloco_Operativo|ULAsaida|actual_state\(11))) # (!\bloco_Controle|actual_state.s5~regout\ & ((\bloco_Operativo|PC|actual_state\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(11),
	datab => \bloco_Controle|actual_state.s3~regout\,
	datac => \bloco_Operativo|PC|actual_state\(11),
	datad => \bloco_Controle|actual_state.s5~regout\,
	combout => \bloco_Operativo|MUXPC|saida[11]~9_combout\);

-- Location: M4K_X52_Y21
\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:1:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCFF_X19_Y21_N31
\bloco_Operativo|RDM|actual_state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(10));

-- Location: LCCOMB_X20_Y24_N8
\bloco_Operativo|MUX2|saida[10]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[10]~22_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(10)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(10),
	datac => \bloco_Controle|actual_state.s4~regout\,
	datad => \bloco_Operativo|RDM|actual_state\(10),
	combout => \bloco_Operativo|MUX2|saida[10]~22_combout\);

-- Location: LCFF_X31_Y25_N13
\bloco_Operativo|REG|actual_state[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][10]~regout\);

-- Location: LCCOMB_X27_Y25_N24
\bloco_Operativo|REG|Mux53~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[6][10]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[4][10]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[4][10]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[6][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux53~12_combout\);

-- Location: LCCOMB_X31_Y25_N12
\bloco_Operativo|REG|Mux53~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux53~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][10]~regout\))) # (!\bloco_Operativo|REG|Mux53~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[5][10]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux53~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][10]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[7][10]~regout\,
	datad => \bloco_Operativo|REG|Mux53~12_combout\,
	combout => \bloco_Operativo|REG|Mux53~13_combout\);

-- Location: LCCOMB_X31_Y21_N22
\bloco_Operativo|REG|Mux53~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~15_combout\ = (\bloco_Operativo|REG|Mux53~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][10]~regout\) # ((!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux53~14_combout\ & 
-- (((\bloco_Operativo|RI|actual_state\(17) & \bloco_Operativo|REG|actual_state[2][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux53~14_combout\,
	datab => \bloco_Operativo|REG|actual_state[3][10]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|actual_state[2][10]~regout\,
	combout => \bloco_Operativo|REG|Mux53~15_combout\);

-- Location: LCCOMB_X31_Y21_N24
\bloco_Operativo|REG|Mux53~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~16_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|Mux53~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (!\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|Mux53~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux53~13_combout\,
	datad => \bloco_Operativo|REG|Mux53~15_combout\,
	combout => \bloco_Operativo|REG|Mux53~16_combout\);

-- Location: LCFF_X33_Y20_N21
\bloco_Operativo|REG|actual_state[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][10]~regout\);

-- Location: LCCOMB_X33_Y20_N20
\bloco_Operativo|REG|Mux53~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[14][10]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[12][10]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[14][10]~regout\,
	datac => \bloco_Operativo|REG|actual_state[12][10]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux53~17_combout\);

-- Location: LCCOMB_X34_Y20_N6
\bloco_Operativo|REG|Mux53~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~18_combout\ = (\bloco_Operativo|REG|Mux53~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][10]~regout\) # ((!\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|REG|Mux53~17_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[13][10]~regout\ & \bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[15][10]~regout\,
	datab => \bloco_Operativo|REG|actual_state[13][10]~regout\,
	datac => \bloco_Operativo|REG|Mux53~17_combout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux53~18_combout\);

-- Location: LCCOMB_X31_Y21_N26
\bloco_Operativo|REG|Mux53~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux53~16_combout\ & ((\bloco_Operativo|REG|Mux53~18_combout\))) # (!\bloco_Operativo|REG|Mux53~16_combout\ & 
-- (\bloco_Operativo|REG|Mux53~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux53~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux53~11_combout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux53~16_combout\,
	datad => \bloco_Operativo|REG|Mux53~18_combout\,
	combout => \bloco_Operativo|REG|Mux53~19_combout\);

-- Location: LCCOMB_X24_Y16_N22
\bloco_Operativo|REG|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|RI|actual_state\(19))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[26][10]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[18][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[18][10]~regout\,
	datad => \bloco_Operativo|REG|actual_state[26][10]~regout\,
	combout => \bloco_Operativo|REG|Mux53~0_combout\);

-- Location: LCFF_X27_Y16_N5
\bloco_Operativo|REG|actual_state[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][10]~regout\);

-- Location: LCCOMB_X23_Y20_N6
\bloco_Operativo|REG|Mux53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux53~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][10]~regout\))) # (!\bloco_Operativo|REG|Mux53~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][10]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux53~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|Mux53~0_combout\,
	datac => \bloco_Operativo|REG|actual_state[22][10]~regout\,
	datad => \bloco_Operativo|REG|actual_state[30][10]~regout\,
	combout => \bloco_Operativo|REG|Mux53~1_combout\);

-- Location: LCFF_X27_Y17_N7
\bloco_Operativo|REG|actual_state[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][10]~regout\);

-- Location: LCFF_X28_Y17_N25
\bloco_Operativo|REG|actual_state[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[10]~22_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][10]~regout\);

-- Location: LCCOMB_X28_Y17_N24
\bloco_Operativo|REG|Mux53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|actual_state[21][10]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[17][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[21][10]~regout\,
	datad => \bloco_Operativo|REG|actual_state[17][10]~regout\,
	combout => \bloco_Operativo|REG|Mux53~2_combout\);

-- Location: LCCOMB_X27_Y17_N6
\bloco_Operativo|REG|Mux53~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux53~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][10]~regout\))) # (!\bloco_Operativo|REG|Mux53~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][10]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[25][10]~regout\,
	datac => \bloco_Operativo|REG|actual_state[29][10]~regout\,
	datad => \bloco_Operativo|REG|Mux53~2_combout\,
	combout => \bloco_Operativo|REG|Mux53~3_combout\);

-- Location: LCCOMB_X25_Y21_N4
\bloco_Operativo|REG|Mux53~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17)) # (\bloco_Operativo|REG|Mux53~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|Mux53~5_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux53~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux53~3_combout\,
	combout => \bloco_Operativo|REG|Mux53~6_combout\);

-- Location: LCCOMB_X24_Y21_N22
\bloco_Operativo|REG|Mux53~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~9_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux53~6_combout\ & (\bloco_Operativo|REG|Mux53~8_combout\)) # (!\bloco_Operativo|REG|Mux53~6_combout\ & ((\bloco_Operativo|REG|Mux53~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux53~8_combout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux53~1_combout\,
	datad => \bloco_Operativo|REG|Mux53~6_combout\,
	combout => \bloco_Operativo|REG|Mux53~9_combout\);

-- Location: LCCOMB_X24_Y21_N8
\bloco_Operativo|REG|Mux53~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux53~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux53~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux53~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux53~19_combout\,
	datad => \bloco_Operativo|REG|Mux53~9_combout\,
	combout => \bloco_Operativo|REG|Mux53~20_combout\);

-- Location: LCFF_X24_Y21_N9
\bloco_Operativo|B|actual_state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux53~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(10));

-- Location: LCFF_X19_Y21_N17
\bloco_Operativo|RI|actual_state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(10));

-- Location: LCCOMB_X19_Y21_N16
\bloco_Operativo|MUXB|saida[10]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[10]~34_combout\ = (\bloco_Controle|actual_state.s2~regout\ & (((\bloco_Operativo|RI|actual_state\(10))))) # (!\bloco_Controle|actual_state.s2~regout\ & ((\bloco_Controle|actual_state.s1~regout\ & 
-- ((\bloco_Operativo|RI|actual_state\(10)))) # (!\bloco_Controle|actual_state.s1~regout\ & (\bloco_Operativo|B|actual_state\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s2~regout\,
	datab => \bloco_Operativo|B|actual_state\(10),
	datac => \bloco_Operativo|RI|actual_state\(10),
	datad => \bloco_Controle|actual_state.s1~regout\,
	combout => \bloco_Operativo|MUXB|saida[10]~34_combout\);

-- Location: LCCOMB_X19_Y21_N6
\bloco_Operativo|MUXB|saida[10]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[10]~35_combout\ = (\bloco_Operativo|MUXB|saida[0]~3_combout\ & (((\bloco_Operativo|MUXB|saida[10]~34_combout\)))) # (!\bloco_Operativo|MUXB|saida[0]~3_combout\ & (\bloco_Operativo|RI|actual_state\(8) & 
-- (!\bloco_Operativo|MUXB|saida[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[0]~3_combout\,
	datab => \bloco_Operativo|RI|actual_state\(8),
	datac => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datad => \bloco_Operativo|MUXB|saida[10]~34_combout\,
	combout => \bloco_Operativo|MUXB|saida[10]~35_combout\);

-- Location: LCCOMB_X19_Y25_N30
\bloco_Operativo|ULA1|Add0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~99_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[10]~22_combout\) # (\bloco_Operativo|MUXB|saida[10]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[10]~22_combout\,
	datab => \bloco_Operativo|MUXB|saida[10]~35_combout\,
	datad => \bloco_Operativo|ULA1|Add0~58_combout\,
	combout => \bloco_Operativo|ULA1|Add0~99_combout\);

-- Location: LCCOMB_X19_Y25_N12
\bloco_Operativo|ULA1|Add0~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~168_combout\ = (\bloco_Operativo|ULA1|Add0~99_combout\) # ((\bloco_Operativo|ULA1|Add0~100_combout\ & !\bloco_Operativo|ULA1|saida[0]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~100_combout\,
	datab => \bloco_Operativo|ULA1|Add0~99_combout\,
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|ULA1|Add0~168_combout\);

-- Location: LCFF_X19_Y25_N13
\bloco_Operativo|ULAsaida|actual_state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~168_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(10));

-- Location: LCCOMB_X19_Y25_N22
\bloco_Operativo|PC|actual_state[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[10]~36_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(10))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULAsaida|actual_state\(10),
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|PC|actual_state[10]~36_combout\);

-- Location: LCCOMB_X19_Y25_N18
\bloco_Operativo|PC|actual_state[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[10]~8_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (((\bloco_Operativo|PC|actual_state[10]~36_combout\)))) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~99_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[10]~36_combout\ & \bloco_Operativo|ULA1|Add0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|ULA1|Add0~99_combout\,
	datac => \bloco_Operativo|PC|actual_state[10]~36_combout\,
	datad => \bloco_Operativo|ULA1|Add0~100_combout\,
	combout => \bloco_Operativo|PC|actual_state[10]~8_combout\);

-- Location: LCCOMB_X19_Y25_N20
\bloco_Operativo|PC|actual_state[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[10]~feeder_combout\ = \bloco_Operativo|PC|actual_state[10]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[10]~8_combout\,
	combout => \bloco_Operativo|PC|actual_state[10]~feeder_combout\);

-- Location: LCFF_X19_Y25_N21
\bloco_Operativo|PC|actual_state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[10]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(8),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(10));

-- Location: LCCOMB_X19_Y25_N10
\bloco_Operativo|MUXPC|saida[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXPC|saida[10]~8_combout\ = (\bloco_Controle|actual_state.s5~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(10))) # (!\bloco_Controle|actual_state.s5~regout\ & ((\bloco_Controle|actual_state.s3~regout\ & 
-- (\bloco_Operativo|ULAsaida|actual_state\(10))) # (!\bloco_Controle|actual_state.s3~regout\ & ((\bloco_Operativo|PC|actual_state\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(10),
	datab => \bloco_Controle|actual_state.s5~regout\,
	datac => \bloco_Operativo|PC|actual_state\(10),
	datad => \bloco_Controle|actual_state.s3~regout\,
	combout => \bloco_Operativo|MUXPC|saida[10]~8_combout\);

-- Location: M4K_X26_Y19
\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000832",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:1:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCFF_X18_Y21_N29
\bloco_Operativo|RI|actual_state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(8));

-- Location: LCCOMB_X18_Y21_N28
\bloco_Operativo|MUXB|saida[8]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[8]~38_combout\ = (\bloco_Controle|actual_state.s2~regout\ & (((\bloco_Operativo|RI|actual_state\(8))))) # (!\bloco_Controle|actual_state.s2~regout\ & ((\bloco_Controle|actual_state.s1~regout\ & 
-- ((\bloco_Operativo|RI|actual_state\(8)))) # (!\bloco_Controle|actual_state.s1~regout\ & (\bloco_Operativo|B|actual_state\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(8),
	datab => \bloco_Controle|actual_state.s2~regout\,
	datac => \bloco_Operativo|RI|actual_state\(8),
	datad => \bloco_Controle|actual_state.s1~regout\,
	combout => \bloco_Operativo|MUXB|saida[8]~38_combout\);

-- Location: LCCOMB_X18_Y21_N18
\bloco_Operativo|MUXB|saida[8]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[8]~39_combout\ = (\bloco_Operativo|MUXB|saida[0]~3_combout\ & (((\bloco_Operativo|MUXB|saida[8]~38_combout\)))) # (!\bloco_Operativo|MUXB|saida[0]~3_combout\ & (\bloco_Operativo|RI|actual_state\(6) & 
-- ((!\bloco_Operativo|MUXB|saida[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(6),
	datab => \bloco_Operativo|MUXB|saida[8]~38_combout\,
	datac => \bloco_Operativo|MUXB|saida[0]~3_combout\,
	datad => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	combout => \bloco_Operativo|MUXB|saida[8]~39_combout\);

-- Location: LCCOMB_X19_Y21_N24
\bloco_Operativo|ULA1|Add0~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~190_combout\ = \bloco_Operativo|MUXB|saida[8]~39_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datad => \bloco_Operativo|MUXB|saida[8]~39_combout\,
	combout => \bloco_Operativo|ULA1|Add0~190_combout\);

-- Location: LCCOMB_X17_Y21_N6
\bloco_Operativo|PC|actual_state[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[9]~7_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|PC|actual_state[9]~35_combout\)) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~96_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[9]~35_combout\ & \bloco_Operativo|ULA1|Add0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|PC|actual_state[9]~35_combout\,
	datac => \bloco_Operativo|ULA1|Add0~96_combout\,
	datad => \bloco_Operativo|ULA1|Add0~97_combout\,
	combout => \bloco_Operativo|PC|actual_state[9]~7_combout\);

-- Location: LCCOMB_X17_Y21_N22
\bloco_Operativo|PC|actual_state[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[9]~feeder_combout\ = \bloco_Operativo|PC|actual_state[9]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[9]~7_combout\,
	combout => \bloco_Operativo|PC|actual_state[9]~feeder_combout\);

-- Location: LCFF_X21_Y19_N19
\bloco_Operativo|RDM|actual_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(7));

-- Location: LCCOMB_X22_Y19_N12
\bloco_Operativo|MUX2|saida[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[7]~25_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(7)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(7),
	datab => \bloco_Controle|actual_state.s4~regout\,
	datad => \bloco_Operativo|RDM|actual_state\(7),
	combout => \bloco_Operativo|MUX2|saida[7]~25_combout\);

-- Location: LCFF_X28_Y16_N1
\bloco_Operativo|REG|actual_state[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][7]~regout\);

-- Location: LCFF_X29_Y17_N13
\bloco_Operativo|REG|actual_state[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][7]~regout\);

-- Location: LCFF_X29_Y17_N11
\bloco_Operativo|REG|actual_state[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][7]~regout\);

-- Location: LCCOMB_X29_Y17_N10
\bloco_Operativo|REG|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[25][7]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[17][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[17][7]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[25][7]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux56~0_combout\);

-- Location: LCCOMB_X29_Y17_N12
\bloco_Operativo|REG|Mux56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux56~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][7]~regout\))) # (!\bloco_Operativo|REG|Mux56~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[21][7]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[21][7]~regout\,
	datac => \bloco_Operativo|REG|actual_state[29][7]~regout\,
	datad => \bloco_Operativo|REG|Mux56~0_combout\,
	combout => \bloco_Operativo|REG|Mux56~1_combout\);

-- Location: LCCOMB_X23_Y16_N26
\bloco_Operativo|REG|actual_state[30][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[30][7]~feeder_combout\ = \bloco_Operativo|MUX2|saida[7]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	combout => \bloco_Operativo|REG|actual_state[30][7]~feeder_combout\);

-- Location: LCFF_X23_Y16_N27
\bloco_Operativo|REG|actual_state[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[30][7]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][7]~regout\);

-- Location: LCFF_X24_Y16_N13
\bloco_Operativo|REG|actual_state[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][7]~regout\);

-- Location: LCCOMB_X24_Y16_N12
\bloco_Operativo|REG|Mux56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~2_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[22][7]~regout\)) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[18][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][7]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[18][7]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux56~2_combout\);

-- Location: LCFF_X22_Y16_N25
\bloco_Operativo|REG|actual_state[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][7]~regout\);

-- Location: LCCOMB_X23_Y16_N2
\bloco_Operativo|REG|Mux56~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux56~2_combout\ & (\bloco_Operativo|REG|actual_state[30][7]~regout\)) # (!\bloco_Operativo|REG|Mux56~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[26][7]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[30][7]~regout\,
	datac => \bloco_Operativo|REG|Mux56~2_combout\,
	datad => \bloco_Operativo|REG|actual_state[26][7]~regout\,
	combout => \bloco_Operativo|REG|Mux56~3_combout\);

-- Location: LCCOMB_X23_Y21_N12
\bloco_Operativo|REG|Mux56~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~6_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16)) # (\bloco_Operativo|REG|Mux56~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|Mux56~5_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux56~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|Mux56~3_combout\,
	combout => \bloco_Operativo|REG|Mux56~6_combout\);

-- Location: LCCOMB_X23_Y21_N22
\bloco_Operativo|REG|Mux56~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~9_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux56~6_combout\ & (\bloco_Operativo|REG|Mux56~8_combout\)) # (!\bloco_Operativo|REG|Mux56~6_combout\ & ((\bloco_Operativo|REG|Mux56~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux56~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux56~8_combout\,
	datab => \bloco_Operativo|REG|Mux56~1_combout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|Mux56~6_combout\,
	combout => \bloco_Operativo|REG|Mux56~9_combout\);

-- Location: LCFF_X33_Y22_N25
\bloco_Operativo|REG|actual_state[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][7]~regout\);

-- Location: LCFF_X33_Y22_N11
\bloco_Operativo|REG|actual_state[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][7]~regout\);

-- Location: LCFF_X33_Y21_N1
\bloco_Operativo|REG|actual_state[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][7]~regout\);

-- Location: LCFF_X33_Y21_N7
\bloco_Operativo|REG|actual_state[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][7]~regout\);

-- Location: LCCOMB_X33_Y21_N6
\bloco_Operativo|REG|Mux56~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[10][7]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[8][7]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[8][7]~regout\,
	datac => \bloco_Operativo|REG|actual_state[10][7]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux56~12_combout\);

-- Location: LCCOMB_X32_Y22_N16
\bloco_Operativo|REG|Mux56~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux56~12_combout\ & (\bloco_Operativo|REG|actual_state[11][7]~regout\)) # (!\bloco_Operativo|REG|Mux56~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[9][7]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux56~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[11][7]~regout\,
	datac => \bloco_Operativo|REG|actual_state[9][7]~regout\,
	datad => \bloco_Operativo|REG|Mux56~12_combout\,
	combout => \bloco_Operativo|REG|Mux56~13_combout\);

-- Location: LCFF_X29_Y23_N5
\bloco_Operativo|REG|actual_state[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][7]~regout\);

-- Location: LCFF_X29_Y23_N11
\bloco_Operativo|REG|actual_state[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][7]~regout\);

-- Location: LCFF_X29_Y21_N9
\bloco_Operativo|REG|actual_state[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][7]~regout\);

-- Location: LCFF_X25_Y21_N7
\bloco_Operativo|REG|actual_state[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][7]~regout\);

-- Location: LCCOMB_X29_Y21_N24
\bloco_Operativo|REG|Mux56~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~14_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16)) # (\bloco_Operativo|REG|actual_state[2][7]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[0][7]~regout\ & (!\bloco_Operativo|RI|actual_state\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[0][7]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|actual_state[2][7]~regout\,
	combout => \bloco_Operativo|REG|Mux56~14_combout\);

-- Location: LCCOMB_X29_Y23_N10
\bloco_Operativo|REG|Mux56~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~15_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux56~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][7]~regout\))) # (!\bloco_Operativo|REG|Mux56~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[1][7]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux56~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[1][7]~regout\,
	datac => \bloco_Operativo|REG|actual_state[3][7]~regout\,
	datad => \bloco_Operativo|REG|Mux56~14_combout\,
	combout => \bloco_Operativo|REG|Mux56~15_combout\);

-- Location: LCCOMB_X28_Y21_N16
\bloco_Operativo|REG|Mux56~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux56~13_combout\) # ((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((!\bloco_Operativo|RI|actual_state\(18) 
-- & \bloco_Operativo|REG|Mux56~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux56~13_combout\,
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|REG|Mux56~15_combout\,
	combout => \bloco_Operativo|REG|Mux56~16_combout\);

-- Location: LCFF_X33_Y19_N27
\bloco_Operativo|REG|actual_state[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][7]~regout\);

-- Location: LCFF_X34_Y19_N15
\bloco_Operativo|REG|actual_state[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][7]~regout\);

-- Location: LCCOMB_X34_Y19_N14
\bloco_Operativo|REG|Mux56~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[13][7]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[12][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[12][7]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[13][7]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux56~17_combout\);

-- Location: LCCOMB_X34_Y19_N10
\bloco_Operativo|REG|Mux56~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~18_combout\ = (\bloco_Operativo|REG|Mux56~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][7]~regout\) # ((!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux56~17_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[14][7]~regout\ & \bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[15][7]~regout\,
	datab => \bloco_Operativo|REG|actual_state[14][7]~regout\,
	datac => \bloco_Operativo|REG|Mux56~17_combout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux56~18_combout\);

-- Location: LCCOMB_X28_Y21_N6
\bloco_Operativo|REG|Mux56~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~19_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux56~16_combout\ & ((\bloco_Operativo|REG|Mux56~18_combout\))) # (!\bloco_Operativo|REG|Mux56~16_combout\ & 
-- (\bloco_Operativo|REG|Mux56~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux56~11_combout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|Mux56~16_combout\,
	datad => \bloco_Operativo|REG|Mux56~18_combout\,
	combout => \bloco_Operativo|REG|Mux56~19_combout\);

-- Location: LCCOMB_X19_Y21_N22
\bloco_Operativo|REG|Mux56~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux56~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux56~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux56~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datab => \bloco_Operativo|REG|Mux56~9_combout\,
	datac => \bloco_Operativo|REG|Mux56~19_combout\,
	combout => \bloco_Operativo|REG|Mux56~20_combout\);

-- Location: LCFF_X19_Y21_N23
\bloco_Operativo|B|actual_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux56~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(7));

-- Location: M4K_X26_Y17
\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:0:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCFF_X19_Y21_N9
\bloco_Operativo|RI|actual_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(7));

-- Location: LCFF_X17_Y21_N23
\bloco_Operativo|PC|actual_state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[9]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(9));

-- Location: LCFF_X24_Y19_N29
\bloco_Operativo|REG|actual_state[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][9]~regout\);

-- Location: LCFF_X24_Y19_N31
\bloco_Operativo|REG|actual_state[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][9]~regout\);

-- Location: LCCOMB_X24_Y19_N28
\bloco_Operativo|REG|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~5_combout\ = (\bloco_Operativo|REG|Mux22~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][9]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24)))) # (!\bloco_Operativo|REG|Mux22~4_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[24][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux22~4_combout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[24][9]~regout\,
	datad => \bloco_Operativo|REG|actual_state[28][9]~regout\,
	combout => \bloco_Operativo|REG|Mux22~5_combout\);

-- Location: LCFF_X25_Y19_N25
\bloco_Operativo|REG|actual_state[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][9]~regout\);

-- Location: LCFF_X25_Y19_N23
\bloco_Operativo|REG|actual_state[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][9]~regout\);

-- Location: LCCOMB_X25_Y19_N24
\bloco_Operativo|REG|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~3_combout\ = (\bloco_Operativo|REG|Mux22~2_combout\ & (((\bloco_Operativo|REG|actual_state[30][9]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24)))) # (!\bloco_Operativo|REG|Mux22~2_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[26][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux22~2_combout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[26][9]~regout\,
	datad => \bloco_Operativo|REG|actual_state[30][9]~regout\,
	combout => \bloco_Operativo|REG|Mux22~3_combout\);

-- Location: LCCOMB_X20_Y19_N8
\bloco_Operativo|REG|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21)) # ((\bloco_Operativo|REG|Mux22~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|Mux22~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux22~5_combout\,
	datad => \bloco_Operativo|REG|Mux22~3_combout\,
	combout => \bloco_Operativo|REG|Mux22~6_combout\);

-- Location: LCFF_X30_Y17_N19
\bloco_Operativo|REG|actual_state[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][9]~regout\);

-- Location: LCCOMB_X30_Y17_N18
\bloco_Operativo|REG|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[25][9]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[17][9]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][9]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[17][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux22~0_combout\);

-- Location: LCFF_X30_Y17_N21
\bloco_Operativo|REG|actual_state[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][9]~regout\);

-- Location: LCCOMB_X30_Y17_N20
\bloco_Operativo|REG|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~1_combout\ = (\bloco_Operativo|REG|Mux22~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][9]~regout\) # ((!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux22~0_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[21][9]~regout\ & \bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][9]~regout\,
	datab => \bloco_Operativo|REG|Mux22~0_combout\,
	datac => \bloco_Operativo|REG|actual_state[21][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux22~1_combout\);

-- Location: LCFF_X23_Y25_N23
\bloco_Operativo|REG|actual_state[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][9]~regout\);

-- Location: LCFF_X23_Y25_N25
\bloco_Operativo|REG|actual_state[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][9]~regout\);

-- Location: LCCOMB_X23_Y25_N18
\bloco_Operativo|REG|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[27][9]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[19][9]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[27][9]~regout\,
	datac => \bloco_Operativo|REG|actual_state[19][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux22~7_combout\);

-- Location: LCFF_X22_Y25_N31
\bloco_Operativo|REG|actual_state[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][9]~regout\);

-- Location: LCCOMB_X22_Y25_N30
\bloco_Operativo|REG|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~8_combout\ = (\bloco_Operativo|REG|Mux22~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][9]~regout\) # (!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux22~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[23][9]~regout\ & ((\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[23][9]~regout\,
	datab => \bloco_Operativo|REG|Mux22~7_combout\,
	datac => \bloco_Operativo|REG|actual_state[31][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux22~8_combout\);

-- Location: LCCOMB_X17_Y21_N30
\bloco_Operativo|REG|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~9_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux22~6_combout\ & ((\bloco_Operativo|REG|Mux22~8_combout\))) # (!\bloco_Operativo|REG|Mux22~6_combout\ & (\bloco_Operativo|REG|Mux22~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux22~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|Mux22~6_combout\,
	datac => \bloco_Operativo|REG|Mux22~1_combout\,
	datad => \bloco_Operativo|REG|Mux22~8_combout\,
	combout => \bloco_Operativo|REG|Mux22~9_combout\);

-- Location: LCFF_X27_Y23_N29
\bloco_Operativo|REG|actual_state[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][9]~regout\);

-- Location: LCFF_X27_Y23_N15
\bloco_Operativo|REG|actual_state[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][9]~regout\);

-- Location: LCFF_X28_Y23_N15
\bloco_Operativo|REG|actual_state[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][9]~regout\);

-- Location: LCFF_X24_Y22_N1
\bloco_Operativo|REG|actual_state[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][9]~regout\);

-- Location: LCCOMB_X28_Y23_N24
\bloco_Operativo|REG|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[2][9]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[0][9]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[2][9]~regout\,
	combout => \bloco_Operativo|REG|Mux22~14_combout\);

-- Location: LCCOMB_X27_Y23_N14
\bloco_Operativo|REG|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~15_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux22~14_combout\ & (\bloco_Operativo|REG|actual_state[3][9]~regout\)) # (!\bloco_Operativo|REG|Mux22~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][9]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[3][9]~regout\,
	datac => \bloco_Operativo|REG|actual_state[1][9]~regout\,
	datad => \bloco_Operativo|REG|Mux22~14_combout\,
	combout => \bloco_Operativo|REG|Mux22~15_combout\);

-- Location: LCFF_X32_Y23_N19
\bloco_Operativo|REG|actual_state[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][9]~regout\);

-- Location: LCFF_X32_Y23_N21
\bloco_Operativo|REG|actual_state[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][9]~regout\);

-- Location: LCCOMB_X32_Y23_N20
\bloco_Operativo|REG|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[10][9]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[8][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[8][9]~regout\,
	datac => \bloco_Operativo|REG|actual_state[10][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux22~12_combout\);

-- Location: LCFF_X31_Y23_N31
\bloco_Operativo|REG|actual_state[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][9]~regout\);

-- Location: LCCOMB_X31_Y23_N30
\bloco_Operativo|REG|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~13_combout\ = (\bloco_Operativo|REG|Mux22~12_combout\ & (((\bloco_Operativo|REG|actual_state[11][9]~regout\) # (!\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|REG|Mux22~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][9]~regout\ & ((\bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[9][9]~regout\,
	datab => \bloco_Operativo|REG|Mux22~12_combout\,
	datac => \bloco_Operativo|REG|actual_state[11][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux22~13_combout\);

-- Location: LCCOMB_X27_Y23_N26
\bloco_Operativo|REG|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|Mux22~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (!\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|Mux22~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux22~15_combout\,
	datad => \bloco_Operativo|REG|Mux22~13_combout\,
	combout => \bloco_Operativo|REG|Mux22~16_combout\);

-- Location: LCCOMB_X29_Y24_N24
\bloco_Operativo|REG|actual_state[7][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[7][9]~feeder_combout\ = \bloco_Operativo|MUX2|saida[9]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	combout => \bloco_Operativo|REG|actual_state[7][9]~feeder_combout\);

-- Location: LCFF_X29_Y24_N25
\bloco_Operativo|REG|actual_state[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[7][9]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][9]~regout\);

-- Location: LCFF_X30_Y24_N19
\bloco_Operativo|REG|actual_state[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][9]~regout\);

-- Location: LCFF_X31_Y19_N11
\bloco_Operativo|REG|actual_state[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][9]~regout\);

-- Location: LCCOMB_X30_Y24_N16
\bloco_Operativo|REG|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~10_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[5][9]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[4][9]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[5][9]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux22~10_combout\);

-- Location: LCFF_X28_Y23_N11
\bloco_Operativo|REG|actual_state[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][9]~regout\);

-- Location: LCCOMB_X28_Y23_N12
\bloco_Operativo|REG|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux22~10_combout\ & (\bloco_Operativo|REG|actual_state[7][9]~regout\)) # (!\bloco_Operativo|REG|Mux22~10_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[6][9]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[7][9]~regout\,
	datac => \bloco_Operativo|REG|Mux22~10_combout\,
	datad => \bloco_Operativo|REG|actual_state[6][9]~regout\,
	combout => \bloco_Operativo|REG|Mux22~11_combout\);

-- Location: LCFF_X33_Y19_N3
\bloco_Operativo|REG|actual_state[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][9]~regout\);

-- Location: LCFF_X33_Y19_N13
\bloco_Operativo|REG|actual_state[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][9]~regout\);

-- Location: LCCOMB_X33_Y19_N12
\bloco_Operativo|REG|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[13][9]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[12][9]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][9]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[12][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux22~17_combout\);

-- Location: LCCOMB_X33_Y19_N2
\bloco_Operativo|REG|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~18_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux22~17_combout\ & (\bloco_Operativo|REG|actual_state[15][9]~regout\)) # (!\bloco_Operativo|REG|Mux22~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[14][9]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[15][9]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][9]~regout\,
	datad => \bloco_Operativo|REG|Mux22~17_combout\,
	combout => \bloco_Operativo|REG|Mux22~18_combout\);

-- Location: LCCOMB_X27_Y23_N12
\bloco_Operativo|REG|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~19_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux22~16_combout\ & ((\bloco_Operativo|REG|Mux22~18_combout\))) # (!\bloco_Operativo|REG|Mux22~16_combout\ & 
-- (\bloco_Operativo|REG|Mux22~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux22~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|Mux22~16_combout\,
	datac => \bloco_Operativo|REG|Mux22~11_combout\,
	datad => \bloco_Operativo|REG|Mux22~18_combout\,
	combout => \bloco_Operativo|REG|Mux22~19_combout\);

-- Location: LCCOMB_X17_Y21_N14
\bloco_Operativo|REG|Mux22~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux22~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux22~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux22~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Mux22~9_combout\,
	datac => \bloco_Operativo|RI|actual_state\(25),
	datad => \bloco_Operativo|REG|Mux22~19_combout\,
	combout => \bloco_Operativo|REG|Mux22~20_combout\);

-- Location: LCFF_X17_Y21_N15
\bloco_Operativo|A|actual_state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux22~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(9));

-- Location: LCCOMB_X17_Y21_N12
\bloco_Operativo|MUXA|saida[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[9]~23_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(9)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|WideOr6~0_combout\,
	datab => \bloco_Operativo|PC|actual_state\(9),
	datac => \bloco_Operativo|A|actual_state\(9),
	combout => \bloco_Operativo|MUXA|saida[9]~23_combout\);

-- Location: LCCOMB_X17_Y20_N6
\bloco_Operativo|ULA1|Add0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~96_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXB|saida[9]~37_combout\) # (\bloco_Operativo|MUXA|saida[9]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[9]~37_combout\,
	datab => \bloco_Operativo|MUXA|saida[9]~23_combout\,
	datac => \bloco_Operativo|ULA1|Add0~58_combout\,
	combout => \bloco_Operativo|ULA1|Add0~96_combout\);

-- Location: LCCOMB_X17_Y21_N0
\bloco_Operativo|ULA1|Add0~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~167_combout\ = (\bloco_Operativo|ULA1|Add0~96_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~96_combout\,
	datad => \bloco_Operativo|ULA1|Add0~97_combout\,
	combout => \bloco_Operativo|ULA1|Add0~167_combout\);

-- Location: LCFF_X17_Y21_N1
\bloco_Operativo|ULAsaida|actual_state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~167_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(9));

-- Location: LCCOMB_X22_Y19_N28
\bloco_Operativo|MUX2|saida[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[9]~23_combout\ = (\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|RDM|actual_state\(9))) # (!\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s4~regout\,
	datac => \bloco_Operativo|RDM|actual_state\(9),
	datad => \bloco_Operativo|ULAsaida|actual_state\(9),
	combout => \bloco_Operativo|MUX2|saida[9]~23_combout\);

-- Location: LCFF_X34_Y19_N17
\bloco_Operativo|REG|actual_state[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][9]~regout\);

-- Location: LCFF_X34_Y19_N27
\bloco_Operativo|REG|actual_state[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][9]~regout\);

-- Location: LCCOMB_X34_Y19_N26
\bloco_Operativo|REG|Mux54~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~17_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|actual_state[13][9]~regout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[12][9]~regout\ & ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[12][9]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[13][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux54~17_combout\);

-- Location: LCCOMB_X34_Y19_N16
\bloco_Operativo|REG|Mux54~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~18_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux54~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][9]~regout\))) # (!\bloco_Operativo|REG|Mux54~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[14][9]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux54~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[14][9]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[15][9]~regout\,
	datad => \bloco_Operativo|REG|Mux54~17_combout\,
	combout => \bloco_Operativo|REG|Mux54~18_combout\);

-- Location: LCCOMB_X31_Y19_N10
\bloco_Operativo|REG|Mux54~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~10_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[5][9]~regout\) # ((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (((\bloco_Operativo|REG|actual_state[4][9]~regout\ & !\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][9]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[4][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux54~10_combout\);

-- Location: LCCOMB_X28_Y23_N18
\bloco_Operativo|REG|Mux54~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux54~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][9]~regout\))) # (!\bloco_Operativo|REG|Mux54~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[6][9]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux54~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[6][9]~regout\,
	datab => \bloco_Operativo|REG|actual_state[7][9]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux54~10_combout\,
	combout => \bloco_Operativo|REG|Mux54~11_combout\);

-- Location: LCCOMB_X27_Y23_N6
\bloco_Operativo|REG|Mux54~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~19_combout\ = (\bloco_Operativo|REG|Mux54~16_combout\ & (((\bloco_Operativo|REG|Mux54~18_combout\)) # (!\bloco_Operativo|RI|actual_state\(18)))) # (!\bloco_Operativo|REG|Mux54~16_combout\ & (\bloco_Operativo|RI|actual_state\(18) 
-- & ((\bloco_Operativo|REG|Mux54~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux54~16_combout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|Mux54~18_combout\,
	datad => \bloco_Operativo|REG|Mux54~11_combout\,
	combout => \bloco_Operativo|REG|Mux54~19_combout\);

-- Location: LCFF_X22_Y25_N17
\bloco_Operativo|REG|actual_state[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][9]~regout\);

-- Location: LCCOMB_X23_Y25_N24
\bloco_Operativo|REG|Mux54~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~7_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[27][9]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[19][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[27][9]~regout\,
	datac => \bloco_Operativo|REG|actual_state[19][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux54~7_combout\);

-- Location: LCCOMB_X22_Y25_N16
\bloco_Operativo|REG|Mux54~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~8_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux54~7_combout\ & (\bloco_Operativo|REG|actual_state[31][9]~regout\)) # (!\bloco_Operativo|REG|Mux54~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[23][9]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux54~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[31][9]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][9]~regout\,
	datad => \bloco_Operativo|REG|Mux54~7_combout\,
	combout => \bloco_Operativo|REG|Mux54~8_combout\);

-- Location: LCFF_X24_Y16_N17
\bloco_Operativo|REG|actual_state[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[9]~23_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][9]~regout\);

-- Location: LCCOMB_X24_Y16_N16
\bloco_Operativo|REG|Mux54~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~2_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[22][9]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[18][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][9]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[22][9]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux54~2_combout\);

-- Location: LCCOMB_X25_Y19_N22
\bloco_Operativo|REG|Mux54~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux54~2_combout\ & ((\bloco_Operativo|REG|actual_state[30][9]~regout\))) # (!\bloco_Operativo|REG|Mux54~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[26][9]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[26][9]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[30][9]~regout\,
	datad => \bloco_Operativo|REG|Mux54~2_combout\,
	combout => \bloco_Operativo|REG|Mux54~3_combout\);

-- Location: LCCOMB_X25_Y21_N22
\bloco_Operativo|REG|Mux54~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux54~3_combout\))) 
-- # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|Mux54~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux54~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux54~3_combout\,
	combout => \bloco_Operativo|REG|Mux54~6_combout\);

-- Location: LCCOMB_X25_Y21_N8
\bloco_Operativo|REG|Mux54~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~9_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux54~6_combout\ & ((\bloco_Operativo|REG|Mux54~8_combout\))) # (!\bloco_Operativo|REG|Mux54~6_combout\ & (\bloco_Operativo|REG|Mux54~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux54~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux54~1_combout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux54~8_combout\,
	datad => \bloco_Operativo|REG|Mux54~6_combout\,
	combout => \bloco_Operativo|REG|Mux54~9_combout\);

-- Location: LCCOMB_X19_Y22_N6
\bloco_Operativo|REG|Mux54~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux54~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux54~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux54~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux54~19_combout\,
	datad => \bloco_Operativo|REG|Mux54~9_combout\,
	combout => \bloco_Operativo|REG|Mux54~20_combout\);

-- Location: LCFF_X19_Y22_N7
\bloco_Operativo|B|actual_state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux54~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(9));

-- Location: M4K_X13_Y18
\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:1:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCFF_X19_Y22_N5
\bloco_Operativo|RI|actual_state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(9));

-- Location: LCCOMB_X18_Y21_N14
\bloco_Operativo|MUXB|saida[11]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[11]~32_combout\ = (\bloco_Controle|actual_state.s1~regout\ & (((\bloco_Operativo|RI|actual_state\(11))))) # (!\bloco_Controle|actual_state.s1~regout\ & ((\bloco_Controle|actual_state.s2~regout\ & 
-- ((\bloco_Operativo|RI|actual_state\(11)))) # (!\bloco_Controle|actual_state.s2~regout\ & (\bloco_Operativo|B|actual_state\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s1~regout\,
	datab => \bloco_Operativo|B|actual_state\(11),
	datac => \bloco_Operativo|RI|actual_state\(11),
	datad => \bloco_Controle|actual_state.s2~regout\,
	combout => \bloco_Operativo|MUXB|saida[11]~32_combout\);

-- Location: LCCOMB_X19_Y21_N20
\bloco_Operativo|MUXB|saida[11]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[11]~33_combout\ = (\bloco_Operativo|MUXB|saida[0]~3_combout\ & (((\bloco_Operativo|MUXB|saida[11]~32_combout\)))) # (!\bloco_Operativo|MUXB|saida[0]~3_combout\ & (\bloco_Operativo|RI|actual_state\(9) & 
-- (!\bloco_Operativo|MUXB|saida[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[0]~3_combout\,
	datab => \bloco_Operativo|RI|actual_state\(9),
	datac => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datad => \bloco_Operativo|MUXB|saida[11]~32_combout\,
	combout => \bloco_Operativo|MUXB|saida[11]~33_combout\);

-- Location: LCCOMB_X19_Y21_N2
\bloco_Operativo|cPC~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~15_combout\ = (\bloco_Operativo|A|actual_state\(10) & (\bloco_Operativo|MUXB|saida[10]~35_combout\ & (\bloco_Operativo|A|actual_state\(11) $ (!\bloco_Operativo|MUXB|saida[11]~33_combout\)))) # (!\bloco_Operativo|A|actual_state\(10) & 
-- (!\bloco_Operativo|MUXB|saida[10]~35_combout\ & (\bloco_Operativo|A|actual_state\(11) $ (!\bloco_Operativo|MUXB|saida[11]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(10),
	datab => \bloco_Operativo|A|actual_state\(11),
	datac => \bloco_Operativo|MUXB|saida[11]~33_combout\,
	datad => \bloco_Operativo|MUXB|saida[10]~35_combout\,
	combout => \bloco_Operativo|cPC~15_combout\);

-- Location: LCCOMB_X28_Y24_N14
\bloco_Operativo|REG|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~10_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[5][5]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[4][5]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][5]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[4][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux26~10_combout\);

-- Location: LCFF_X28_Y24_N9
\bloco_Operativo|REG|actual_state[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][5]~regout\);

-- Location: LCCOMB_X28_Y24_N8
\bloco_Operativo|REG|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~11_combout\ = (\bloco_Operativo|REG|Mux26~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][5]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux26~10_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[6][5]~regout\ & \bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[7][5]~regout\,
	datab => \bloco_Operativo|REG|Mux26~10_combout\,
	datac => \bloco_Operativo|REG|actual_state[6][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux26~11_combout\);

-- Location: LCCOMB_X32_Y21_N16
\bloco_Operativo|REG|actual_state[9][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[9][5]~feeder_combout\ = \bloco_Operativo|MUX2|saida[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	combout => \bloco_Operativo|REG|actual_state[9][5]~feeder_combout\);

-- Location: LCFF_X32_Y21_N17
\bloco_Operativo|REG|actual_state[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[9][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][5]~regout\);

-- Location: LCFF_X33_Y23_N17
\bloco_Operativo|REG|actual_state[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][5]~regout\);

-- Location: LCFF_X32_Y23_N23
\bloco_Operativo|REG|actual_state[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][5]~regout\);

-- Location: LCFF_X32_Y23_N17
\bloco_Operativo|REG|actual_state[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][5]~regout\);

-- Location: LCCOMB_X32_Y23_N16
\bloco_Operativo|REG|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~12_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|actual_state[10][5]~regout\) # (\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[8][5]~regout\ & ((!\bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[8][5]~regout\,
	datac => \bloco_Operativo|REG|actual_state[10][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux26~12_combout\);

-- Location: LCCOMB_X33_Y23_N2
\bloco_Operativo|REG|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux26~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][5]~regout\))) # (!\bloco_Operativo|REG|Mux26~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][5]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[9][5]~regout\,
	datac => \bloco_Operativo|REG|actual_state[11][5]~regout\,
	datad => \bloco_Operativo|REG|Mux26~12_combout\,
	combout => \bloco_Operativo|REG|Mux26~13_combout\);

-- Location: LCFF_X32_Y22_N11
\bloco_Operativo|REG|actual_state[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][5]~regout\);

-- Location: LCFF_X32_Y22_N1
\bloco_Operativo|REG|actual_state[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][5]~regout\);

-- Location: LCCOMB_X32_Y20_N0
\bloco_Operativo|REG|actual_state[0][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[0][5]~feeder_combout\ = \bloco_Operativo|MUX2|saida[5]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	combout => \bloco_Operativo|REG|actual_state[0][5]~feeder_combout\);

-- Location: LCFF_X32_Y20_N1
\bloco_Operativo|REG|actual_state[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[0][5]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][5]~regout\);

-- Location: LCCOMB_X32_Y20_N2
\bloco_Operativo|REG|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[2][5]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[0][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[2][5]~regout\,
	datab => \bloco_Operativo|REG|actual_state[0][5]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux26~14_combout\);

-- Location: LCCOMB_X32_Y22_N0
\bloco_Operativo|REG|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~15_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux26~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][5]~regout\))) # (!\bloco_Operativo|REG|Mux26~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[1][5]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[1][5]~regout\,
	datac => \bloco_Operativo|REG|actual_state[3][5]~regout\,
	datad => \bloco_Operativo|REG|Mux26~14_combout\,
	combout => \bloco_Operativo|REG|Mux26~15_combout\);

-- Location: LCCOMB_X19_Y23_N12
\bloco_Operativo|REG|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~16_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|RI|actual_state\(24))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|Mux26~13_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux26~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|Mux26~13_combout\,
	datad => \bloco_Operativo|REG|Mux26~15_combout\,
	combout => \bloco_Operativo|REG|Mux26~16_combout\);

-- Location: LCCOMB_X19_Y23_N14
\bloco_Operativo|REG|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~19_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux26~16_combout\ & (\bloco_Operativo|REG|Mux26~18_combout\)) # (!\bloco_Operativo|REG|Mux26~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux26~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux26~18_combout\,
	datab => \bloco_Operativo|REG|Mux26~11_combout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|Mux26~16_combout\,
	combout => \bloco_Operativo|REG|Mux26~19_combout\);

-- Location: LCCOMB_X22_Y18_N20
\bloco_Operativo|REG|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|actual_state[20][5]~regout\))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[16][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[16][5]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[20][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux26~4_combout\);

-- Location: LCCOMB_X23_Y20_N2
\bloco_Operativo|REG|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~5_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux26~4_combout\ & (\bloco_Operativo|REG|actual_state[28][5]~regout\)) # (!\bloco_Operativo|REG|Mux26~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[24][5]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[28][5]~regout\,
	datac => \bloco_Operativo|REG|Mux26~4_combout\,
	datad => \bloco_Operativo|REG|actual_state[24][5]~regout\,
	combout => \bloco_Operativo|REG|Mux26~5_combout\);

-- Location: LCCOMB_X27_Y16_N14
\bloco_Operativo|REG|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~3_combout\ = (\bloco_Operativo|REG|Mux26~2_combout\ & ((\bloco_Operativo|REG|actual_state[30][5]~regout\) # ((!\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|REG|Mux26~2_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[26][5]~regout\ & \bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux26~2_combout\,
	datab => \bloco_Operativo|REG|actual_state[30][5]~regout\,
	datac => \bloco_Operativo|REG|actual_state[26][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux26~3_combout\);

-- Location: LCCOMB_X23_Y20_N0
\bloco_Operativo|REG|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21)) # (\bloco_Operativo|REG|Mux26~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|Mux26~5_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|Mux26~5_combout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|Mux26~3_combout\,
	combout => \bloco_Operativo|REG|Mux26~6_combout\);

-- Location: LCCOMB_X24_Y25_N2
\bloco_Operativo|REG|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~8_combout\ = (\bloco_Operativo|REG|Mux26~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][5]~regout\) # ((!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux26~7_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[23][5]~regout\ & \bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux26~7_combout\,
	datab => \bloco_Operativo|REG|actual_state[31][5]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux26~8_combout\);

-- Location: LCFF_X28_Y16_N3
\bloco_Operativo|REG|actual_state[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][5]~regout\);

-- Location: LCCOMB_X28_Y16_N2
\bloco_Operativo|REG|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[25][5]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[17][5]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[25][5]~regout\,
	datac => \bloco_Operativo|REG|actual_state[17][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux26~0_combout\);

-- Location: LCFF_X28_Y16_N29
\bloco_Operativo|REG|actual_state[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[5]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][5]~regout\);

-- Location: LCCOMB_X28_Y16_N28
\bloco_Operativo|REG|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~1_combout\ = (\bloco_Operativo|REG|Mux26~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][5]~regout\) # ((!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux26~0_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[21][5]~regout\ & \bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][5]~regout\,
	datab => \bloco_Operativo|REG|Mux26~0_combout\,
	datac => \bloco_Operativo|REG|actual_state[21][5]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux26~1_combout\);

-- Location: LCCOMB_X19_Y23_N18
\bloco_Operativo|REG|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~9_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux26~6_combout\ & (\bloco_Operativo|REG|Mux26~8_combout\)) # (!\bloco_Operativo|REG|Mux26~6_combout\ & ((\bloco_Operativo|REG|Mux26~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux26~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|Mux26~6_combout\,
	datac => \bloco_Operativo|REG|Mux26~8_combout\,
	datad => \bloco_Operativo|REG|Mux26~1_combout\,
	combout => \bloco_Operativo|REG|Mux26~9_combout\);

-- Location: LCCOMB_X19_Y23_N22
\bloco_Operativo|REG|Mux26~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux26~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux26~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux26~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux26~19_combout\,
	datad => \bloco_Operativo|REG|Mux26~9_combout\,
	combout => \bloco_Operativo|REG|Mux26~20_combout\);

-- Location: LCFF_X19_Y23_N23
\bloco_Operativo|A|actual_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux26~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(5));

-- Location: LCCOMB_X19_Y22_N24
\bloco_Operativo|MUXB|saida[5]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[5]~44_combout\ = (\bloco_Controle|actual_state.s2~regout\ & (((\bloco_Operativo|RI|actual_state\(5)) # (!\bloco_Controle|actual_state.s0~regout\)))) # (!\bloco_Controle|actual_state.s2~regout\ & 
-- (\bloco_Operativo|B|actual_state\(5) & ((\bloco_Controle|actual_state.s0~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s2~regout\,
	datab => \bloco_Operativo|B|actual_state\(5),
	datac => \bloco_Operativo|RI|actual_state\(5),
	datad => \bloco_Controle|actual_state.s0~regout\,
	combout => \bloco_Operativo|MUXB|saida[5]~44_combout\);

-- Location: LCCOMB_X18_Y22_N12
\bloco_Operativo|MUXB|saida[5]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[5]~45_combout\ = (\bloco_Controle|actual_state.s1~regout\ & (((\bloco_Operativo|RI|actual_state\(3))))) # (!\bloco_Controle|actual_state.s1~regout\ & (\bloco_Operativo|MUXB|saida[5]~44_combout\ & 
-- ((\bloco_Controle|actual_state.s0~regout\) # (\bloco_Operativo|RI|actual_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s0~regout\,
	datab => \bloco_Controle|actual_state.s1~regout\,
	datac => \bloco_Operativo|RI|actual_state\(3),
	datad => \bloco_Operativo|MUXB|saida[5]~44_combout\,
	combout => \bloco_Operativo|MUXB|saida[5]~45_combout\);

-- Location: LCCOMB_X18_Y22_N6
\bloco_Operativo|cPC~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~11_combout\ = (\bloco_Operativo|A|actual_state\(4) & (\bloco_Operativo|MUXB|saida[4]~47_combout\ & (\bloco_Operativo|A|actual_state\(5) $ (!\bloco_Operativo|MUXB|saida[5]~45_combout\)))) # (!\bloco_Operativo|A|actual_state\(4) & 
-- (!\bloco_Operativo|MUXB|saida[4]~47_combout\ & (\bloco_Operativo|A|actual_state\(5) $ (!\bloco_Operativo|MUXB|saida[5]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(4),
	datab => \bloco_Operativo|MUXB|saida[4]~47_combout\,
	datac => \bloco_Operativo|A|actual_state\(5),
	datad => \bloco_Operativo|MUXB|saida[5]~45_combout\,
	combout => \bloco_Operativo|cPC~11_combout\);

-- Location: LCCOMB_X18_Y22_N14
\bloco_Operativo|MUXB|saida[3]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[3]~48_combout\ = (\bloco_Controle|actual_state.s2~regout\ & (((\bloco_Operativo|RI|actual_state\(3))) # (!\bloco_Controle|actual_state.s0~regout\))) # (!\bloco_Controle|actual_state.s2~regout\ & 
-- (\bloco_Controle|actual_state.s0~regout\ & ((\bloco_Operativo|B|actual_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s2~regout\,
	datab => \bloco_Controle|actual_state.s0~regout\,
	datac => \bloco_Operativo|RI|actual_state\(3),
	datad => \bloco_Operativo|B|actual_state\(3),
	combout => \bloco_Operativo|MUXB|saida[3]~48_combout\);

-- Location: LCCOMB_X19_Y22_N10
\bloco_Operativo|MUXB|saida[3]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[3]~49_combout\ = (\bloco_Controle|actual_state.s1~regout\ & (((\bloco_Operativo|RI|actual_state\(1))))) # (!\bloco_Controle|actual_state.s1~regout\ & (\bloco_Operativo|MUXB|saida[3]~48_combout\ & 
-- ((\bloco_Controle|actual_state.s0~regout\) # (\bloco_Operativo|RI|actual_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s0~regout\,
	datab => \bloco_Controle|actual_state.s1~regout\,
	datac => \bloco_Operativo|RI|actual_state\(1),
	datad => \bloco_Operativo|MUXB|saida[3]~48_combout\,
	combout => \bloco_Operativo|MUXB|saida[3]~49_combout\);

-- Location: LCCOMB_X18_Y22_N8
\bloco_Operativo|cPC~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~10_combout\ = (\bloco_Operativo|A|actual_state\(3) & (\bloco_Operativo|MUXB|saida[3]~49_combout\ & (\bloco_Operativo|A|actual_state\(2) $ (!\bloco_Operativo|MUXB|saida[2]~55_combout\)))) # (!\bloco_Operativo|A|actual_state\(3) & 
-- (!\bloco_Operativo|MUXB|saida[3]~49_combout\ & (\bloco_Operativo|A|actual_state\(2) $ (!\bloco_Operativo|MUXB|saida[2]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(3),
	datab => \bloco_Operativo|A|actual_state\(2),
	datac => \bloco_Operativo|MUXB|saida[2]~55_combout\,
	datad => \bloco_Operativo|MUXB|saida[3]~49_combout\,
	combout => \bloco_Operativo|cPC~10_combout\);

-- Location: LCFF_X22_Y25_N27
\bloco_Operativo|REG|actual_state[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][7]~regout\);

-- Location: LCFF_X22_Y25_N21
\bloco_Operativo|REG|actual_state[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][7]~regout\);

-- Location: LCCOMB_X22_Y25_N20
\bloco_Operativo|REG|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~8_combout\ = (\bloco_Operativo|REG|Mux24~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][7]~regout\) # ((!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux24~7_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[23][7]~regout\ & \bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux24~7_combout\,
	datab => \bloco_Operativo|REG|actual_state[31][7]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][7]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux24~8_combout\);

-- Location: LCCOMB_X28_Y16_N0
\bloco_Operativo|REG|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~1_combout\ = (\bloco_Operativo|REG|Mux24~0_combout\ & (((\bloco_Operativo|REG|actual_state[29][7]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23)))) # (!\bloco_Operativo|REG|Mux24~0_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[21][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux24~0_combout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[21][7]~regout\,
	datad => \bloco_Operativo|REG|actual_state[29][7]~regout\,
	combout => \bloco_Operativo|REG|Mux24~1_combout\);

-- Location: LCCOMB_X20_Y18_N10
\bloco_Operativo|REG|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~9_combout\ = (\bloco_Operativo|REG|Mux24~6_combout\ & (((\bloco_Operativo|REG|Mux24~8_combout\)) # (!\bloco_Operativo|RI|actual_state\(21)))) # (!\bloco_Operativo|REG|Mux24~6_combout\ & (\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux24~6_combout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux24~8_combout\,
	datad => \bloco_Operativo|REG|Mux24~1_combout\,
	combout => \bloco_Operativo|REG|Mux24~9_combout\);

-- Location: LCCOMB_X29_Y21_N22
\bloco_Operativo|REG|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[2][7]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[0][7]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[2][7]~regout\,
	combout => \bloco_Operativo|REG|Mux24~14_combout\);

-- Location: LCCOMB_X29_Y23_N4
\bloco_Operativo|REG|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~15_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux24~14_combout\ & (\bloco_Operativo|REG|actual_state[3][7]~regout\)) # (!\bloco_Operativo|REG|Mux24~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][7]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][7]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[1][7]~regout\,
	datad => \bloco_Operativo|REG|Mux24~14_combout\,
	combout => \bloco_Operativo|REG|Mux24~15_combout\);

-- Location: LCCOMB_X33_Y21_N0
\bloco_Operativo|REG|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[10][7]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[8][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][7]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[8][7]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux24~12_combout\);

-- Location: LCCOMB_X33_Y22_N10
\bloco_Operativo|REG|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux24~12_combout\ & (\bloco_Operativo|REG|actual_state[11][7]~regout\)) # (!\bloco_Operativo|REG|Mux24~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[9][7]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[11][7]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[9][7]~regout\,
	datad => \bloco_Operativo|REG|Mux24~12_combout\,
	combout => \bloco_Operativo|REG|Mux24~13_combout\);

-- Location: LCCOMB_X30_Y23_N16
\bloco_Operativo|REG|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|Mux24~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (!\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|Mux24~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux24~15_combout\,
	datad => \bloco_Operativo|REG|Mux24~13_combout\,
	combout => \bloco_Operativo|REG|Mux24~16_combout\);

-- Location: LCFF_X34_Y19_N13
\bloco_Operativo|REG|actual_state[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][7]~regout\);

-- Location: LCFF_X33_Y19_N1
\bloco_Operativo|REG|actual_state[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[7]~25_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][7]~regout\);

-- Location: LCCOMB_X33_Y19_N0
\bloco_Operativo|REG|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[13][7]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[12][7]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][7]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[12][7]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux24~17_combout\);

-- Location: LCCOMB_X33_Y19_N26
\bloco_Operativo|REG|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~18_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux24~17_combout\ & (\bloco_Operativo|REG|actual_state[15][7]~regout\)) # (!\bloco_Operativo|REG|Mux24~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[14][7]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[15][7]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][7]~regout\,
	datad => \bloco_Operativo|REG|Mux24~17_combout\,
	combout => \bloco_Operativo|REG|Mux24~18_combout\);

-- Location: LCCOMB_X30_Y23_N22
\bloco_Operativo|REG|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~19_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux24~16_combout\ & ((\bloco_Operativo|REG|Mux24~18_combout\))) # (!\bloco_Operativo|REG|Mux24~16_combout\ & 
-- (\bloco_Operativo|REG|Mux24~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux24~11_combout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux24~16_combout\,
	datad => \bloco_Operativo|REG|Mux24~18_combout\,
	combout => \bloco_Operativo|REG|Mux24~19_combout\);

-- Location: LCCOMB_X19_Y19_N24
\bloco_Operativo|REG|Mux24~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux24~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux24~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux24~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux24~9_combout\,
	datad => \bloco_Operativo|REG|Mux24~19_combout\,
	combout => \bloco_Operativo|REG|Mux24~20_combout\);

-- Location: LCFF_X19_Y19_N25
\bloco_Operativo|A|actual_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux24~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(7));

-- Location: LCCOMB_X19_Y21_N8
\bloco_Operativo|MUXB|saida[7]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[7]~40_combout\ = (\bloco_Controle|actual_state.s2~regout\ & (((\bloco_Operativo|RI|actual_state\(7))))) # (!\bloco_Controle|actual_state.s2~regout\ & ((\bloco_Controle|actual_state.s1~regout\ & 
-- ((\bloco_Operativo|RI|actual_state\(7)))) # (!\bloco_Controle|actual_state.s1~regout\ & (\bloco_Operativo|B|actual_state\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s2~regout\,
	datab => \bloco_Operativo|B|actual_state\(7),
	datac => \bloco_Operativo|RI|actual_state\(7),
	datad => \bloco_Controle|actual_state.s1~regout\,
	combout => \bloco_Operativo|MUXB|saida[7]~40_combout\);

-- Location: LCCOMB_X19_Y21_N4
\bloco_Operativo|MUXB|saida[7]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[7]~41_combout\ = (\bloco_Operativo|MUXB|saida[0]~3_combout\ & (((\bloco_Operativo|MUXB|saida[7]~40_combout\)))) # (!\bloco_Operativo|MUXB|saida[0]~3_combout\ & (\bloco_Operativo|RI|actual_state\(5) & 
-- ((!\bloco_Operativo|MUXB|saida[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(5),
	datab => \bloco_Operativo|MUXB|saida[7]~40_combout\,
	datac => \bloco_Operativo|MUXB|saida[0]~3_combout\,
	datad => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	combout => \bloco_Operativo|MUXB|saida[7]~41_combout\);

-- Location: LCCOMB_X18_Y19_N16
\bloco_Operativo|cPC~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~12_combout\ = (\bloco_Operativo|A|actual_state\(6) & (\bloco_Operativo|MUXB|saida[6]~43_combout\ & (\bloco_Operativo|A|actual_state\(7) $ (!\bloco_Operativo|MUXB|saida[7]~41_combout\)))) # (!\bloco_Operativo|A|actual_state\(6) & 
-- (!\bloco_Operativo|MUXB|saida[6]~43_combout\ & (\bloco_Operativo|A|actual_state\(7) $ (!\bloco_Operativo|MUXB|saida[7]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(6),
	datab => \bloco_Operativo|A|actual_state\(7),
	datac => \bloco_Operativo|MUXB|saida[7]~41_combout\,
	datad => \bloco_Operativo|MUXB|saida[6]~43_combout\,
	combout => \bloco_Operativo|cPC~12_combout\);

-- Location: LCCOMB_X19_Y22_N14
\bloco_Operativo|cPC~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~14_combout\ = (\bloco_Operativo|cPC~13_combout\ & (\bloco_Operativo|cPC~11_combout\ & (\bloco_Operativo|cPC~10_combout\ & \bloco_Operativo|cPC~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|cPC~13_combout\,
	datab => \bloco_Operativo|cPC~11_combout\,
	datac => \bloco_Operativo|cPC~10_combout\,
	datad => \bloco_Operativo|cPC~12_combout\,
	combout => \bloco_Operativo|cPC~14_combout\);

-- Location: LCFF_X31_Y19_N29
\bloco_Operativo|REG|actual_state[14][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][16]~regout\);

-- Location: LCFF_X30_Y19_N15
\bloco_Operativo|REG|actual_state[12][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][16]~regout\);

-- Location: LCCOMB_X30_Y19_N14
\bloco_Operativo|REG|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[14][16]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[12][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[14][16]~regout\,
	datac => \bloco_Operativo|REG|actual_state[12][16]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux15~17_combout\);

-- Location: LCCOMB_X32_Y18_N28
\bloco_Operativo|REG|actual_state[15][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[15][16]~feeder_combout\ = \bloco_Operativo|MUX2|saida[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	combout => \bloco_Operativo|REG|actual_state[15][16]~feeder_combout\);

-- Location: LCFF_X32_Y18_N29
\bloco_Operativo|REG|actual_state[15][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[15][16]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][16]~regout\);

-- Location: LCCOMB_X29_Y19_N22
\bloco_Operativo|REG|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~18_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux15~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][16]~regout\))) # (!\bloco_Operativo|REG|Mux15~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[13][16]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][16]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux15~17_combout\,
	datad => \bloco_Operativo|REG|actual_state[15][16]~regout\,
	combout => \bloco_Operativo|REG|Mux15~18_combout\);

-- Location: LCCOMB_X23_Y22_N30
\bloco_Operativo|REG|actual_state[10][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[10][16]~feeder_combout\ = \bloco_Operativo|MUX2|saida[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	combout => \bloco_Operativo|REG|actual_state[10][16]~feeder_combout\);

-- Location: LCFF_X23_Y22_N31
\bloco_Operativo|REG|actual_state[10][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[10][16]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][16]~regout\);

-- Location: LCCOMB_X31_Y18_N30
\bloco_Operativo|REG|actual_state[11][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[11][16]~feeder_combout\ = \bloco_Operativo|MUX2|saida[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	combout => \bloco_Operativo|REG|actual_state[11][16]~feeder_combout\);

-- Location: LCFF_X31_Y18_N31
\bloco_Operativo|REG|actual_state[11][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[11][16]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][16]~regout\);

-- Location: LCFF_X34_Y22_N19
\bloco_Operativo|REG|actual_state[8][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][16]~regout\);

-- Location: LCFF_X32_Y21_N1
\bloco_Operativo|REG|actual_state[9][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][16]~regout\);

-- Location: LCCOMB_X32_Y21_N0
\bloco_Operativo|REG|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[9][16]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[8][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[8][16]~regout\,
	datac => \bloco_Operativo|REG|actual_state[9][16]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux15~10_combout\);

-- Location: LCCOMB_X23_Y22_N8
\bloco_Operativo|REG|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux15~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][16]~regout\))) # (!\bloco_Operativo|REG|Mux15~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][16]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[10][16]~regout\,
	datac => \bloco_Operativo|REG|actual_state[11][16]~regout\,
	datad => \bloco_Operativo|REG|Mux15~10_combout\,
	combout => \bloco_Operativo|REG|Mux15~11_combout\);

-- Location: LCFF_X31_Y25_N15
\bloco_Operativo|REG|actual_state[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][16]~regout\);

-- Location: LCFF_X31_Y25_N21
\bloco_Operativo|REG|actual_state[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][16]~regout\);

-- Location: LCFF_X30_Y25_N13
\bloco_Operativo|REG|actual_state[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][16]~regout\);

-- Location: LCCOMB_X30_Y25_N12
\bloco_Operativo|REG|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~12_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|actual_state[6][16]~regout\) # (\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[4][16]~regout\ & ((!\bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[4][16]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[6][16]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux15~12_combout\);

-- Location: LCCOMB_X31_Y25_N20
\bloco_Operativo|REG|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux15~12_combout\ & (\bloco_Operativo|REG|actual_state[7][16]~regout\)) # (!\bloco_Operativo|REG|Mux15~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[5][16]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[7][16]~regout\,
	datac => \bloco_Operativo|REG|actual_state[5][16]~regout\,
	datad => \bloco_Operativo|REG|Mux15~12_combout\,
	combout => \bloco_Operativo|REG|Mux15~13_combout\);

-- Location: LCCOMB_X21_Y19_N26
\bloco_Operativo|REG|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~16_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24)) # (\bloco_Operativo|REG|Mux15~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux15~15_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux15~15_combout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|REG|Mux15~13_combout\,
	combout => \bloco_Operativo|REG|Mux15~16_combout\);

-- Location: LCCOMB_X21_Y19_N8
\bloco_Operativo|REG|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~19_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux15~16_combout\ & (\bloco_Operativo|REG|Mux15~18_combout\)) # (!\bloco_Operativo|REG|Mux15~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux15~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux15~18_combout\,
	datac => \bloco_Operativo|REG|Mux15~11_combout\,
	datad => \bloco_Operativo|REG|Mux15~16_combout\,
	combout => \bloco_Operativo|REG|Mux15~19_combout\);

-- Location: LCFF_X24_Y24_N27
\bloco_Operativo|REG|actual_state[27][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][16]~regout\);

-- Location: LCFF_X24_Y24_N29
\bloco_Operativo|REG|actual_state[19][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][16]~regout\);

-- Location: LCCOMB_X24_Y24_N28
\bloco_Operativo|REG|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[23][16]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[19][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[23][16]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[19][16]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux15~7_combout\);

-- Location: LCCOMB_X24_Y24_N18
\bloco_Operativo|REG|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~8_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux15~7_combout\ & (\bloco_Operativo|REG|actual_state[31][16]~regout\)) # (!\bloco_Operativo|REG|Mux15~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[27][16]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[31][16]~regout\,
	datab => \bloco_Operativo|REG|actual_state[27][16]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|REG|Mux15~7_combout\,
	combout => \bloco_Operativo|REG|Mux15~8_combout\);

-- Location: LCCOMB_X24_Y17_N18
\bloco_Operativo|REG|actual_state[28][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[28][16]~feeder_combout\ = \bloco_Operativo|MUX2|saida[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	combout => \bloco_Operativo|REG|actual_state[28][16]~feeder_combout\);

-- Location: LCFF_X24_Y17_N19
\bloco_Operativo|REG|actual_state[28][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[28][16]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][16]~regout\);

-- Location: LCFF_X23_Y17_N15
\bloco_Operativo|REG|actual_state[16][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][16]~regout\);

-- Location: LCFF_X23_Y17_N1
\bloco_Operativo|REG|actual_state[24][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][16]~regout\);

-- Location: LCCOMB_X23_Y17_N0
\bloco_Operativo|REG|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|actual_state[24][16]~regout\) # (\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[16][16]~regout\ & ((!\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[16][16]~regout\,
	datac => \bloco_Operativo|REG|actual_state[24][16]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux15~4_combout\);

-- Location: LCCOMB_X23_Y17_N4
\bloco_Operativo|REG|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~5_combout\ = (\bloco_Operativo|REG|Mux15~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][16]~regout\) # (!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux15~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][16]~regout\ & ((\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][16]~regout\,
	datab => \bloco_Operativo|REG|actual_state[28][16]~regout\,
	datac => \bloco_Operativo|REG|Mux15~4_combout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux15~5_combout\);

-- Location: LCCOMB_X21_Y19_N2
\bloco_Operativo|REG|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux15~3_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux15~3_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux15~5_combout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux15~6_combout\);

-- Location: LCCOMB_X21_Y19_N16
\bloco_Operativo|REG|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~9_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux15~6_combout\ & ((\bloco_Operativo|REG|Mux15~8_combout\))) # (!\bloco_Operativo|REG|Mux15~6_combout\ & (\bloco_Operativo|REG|Mux15~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux15~1_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux15~8_combout\,
	datad => \bloco_Operativo|REG|Mux15~6_combout\,
	combout => \bloco_Operativo|REG|Mux15~9_combout\);

-- Location: LCCOMB_X20_Y19_N30
\bloco_Operativo|REG|Mux15~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux15~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux15~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Mux15~19_combout\,
	datac => \bloco_Operativo|REG|Mux15~9_combout\,
	datad => \bloco_Operativo|RI|actual_state\(25),
	combout => \bloco_Operativo|REG|Mux15~20_combout\);

-- Location: LCFF_X20_Y19_N31
\bloco_Operativo|A|actual_state[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux15~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(16));

-- Location: LCCOMB_X18_Y22_N16
\bloco_Operativo|MUXB|saida[16]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[16]~22_combout\ = (\bloco_Controle|actual_state.s2~regout\ & (((\bloco_Operativo|RI|actual_state\(15))))) # (!\bloco_Controle|actual_state.s2~regout\ & ((\bloco_Controle|actual_state.s1~regout\ & 
-- (\bloco_Operativo|RI|actual_state\(15))) # (!\bloco_Controle|actual_state.s1~regout\ & ((\bloco_Operativo|B|actual_state\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s2~regout\,
	datab => \bloco_Controle|actual_state.s1~regout\,
	datac => \bloco_Operativo|RI|actual_state\(15),
	datad => \bloco_Operativo|B|actual_state\(16),
	combout => \bloco_Operativo|MUXB|saida[16]~22_combout\);

-- Location: LCCOMB_X18_Y22_N4
\bloco_Operativo|MUXB|saida[16]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[16]~23_combout\ = (\bloco_Operativo|MUXB|saida[0]~3_combout\ & (((\bloco_Operativo|MUXB|saida[16]~22_combout\)))) # (!\bloco_Operativo|MUXB|saida[0]~3_combout\ & (!\bloco_Operativo|MUXB|saida[2]~6_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datab => \bloco_Operativo|RI|actual_state\(14),
	datac => \bloco_Operativo|MUXB|saida[16]~22_combout\,
	datad => \bloco_Operativo|MUXB|saida[0]~3_combout\,
	combout => \bloco_Operativo|MUXB|saida[16]~23_combout\);

-- Location: LCFF_X22_Y25_N23
\bloco_Operativo|REG|actual_state[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][15]~regout\);

-- Location: LCFF_X22_Y25_N1
\bloco_Operativo|REG|actual_state[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][15]~regout\);

-- Location: LCCOMB_X22_Y25_N0
\bloco_Operativo|REG|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~8_combout\ = (\bloco_Operativo|REG|Mux16~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][15]~regout\) # ((!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux16~7_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[23][15]~regout\ & \bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux16~7_combout\,
	datab => \bloco_Operativo|REG|actual_state[31][15]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][15]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux16~8_combout\);

-- Location: LCFF_X25_Y19_N19
\bloco_Operativo|REG|actual_state[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][15]~regout\);

-- Location: LCFF_X25_Y19_N13
\bloco_Operativo|REG|actual_state[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][15]~regout\);

-- Location: LCCOMB_X25_Y19_N18
\bloco_Operativo|REG|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~3_combout\ = (\bloco_Operativo|REG|Mux16~2_combout\ & (((\bloco_Operativo|REG|actual_state[30][15]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24)))) # (!\bloco_Operativo|REG|Mux16~2_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[26][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux16~2_combout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[30][15]~regout\,
	datad => \bloco_Operativo|REG|actual_state[26][15]~regout\,
	combout => \bloco_Operativo|REG|Mux16~3_combout\);

-- Location: LCCOMB_X21_Y18_N0
\bloco_Operativo|REG|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~6_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux16~3_combout\))) 
-- # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux16~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|Mux16~3_combout\,
	combout => \bloco_Operativo|REG|Mux16~6_combout\);

-- Location: LCCOMB_X21_Y18_N6
\bloco_Operativo|REG|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~9_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux16~6_combout\ & ((\bloco_Operativo|REG|Mux16~8_combout\))) # (!\bloco_Operativo|REG|Mux16~6_combout\ & (\bloco_Operativo|REG|Mux16~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux16~1_combout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux16~8_combout\,
	datad => \bloco_Operativo|REG|Mux16~6_combout\,
	combout => \bloco_Operativo|REG|Mux16~9_combout\);

-- Location: LCFF_X25_Y23_N5
\bloco_Operativo|REG|actual_state[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][15]~regout\);

-- Location: LCCOMB_X33_Y19_N16
\bloco_Operativo|REG|Mux16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~18_combout\ = (\bloco_Operativo|REG|Mux16~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][15]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux16~17_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[14][15]~regout\ & \bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux16~17_combout\,
	datab => \bloco_Operativo|REG|actual_state[15][15]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][15]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux16~18_combout\);

-- Location: LCCOMB_X30_Y24_N28
\bloco_Operativo|REG|actual_state[7][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[7][15]~feeder_combout\ = \bloco_Operativo|MUX2|saida[15]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	combout => \bloco_Operativo|REG|actual_state[7][15]~feeder_combout\);

-- Location: LCFF_X30_Y24_N29
\bloco_Operativo|REG|actual_state[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[7][15]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][15]~regout\);

-- Location: LCFF_X29_Y25_N27
\bloco_Operativo|REG|actual_state[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][15]~regout\);

-- Location: LCCOMB_X29_Y25_N26
\bloco_Operativo|REG|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[5][15]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[4][15]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[5][15]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux16~10_combout\);

-- Location: LCCOMB_X29_Y24_N22
\bloco_Operativo|REG|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux16~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][15]~regout\))) # (!\bloco_Operativo|REG|Mux16~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[6][15]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[6][15]~regout\,
	datab => \bloco_Operativo|REG|actual_state[7][15]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|Mux16~10_combout\,
	combout => \bloco_Operativo|REG|Mux16~11_combout\);

-- Location: LCFF_X31_Y24_N15
\bloco_Operativo|REG|actual_state[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][15]~regout\);

-- Location: LCFF_X30_Y21_N31
\bloco_Operativo|REG|actual_state[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][15]~regout\);

-- Location: LCFF_X29_Y19_N17
\bloco_Operativo|REG|actual_state[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][15]~regout\);

-- Location: LCCOMB_X30_Y21_N30
\bloco_Operativo|REG|Mux16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|RI|actual_state\(22))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[2][15]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[0][15]~regout\,
	datad => \bloco_Operativo|REG|actual_state[2][15]~regout\,
	combout => \bloco_Operativo|REG|Mux16~14_combout\);

-- Location: LCCOMB_X31_Y24_N14
\bloco_Operativo|REG|Mux16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~15_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux16~14_combout\ & (\bloco_Operativo|REG|actual_state[3][15]~regout\)) # (!\bloco_Operativo|REG|Mux16~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][15]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][15]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[1][15]~regout\,
	datad => \bloco_Operativo|REG|Mux16~14_combout\,
	combout => \bloco_Operativo|REG|Mux16~15_combout\);

-- Location: LCFF_X32_Y23_N15
\bloco_Operativo|REG|actual_state[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][15]~regout\);

-- Location: LCCOMB_X32_Y23_N14
\bloco_Operativo|REG|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[10][15]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[8][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][15]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[8][15]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux16~12_combout\);

-- Location: LCFF_X31_Y23_N9
\bloco_Operativo|REG|actual_state[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][15]~regout\);

-- Location: LCFF_X31_Y23_N3
\bloco_Operativo|REG|actual_state[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][15]~regout\);

-- Location: LCCOMB_X31_Y23_N8
\bloco_Operativo|REG|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux16~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][15]~regout\))) # (!\bloco_Operativo|REG|Mux16~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][15]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux16~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|Mux16~12_combout\,
	datac => \bloco_Operativo|REG|actual_state[9][15]~regout\,
	datad => \bloco_Operativo|REG|actual_state[11][15]~regout\,
	combout => \bloco_Operativo|REG|Mux16~13_combout\);

-- Location: LCCOMB_X23_Y20_N22
\bloco_Operativo|REG|Mux16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|Mux16~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (!\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|Mux16~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux16~15_combout\,
	datad => \bloco_Operativo|REG|Mux16~13_combout\,
	combout => \bloco_Operativo|REG|Mux16~16_combout\);

-- Location: LCCOMB_X20_Y18_N28
\bloco_Operativo|REG|Mux16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~19_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux16~16_combout\ & (\bloco_Operativo|REG|Mux16~18_combout\)) # (!\bloco_Operativo|REG|Mux16~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux16~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|Mux16~18_combout\,
	datac => \bloco_Operativo|REG|Mux16~11_combout\,
	datad => \bloco_Operativo|REG|Mux16~16_combout\,
	combout => \bloco_Operativo|REG|Mux16~19_combout\);

-- Location: LCCOMB_X19_Y18_N20
\bloco_Operativo|REG|Mux16~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux16~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux16~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux16~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Mux16~9_combout\,
	datac => \bloco_Operativo|RI|actual_state\(25),
	datad => \bloco_Operativo|REG|Mux16~19_combout\,
	combout => \bloco_Operativo|REG|Mux16~20_combout\);

-- Location: LCFF_X19_Y18_N21
\bloco_Operativo|A|actual_state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux16~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(15));

-- Location: LCCOMB_X18_Y22_N18
\bloco_Operativo|MUXB|saida[14]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[14]~26_combout\ = (\bloco_Controle|actual_state.s1~regout\ & (((\bloco_Operativo|RI|actual_state\(14))))) # (!\bloco_Controle|actual_state.s1~regout\ & ((\bloco_Controle|actual_state.s2~regout\ & 
-- (\bloco_Operativo|RI|actual_state\(14))) # (!\bloco_Controle|actual_state.s2~regout\ & ((\bloco_Operativo|B|actual_state\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s1~regout\,
	datab => \bloco_Controle|actual_state.s2~regout\,
	datac => \bloco_Operativo|RI|actual_state\(14),
	datad => \bloco_Operativo|B|actual_state\(14),
	combout => \bloco_Operativo|MUXB|saida[14]~26_combout\);

-- Location: LCCOMB_X18_Y22_N26
\bloco_Operativo|MUXB|saida[14]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[14]~27_combout\ = (\bloco_Operativo|MUXB|saida[0]~3_combout\ & (((\bloco_Operativo|MUXB|saida[14]~26_combout\)))) # (!\bloco_Operativo|MUXB|saida[0]~3_combout\ & (!\bloco_Operativo|MUXB|saida[2]~6_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datab => \bloco_Operativo|MUXB|saida[0]~3_combout\,
	datac => \bloco_Operativo|RI|actual_state\(12),
	datad => \bloco_Operativo|MUXB|saida[14]~26_combout\,
	combout => \bloco_Operativo|MUXB|saida[14]~27_combout\);

-- Location: LCCOMB_X18_Y21_N2
\bloco_Operativo|cPC~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~17_combout\ = (\bloco_Operativo|A|actual_state\(14) & (\bloco_Operativo|MUXB|saida[14]~27_combout\ & (\bloco_Operativo|A|actual_state\(15) $ (!\bloco_Operativo|MUXB|saida[15]~25_combout\)))) # (!\bloco_Operativo|A|actual_state\(14) & 
-- (!\bloco_Operativo|MUXB|saida[14]~27_combout\ & (\bloco_Operativo|A|actual_state\(15) $ (!\bloco_Operativo|MUXB|saida[15]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(14),
	datab => \bloco_Operativo|A|actual_state\(15),
	datac => \bloco_Operativo|MUXB|saida[14]~27_combout\,
	datad => \bloco_Operativo|MUXB|saida[15]~25_combout\,
	combout => \bloco_Operativo|cPC~17_combout\);

-- Location: LCCOMB_X19_Y22_N0
\bloco_Operativo|cPC~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~20_combout\ = (\bloco_Operativo|cPC~19_combout\ & (\bloco_Operativo|cPC~17_combout\ & (\bloco_Operativo|A|actual_state\(16) $ (!\bloco_Operativo|MUXB|saida[16]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|cPC~19_combout\,
	datab => \bloco_Operativo|A|actual_state\(16),
	datac => \bloco_Operativo|MUXB|saida[16]~23_combout\,
	datad => \bloco_Operativo|cPC~17_combout\,
	combout => \bloco_Operativo|cPC~20_combout\);

-- Location: LCCOMB_X19_Y22_N2
\bloco_Operativo|cPC~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~21_combout\ = (\bloco_Operativo|cPC~16_combout\ & (\bloco_Operativo|cPC~15_combout\ & (\bloco_Operativo|cPC~14_combout\ & \bloco_Operativo|cPC~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|cPC~16_combout\,
	datab => \bloco_Operativo|cPC~15_combout\,
	datac => \bloco_Operativo|cPC~14_combout\,
	datad => \bloco_Operativo|cPC~20_combout\,
	combout => \bloco_Operativo|cPC~21_combout\);

-- Location: LCCOMB_X19_Y22_N8
\bloco_Operativo|cPC\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|cPC~combout\ = ((\bloco_Controle|actual_state.s9~regout\) # ((\bloco_Operativo|cPC~9_combout\ & \bloco_Operativo|cPC~21_combout\))) # (!\bloco_Controle|actual_state.s0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s0~regout\,
	datab => \bloco_Controle|actual_state.s9~regout\,
	datac => \bloco_Operativo|cPC~9_combout\,
	datad => \bloco_Operativo|cPC~21_combout\,
	combout => \bloco_Operativo|cPC~combout\);

-- Location: LCFF_X19_Y19_N1
\bloco_Operativo|PC|actual_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[7]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(7));

-- Location: LCCOMB_X19_Y19_N4
\bloco_Operativo|MUXPC|saida[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXPC|saida[7]~5_combout\ = (\bloco_Controle|actual_state.s5~regout\ & (((\bloco_Operativo|ULAsaida|actual_state\(7))))) # (!\bloco_Controle|actual_state.s5~regout\ & ((\bloco_Controle|actual_state.s3~regout\ & 
-- ((\bloco_Operativo|ULAsaida|actual_state\(7)))) # (!\bloco_Controle|actual_state.s3~regout\ & (\bloco_Operativo|PC|actual_state\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s5~regout\,
	datab => \bloco_Operativo|PC|actual_state\(7),
	datac => \bloco_Controle|actual_state.s3~regout\,
	datad => \bloco_Operativo|ULAsaida|actual_state\(7),
	combout => \bloco_Operativo|MUXPC|saida[7]~5_combout\);

-- Location: M4K_X52_Y17
\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000832",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:3:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCFF_X23_Y18_N25
\bloco_Operativo|RI|actual_state[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(24));

-- Location: LCCOMB_X28_Y16_N30
\bloco_Operativo|REG|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~2_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[21][6]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((\bloco_Operativo|REG|actual_state[17][6]~regout\ & !\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][6]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[17][6]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux25~2_combout\);

-- Location: LCFF_X27_Y17_N19
\bloco_Operativo|REG|actual_state[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][6]~regout\);

-- Location: LCCOMB_X27_Y17_N18
\bloco_Operativo|REG|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~3_combout\ = (\bloco_Operativo|REG|Mux25~2_combout\ & (((\bloco_Operativo|REG|actual_state[29][6]~regout\) # (!\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|REG|Mux25~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][6]~regout\ & ((\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][6]~regout\,
	datab => \bloco_Operativo|REG|Mux25~2_combout\,
	datac => \bloco_Operativo|REG|actual_state[29][6]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux25~3_combout\);

-- Location: LCCOMB_X21_Y24_N30
\bloco_Operativo|REG|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux25~3_combout\))) 
-- # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux25~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|Mux25~3_combout\,
	combout => \bloco_Operativo|REG|Mux25~6_combout\);

-- Location: LCCOMB_X21_Y24_N24
\bloco_Operativo|REG|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~9_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux25~6_combout\ & (\bloco_Operativo|REG|Mux25~8_combout\)) # (!\bloco_Operativo|REG|Mux25~6_combout\ & ((\bloco_Operativo|REG|Mux25~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux25~8_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux25~1_combout\,
	datad => \bloco_Operativo|REG|Mux25~6_combout\,
	combout => \bloco_Operativo|REG|Mux25~9_combout\);

-- Location: LCFF_X33_Y20_N19
\bloco_Operativo|REG|actual_state[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][6]~regout\);

-- Location: LCFF_X33_Y20_N25
\bloco_Operativo|REG|actual_state[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][6]~regout\);

-- Location: LCCOMB_X33_Y20_N24
\bloco_Operativo|REG|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[14][6]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[12][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[14][6]~regout\,
	datac => \bloco_Operativo|REG|actual_state[12][6]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux25~17_combout\);

-- Location: LCFF_X34_Y20_N11
\bloco_Operativo|REG|actual_state[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][6]~regout\);

-- Location: LCCOMB_X34_Y20_N4
\bloco_Operativo|REG|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~18_combout\ = (\bloco_Operativo|REG|Mux25~17_combout\ & (((\bloco_Operativo|REG|actual_state[15][6]~regout\) # (!\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|REG|Mux25~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[13][6]~regout\ & (\bloco_Operativo|RI|actual_state\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][6]~regout\,
	datab => \bloco_Operativo|REG|Mux25~17_combout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|actual_state[15][6]~regout\,
	combout => \bloco_Operativo|REG|Mux25~18_combout\);

-- Location: LCCOMB_X33_Y22_N18
\bloco_Operativo|REG|actual_state[11][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[11][6]~feeder_combout\ = \bloco_Operativo|MUX2|saida[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	combout => \bloco_Operativo|REG|actual_state[11][6]~feeder_combout\);

-- Location: LCFF_X33_Y22_N19
\bloco_Operativo|REG|actual_state[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[11][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][6]~regout\);

-- Location: LCCOMB_X33_Y21_N30
\bloco_Operativo|REG|actual_state[10][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[10][6]~feeder_combout\ = \bloco_Operativo|MUX2|saida[6]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	combout => \bloco_Operativo|REG|actual_state[10][6]~feeder_combout\);

-- Location: LCFF_X33_Y21_N31
\bloco_Operativo|REG|actual_state[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[10][6]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][6]~regout\);

-- Location: LCFF_X35_Y21_N15
\bloco_Operativo|REG|actual_state[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][6]~regout\);

-- Location: LCCOMB_X35_Y21_N14
\bloco_Operativo|REG|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~10_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[9][6]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[8][6]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[9][6]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[8][6]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux25~10_combout\);

-- Location: LCCOMB_X33_Y22_N8
\bloco_Operativo|REG|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux25~10_combout\ & (\bloco_Operativo|REG|actual_state[11][6]~regout\)) # (!\bloco_Operativo|REG|Mux25~10_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[10][6]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[11][6]~regout\,
	datac => \bloco_Operativo|REG|actual_state[10][6]~regout\,
	datad => \bloco_Operativo|REG|Mux25~10_combout\,
	combout => \bloco_Operativo|REG|Mux25~11_combout\);

-- Location: LCCOMB_X25_Y24_N22
\bloco_Operativo|REG|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~19_combout\ = (\bloco_Operativo|REG|Mux25~16_combout\ & (((\bloco_Operativo|REG|Mux25~18_combout\)) # (!\bloco_Operativo|RI|actual_state\(24)))) # (!\bloco_Operativo|REG|Mux25~16_combout\ & (\bloco_Operativo|RI|actual_state\(24) 
-- & ((\bloco_Operativo|REG|Mux25~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux25~16_combout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|Mux25~18_combout\,
	datad => \bloco_Operativo|REG|Mux25~11_combout\,
	combout => \bloco_Operativo|REG|Mux25~19_combout\);

-- Location: LCCOMB_X21_Y24_N14
\bloco_Operativo|REG|Mux25~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux25~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux25~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux25~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux25~9_combout\,
	datad => \bloco_Operativo|REG|Mux25~19_combout\,
	combout => \bloco_Operativo|REG|Mux25~20_combout\);

-- Location: LCFF_X21_Y24_N15
\bloco_Operativo|A|actual_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux25~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(6));

-- Location: LCCOMB_X21_Y24_N28
\bloco_Operativo|MUXA|saida[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[6]~26_combout\ = (\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|A|actual_state\(6))) # (!\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|PC|actual_state\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|A|actual_state\(6),
	datac => \bloco_Operativo|PC|actual_state\(6),
	datad => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[6]~26_combout\);

-- Location: LCCOMB_X21_Y24_N2
\bloco_Operativo|ULA1|Add0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~87_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXB|saida[6]~43_combout\) # (\bloco_Operativo|MUXA|saida[6]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|Add0~58_combout\,
	datac => \bloco_Operativo|MUXB|saida[6]~43_combout\,
	datad => \bloco_Operativo|MUXA|saida[6]~26_combout\,
	combout => \bloco_Operativo|ULA1|Add0~87_combout\);

-- Location: LCCOMB_X21_Y24_N16
\bloco_Operativo|ULA1|Add0~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~164_combout\ = (\bloco_Operativo|ULA1|Add0~87_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~88_combout\,
	datad => \bloco_Operativo|ULA1|Add0~87_combout\,
	combout => \bloco_Operativo|ULA1|Add0~164_combout\);

-- Location: LCFF_X21_Y24_N17
\bloco_Operativo|ULAsaida|actual_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~164_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(6));

-- Location: LCCOMB_X22_Y24_N22
\bloco_Operativo|MUX2|saida[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[6]~26_combout\ = (\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|RDM|actual_state\(6))) # (!\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RDM|actual_state\(6),
	datab => \bloco_Operativo|ULAsaida|actual_state\(6),
	datad => \bloco_Controle|actual_state.s4~regout\,
	combout => \bloco_Operativo|MUX2|saida[6]~26_combout\);

-- Location: LCFF_X22_Y17_N5
\bloco_Operativo|REG|actual_state[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][6]~regout\);

-- Location: LCFF_X22_Y17_N19
\bloco_Operativo|REG|actual_state[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][6]~regout\);

-- Location: LCFF_X23_Y20_N15
\bloco_Operativo|REG|actual_state[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][6]~regout\);

-- Location: LCFF_X23_Y18_N3
\bloco_Operativo|REG|actual_state[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][6]~regout\);

-- Location: LCCOMB_X23_Y18_N2
\bloco_Operativo|REG|Mux57~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[24][6]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[16][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[24][6]~regout\,
	datac => \bloco_Operativo|REG|actual_state[16][6]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux57~4_combout\);

-- Location: LCCOMB_X22_Y17_N18
\bloco_Operativo|REG|Mux57~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~5_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux57~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][6]~regout\))) # (!\bloco_Operativo|REG|Mux57~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][6]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux57~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[20][6]~regout\,
	datac => \bloco_Operativo|REG|actual_state[28][6]~regout\,
	datad => \bloco_Operativo|REG|Mux57~4_combout\,
	combout => \bloco_Operativo|REG|Mux57~5_combout\);

-- Location: LCFF_X28_Y16_N25
\bloco_Operativo|REG|actual_state[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][6]~regout\);

-- Location: LCCOMB_X28_Y16_N24
\bloco_Operativo|REG|Mux57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|actual_state[21][6]~regout\) # (\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[17][6]~regout\ & ((!\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[17][6]~regout\,
	datac => \bloco_Operativo|REG|actual_state[21][6]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux57~2_combout\);

-- Location: LCFF_X27_Y17_N13
\bloco_Operativo|REG|actual_state[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][6]~regout\);

-- Location: LCCOMB_X27_Y17_N12
\bloco_Operativo|REG|Mux57~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux57~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][6]~regout\))) # (!\bloco_Operativo|REG|Mux57~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][6]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|Mux57~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux57~2_combout\,
	datac => \bloco_Operativo|REG|actual_state[25][6]~regout\,
	datad => \bloco_Operativo|REG|actual_state[29][6]~regout\,
	combout => \bloco_Operativo|REG|Mux57~3_combout\);

-- Location: LCCOMB_X27_Y21_N8
\bloco_Operativo|REG|Mux57~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17)) # ((\bloco_Operativo|REG|Mux57~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|Mux57~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux57~5_combout\,
	datad => \bloco_Operativo|REG|Mux57~3_combout\,
	combout => \bloco_Operativo|REG|Mux57~6_combout\);

-- Location: LCFF_X24_Y24_N25
\bloco_Operativo|REG|actual_state[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][6]~regout\);

-- Location: LCFF_X25_Y24_N29
\bloco_Operativo|REG|actual_state[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][6]~regout\);

-- Location: LCFF_X25_Y24_N31
\bloco_Operativo|REG|actual_state[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[6]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][6]~regout\);

-- Location: LCCOMB_X25_Y24_N30
\bloco_Operativo|REG|Mux57~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[23][6]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[19][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[19][6]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[23][6]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux57~7_combout\);

-- Location: LCCOMB_X25_Y24_N28
\bloco_Operativo|REG|Mux57~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~8_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux57~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][6]~regout\))) # (!\bloco_Operativo|REG|Mux57~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[27][6]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux57~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[27][6]~regout\,
	datac => \bloco_Operativo|REG|actual_state[31][6]~regout\,
	datad => \bloco_Operativo|REG|Mux57~7_combout\,
	combout => \bloco_Operativo|REG|Mux57~8_combout\);

-- Location: LCCOMB_X27_Y21_N30
\bloco_Operativo|REG|Mux57~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~9_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux57~6_combout\ & ((\bloco_Operativo|REG|Mux57~8_combout\))) # (!\bloco_Operativo|REG|Mux57~6_combout\ & (\bloco_Operativo|REG|Mux57~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux57~1_combout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux57~6_combout\,
	datad => \bloco_Operativo|REG|Mux57~8_combout\,
	combout => \bloco_Operativo|REG|Mux57~9_combout\);

-- Location: LCCOMB_X17_Y22_N24
\bloco_Operativo|REG|Mux57~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux57~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux57~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux57~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux57~19_combout\,
	datab => \bloco_Operativo|RI|actual_state\(20),
	datad => \bloco_Operativo|REG|Mux57~9_combout\,
	combout => \bloco_Operativo|REG|Mux57~20_combout\);

-- Location: LCFF_X17_Y22_N25
\bloco_Operativo|B|actual_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux57~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(6));

-- Location: M4K_X13_Y24
\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:0:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCFF_X17_Y22_N15
\bloco_Operativo|RI|actual_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(6));

-- Location: LCCOMB_X17_Y22_N14
\bloco_Operativo|MUXB|saida[6]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[6]~42_combout\ = (\bloco_Controle|actual_state.s1~regout\ & (((\bloco_Operativo|RI|actual_state\(6))))) # (!\bloco_Controle|actual_state.s1~regout\ & ((\bloco_Controle|actual_state.s2~regout\ & 
-- ((\bloco_Operativo|RI|actual_state\(6)))) # (!\bloco_Controle|actual_state.s2~regout\ & (\bloco_Operativo|B|actual_state\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(6),
	datab => \bloco_Controle|actual_state.s1~regout\,
	datac => \bloco_Operativo|RI|actual_state\(6),
	datad => \bloco_Controle|actual_state.s2~regout\,
	combout => \bloco_Operativo|MUXB|saida[6]~42_combout\);

-- Location: LCCOMB_X17_Y22_N8
\bloco_Operativo|MUXB|saida[6]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[6]~43_combout\ = (\bloco_Operativo|MUXB|saida[0]~3_combout\ & (((\bloco_Operativo|MUXB|saida[6]~42_combout\)))) # (!\bloco_Operativo|MUXB|saida[0]~3_combout\ & (\bloco_Operativo|RI|actual_state\(4) & 
-- (!\bloco_Operativo|MUXB|saida[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(4),
	datab => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datac => \bloco_Operativo|MUXB|saida[6]~42_combout\,
	datad => \bloco_Operativo|MUXB|saida[0]~3_combout\,
	combout => \bloco_Operativo|MUXB|saida[6]~43_combout\);

-- Location: LCCOMB_X21_Y22_N30
\bloco_Operativo|ULA1|Add0~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~188_combout\ = \bloco_Operativo|MUXB|saida[6]~43_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|MUXB|saida[6]~43_combout\,
	datad => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	combout => \bloco_Operativo|ULA1|Add0~188_combout\);

-- Location: LCCOMB_X21_Y24_N12
\bloco_Operativo|PC|actual_state[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[6]~4_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|PC|actual_state[6]~32_combout\)) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~87_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[6]~32_combout\ & \bloco_Operativo|ULA1|Add0~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state[6]~32_combout\,
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|ULA1|Add0~88_combout\,
	datad => \bloco_Operativo|ULA1|Add0~87_combout\,
	combout => \bloco_Operativo|PC|actual_state[6]~4_combout\);

-- Location: LCCOMB_X21_Y24_N4
\bloco_Operativo|PC|actual_state[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[6]~feeder_combout\ = \bloco_Operativo|PC|actual_state[6]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[6]~4_combout\,
	combout => \bloco_Operativo|PC|actual_state[6]~feeder_combout\);

-- Location: LCFF_X21_Y24_N5
\bloco_Operativo|PC|actual_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[6]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(6));

-- Location: LCCOMB_X21_Y24_N26
\bloco_Operativo|MUXPC|saida[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXPC|saida[6]~4_combout\ = (\bloco_Controle|actual_state.s3~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(6))) # (!\bloco_Controle|actual_state.s3~regout\ & ((\bloco_Controle|actual_state.s5~regout\ & 
-- (\bloco_Operativo|ULAsaida|actual_state\(6))) # (!\bloco_Controle|actual_state.s5~regout\ & ((\bloco_Operativo|PC|actual_state\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(6),
	datab => \bloco_Operativo|PC|actual_state\(6),
	datac => \bloco_Controle|actual_state.s3~regout\,
	datad => \bloco_Controle|actual_state.s5~regout\,
	combout => \bloco_Operativo|MUXPC|saida[6]~4_combout\);

-- Location: M4K_X13_Y22
\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A2",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:0:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCFF_X19_Y22_N25
\bloco_Operativo|RI|actual_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(5));

-- Location: LCCOMB_X20_Y22_N8
\bloco_Operativo|MUXB|saida[5]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[5]~54_combout\ = (\bloco_Controle|actual_state.s1~regout\ & (((\bloco_Operativo|RI|actual_state\(5))))) # (!\bloco_Controle|actual_state.s1~regout\ & ((\bloco_Controle|actual_state.s2~regout\ & 
-- ((\bloco_Operativo|RI|actual_state\(5)))) # (!\bloco_Controle|actual_state.s2~regout\ & (\bloco_Operativo|B|actual_state\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(5),
	datab => \bloco_Operativo|RI|actual_state\(5),
	datac => \bloco_Controle|actual_state.s1~regout\,
	datad => \bloco_Controle|actual_state.s2~regout\,
	combout => \bloco_Operativo|MUXB|saida[5]~54_combout\);

-- Location: LCCOMB_X20_Y22_N2
\bloco_Operativo|ULA1|Add0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~83_combout\ = (\bloco_Operativo|MUXB|saida[0]~3_combout\ & (((!\bloco_Operativo|MUXB|saida[5]~54_combout\)))) # (!\bloco_Operativo|MUXB|saida[0]~3_combout\ & (((\bloco_Operativo|MUXB|saida[2]~6_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(3),
	datab => \bloco_Operativo|MUXB|saida[5]~54_combout\,
	datac => \bloco_Operativo|MUXB|saida[0]~3_combout\,
	datad => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	combout => \bloco_Operativo|ULA1|Add0~83_combout\);

-- Location: LCCOMB_X20_Y22_N0
\bloco_Operativo|ULA1|Add0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~84_combout\ = \bloco_Operativo|ULA1|Add0~83_combout\ $ (((!\bloco_Controle|actual_state.s8~regout\ & !\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datad => \bloco_Operativo|ULA1|Add0~83_combout\,
	combout => \bloco_Operativo|ULA1|Add0~84_combout\);

-- Location: LCCOMB_X19_Y23_N16
\bloco_Operativo|ULA1|Add0~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~163_combout\ = (\bloco_Operativo|ULA1|Add0~82_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~82_combout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Operativo|ULA1|Add0~85_combout\,
	combout => \bloco_Operativo|ULA1|Add0~163_combout\);

-- Location: LCFF_X19_Y23_N17
\bloco_Operativo|ULAsaida|actual_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~163_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(5));

-- Location: LCCOMB_X19_Y23_N28
\bloco_Operativo|MUXPC|saida[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXPC|saida[5]~3_combout\ = (\bloco_Controle|actual_state.s5~regout\ & (((\bloco_Operativo|ULAsaida|actual_state\(5))))) # (!\bloco_Controle|actual_state.s5~regout\ & ((\bloco_Controle|actual_state.s3~regout\ & 
-- ((\bloco_Operativo|ULAsaida|actual_state\(5)))) # (!\bloco_Controle|actual_state.s3~regout\ & (\bloco_Operativo|PC|actual_state\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state\(5),
	datab => \bloco_Controle|actual_state.s5~regout\,
	datac => \bloco_Operativo|ULAsaida|actual_state\(5),
	datad => \bloco_Controle|actual_state.s3~regout\,
	combout => \bloco_Operativo|MUXPC|saida[5]~3_combout\);

-- Location: M4K_X13_Y26
\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000220",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:0:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCFF_X17_Y22_N3
\bloco_Operativo|RI|actual_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(4));

-- Location: LCCOMB_X17_Y22_N2
\bloco_Operativo|MUXB|saida[4]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[4]~46_combout\ = (\bloco_Controle|actual_state.s2~regout\ & (((\bloco_Operativo|RI|actual_state\(4)) # (!\bloco_Controle|actual_state.s0~regout\)))) # (!\bloco_Controle|actual_state.s2~regout\ & 
-- (\bloco_Operativo|B|actual_state\(4) & ((\bloco_Controle|actual_state.s0~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(4),
	datab => \bloco_Controle|actual_state.s2~regout\,
	datac => \bloco_Operativo|RI|actual_state\(4),
	datad => \bloco_Controle|actual_state.s0~regout\,
	combout => \bloco_Operativo|MUXB|saida[4]~46_combout\);

-- Location: LCCOMB_X17_Y22_N22
\bloco_Operativo|MUXB|saida[4]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[4]~47_combout\ = (\bloco_Controle|actual_state.s1~regout\ & (((\bloco_Operativo|RI|actual_state\(2))))) # (!\bloco_Controle|actual_state.s1~regout\ & (\bloco_Operativo|MUXB|saida[4]~46_combout\ & 
-- ((\bloco_Controle|actual_state.s0~regout\) # (\bloco_Operativo|RI|actual_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s0~regout\,
	datab => \bloco_Controle|actual_state.s1~regout\,
	datac => \bloco_Operativo|RI|actual_state\(2),
	datad => \bloco_Operativo|MUXB|saida[4]~46_combout\,
	combout => \bloco_Operativo|MUXB|saida[4]~47_combout\);

-- Location: LCCOMB_X20_Y22_N14
\bloco_Operativo|ULA1|Add0~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~187_combout\ = \bloco_Operativo|MUXB|saida[4]~47_combout\ $ (((\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\) # (\bloco_Controle|actual_state.s8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datac => \bloco_Operativo|MUXB|saida[4]~47_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|ULA1|Add0~187_combout\);

-- Location: LCCOMB_X17_Y20_N22
\bloco_Operativo|ULA1|Add0~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~162_combout\ = (\bloco_Operativo|ULA1|Add0~79_combout\) # ((\bloco_Operativo|ULA1|Add0~80_combout\ & !\bloco_Operativo|ULA1|saida[0]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~79_combout\,
	datac => \bloco_Operativo|ULA1|Add0~80_combout\,
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|ULA1|Add0~162_combout\);

-- Location: LCFF_X17_Y20_N23
\bloco_Operativo|ULAsaida|actual_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~162_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(4));

-- Location: LCCOMB_X17_Y20_N24
\bloco_Operativo|PC|actual_state[4]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[4]~30_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(4))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|ULAsaida|actual_state\(4),
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|PC|actual_state[4]~30_combout\);

-- Location: LCCOMB_X17_Y20_N12
\bloco_Operativo|PC|actual_state[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[4]~2_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (((\bloco_Operativo|PC|actual_state[4]~30_combout\)))) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~79_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[4]~30_combout\ & \bloco_Operativo|ULA1|Add0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~79_combout\,
	datab => \bloco_Operativo|PC|actual_state[4]~30_combout\,
	datac => \bloco_Operativo|ULA1|Add0~80_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|PC|actual_state[4]~2_combout\);

-- Location: LCCOMB_X17_Y20_N28
\bloco_Operativo|PC|actual_state[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[4]~feeder_combout\ = \bloco_Operativo|PC|actual_state[4]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[4]~2_combout\,
	combout => \bloco_Operativo|PC|actual_state[4]~feeder_combout\);

-- Location: LCFF_X17_Y20_N29
\bloco_Operativo|PC|actual_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[4]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(4));

-- Location: LCCOMB_X17_Y20_N20
\bloco_Operativo|MUXPC|saida[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXPC|saida[4]~2_combout\ = (\bloco_Controle|actual_state.s5~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(4))) # (!\bloco_Controle|actual_state.s5~regout\ & ((\bloco_Controle|actual_state.s3~regout\ & 
-- (\bloco_Operativo|ULAsaida|actual_state\(4))) # (!\bloco_Controle|actual_state.s3~regout\ & ((\bloco_Operativo|PC|actual_state\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s5~regout\,
	datab => \bloco_Operativo|ULAsaida|actual_state\(4),
	datac => \bloco_Controle|actual_state.s3~regout\,
	datad => \bloco_Operativo|PC|actual_state\(4),
	combout => \bloco_Operativo|MUXPC|saida[4]~2_combout\);

-- Location: M4K_X13_Y19
\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:2:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCFF_X22_Y19_N5
\bloco_Operativo|RDM|actual_state[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(22));

-- Location: LCFF_X27_Y16_N11
\bloco_Operativo|REG|actual_state[26][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][22]~regout\);

-- Location: LCFF_X24_Y20_N21
\bloco_Operativo|REG|actual_state[18][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][22]~regout\);

-- Location: LCCOMB_X24_Y20_N20
\bloco_Operativo|REG|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~0_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[26][22]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[18][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[26][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[18][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux9~0_combout\);

-- Location: LCFF_X27_Y16_N29
\bloco_Operativo|REG|actual_state[30][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][22]~regout\);

-- Location: LCCOMB_X28_Y20_N10
\bloco_Operativo|REG|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~1_combout\ = (\bloco_Operativo|REG|Mux9~0_combout\ & (((\bloco_Operativo|REG|actual_state[30][22]~regout\) # (!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux9~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][22]~regout\ & ((\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][22]~regout\,
	datab => \bloco_Operativo|REG|Mux9~0_combout\,
	datac => \bloco_Operativo|REG|actual_state[30][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux9~1_combout\);

-- Location: LCFF_X29_Y16_N31
\bloco_Operativo|REG|actual_state[25][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][22]~regout\);

-- Location: LCFF_X30_Y16_N3
\bloco_Operativo|REG|actual_state[21][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][22]~regout\);

-- Location: LCFF_X30_Y16_N29
\bloco_Operativo|REG|actual_state[17][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][22]~regout\);

-- Location: LCCOMB_X30_Y16_N28
\bloco_Operativo|REG|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~2_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[21][22]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((\bloco_Operativo|REG|actual_state[17][22]~regout\ & !\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[21][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[17][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux9~2_combout\);

-- Location: LCCOMB_X29_Y16_N18
\bloco_Operativo|REG|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux9~2_combout\ & (\bloco_Operativo|REG|actual_state[29][22]~regout\)) # (!\bloco_Operativo|REG|Mux9~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[25][22]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][22]~regout\,
	datab => \bloco_Operativo|REG|actual_state[25][22]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|REG|Mux9~2_combout\,
	combout => \bloco_Operativo|REG|Mux9~3_combout\);

-- Location: LCCOMB_X21_Y19_N22
\bloco_Operativo|REG|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux9~3_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux9~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux9~3_combout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux9~6_combout\);

-- Location: LCCOMB_X21_Y19_N12
\bloco_Operativo|REG|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~9_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux9~6_combout\ & (\bloco_Operativo|REG|Mux9~8_combout\)) # (!\bloco_Operativo|REG|Mux9~6_combout\ & ((\bloco_Operativo|REG|Mux9~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux9~8_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux9~1_combout\,
	datad => \bloco_Operativo|REG|Mux9~6_combout\,
	combout => \bloco_Operativo|REG|Mux9~9_combout\);

-- Location: LCFF_X35_Y21_N23
\bloco_Operativo|REG|actual_state[10][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][22]~regout\);

-- Location: LCFF_X34_Y21_N15
\bloco_Operativo|REG|actual_state[11][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][22]~regout\);

-- Location: LCFF_X35_Y21_N29
\bloco_Operativo|REG|actual_state[8][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][22]~regout\);

-- Location: LCCOMB_X35_Y21_N28
\bloco_Operativo|REG|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~10_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[9][22]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[8][22]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[9][22]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[8][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux9~10_combout\);

-- Location: LCCOMB_X34_Y21_N14
\bloco_Operativo|REG|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux9~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][22]~regout\))) # (!\bloco_Operativo|REG|Mux9~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][22]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[10][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[11][22]~regout\,
	datad => \bloco_Operativo|REG|Mux9~10_combout\,
	combout => \bloco_Operativo|REG|Mux9~11_combout\);

-- Location: LCFF_X22_Y19_N9
\bloco_Operativo|REG|actual_state[15][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][22]~regout\);

-- Location: LCCOMB_X22_Y19_N6
\bloco_Operativo|REG|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~18_combout\ = (\bloco_Operativo|REG|Mux9~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][22]~regout\) # ((!\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|REG|Mux9~17_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[13][22]~regout\ & \bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux9~17_combout\,
	datab => \bloco_Operativo|REG|actual_state[15][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[13][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux9~18_combout\);

-- Location: LCFF_X30_Y24_N27
\bloco_Operativo|REG|actual_state[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][22]~regout\);

-- Location: LCFF_X30_Y24_N5
\bloco_Operativo|REG|actual_state[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][22]~regout\);

-- Location: LCFF_X30_Y25_N3
\bloco_Operativo|REG|actual_state[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][22]~regout\);

-- Location: LCFF_X30_Y25_N9
\bloco_Operativo|REG|actual_state[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][22]~regout\);

-- Location: LCCOMB_X30_Y25_N8
\bloco_Operativo|REG|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[6][22]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[4][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[4][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[6][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux9~12_combout\);

-- Location: LCCOMB_X30_Y24_N20
\bloco_Operativo|REG|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux9~12_combout\ & (\bloco_Operativo|REG|actual_state[7][22]~regout\)) # (!\bloco_Operativo|REG|Mux9~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[5][22]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[7][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[5][22]~regout\,
	datad => \bloco_Operativo|REG|Mux9~12_combout\,
	combout => \bloco_Operativo|REG|Mux9~13_combout\);

-- Location: LCCOMB_X28_Y22_N30
\bloco_Operativo|REG|actual_state[2][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[2][22]~feeder_combout\ = \bloco_Operativo|MUX2|saida[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	combout => \bloco_Operativo|REG|actual_state[2][22]~feeder_combout\);

-- Location: LCFF_X28_Y22_N31
\bloco_Operativo|REG|actual_state[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[2][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][22]~regout\);

-- Location: LCFF_X30_Y22_N29
\bloco_Operativo|REG|actual_state[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][22]~regout\);

-- Location: LCFF_X31_Y22_N9
\bloco_Operativo|REG|actual_state[0][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][22]~regout\);

-- Location: LCCOMB_X31_Y22_N8
\bloco_Operativo|REG|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[1][22]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[0][22]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[1][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[0][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux9~14_combout\);

-- Location: LCCOMB_X28_Y22_N6
\bloco_Operativo|REG|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~15_combout\ = (\bloco_Operativo|REG|Mux9~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][22]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux9~14_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[2][22]~regout\ & \bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][22]~regout\,
	datab => \bloco_Operativo|REG|actual_state[2][22]~regout\,
	datac => \bloco_Operativo|REG|Mux9~14_combout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux9~15_combout\);

-- Location: LCCOMB_X21_Y19_N30
\bloco_Operativo|REG|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|RI|actual_state\(23))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux9~13_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux9~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux9~13_combout\,
	datad => \bloco_Operativo|REG|Mux9~15_combout\,
	combout => \bloco_Operativo|REG|Mux9~16_combout\);

-- Location: LCCOMB_X20_Y19_N18
\bloco_Operativo|REG|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~19_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux9~16_combout\ & ((\bloco_Operativo|REG|Mux9~18_combout\))) # (!\bloco_Operativo|REG|Mux9~16_combout\ & (\bloco_Operativo|REG|Mux9~11_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux9~11_combout\,
	datac => \bloco_Operativo|REG|Mux9~18_combout\,
	datad => \bloco_Operativo|REG|Mux9~16_combout\,
	combout => \bloco_Operativo|REG|Mux9~19_combout\);

-- Location: LCCOMB_X20_Y19_N28
\bloco_Operativo|REG|Mux9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux9~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux9~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux9~9_combout\,
	datad => \bloco_Operativo|REG|Mux9~19_combout\,
	combout => \bloco_Operativo|REG|Mux9~20_combout\);

-- Location: LCFF_X20_Y19_N29
\bloco_Operativo|A|actual_state[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux9~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(22));

-- Location: LCCOMB_X20_Y19_N0
\bloco_Operativo|PC|actual_state[22]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[22]~48_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(22))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(22),
	datab => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|PC|actual_state[22]~48_combout\);

-- Location: LCCOMB_X21_Y21_N4
\bloco_Operativo|MUXB|saida[20]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[20]~18_combout\ = (\bloco_Operativo|MUXB|saida[2]~6_combout\ & (\bloco_Operativo|B|actual_state\(20) & (!\bloco_Operativo|MUXB|Equal2~1_combout\))) # (!\bloco_Operativo|MUXB|saida[2]~6_combout\ & 
-- ((\bloco_Operativo|RI|actual_state\(15)) # ((\bloco_Operativo|B|actual_state\(20) & !\bloco_Operativo|MUXB|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datab => \bloco_Operativo|B|actual_state\(20),
	datac => \bloco_Operativo|MUXB|Equal2~1_combout\,
	datad => \bloco_Operativo|RI|actual_state\(15),
	combout => \bloco_Operativo|MUXB|saida[20]~18_combout\);

-- Location: LCCOMB_X21_Y21_N14
\bloco_Operativo|ULA1|Add0~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~202_combout\ = \bloco_Operativo|MUXB|saida[20]~18_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|MUXB|saida[20]~18_combout\,
	datad => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	combout => \bloco_Operativo|ULA1|Add0~202_combout\);

-- Location: LCCOMB_X21_Y21_N8
\bloco_Operativo|MUXB|saida[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[19]~19_combout\ = (\bloco_Operativo|B|actual_state\(19) & (((!\bloco_Operativo|MUXB|saida[2]~6_combout\ & \bloco_Operativo|RI|actual_state\(15))) # (!\bloco_Operativo|MUXB|Equal2~1_combout\))) # 
-- (!\bloco_Operativo|B|actual_state\(19) & (((!\bloco_Operativo|MUXB|saida[2]~6_combout\ & \bloco_Operativo|RI|actual_state\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(19),
	datab => \bloco_Operativo|MUXB|Equal2~1_combout\,
	datac => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datad => \bloco_Operativo|RI|actual_state\(15),
	combout => \bloco_Operativo|MUXB|saida[19]~19_combout\);

-- Location: LCCOMB_X21_Y21_N28
\bloco_Operativo|ULA1|Add0~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~201_combout\ = \bloco_Operativo|MUXB|saida[19]~19_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|MUXB|saida[19]~19_combout\,
	datad => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	combout => \bloco_Operativo|ULA1|Add0~201_combout\);

-- Location: LCCOMB_X22_Y22_N26
\bloco_Operativo|PC|actual_state[18]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[18]~44_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(18))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(18),
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|PC|actual_state[18]~44_combout\);

-- Location: LCCOMB_X22_Y21_N12
\bloco_Operativo|ULA1|Add0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~123_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[18]~14_combout\) # (\bloco_Operativo|MUXB|saida[18]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|MUXA|saida[18]~14_combout\,
	datac => \bloco_Operativo|MUXB|saida[18]~20_combout\,
	datad => \bloco_Operativo|ULA1|Add0~58_combout\,
	combout => \bloco_Operativo|ULA1|Add0~123_combout\);

-- Location: LCCOMB_X19_Y22_N22
\bloco_Operativo|ULA1|Add0~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~198_combout\ = \bloco_Operativo|MUXB|saida[16]~23_combout\ $ (((\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\) # (\bloco_Controle|actual_state.s8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datac => \bloco_Operativo|MUXB|saida[16]~23_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|ULA1|Add0~198_combout\);

-- Location: LCCOMB_X18_Y21_N22
\bloco_Operativo|ULA1|Add0~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~197_combout\ = \bloco_Operativo|MUXB|saida[15]~25_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datad => \bloco_Operativo|MUXB|saida[15]~25_combout\,
	combout => \bloco_Operativo|ULA1|Add0~197_combout\);

-- Location: LCCOMB_X19_Y22_N20
\bloco_Operativo|ULA1|Add0~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~196_combout\ = \bloco_Operativo|MUXB|saida[14]~27_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datad => \bloco_Operativo|MUXB|saida[14]~27_combout\,
	combout => \bloco_Operativo|ULA1|Add0~196_combout\);

-- Location: LCCOMB_X18_Y21_N12
\bloco_Operativo|MUXB|saida[13]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[13]~28_combout\ = (\bloco_Controle|actual_state.s2~regout\ & (((\bloco_Operativo|RI|actual_state\(13))))) # (!\bloco_Controle|actual_state.s2~regout\ & ((\bloco_Controle|actual_state.s1~regout\ & 
-- ((\bloco_Operativo|RI|actual_state\(13)))) # (!\bloco_Controle|actual_state.s1~regout\ & (\bloco_Operativo|B|actual_state\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(13),
	datab => \bloco_Controle|actual_state.s2~regout\,
	datac => \bloco_Operativo|RI|actual_state\(13),
	datad => \bloco_Controle|actual_state.s1~regout\,
	combout => \bloco_Operativo|MUXB|saida[13]~28_combout\);

-- Location: LCCOMB_X18_Y21_N0
\bloco_Operativo|MUXB|saida[13]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[13]~29_combout\ = (\bloco_Operativo|MUXB|saida[0]~3_combout\ & (((\bloco_Operativo|MUXB|saida[13]~28_combout\)))) # (!\bloco_Operativo|MUXB|saida[0]~3_combout\ & (\bloco_Operativo|RI|actual_state\(11) & 
-- (!\bloco_Operativo|MUXB|saida[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[0]~3_combout\,
	datab => \bloco_Operativo|RI|actual_state\(11),
	datac => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datad => \bloco_Operativo|MUXB|saida[13]~28_combout\,
	combout => \bloco_Operativo|MUXB|saida[13]~29_combout\);

-- Location: LCCOMB_X18_Y21_N16
\bloco_Operativo|ULA1|Add0~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~195_combout\ = \bloco_Operativo|MUXB|saida[13]~29_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datad => \bloco_Operativo|MUXB|saida[13]~29_combout\,
	combout => \bloco_Operativo|ULA1|Add0~195_combout\);

-- Location: LCCOMB_X20_Y21_N10
\bloco_Operativo|ULA1|Add0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~106_combout\ = (\bloco_Operativo|ULA1|Add0~194_combout\ & ((\bloco_Operativo|MUXA|saida[12]~20_combout\ & (\bloco_Operativo|ULA1|Add0~104\ & VCC)) # (!\bloco_Operativo|MUXA|saida[12]~20_combout\ & 
-- (!\bloco_Operativo|ULA1|Add0~104\)))) # (!\bloco_Operativo|ULA1|Add0~194_combout\ & ((\bloco_Operativo|MUXA|saida[12]~20_combout\ & (!\bloco_Operativo|ULA1|Add0~104\)) # (!\bloco_Operativo|MUXA|saida[12]~20_combout\ & ((\bloco_Operativo|ULA1|Add0~104\) # 
-- (GND)))))
-- \bloco_Operativo|ULA1|Add0~107\ = CARRY((\bloco_Operativo|ULA1|Add0~194_combout\ & (!\bloco_Operativo|MUXA|saida[12]~20_combout\ & !\bloco_Operativo|ULA1|Add0~104\)) # (!\bloco_Operativo|ULA1|Add0~194_combout\ & ((!\bloco_Operativo|ULA1|Add0~104\) # 
-- (!\bloco_Operativo|MUXA|saida[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~194_combout\,
	datab => \bloco_Operativo|MUXA|saida[12]~20_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~104\,
	combout => \bloco_Operativo|ULA1|Add0~106_combout\,
	cout => \bloco_Operativo|ULA1|Add0~107\);

-- Location: LCCOMB_X20_Y21_N12
\bloco_Operativo|ULA1|Add0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~109_combout\ = ((\bloco_Operativo|MUXA|saida[13]~19_combout\ $ (\bloco_Operativo|ULA1|Add0~195_combout\ $ (!\bloco_Operativo|ULA1|Add0~107\)))) # (GND)
-- \bloco_Operativo|ULA1|Add0~110\ = CARRY((\bloco_Operativo|MUXA|saida[13]~19_combout\ & ((\bloco_Operativo|ULA1|Add0~195_combout\) # (!\bloco_Operativo|ULA1|Add0~107\))) # (!\bloco_Operativo|MUXA|saida[13]~19_combout\ & 
-- (\bloco_Operativo|ULA1|Add0~195_combout\ & !\bloco_Operativo|ULA1|Add0~107\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[13]~19_combout\,
	datab => \bloco_Operativo|ULA1|Add0~195_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~107\,
	combout => \bloco_Operativo|ULA1|Add0~109_combout\,
	cout => \bloco_Operativo|ULA1|Add0~110\);

-- Location: LCCOMB_X20_Y21_N14
\bloco_Operativo|ULA1|Add0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~112_combout\ = (\bloco_Operativo|MUXA|saida[14]~18_combout\ & ((\bloco_Operativo|ULA1|Add0~196_combout\ & (\bloco_Operativo|ULA1|Add0~110\ & VCC)) # (!\bloco_Operativo|ULA1|Add0~196_combout\ & 
-- (!\bloco_Operativo|ULA1|Add0~110\)))) # (!\bloco_Operativo|MUXA|saida[14]~18_combout\ & ((\bloco_Operativo|ULA1|Add0~196_combout\ & (!\bloco_Operativo|ULA1|Add0~110\)) # (!\bloco_Operativo|ULA1|Add0~196_combout\ & ((\bloco_Operativo|ULA1|Add0~110\) # 
-- (GND)))))
-- \bloco_Operativo|ULA1|Add0~113\ = CARRY((\bloco_Operativo|MUXA|saida[14]~18_combout\ & (!\bloco_Operativo|ULA1|Add0~196_combout\ & !\bloco_Operativo|ULA1|Add0~110\)) # (!\bloco_Operativo|MUXA|saida[14]~18_combout\ & ((!\bloco_Operativo|ULA1|Add0~110\) # 
-- (!\bloco_Operativo|ULA1|Add0~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[14]~18_combout\,
	datab => \bloco_Operativo|ULA1|Add0~196_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~110\,
	combout => \bloco_Operativo|ULA1|Add0~112_combout\,
	cout => \bloco_Operativo|ULA1|Add0~113\);

-- Location: LCCOMB_X20_Y21_N16
\bloco_Operativo|ULA1|Add0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~115_combout\ = ((\bloco_Operativo|MUXA|saida[15]~17_combout\ $ (\bloco_Operativo|ULA1|Add0~197_combout\ $ (!\bloco_Operativo|ULA1|Add0~113\)))) # (GND)
-- \bloco_Operativo|ULA1|Add0~116\ = CARRY((\bloco_Operativo|MUXA|saida[15]~17_combout\ & ((\bloco_Operativo|ULA1|Add0~197_combout\) # (!\bloco_Operativo|ULA1|Add0~113\))) # (!\bloco_Operativo|MUXA|saida[15]~17_combout\ & 
-- (\bloco_Operativo|ULA1|Add0~197_combout\ & !\bloco_Operativo|ULA1|Add0~113\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[15]~17_combout\,
	datab => \bloco_Operativo|ULA1|Add0~197_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~113\,
	combout => \bloco_Operativo|ULA1|Add0~115_combout\,
	cout => \bloco_Operativo|ULA1|Add0~116\);

-- Location: LCCOMB_X20_Y21_N18
\bloco_Operativo|ULA1|Add0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~118_combout\ = (\bloco_Operativo|MUXA|saida[16]~16_combout\ & ((\bloco_Operativo|ULA1|Add0~198_combout\ & (\bloco_Operativo|ULA1|Add0~116\ & VCC)) # (!\bloco_Operativo|ULA1|Add0~198_combout\ & 
-- (!\bloco_Operativo|ULA1|Add0~116\)))) # (!\bloco_Operativo|MUXA|saida[16]~16_combout\ & ((\bloco_Operativo|ULA1|Add0~198_combout\ & (!\bloco_Operativo|ULA1|Add0~116\)) # (!\bloco_Operativo|ULA1|Add0~198_combout\ & ((\bloco_Operativo|ULA1|Add0~116\) # 
-- (GND)))))
-- \bloco_Operativo|ULA1|Add0~119\ = CARRY((\bloco_Operativo|MUXA|saida[16]~16_combout\ & (!\bloco_Operativo|ULA1|Add0~198_combout\ & !\bloco_Operativo|ULA1|Add0~116\)) # (!\bloco_Operativo|MUXA|saida[16]~16_combout\ & ((!\bloco_Operativo|ULA1|Add0~116\) # 
-- (!\bloco_Operativo|ULA1|Add0~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[16]~16_combout\,
	datab => \bloco_Operativo|ULA1|Add0~198_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~116\,
	combout => \bloco_Operativo|ULA1|Add0~118_combout\,
	cout => \bloco_Operativo|ULA1|Add0~119\);

-- Location: LCCOMB_X20_Y21_N20
\bloco_Operativo|ULA1|Add0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~121_combout\ = ((\bloco_Operativo|ULA1|Add0~199_combout\ $ (\bloco_Operativo|MUXA|saida[17]~15_combout\ $ (!\bloco_Operativo|ULA1|Add0~119\)))) # (GND)
-- \bloco_Operativo|ULA1|Add0~122\ = CARRY((\bloco_Operativo|ULA1|Add0~199_combout\ & ((\bloco_Operativo|MUXA|saida[17]~15_combout\) # (!\bloco_Operativo|ULA1|Add0~119\))) # (!\bloco_Operativo|ULA1|Add0~199_combout\ & 
-- (\bloco_Operativo|MUXA|saida[17]~15_combout\ & !\bloco_Operativo|ULA1|Add0~119\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~199_combout\,
	datab => \bloco_Operativo|MUXA|saida[17]~15_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~119\,
	combout => \bloco_Operativo|ULA1|Add0~121_combout\,
	cout => \bloco_Operativo|ULA1|Add0~122\);

-- Location: LCCOMB_X20_Y21_N22
\bloco_Operativo|ULA1|Add0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~124_combout\ = (\bloco_Operativo|ULA1|Add0~200_combout\ & ((\bloco_Operativo|MUXA|saida[18]~14_combout\ & (\bloco_Operativo|ULA1|Add0~122\ & VCC)) # (!\bloco_Operativo|MUXA|saida[18]~14_combout\ & 
-- (!\bloco_Operativo|ULA1|Add0~122\)))) # (!\bloco_Operativo|ULA1|Add0~200_combout\ & ((\bloco_Operativo|MUXA|saida[18]~14_combout\ & (!\bloco_Operativo|ULA1|Add0~122\)) # (!\bloco_Operativo|MUXA|saida[18]~14_combout\ & ((\bloco_Operativo|ULA1|Add0~122\) # 
-- (GND)))))
-- \bloco_Operativo|ULA1|Add0~125\ = CARRY((\bloco_Operativo|ULA1|Add0~200_combout\ & (!\bloco_Operativo|MUXA|saida[18]~14_combout\ & !\bloco_Operativo|ULA1|Add0~122\)) # (!\bloco_Operativo|ULA1|Add0~200_combout\ & ((!\bloco_Operativo|ULA1|Add0~122\) # 
-- (!\bloco_Operativo|MUXA|saida[18]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~200_combout\,
	datab => \bloco_Operativo|MUXA|saida[18]~14_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~122\,
	combout => \bloco_Operativo|ULA1|Add0~124_combout\,
	cout => \bloco_Operativo|ULA1|Add0~125\);

-- Location: LCCOMB_X21_Y21_N16
\bloco_Operativo|PC|actual_state[18]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[18]~16_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|PC|actual_state[18]~44_combout\)) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~123_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[18]~44_combout\ & \bloco_Operativo|ULA1|Add0~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|PC|actual_state[18]~44_combout\,
	datac => \bloco_Operativo|ULA1|Add0~123_combout\,
	datad => \bloco_Operativo|ULA1|Add0~124_combout\,
	combout => \bloco_Operativo|PC|actual_state[18]~16_combout\);

-- Location: LCCOMB_X22_Y21_N2
\bloco_Operativo|PC|actual_state[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[18]~feeder_combout\ = \bloco_Operativo|PC|actual_state[18]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[18]~16_combout\,
	combout => \bloco_Operativo|PC|actual_state[18]~feeder_combout\);

-- Location: LCFF_X22_Y21_N3
\bloco_Operativo|PC|actual_state[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[18]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(16),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(18));

-- Location: LCCOMB_X22_Y21_N4
\bloco_Operativo|MUXA|saida[18]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[18]~14_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(18)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|PC|actual_state\(18),
	datac => \bloco_Controle|WideOr6~0_combout\,
	datad => \bloco_Operativo|A|actual_state\(18),
	combout => \bloco_Operativo|MUXA|saida[18]~14_combout\);

-- Location: LCCOMB_X20_Y21_N24
\bloco_Operativo|ULA1|Add0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~127_combout\ = ((\bloco_Operativo|MUXA|saida[19]~13_combout\ $ (\bloco_Operativo|ULA1|Add0~201_combout\ $ (!\bloco_Operativo|ULA1|Add0~125\)))) # (GND)
-- \bloco_Operativo|ULA1|Add0~128\ = CARRY((\bloco_Operativo|MUXA|saida[19]~13_combout\ & ((\bloco_Operativo|ULA1|Add0~201_combout\) # (!\bloco_Operativo|ULA1|Add0~125\))) # (!\bloco_Operativo|MUXA|saida[19]~13_combout\ & 
-- (\bloco_Operativo|ULA1|Add0~201_combout\ & !\bloco_Operativo|ULA1|Add0~125\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[19]~13_combout\,
	datab => \bloco_Operativo|ULA1|Add0~201_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~125\,
	combout => \bloco_Operativo|ULA1|Add0~127_combout\,
	cout => \bloco_Operativo|ULA1|Add0~128\);

-- Location: LCCOMB_X20_Y21_N26
\bloco_Operativo|ULA1|Add0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~130_combout\ = (\bloco_Operativo|MUXA|saida[20]~12_combout\ & ((\bloco_Operativo|ULA1|Add0~202_combout\ & (\bloco_Operativo|ULA1|Add0~128\ & VCC)) # (!\bloco_Operativo|ULA1|Add0~202_combout\ & 
-- (!\bloco_Operativo|ULA1|Add0~128\)))) # (!\bloco_Operativo|MUXA|saida[20]~12_combout\ & ((\bloco_Operativo|ULA1|Add0~202_combout\ & (!\bloco_Operativo|ULA1|Add0~128\)) # (!\bloco_Operativo|ULA1|Add0~202_combout\ & ((\bloco_Operativo|ULA1|Add0~128\) # 
-- (GND)))))
-- \bloco_Operativo|ULA1|Add0~131\ = CARRY((\bloco_Operativo|MUXA|saida[20]~12_combout\ & (!\bloco_Operativo|ULA1|Add0~202_combout\ & !\bloco_Operativo|ULA1|Add0~128\)) # (!\bloco_Operativo|MUXA|saida[20]~12_combout\ & ((!\bloco_Operativo|ULA1|Add0~128\) # 
-- (!\bloco_Operativo|ULA1|Add0~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[20]~12_combout\,
	datab => \bloco_Operativo|ULA1|Add0~202_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~128\,
	combout => \bloco_Operativo|ULA1|Add0~130_combout\,
	cout => \bloco_Operativo|ULA1|Add0~131\);

-- Location: LCCOMB_X20_Y21_N28
\bloco_Operativo|ULA1|Add0~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~133_combout\ = ((\bloco_Operativo|MUXA|saida[21]~11_combout\ $ (\bloco_Operativo|ULA1|Add0~203_combout\ $ (!\bloco_Operativo|ULA1|Add0~131\)))) # (GND)
-- \bloco_Operativo|ULA1|Add0~134\ = CARRY((\bloco_Operativo|MUXA|saida[21]~11_combout\ & ((\bloco_Operativo|ULA1|Add0~203_combout\) # (!\bloco_Operativo|ULA1|Add0~131\))) # (!\bloco_Operativo|MUXA|saida[21]~11_combout\ & 
-- (\bloco_Operativo|ULA1|Add0~203_combout\ & !\bloco_Operativo|ULA1|Add0~131\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[21]~11_combout\,
	datab => \bloco_Operativo|ULA1|Add0~203_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~131\,
	combout => \bloco_Operativo|ULA1|Add0~133_combout\,
	cout => \bloco_Operativo|ULA1|Add0~134\);

-- Location: LCCOMB_X20_Y21_N30
\bloco_Operativo|ULA1|Add0~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~136_combout\ = (\bloco_Operativo|MUXA|saida[22]~10_combout\ & ((\bloco_Operativo|ULA1|Add0~204_combout\ & (\bloco_Operativo|ULA1|Add0~134\ & VCC)) # (!\bloco_Operativo|ULA1|Add0~204_combout\ & 
-- (!\bloco_Operativo|ULA1|Add0~134\)))) # (!\bloco_Operativo|MUXA|saida[22]~10_combout\ & ((\bloco_Operativo|ULA1|Add0~204_combout\ & (!\bloco_Operativo|ULA1|Add0~134\)) # (!\bloco_Operativo|ULA1|Add0~204_combout\ & ((\bloco_Operativo|ULA1|Add0~134\) # 
-- (GND)))))
-- \bloco_Operativo|ULA1|Add0~137\ = CARRY((\bloco_Operativo|MUXA|saida[22]~10_combout\ & (!\bloco_Operativo|ULA1|Add0~204_combout\ & !\bloco_Operativo|ULA1|Add0~134\)) # (!\bloco_Operativo|MUXA|saida[22]~10_combout\ & ((!\bloco_Operativo|ULA1|Add0~134\) # 
-- (!\bloco_Operativo|ULA1|Add0~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[22]~10_combout\,
	datab => \bloco_Operativo|ULA1|Add0~204_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~134\,
	combout => \bloco_Operativo|ULA1|Add0~136_combout\,
	cout => \bloco_Operativo|ULA1|Add0~137\);

-- Location: LCCOMB_X20_Y19_N22
\bloco_Operativo|PC|actual_state[22]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[22]~20_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|PC|actual_state[22]~48_combout\)) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~135_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[22]~48_combout\ & \bloco_Operativo|ULA1|Add0~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|PC|actual_state[22]~48_combout\,
	datac => \bloco_Operativo|ULA1|Add0~135_combout\,
	datad => \bloco_Operativo|ULA1|Add0~136_combout\,
	combout => \bloco_Operativo|PC|actual_state[22]~20_combout\);

-- Location: LCCOMB_X20_Y19_N24
\bloco_Operativo|PC|actual_state[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[22]~feeder_combout\ = \bloco_Operativo|PC|actual_state[22]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[22]~20_combout\,
	combout => \bloco_Operativo|PC|actual_state[22]~feeder_combout\);

-- Location: LCFF_X20_Y19_N25
\bloco_Operativo|PC|actual_state[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[22]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(20),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(22));

-- Location: LCCOMB_X20_Y19_N26
\bloco_Operativo|MUXA|saida[22]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[22]~10_combout\ = (\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|A|actual_state\(22))) # (!\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|PC|actual_state\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|A|actual_state\(22),
	datac => \bloco_Operativo|PC|actual_state\(22),
	datad => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[22]~10_combout\);

-- Location: LCCOMB_X20_Y19_N16
\bloco_Operativo|ULA1|Add0~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~135_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[22]~10_combout\) # (\bloco_Operativo|MUXB|saida[22]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~58_combout\,
	datab => \bloco_Operativo|MUXA|saida[22]~10_combout\,
	datac => \bloco_Operativo|MUXB|saida[22]~16_combout\,
	combout => \bloco_Operativo|ULA1|Add0~135_combout\);

-- Location: LCCOMB_X20_Y19_N10
\bloco_Operativo|ULA1|Add0~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~180_combout\ = (\bloco_Operativo|ULA1|Add0~135_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~135_combout\,
	datad => \bloco_Operativo|ULA1|Add0~136_combout\,
	combout => \bloco_Operativo|ULA1|Add0~180_combout\);

-- Location: LCFF_X20_Y19_N11
\bloco_Operativo|ULAsaida|actual_state[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~180_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(22));

-- Location: LCCOMB_X22_Y19_N4
\bloco_Operativo|MUX2|saida[22]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[22]~10_combout\ = (\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|RDM|actual_state\(22))) # (!\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s4~regout\,
	datac => \bloco_Operativo|RDM|actual_state\(22),
	datad => \bloco_Operativo|ULAsaida|actual_state\(22),
	combout => \bloco_Operativo|MUX2|saida[22]~10_combout\);

-- Location: LCCOMB_X34_Y19_N8
\bloco_Operativo|REG|actual_state[13][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[13][22]~feeder_combout\ = \bloco_Operativo|MUX2|saida[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	combout => \bloco_Operativo|REG|actual_state[13][22]~feeder_combout\);

-- Location: LCFF_X34_Y19_N9
\bloco_Operativo|REG|actual_state[13][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[13][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][22]~regout\);

-- Location: LCFF_X30_Y22_N27
\bloco_Operativo|REG|actual_state[12][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][22]~regout\);

-- Location: LCCOMB_X31_Y19_N6
\bloco_Operativo|REG|actual_state[14][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[14][22]~feeder_combout\ = \bloco_Operativo|MUX2|saida[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	combout => \bloco_Operativo|REG|actual_state[14][22]~feeder_combout\);

-- Location: LCFF_X31_Y19_N7
\bloco_Operativo|REG|actual_state[14][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[14][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][22]~regout\);

-- Location: LCCOMB_X30_Y22_N6
\bloco_Operativo|REG|Mux41~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~17_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- ((\bloco_Operativo|REG|actual_state[14][22]~regout\))) # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|actual_state[12][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[12][22]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|actual_state[14][22]~regout\,
	combout => \bloco_Operativo|REG|Mux41~17_combout\);

-- Location: LCCOMB_X22_Y19_N20
\bloco_Operativo|REG|Mux41~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~18_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux41~17_combout\ & (\bloco_Operativo|REG|actual_state[15][22]~regout\)) # (!\bloco_Operativo|REG|Mux41~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[13][22]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux41~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[15][22]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[13][22]~regout\,
	datad => \bloco_Operativo|REG|Mux41~17_combout\,
	combout => \bloco_Operativo|REG|Mux41~18_combout\);

-- Location: LCCOMB_X34_Y21_N4
\bloco_Operativo|REG|Mux41~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~11_combout\ = (\bloco_Operativo|REG|Mux41~10_combout\ & (((\bloco_Operativo|REG|actual_state[11][22]~regout\) # (!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux41~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][22]~regout\ & ((\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux41~10_combout\,
	datab => \bloco_Operativo|REG|actual_state[10][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[11][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux41~11_combout\);

-- Location: LCCOMB_X28_Y22_N12
\bloco_Operativo|REG|actual_state[3][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[3][22]~feeder_combout\ = \bloco_Operativo|MUX2|saida[22]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	combout => \bloco_Operativo|REG|actual_state[3][22]~feeder_combout\);

-- Location: LCFF_X28_Y22_N13
\bloco_Operativo|REG|actual_state[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[3][22]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][22]~regout\);

-- Location: LCCOMB_X30_Y22_N16
\bloco_Operativo|REG|Mux41~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~14_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[1][22]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[0][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[1][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[0][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux41~14_combout\);

-- Location: LCCOMB_X29_Y22_N20
\bloco_Operativo|REG|Mux41~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~15_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux41~14_combout\ & (\bloco_Operativo|REG|actual_state[3][22]~regout\)) # (!\bloco_Operativo|REG|Mux41~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[2][22]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux41~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[3][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[2][22]~regout\,
	datad => \bloco_Operativo|REG|Mux41~14_combout\,
	combout => \bloco_Operativo|REG|Mux41~15_combout\);

-- Location: LCCOMB_X30_Y24_N26
\bloco_Operativo|REG|Mux41~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~13_combout\ = (\bloco_Operativo|REG|Mux41~12_combout\ & (((\bloco_Operativo|REG|actual_state[7][22]~regout\) # (!\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|REG|Mux41~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[5][22]~regout\ & ((\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux41~12_combout\,
	datab => \bloco_Operativo|REG|actual_state[5][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[7][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux41~13_combout\);

-- Location: LCCOMB_X29_Y22_N2
\bloco_Operativo|REG|Mux41~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|RI|actual_state\(18))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux41~13_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux41~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|Mux41~15_combout\,
	datad => \bloco_Operativo|REG|Mux41~13_combout\,
	combout => \bloco_Operativo|REG|Mux41~16_combout\);

-- Location: LCCOMB_X20_Y19_N4
\bloco_Operativo|REG|Mux41~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux41~16_combout\ & (\bloco_Operativo|REG|Mux41~18_combout\)) # (!\bloco_Operativo|REG|Mux41~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux41~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux41~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux41~18_combout\,
	datac => \bloco_Operativo|REG|Mux41~11_combout\,
	datad => \bloco_Operativo|REG|Mux41~16_combout\,
	combout => \bloco_Operativo|REG|Mux41~19_combout\);

-- Location: LCFF_X29_Y16_N13
\bloco_Operativo|REG|actual_state[29][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][22]~regout\);

-- Location: LCCOMB_X30_Y16_N2
\bloco_Operativo|REG|Mux41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|actual_state[21][22]~regout\) # (\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[17][22]~regout\ & ((!\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[17][22]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[21][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux41~2_combout\);

-- Location: LCCOMB_X29_Y16_N12
\bloco_Operativo|REG|Mux41~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux41~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][22]~regout\))) # (!\bloco_Operativo|REG|Mux41~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][22]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[25][22]~regout\,
	datac => \bloco_Operativo|REG|actual_state[29][22]~regout\,
	datad => \bloco_Operativo|REG|Mux41~2_combout\,
	combout => \bloco_Operativo|REG|Mux41~3_combout\);

-- Location: LCFF_X22_Y17_N11
\bloco_Operativo|REG|actual_state[20][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][22]~regout\);

-- Location: LCFF_X23_Y17_N3
\bloco_Operativo|REG|actual_state[16][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[22]~10_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][22]~regout\);

-- Location: LCCOMB_X23_Y17_N2
\bloco_Operativo|REG|Mux41~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[24][22]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[16][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[24][22]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[16][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux41~4_combout\);

-- Location: LCCOMB_X22_Y17_N30
\bloco_Operativo|REG|Mux41~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~5_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux41~4_combout\ & (\bloco_Operativo|REG|actual_state[28][22]~regout\)) # (!\bloco_Operativo|REG|Mux41~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[20][22]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[28][22]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[20][22]~regout\,
	datad => \bloco_Operativo|REG|Mux41~4_combout\,
	combout => \bloco_Operativo|REG|Mux41~5_combout\);

-- Location: LCCOMB_X28_Y23_N8
\bloco_Operativo|REG|Mux41~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~6_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|RI|actual_state\(16))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|Mux41~3_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux41~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux41~3_combout\,
	datad => \bloco_Operativo|REG|Mux41~5_combout\,
	combout => \bloco_Operativo|REG|Mux41~6_combout\);

-- Location: LCCOMB_X27_Y16_N10
\bloco_Operativo|REG|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[26][22]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[18][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][22]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[26][22]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux41~0_combout\);

-- Location: LCCOMB_X28_Y20_N4
\bloco_Operativo|REG|Mux41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux41~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][22]~regout\))) # (!\bloco_Operativo|REG|Mux41~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][22]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][22]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[30][22]~regout\,
	datad => \bloco_Operativo|REG|Mux41~0_combout\,
	combout => \bloco_Operativo|REG|Mux41~1_combout\);

-- Location: LCCOMB_X27_Y23_N4
\bloco_Operativo|REG|Mux41~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~9_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux41~6_combout\ & (\bloco_Operativo|REG|Mux41~8_combout\)) # (!\bloco_Operativo|REG|Mux41~6_combout\ & ((\bloco_Operativo|REG|Mux41~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux41~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux41~8_combout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux41~6_combout\,
	datad => \bloco_Operativo|REG|Mux41~1_combout\,
	combout => \bloco_Operativo|REG|Mux41~9_combout\);

-- Location: LCCOMB_X20_Y19_N20
\bloco_Operativo|REG|Mux41~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux41~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux41~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux41~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datab => \bloco_Operativo|REG|Mux41~19_combout\,
	datac => \bloco_Operativo|REG|Mux41~9_combout\,
	combout => \bloco_Operativo|REG|Mux41~20_combout\);

-- Location: LCFF_X20_Y19_N21
\bloco_Operativo|B|actual_state[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux41~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(22));

-- Location: LCCOMB_X19_Y19_N8
\bloco_Operativo|MUXB|saida[22]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[22]~16_combout\ = (\bloco_Operativo|RI|actual_state\(15) & (((\bloco_Operativo|B|actual_state\(22) & !\bloco_Operativo|MUXB|Equal2~1_combout\)) # (!\bloco_Operativo|MUXB|saida[2]~6_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(15) & (\bloco_Operativo|B|actual_state\(22) & ((!\bloco_Operativo|MUXB|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(15),
	datab => \bloco_Operativo|B|actual_state\(22),
	datac => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datad => \bloco_Operativo|MUXB|Equal2~1_combout\,
	combout => \bloco_Operativo|MUXB|saida[22]~16_combout\);

-- Location: LCCOMB_X19_Y19_N2
\bloco_Operativo|ULA1|Add0~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~204_combout\ = \bloco_Operativo|MUXB|saida[22]~16_combout\ $ (((\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\) # (\bloco_Controle|actual_state.s8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datac => \bloco_Operativo|MUXB|saida[22]~16_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|ULA1|Add0~204_combout\);

-- Location: LCCOMB_X20_Y20_N0
\bloco_Operativo|ULA1|Add0~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~139_combout\ = ((\bloco_Operativo|MUXA|saida[23]~9_combout\ $ (\bloco_Operativo|ULA1|Add0~205_combout\ $ (!\bloco_Operativo|ULA1|Add0~137\)))) # (GND)
-- \bloco_Operativo|ULA1|Add0~140\ = CARRY((\bloco_Operativo|MUXA|saida[23]~9_combout\ & ((\bloco_Operativo|ULA1|Add0~205_combout\) # (!\bloco_Operativo|ULA1|Add0~137\))) # (!\bloco_Operativo|MUXA|saida[23]~9_combout\ & 
-- (\bloco_Operativo|ULA1|Add0~205_combout\ & !\bloco_Operativo|ULA1|Add0~137\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[23]~9_combout\,
	datab => \bloco_Operativo|ULA1|Add0~205_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~137\,
	combout => \bloco_Operativo|ULA1|Add0~139_combout\,
	cout => \bloco_Operativo|ULA1|Add0~140\);

-- Location: LCCOMB_X20_Y20_N2
\bloco_Operativo|ULA1|Add0~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~142_combout\ = (\bloco_Operativo|MUXA|saida[24]~8_combout\ & ((\bloco_Operativo|ULA1|Add0~206_combout\ & (\bloco_Operativo|ULA1|Add0~140\ & VCC)) # (!\bloco_Operativo|ULA1|Add0~206_combout\ & 
-- (!\bloco_Operativo|ULA1|Add0~140\)))) # (!\bloco_Operativo|MUXA|saida[24]~8_combout\ & ((\bloco_Operativo|ULA1|Add0~206_combout\ & (!\bloco_Operativo|ULA1|Add0~140\)) # (!\bloco_Operativo|ULA1|Add0~206_combout\ & ((\bloco_Operativo|ULA1|Add0~140\) # 
-- (GND)))))
-- \bloco_Operativo|ULA1|Add0~143\ = CARRY((\bloco_Operativo|MUXA|saida[24]~8_combout\ & (!\bloco_Operativo|ULA1|Add0~206_combout\ & !\bloco_Operativo|ULA1|Add0~140\)) # (!\bloco_Operativo|MUXA|saida[24]~8_combout\ & ((!\bloco_Operativo|ULA1|Add0~140\) # 
-- (!\bloco_Operativo|ULA1|Add0~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[24]~8_combout\,
	datab => \bloco_Operativo|ULA1|Add0~206_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~140\,
	combout => \bloco_Operativo|ULA1|Add0~142_combout\,
	cout => \bloco_Operativo|ULA1|Add0~143\);

-- Location: LCCOMB_X21_Y24_N6
\bloco_Operativo|PC|actual_state[24]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[24]~22_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|PC|actual_state[24]~50_combout\)) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~141_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[24]~50_combout\ & \bloco_Operativo|ULA1|Add0~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state[24]~50_combout\,
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|ULA1|Add0~141_combout\,
	datad => \bloco_Operativo|ULA1|Add0~142_combout\,
	combout => \bloco_Operativo|PC|actual_state[24]~22_combout\);

-- Location: LCCOMB_X21_Y24_N18
\bloco_Operativo|PC|actual_state[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[24]~feeder_combout\ = \bloco_Operativo|PC|actual_state[24]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[24]~22_combout\,
	combout => \bloco_Operativo|PC|actual_state[24]~feeder_combout\);

-- Location: LCFF_X21_Y24_N19
\bloco_Operativo|PC|actual_state[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[24]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(22),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(24));

-- Location: LCFF_X23_Y24_N11
\bloco_Operativo|REG|actual_state[23][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][24]~regout\);

-- Location: LCFF_X24_Y20_N9
\bloco_Operativo|REG|actual_state[19][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][24]~regout\);

-- Location: LCCOMB_X24_Y20_N8
\bloco_Operativo|REG|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~7_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[23][24]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[19][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[23][24]~regout\,
	datac => \bloco_Operativo|REG|actual_state[19][24]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux7~7_combout\);

-- Location: LCFF_X23_Y24_N29
\bloco_Operativo|REG|actual_state[31][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][24]~regout\);

-- Location: LCCOMB_X24_Y20_N30
\bloco_Operativo|REG|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~8_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux7~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][24]~regout\))) # (!\bloco_Operativo|REG|Mux7~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[27][24]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[27][24]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|Mux7~7_combout\,
	datad => \bloco_Operativo|REG|actual_state[31][24]~regout\,
	combout => \bloco_Operativo|REG|Mux7~8_combout\);

-- Location: LCFF_X29_Y16_N15
\bloco_Operativo|REG|actual_state[29][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][24]~regout\);

-- Location: LCFF_X29_Y16_N1
\bloco_Operativo|REG|actual_state[25][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][24]~regout\);

-- Location: LCFF_X30_Y16_N31
\bloco_Operativo|REG|actual_state[17][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][24]~regout\);

-- Location: LCCOMB_X30_Y16_N30
\bloco_Operativo|REG|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[21][24]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[17][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][24]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[17][24]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux7~2_combout\);

-- Location: LCCOMB_X29_Y16_N0
\bloco_Operativo|REG|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux7~2_combout\ & (\bloco_Operativo|REG|actual_state[29][24]~regout\)) # (!\bloco_Operativo|REG|Mux7~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[25][24]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[29][24]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][24]~regout\,
	datad => \bloco_Operativo|REG|Mux7~2_combout\,
	combout => \bloco_Operativo|REG|Mux7~3_combout\);

-- Location: LCCOMB_X25_Y17_N24
\bloco_Operativo|REG|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux7~3_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux7~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|Mux7~3_combout\,
	combout => \bloco_Operativo|REG|Mux7~6_combout\);

-- Location: LCCOMB_X25_Y17_N26
\bloco_Operativo|REG|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~9_combout\ = (\bloco_Operativo|REG|Mux7~6_combout\ & (((\bloco_Operativo|REG|Mux7~8_combout\) # (!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux7~6_combout\ & (\bloco_Operativo|REG|Mux7~1_combout\ & 
-- ((\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux7~1_combout\,
	datab => \bloco_Operativo|REG|Mux7~8_combout\,
	datac => \bloco_Operativo|REG|Mux7~6_combout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux7~9_combout\);

-- Location: LCFF_X34_Y19_N7
\bloco_Operativo|REG|actual_state[15][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][24]~regout\);

-- Location: LCFF_X30_Y19_N9
\bloco_Operativo|REG|actual_state[12][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][24]~regout\);

-- Location: LCCOMB_X30_Y19_N8
\bloco_Operativo|REG|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[14][24]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[12][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[14][24]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[12][24]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux7~17_combout\);

-- Location: LCCOMB_X31_Y19_N18
\bloco_Operativo|REG|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~18_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux7~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][24]~regout\))) # (!\bloco_Operativo|REG|Mux7~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[13][24]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][24]~regout\,
	datab => \bloco_Operativo|REG|actual_state[15][24]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|Mux7~17_combout\,
	combout => \bloco_Operativo|REG|Mux7~18_combout\);

-- Location: LCCOMB_X30_Y18_N14
\bloco_Operativo|REG|actual_state[3][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[3][24]~feeder_combout\ = \bloco_Operativo|MUX2|saida[24]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	combout => \bloco_Operativo|REG|actual_state[3][24]~feeder_combout\);

-- Location: LCFF_X30_Y18_N15
\bloco_Operativo|REG|actual_state[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[3][24]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][24]~regout\);

-- Location: LCFF_X30_Y21_N7
\bloco_Operativo|REG|actual_state[0][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][24]~regout\);

-- Location: LCFF_X30_Y22_N11
\bloco_Operativo|REG|actual_state[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][24]~regout\);

-- Location: LCCOMB_X30_Y21_N6
\bloco_Operativo|REG|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22)) # ((\bloco_Operativo|REG|actual_state[1][24]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[0][24]~regout\,
	datad => \bloco_Operativo|REG|actual_state[1][24]~regout\,
	combout => \bloco_Operativo|REG|Mux7~14_combout\);

-- Location: LCCOMB_X30_Y18_N20
\bloco_Operativo|REG|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~15_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux7~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][24]~regout\))) # (!\bloco_Operativo|REG|Mux7~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[2][24]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[2][24]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[3][24]~regout\,
	datad => \bloco_Operativo|REG|Mux7~14_combout\,
	combout => \bloco_Operativo|REG|Mux7~15_combout\);

-- Location: LCFF_X28_Y25_N9
\bloco_Operativo|REG|actual_state[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][24]~regout\);

-- Location: LCFF_X28_Y25_N3
\bloco_Operativo|REG|actual_state[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][24]~regout\);

-- Location: LCCOMB_X28_Y25_N8
\bloco_Operativo|REG|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~13_combout\ = (\bloco_Operativo|REG|Mux7~12_combout\ & (((\bloco_Operativo|REG|actual_state[7][24]~regout\)) # (!\bloco_Operativo|RI|actual_state\(21)))) # (!\bloco_Operativo|REG|Mux7~12_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[5][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux7~12_combout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[5][24]~regout\,
	datad => \bloco_Operativo|REG|actual_state[7][24]~regout\,
	combout => \bloco_Operativo|REG|Mux7~13_combout\);

-- Location: LCCOMB_X30_Y18_N18
\bloco_Operativo|REG|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~16_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24)) # ((\bloco_Operativo|REG|Mux7~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|Mux7~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|Mux7~15_combout\,
	datad => \bloco_Operativo|REG|Mux7~13_combout\,
	combout => \bloco_Operativo|REG|Mux7~16_combout\);

-- Location: LCCOMB_X30_Y18_N24
\bloco_Operativo|REG|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~19_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux7~16_combout\ & ((\bloco_Operativo|REG|Mux7~18_combout\))) # (!\bloco_Operativo|REG|Mux7~16_combout\ & (\bloco_Operativo|REG|Mux7~11_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux7~11_combout\,
	datab => \bloco_Operativo|REG|Mux7~18_combout\,
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|REG|Mux7~16_combout\,
	combout => \bloco_Operativo|REG|Mux7~19_combout\);

-- Location: LCCOMB_X30_Y20_N12
\bloco_Operativo|REG|Mux7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux7~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux7~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux7~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux7~9_combout\,
	datad => \bloco_Operativo|REG|Mux7~19_combout\,
	combout => \bloco_Operativo|REG|Mux7~20_combout\);

-- Location: LCFF_X30_Y20_N13
\bloco_Operativo|A|actual_state[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux7~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(24));

-- Location: LCCOMB_X21_Y22_N18
\bloco_Operativo|MUXA|saida[24]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[24]~8_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(24)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|WideOr6~0_combout\,
	datac => \bloco_Operativo|PC|actual_state\(24),
	datad => \bloco_Operativo|A|actual_state\(24),
	combout => \bloco_Operativo|MUXA|saida[24]~8_combout\);

-- Location: LCCOMB_X21_Y24_N20
\bloco_Operativo|ULA1|Add0~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~141_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[24]~8_combout\) # (\bloco_Operativo|MUXB|saida[24]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|Add0~58_combout\,
	datac => \bloco_Operativo|MUXA|saida[24]~8_combout\,
	datad => \bloco_Operativo|MUXB|saida[24]~14_combout\,
	combout => \bloco_Operativo|ULA1|Add0~141_combout\);

-- Location: LCCOMB_X21_Y20_N22
\bloco_Operativo|ULA1|Add0~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~182_combout\ = (\bloco_Operativo|ULA1|Add0~141_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|Add0~141_combout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Operativo|ULA1|Add0~142_combout\,
	combout => \bloco_Operativo|ULA1|Add0~182_combout\);

-- Location: LCFF_X21_Y20_N23
\bloco_Operativo|ULAsaida|actual_state[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~182_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(24));

-- Location: LCCOMB_X28_Y18_N22
\bloco_Operativo|MUX2|saida[24]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[24]~8_combout\ = (\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|RDM|actual_state\(24))) # (!\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RDM|actual_state\(24),
	datab => \bloco_Operativo|ULAsaida|actual_state\(24),
	datad => \bloco_Controle|actual_state.s4~regout\,
	combout => \bloco_Operativo|MUX2|saida[24]~8_combout\);

-- Location: LCFF_X24_Y23_N1
\bloco_Operativo|REG|actual_state[27][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][24]~regout\);

-- Location: LCCOMB_X23_Y24_N10
\bloco_Operativo|REG|Mux39~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[23][24]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[19][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[19][24]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][24]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux39~7_combout\);

-- Location: LCCOMB_X24_Y23_N0
\bloco_Operativo|REG|Mux39~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~8_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux39~7_combout\ & (\bloco_Operativo|REG|actual_state[31][24]~regout\)) # (!\bloco_Operativo|REG|Mux39~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[27][24]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[31][24]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[27][24]~regout\,
	datad => \bloco_Operativo|REG|Mux39~7_combout\,
	combout => \bloco_Operativo|REG|Mux39~8_combout\);

-- Location: LCFF_X27_Y18_N17
\bloco_Operativo|REG|actual_state[30][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][24]~regout\);

-- Location: LCFF_X28_Y18_N21
\bloco_Operativo|REG|actual_state[22][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][24]~regout\);

-- Location: LCCOMB_X28_Y18_N20
\bloco_Operativo|REG|Mux39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~1_combout\ = (\bloco_Operativo|REG|Mux39~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][24]~regout\) # ((!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux39~0_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[22][24]~regout\ & \bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux39~0_combout\,
	datab => \bloco_Operativo|REG|actual_state[30][24]~regout\,
	datac => \bloco_Operativo|REG|actual_state[22][24]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux39~1_combout\);

-- Location: LCFF_X30_Y16_N5
\bloco_Operativo|REG|actual_state[21][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][24]~regout\);

-- Location: LCCOMB_X30_Y16_N4
\bloco_Operativo|REG|Mux39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~2_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[21][24]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[17][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[17][24]~regout\,
	datac => \bloco_Operativo|REG|actual_state[21][24]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux39~2_combout\);

-- Location: LCCOMB_X29_Y16_N4
\bloco_Operativo|REG|Mux39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux39~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][24]~regout\))) # (!\bloco_Operativo|REG|Mux39~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][24]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux39~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[25][24]~regout\,
	datac => \bloco_Operativo|REG|actual_state[29][24]~regout\,
	datad => \bloco_Operativo|REG|Mux39~2_combout\,
	combout => \bloco_Operativo|REG|Mux39~3_combout\);

-- Location: LCFF_X22_Y17_N23
\bloco_Operativo|REG|actual_state[20][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][24]~regout\);

-- Location: LCFF_X22_Y17_N1
\bloco_Operativo|REG|actual_state[28][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][24]~regout\);

-- Location: LCFF_X23_Y17_N27
\bloco_Operativo|REG|actual_state[16][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][24]~regout\);

-- Location: LCCOMB_X23_Y17_N26
\bloco_Operativo|REG|Mux39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[24][24]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[16][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[24][24]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[16][24]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux39~4_combout\);

-- Location: LCCOMB_X22_Y17_N0
\bloco_Operativo|REG|Mux39~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~5_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux39~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][24]~regout\))) # (!\bloco_Operativo|REG|Mux39~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][24]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[20][24]~regout\,
	datac => \bloco_Operativo|REG|actual_state[28][24]~regout\,
	datad => \bloco_Operativo|REG|Mux39~4_combout\,
	combout => \bloco_Operativo|REG|Mux39~5_combout\);

-- Location: LCCOMB_X29_Y18_N0
\bloco_Operativo|REG|Mux39~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17)) # ((\bloco_Operativo|REG|Mux39~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (!\bloco_Operativo|RI|actual_state\(17) & 
-- ((\bloco_Operativo|REG|Mux39~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux39~3_combout\,
	datad => \bloco_Operativo|REG|Mux39~5_combout\,
	combout => \bloco_Operativo|REG|Mux39~6_combout\);

-- Location: LCCOMB_X29_Y18_N18
\bloco_Operativo|REG|Mux39~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~9_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux39~6_combout\ & (\bloco_Operativo|REG|Mux39~8_combout\)) # (!\bloco_Operativo|REG|Mux39~6_combout\ & ((\bloco_Operativo|REG|Mux39~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux39~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|Mux39~8_combout\,
	datac => \bloco_Operativo|REG|Mux39~1_combout\,
	datad => \bloco_Operativo|REG|Mux39~6_combout\,
	combout => \bloco_Operativo|REG|Mux39~9_combout\);

-- Location: LCFF_X31_Y19_N5
\bloco_Operativo|REG|actual_state[14][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][24]~regout\);

-- Location: LCCOMB_X31_Y19_N4
\bloco_Operativo|REG|Mux39~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[14][24]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[12][24]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[12][24]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[14][24]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux39~17_combout\);

-- Location: LCCOMB_X31_Y19_N16
\bloco_Operativo|REG|Mux39~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~18_combout\ = (\bloco_Operativo|REG|Mux39~17_combout\ & (((\bloco_Operativo|REG|actual_state[15][24]~regout\) # (!\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|REG|Mux39~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[13][24]~regout\ & ((\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][24]~regout\,
	datab => \bloco_Operativo|REG|actual_state[15][24]~regout\,
	datac => \bloco_Operativo|REG|Mux39~17_combout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux39~18_combout\);

-- Location: LCCOMB_X30_Y22_N10
\bloco_Operativo|REG|Mux39~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~14_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[1][24]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[0][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[0][24]~regout\,
	datac => \bloco_Operativo|REG|actual_state[1][24]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux39~14_combout\);

-- Location: LCCOMB_X30_Y18_N4
\bloco_Operativo|REG|Mux39~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~15_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux39~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][24]~regout\))) # (!\bloco_Operativo|REG|Mux39~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[2][24]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux39~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[2][24]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[3][24]~regout\,
	datad => \bloco_Operativo|REG|Mux39~14_combout\,
	combout => \bloco_Operativo|REG|Mux39~15_combout\);

-- Location: LCFF_X27_Y25_N15
\bloco_Operativo|REG|actual_state[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[24]~8_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][24]~regout\);

-- Location: LCCOMB_X27_Y25_N14
\bloco_Operativo|REG|Mux39~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[6][24]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[4][24]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[6][24]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[4][24]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux39~12_combout\);

-- Location: LCCOMB_X28_Y25_N2
\bloco_Operativo|REG|Mux39~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux39~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][24]~regout\))) # (!\bloco_Operativo|REG|Mux39~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[5][24]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux39~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[5][24]~regout\,
	datac => \bloco_Operativo|REG|actual_state[7][24]~regout\,
	datad => \bloco_Operativo|REG|Mux39~12_combout\,
	combout => \bloco_Operativo|REG|Mux39~13_combout\);

-- Location: LCCOMB_X30_Y18_N26
\bloco_Operativo|REG|Mux39~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|RI|actual_state\(18))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux39~13_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux39~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|Mux39~15_combout\,
	datad => \bloco_Operativo|REG|Mux39~13_combout\,
	combout => \bloco_Operativo|REG|Mux39~16_combout\);

-- Location: LCCOMB_X30_Y18_N28
\bloco_Operativo|REG|Mux39~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux39~16_combout\ & ((\bloco_Operativo|REG|Mux39~18_combout\))) # (!\bloco_Operativo|REG|Mux39~16_combout\ & 
-- (\bloco_Operativo|REG|Mux39~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux39~11_combout\,
	datab => \bloco_Operativo|REG|Mux39~18_combout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|Mux39~16_combout\,
	combout => \bloco_Operativo|REG|Mux39~19_combout\);

-- Location: LCCOMB_X28_Y19_N10
\bloco_Operativo|REG|Mux39~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux39~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux39~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux39~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux39~9_combout\,
	datad => \bloco_Operativo|REG|Mux39~19_combout\,
	combout => \bloco_Operativo|REG|Mux39~20_combout\);

-- Location: LCFF_X28_Y19_N11
\bloco_Operativo|B|actual_state[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux39~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(24));

-- Location: LCCOMB_X20_Y24_N28
\bloco_Operativo|MUXB|saida[24]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[24]~14_combout\ = (\bloco_Operativo|RI|actual_state\(15) & (((!\bloco_Operativo|MUXB|Equal2~1_combout\ & \bloco_Operativo|B|actual_state\(24))) # (!\bloco_Operativo|MUXB|saida[2]~6_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(15) & (((!\bloco_Operativo|MUXB|Equal2~1_combout\ & \bloco_Operativo|B|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(15),
	datab => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datac => \bloco_Operativo|MUXB|Equal2~1_combout\,
	datad => \bloco_Operativo|B|actual_state\(24),
	combout => \bloco_Operativo|MUXB|saida[24]~14_combout\);

-- Location: LCCOMB_X20_Y24_N22
\bloco_Operativo|ULA1|Add0~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~206_combout\ = \bloco_Operativo|MUXB|saida[24]~14_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datad => \bloco_Operativo|MUXB|saida[24]~14_combout\,
	combout => \bloco_Operativo|ULA1|Add0~206_combout\);

-- Location: LCCOMB_X20_Y20_N4
\bloco_Operativo|ULA1|Add0~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~145_combout\ = ((\bloco_Operativo|MUXA|saida[25]~7_combout\ $ (\bloco_Operativo|ULA1|Add0~207_combout\ $ (!\bloco_Operativo|ULA1|Add0~143\)))) # (GND)
-- \bloco_Operativo|ULA1|Add0~146\ = CARRY((\bloco_Operativo|MUXA|saida[25]~7_combout\ & ((\bloco_Operativo|ULA1|Add0~207_combout\) # (!\bloco_Operativo|ULA1|Add0~143\))) # (!\bloco_Operativo|MUXA|saida[25]~7_combout\ & 
-- (\bloco_Operativo|ULA1|Add0~207_combout\ & !\bloco_Operativo|ULA1|Add0~143\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[25]~7_combout\,
	datab => \bloco_Operativo|ULA1|Add0~207_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~143\,
	combout => \bloco_Operativo|ULA1|Add0~145_combout\,
	cout => \bloco_Operativo|ULA1|Add0~146\);

-- Location: LCCOMB_X20_Y20_N8
\bloco_Operativo|ULA1|Add0~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~151_combout\ = ((\bloco_Operativo|ULA1|Add0~209_combout\ $ (\bloco_Operativo|MUXA|saida[27]~5_combout\ $ (!\bloco_Operativo|ULA1|Add0~149\)))) # (GND)
-- \bloco_Operativo|ULA1|Add0~152\ = CARRY((\bloco_Operativo|ULA1|Add0~209_combout\ & ((\bloco_Operativo|MUXA|saida[27]~5_combout\) # (!\bloco_Operativo|ULA1|Add0~149\))) # (!\bloco_Operativo|ULA1|Add0~209_combout\ & 
-- (\bloco_Operativo|MUXA|saida[27]~5_combout\ & !\bloco_Operativo|ULA1|Add0~149\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~209_combout\,
	datab => \bloco_Operativo|MUXA|saida[27]~5_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~149\,
	combout => \bloco_Operativo|ULA1|Add0~151_combout\,
	cout => \bloco_Operativo|ULA1|Add0~152\);

-- Location: LCCOMB_X20_Y20_N10
\bloco_Operativo|ULA1|Add0~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~153_combout\ = (\bloco_Operativo|MUXA|saida[28]~4_combout\ & ((\bloco_Operativo|ULA1|Add0~210_combout\ & (\bloco_Operativo|ULA1|Add0~152\ & VCC)) # (!\bloco_Operativo|ULA1|Add0~210_combout\ & 
-- (!\bloco_Operativo|ULA1|Add0~152\)))) # (!\bloco_Operativo|MUXA|saida[28]~4_combout\ & ((\bloco_Operativo|ULA1|Add0~210_combout\ & (!\bloco_Operativo|ULA1|Add0~152\)) # (!\bloco_Operativo|ULA1|Add0~210_combout\ & ((\bloco_Operativo|ULA1|Add0~152\) # 
-- (GND)))))
-- \bloco_Operativo|ULA1|Add0~154\ = CARRY((\bloco_Operativo|MUXA|saida[28]~4_combout\ & (!\bloco_Operativo|ULA1|Add0~210_combout\ & !\bloco_Operativo|ULA1|Add0~152\)) # (!\bloco_Operativo|MUXA|saida[28]~4_combout\ & ((!\bloco_Operativo|ULA1|Add0~152\) # 
-- (!\bloco_Operativo|ULA1|Add0~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[28]~4_combout\,
	datab => \bloco_Operativo|ULA1|Add0~210_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~152\,
	combout => \bloco_Operativo|ULA1|Add0~153_combout\,
	cout => \bloco_Operativo|ULA1|Add0~154\);

-- Location: LCCOMB_X20_Y20_N28
\bloco_Operativo|PC|actual_state[28]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[28]~26_combout\ = (\bloco_Operativo|ULA1|saida[0]~8_combout\ & (\bloco_Operativo|ULA1|saida[28]~9_combout\)) # (!\bloco_Operativo|ULA1|saida[0]~8_combout\ & ((\bloco_Operativo|ULA1|Add0~153_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|saida[28]~9_combout\,
	datad => \bloco_Operativo|ULA1|Add0~153_combout\,
	combout => \bloco_Operativo|PC|actual_state[28]~26_combout\);

-- Location: LCFF_X20_Y20_N29
\bloco_Operativo|ULAsaida|actual_state[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[28]~26_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(28));

-- Location: LCCOMB_X22_Y19_N22
\bloco_Operativo|MUX2|saida[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[28]~4_combout\ = (\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|RDM|actual_state\(28))) # (!\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s4~regout\,
	datac => \bloco_Operativo|RDM|actual_state\(28),
	datad => \bloco_Operativo|ULAsaida|actual_state\(28),
	combout => \bloco_Operativo|MUX2|saida[28]~4_combout\);

-- Location: LCCOMB_X24_Y23_N16
\bloco_Operativo|REG|actual_state[27][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[27][28]~feeder_combout\ = \bloco_Operativo|MUX2|saida[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	combout => \bloco_Operativo|REG|actual_state[27][28]~feeder_combout\);

-- Location: LCFF_X24_Y23_N17
\bloco_Operativo|REG|actual_state[27][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[27][28]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][28]~regout\);

-- Location: LCFF_X23_Y24_N19
\bloco_Operativo|REG|actual_state[31][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][28]~regout\);

-- Location: LCCOMB_X23_Y24_N18
\bloco_Operativo|REG|Mux35~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~8_combout\ = (\bloco_Operativo|REG|Mux35~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][28]~regout\) # (!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux35~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[27][28]~regout\ & ((\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux35~7_combout\,
	datab => \bloco_Operativo|REG|actual_state[27][28]~regout\,
	datac => \bloco_Operativo|REG|actual_state[31][28]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux35~8_combout\);

-- Location: LCFF_X27_Y18_N15
\bloco_Operativo|REG|actual_state[26][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][28]~regout\);

-- Location: LCFF_X28_Y18_N31
\bloco_Operativo|REG|actual_state[18][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][28]~regout\);

-- Location: LCCOMB_X27_Y18_N14
\bloco_Operativo|REG|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~0_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18)) # ((\bloco_Operativo|REG|actual_state[26][28]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[18][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[26][28]~regout\,
	datad => \bloco_Operativo|REG|actual_state[18][28]~regout\,
	combout => \bloco_Operativo|REG|Mux35~0_combout\);

-- Location: LCFF_X27_Y18_N25
\bloco_Operativo|REG|actual_state[30][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][28]~regout\);

-- Location: LCFF_X28_Y18_N25
\bloco_Operativo|REG|actual_state[22][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][28]~regout\);

-- Location: LCCOMB_X27_Y18_N24
\bloco_Operativo|REG|Mux35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux35~0_combout\ & (\bloco_Operativo|REG|actual_state[30][28]~regout\)) # (!\bloco_Operativo|REG|Mux35~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[22][28]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux35~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|Mux35~0_combout\,
	datac => \bloco_Operativo|REG|actual_state[30][28]~regout\,
	datad => \bloco_Operativo|REG|actual_state[22][28]~regout\,
	combout => \bloco_Operativo|REG|Mux35~1_combout\);

-- Location: LCFF_X24_Y18_N17
\bloco_Operativo|REG|actual_state[28][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][28]~regout\);

-- Location: LCFF_X23_Y18_N23
\bloco_Operativo|REG|actual_state[16][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][28]~regout\);

-- Location: LCCOMB_X23_Y18_N22
\bloco_Operativo|REG|Mux35~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~4_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[24][28]~regout\) # ((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (((\bloco_Operativo|REG|actual_state[16][28]~regout\ & !\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[24][28]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[16][28]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux35~4_combout\);

-- Location: LCCOMB_X24_Y18_N16
\bloco_Operativo|REG|Mux35~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~5_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux35~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][28]~regout\))) # (!\bloco_Operativo|REG|Mux35~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][28]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][28]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[28][28]~regout\,
	datad => \bloco_Operativo|REG|Mux35~4_combout\,
	combout => \bloco_Operativo|REG|Mux35~5_combout\);

-- Location: LCFF_X27_Y17_N23
\bloco_Operativo|REG|actual_state[29][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][28]~regout\);

-- Location: LCFF_X27_Y17_N25
\bloco_Operativo|REG|actual_state[25][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][28]~regout\);

-- Location: LCCOMB_X27_Y17_N24
\bloco_Operativo|REG|Mux35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~3_combout\ = (\bloco_Operativo|REG|Mux35~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][28]~regout\) # ((!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux35~2_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[25][28]~regout\ & \bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux35~2_combout\,
	datab => \bloco_Operativo|REG|actual_state[29][28]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][28]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux35~3_combout\);

-- Location: LCCOMB_X27_Y19_N22
\bloco_Operativo|REG|Mux35~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17)) # (\bloco_Operativo|REG|Mux35~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|Mux35~5_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux35~5_combout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux35~3_combout\,
	combout => \bloco_Operativo|REG|Mux35~6_combout\);

-- Location: LCCOMB_X27_Y19_N24
\bloco_Operativo|REG|Mux35~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~9_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux35~6_combout\ & (\bloco_Operativo|REG|Mux35~8_combout\)) # (!\bloco_Operativo|REG|Mux35~6_combout\ & ((\bloco_Operativo|REG|Mux35~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|Mux35~8_combout\,
	datac => \bloco_Operativo|REG|Mux35~1_combout\,
	datad => \bloco_Operativo|REG|Mux35~6_combout\,
	combout => \bloco_Operativo|REG|Mux35~9_combout\);

-- Location: LCCOMB_X33_Y21_N24
\bloco_Operativo|REG|actual_state[8][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[8][28]~feeder_combout\ = \bloco_Operativo|MUX2|saida[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	combout => \bloco_Operativo|REG|actual_state[8][28]~feeder_combout\);

-- Location: LCFF_X33_Y21_N25
\bloco_Operativo|REG|actual_state[8][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[8][28]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][28]~regout\);

-- Location: LCFF_X32_Y21_N5
\bloco_Operativo|REG|actual_state[9][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][28]~regout\);

-- Location: LCCOMB_X32_Y21_N8
\bloco_Operativo|REG|Mux35~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~10_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|actual_state[9][28]~regout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[8][28]~regout\ & ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[8][28]~regout\,
	datac => \bloco_Operativo|REG|actual_state[9][28]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux35~10_combout\);

-- Location: LCCOMB_X33_Y22_N20
\bloco_Operativo|REG|actual_state[11][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[11][28]~feeder_combout\ = \bloco_Operativo|MUX2|saida[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	combout => \bloco_Operativo|REG|actual_state[11][28]~feeder_combout\);

-- Location: LCFF_X33_Y22_N21
\bloco_Operativo|REG|actual_state[11][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[11][28]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][28]~regout\);

-- Location: LCCOMB_X32_Y21_N18
\bloco_Operativo|REG|Mux35~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~11_combout\ = (\bloco_Operativo|REG|Mux35~10_combout\ & (((\bloco_Operativo|REG|actual_state[11][28]~regout\) # (!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux35~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][28]~regout\ & (\bloco_Operativo|RI|actual_state\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][28]~regout\,
	datab => \bloco_Operativo|REG|Mux35~10_combout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|actual_state[11][28]~regout\,
	combout => \bloco_Operativo|REG|Mux35~11_combout\);

-- Location: LCFF_X32_Y19_N15
\bloco_Operativo|REG|actual_state[13][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][28]~regout\);

-- Location: LCFF_X30_Y19_N23
\bloco_Operativo|REG|actual_state[12][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][28]~regout\);

-- Location: LCFF_X31_Y19_N27
\bloco_Operativo|REG|actual_state[14][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][28]~regout\);

-- Location: LCCOMB_X31_Y19_N26
\bloco_Operativo|REG|Mux35~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[14][28]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[12][28]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[12][28]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][28]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux35~17_combout\);

-- Location: LCCOMB_X32_Y19_N8
\bloco_Operativo|REG|Mux35~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~18_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux35~17_combout\ & (\bloco_Operativo|REG|actual_state[15][28]~regout\)) # (!\bloco_Operativo|REG|Mux35~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[13][28]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[15][28]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[13][28]~regout\,
	datad => \bloco_Operativo|REG|Mux35~17_combout\,
	combout => \bloco_Operativo|REG|Mux35~18_combout\);

-- Location: LCFF_X28_Y25_N23
\bloco_Operativo|REG|actual_state[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][28]~regout\);

-- Location: LCFF_X28_Y25_N1
\bloco_Operativo|REG|actual_state[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][28]~regout\);

-- Location: LCFF_X27_Y25_N29
\bloco_Operativo|REG|actual_state[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][28]~regout\);

-- Location: LCFF_X27_Y25_N11
\bloco_Operativo|REG|actual_state[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][28]~regout\);

-- Location: LCCOMB_X27_Y25_N10
\bloco_Operativo|REG|Mux35~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[6][28]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[4][28]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[6][28]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][28]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux35~12_combout\);

-- Location: LCCOMB_X28_Y25_N0
\bloco_Operativo|REG|Mux35~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux35~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][28]~regout\))) # (!\bloco_Operativo|REG|Mux35~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[5][28]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux35~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[5][28]~regout\,
	datac => \bloco_Operativo|REG|actual_state[7][28]~regout\,
	datad => \bloco_Operativo|REG|Mux35~12_combout\,
	combout => \bloco_Operativo|REG|Mux35~13_combout\);

-- Location: LCCOMB_X27_Y21_N12
\bloco_Operativo|REG|actual_state[1][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[1][28]~feeder_combout\ = \bloco_Operativo|MUX2|saida[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	combout => \bloco_Operativo|REG|actual_state[1][28]~feeder_combout\);

-- Location: LCFF_X27_Y21_N13
\bloco_Operativo|REG|actual_state[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[1][28]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][28]~regout\);

-- Location: LCCOMB_X30_Y21_N24
\bloco_Operativo|REG|Mux35~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~14_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[1][28]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[0][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[0][28]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|actual_state[1][28]~regout\,
	combout => \bloco_Operativo|REG|Mux35~14_combout\);

-- Location: LCFF_X31_Y21_N17
\bloco_Operativo|REG|actual_state[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][28]~regout\);

-- Location: LCFF_X31_Y21_N11
\bloco_Operativo|REG|actual_state[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][28]~regout\);

-- Location: LCCOMB_X31_Y21_N12
\bloco_Operativo|REG|Mux35~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~15_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux35~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][28]~regout\))) # (!\bloco_Operativo|REG|Mux35~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[2][28]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|Mux35~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|Mux35~14_combout\,
	datac => \bloco_Operativo|REG|actual_state[2][28]~regout\,
	datad => \bloco_Operativo|REG|actual_state[3][28]~regout\,
	combout => \bloco_Operativo|REG|Mux35~15_combout\);

-- Location: LCCOMB_X31_Y21_N2
\bloco_Operativo|REG|Mux35~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~16_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|Mux35~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (!\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|Mux35~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux35~13_combout\,
	datad => \bloco_Operativo|REG|Mux35~15_combout\,
	combout => \bloco_Operativo|REG|Mux35~16_combout\);

-- Location: LCCOMB_X32_Y21_N12
\bloco_Operativo|REG|Mux35~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux35~16_combout\ & ((\bloco_Operativo|REG|Mux35~18_combout\))) # (!\bloco_Operativo|REG|Mux35~16_combout\ & 
-- (\bloco_Operativo|REG|Mux35~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux35~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux35~11_combout\,
	datac => \bloco_Operativo|REG|Mux35~18_combout\,
	datad => \bloco_Operativo|REG|Mux35~16_combout\,
	combout => \bloco_Operativo|REG|Mux35~19_combout\);

-- Location: LCCOMB_X24_Y21_N0
\bloco_Operativo|REG|Mux35~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux35~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux35~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux35~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datab => \bloco_Operativo|REG|Mux35~9_combout\,
	datad => \bloco_Operativo|REG|Mux35~19_combout\,
	combout => \bloco_Operativo|REG|Mux35~20_combout\);

-- Location: LCFF_X24_Y21_N1
\bloco_Operativo|B|actual_state[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux35~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(28));

-- Location: M4K_X13_Y16
\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000220",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:3:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y20_N24
\bloco_Operativo|RI|actual_state[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|RI|actual_state[28]~feeder_combout\ = \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(4),
	combout => \bloco_Operativo|RI|actual_state[28]~feeder_combout\);

-- Location: LCFF_X22_Y20_N25
\bloco_Operativo|RI|actual_state[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|RI|actual_state[28]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(28));

-- Location: LCFF_X22_Y19_N3
\bloco_Operativo|RDM|actual_state[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(31));

-- Location: LCFF_X29_Y18_N23
\bloco_Operativo|REG|actual_state[14][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][31]~regout\);

-- Location: LCCOMB_X29_Y19_N28
\bloco_Operativo|REG|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~18_combout\ = (\bloco_Operativo|REG|Mux0~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][31]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux0~17_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[14][31]~regout\ & \bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux0~17_combout\,
	datab => \bloco_Operativo|REG|actual_state[15][31]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][31]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux0~18_combout\);

-- Location: LCFF_X34_Y23_N9
\bloco_Operativo|REG|actual_state[9][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][31]~regout\);

-- Location: LCCOMB_X33_Y23_N24
\bloco_Operativo|REG|actual_state[11][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[11][31]~feeder_combout\ = \bloco_Operativo|MUX2|saida[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	combout => \bloco_Operativo|REG|actual_state[11][31]~feeder_combout\);

-- Location: LCFF_X33_Y23_N25
\bloco_Operativo|REG|actual_state[11][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[11][31]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][31]~regout\);

-- Location: LCCOMB_X34_Y23_N22
\bloco_Operativo|REG|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~13_combout\ = (\bloco_Operativo|REG|Mux0~12_combout\ & (((\bloco_Operativo|REG|actual_state[11][31]~regout\) # (!\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|REG|Mux0~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][31]~regout\ & (\bloco_Operativo|RI|actual_state\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux0~12_combout\,
	datab => \bloco_Operativo|REG|actual_state[9][31]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|actual_state[11][31]~regout\,
	combout => \bloco_Operativo|REG|Mux0~13_combout\);

-- Location: LCFF_X31_Y22_N31
\bloco_Operativo|REG|actual_state[0][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][31]~regout\);

-- Location: LCFF_X31_Y22_N1
\bloco_Operativo|REG|actual_state[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][31]~regout\);

-- Location: LCCOMB_X31_Y22_N0
\bloco_Operativo|REG|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[2][31]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[0][31]~regout\,
	datac => \bloco_Operativo|REG|actual_state[2][31]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux0~14_combout\);

-- Location: LCFF_X29_Y23_N13
\bloco_Operativo|REG|actual_state[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][31]~regout\);

-- Location: LCCOMB_X30_Y23_N6
\bloco_Operativo|REG|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~15_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux0~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][31]~regout\))) # (!\bloco_Operativo|REG|Mux0~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[1][31]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[1][31]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux0~14_combout\,
	datad => \bloco_Operativo|REG|actual_state[3][31]~regout\,
	combout => \bloco_Operativo|REG|Mux0~15_combout\);

-- Location: LCCOMB_X30_Y23_N12
\bloco_Operativo|REG|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|Mux0~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (!\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux0~13_combout\,
	datad => \bloco_Operativo|REG|Mux0~15_combout\,
	combout => \bloco_Operativo|REG|Mux0~16_combout\);

-- Location: LCCOMB_X30_Y23_N18
\bloco_Operativo|REG|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~19_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux0~16_combout\ & ((\bloco_Operativo|REG|Mux0~18_combout\))) # (!\bloco_Operativo|REG|Mux0~16_combout\ & (\bloco_Operativo|REG|Mux0~11_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux0~11_combout\,
	datab => \bloco_Operativo|REG|Mux0~18_combout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|Mux0~16_combout\,
	combout => \bloco_Operativo|REG|Mux0~19_combout\);

-- Location: LCFF_X29_Y17_N31
\bloco_Operativo|REG|actual_state[29][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][31]~regout\);

-- Location: LCFF_X29_Y17_N29
\bloco_Operativo|REG|actual_state[25][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][31]~regout\);

-- Location: LCCOMB_X29_Y17_N28
\bloco_Operativo|REG|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|actual_state[25][31]~regout\) # (\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[17][31]~regout\ & ((!\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[17][31]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[25][31]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux0~0_combout\);

-- Location: LCCOMB_X29_Y17_N24
\bloco_Operativo|REG|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux0~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][31]~regout\))) # (!\bloco_Operativo|REG|Mux0~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[21][31]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][31]~regout\,
	datab => \bloco_Operativo|REG|actual_state[29][31]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|Mux0~0_combout\,
	combout => \bloco_Operativo|REG|Mux0~1_combout\);

-- Location: LCFF_X24_Y19_N17
\bloco_Operativo|REG|actual_state[24][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][31]~regout\);

-- Location: LCFF_X24_Y19_N27
\bloco_Operativo|REG|actual_state[28][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][31]~regout\);

-- Location: LCCOMB_X24_Y19_N16
\bloco_Operativo|REG|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~5_combout\ = (\bloco_Operativo|REG|Mux0~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][31]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24)))) # (!\bloco_Operativo|REG|Mux0~4_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[24][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux0~4_combout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[24][31]~regout\,
	datad => \bloco_Operativo|REG|actual_state[28][31]~regout\,
	combout => \bloco_Operativo|REG|Mux0~5_combout\);

-- Location: LCCOMB_X25_Y22_N0
\bloco_Operativo|REG|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux0~3_combout\) # ((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((!\bloco_Operativo|RI|actual_state\(21) & 
-- \bloco_Operativo|REG|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux0~3_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|Mux0~5_combout\,
	combout => \bloco_Operativo|REG|Mux0~6_combout\);

-- Location: LCCOMB_X30_Y23_N28
\bloco_Operativo|REG|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~9_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux0~6_combout\ & (\bloco_Operativo|REG|Mux0~8_combout\)) # (!\bloco_Operativo|REG|Mux0~6_combout\ & ((\bloco_Operativo|REG|Mux0~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux0~8_combout\,
	datab => \bloco_Operativo|REG|Mux0~1_combout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|Mux0~6_combout\,
	combout => \bloco_Operativo|REG|Mux0~9_combout\);

-- Location: LCCOMB_X30_Y23_N4
\bloco_Operativo|REG|Mux0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux0~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux0~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Mux0~19_combout\,
	datac => \bloco_Operativo|RI|actual_state\(25),
	datad => \bloco_Operativo|REG|Mux0~9_combout\,
	combout => \bloco_Operativo|REG|Mux0~20_combout\);

-- Location: LCFF_X30_Y23_N5
\bloco_Operativo|A|actual_state[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux0~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(31));

-- Location: LCCOMB_X21_Y20_N8
\bloco_Operativo|MUXA|saida[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[31]~1_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(31)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state\(31),
	datac => \bloco_Controle|WideOr6~0_combout\,
	datad => \bloco_Operativo|A|actual_state\(31),
	combout => \bloco_Operativo|MUXA|saida[31]~1_combout\);

-- Location: LCCOMB_X21_Y20_N2
\bloco_Operativo|MUXB|saida[31]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[31]~7_combout\ = (\bloco_Operativo|MUXB|saida[2]~6_combout\ & (!\bloco_Operativo|MUXB|Equal2~1_combout\ & ((\bloco_Operativo|B|actual_state\(31))))) # (!\bloco_Operativo|MUXB|saida[2]~6_combout\ & 
-- ((\bloco_Operativo|RI|actual_state\(15)) # ((!\bloco_Operativo|MUXB|Equal2~1_combout\ & \bloco_Operativo|B|actual_state\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datab => \bloco_Operativo|MUXB|Equal2~1_combout\,
	datac => \bloco_Operativo|RI|actual_state\(15),
	datad => \bloco_Operativo|B|actual_state\(31),
	combout => \bloco_Operativo|MUXB|saida[31]~7_combout\);

-- Location: LCCOMB_X21_Y20_N20
\bloco_Operativo|ULA1|Add0~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~213_combout\ = \bloco_Operativo|MUXB|saida[31]~7_combout\ $ (((\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\) # (\bloco_Controle|actual_state.s8~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|MUXB|saida[31]~7_combout\,
	combout => \bloco_Operativo|ULA1|Add0~213_combout\);

-- Location: LCCOMB_X21_Y20_N24
\bloco_Operativo|MUXB|saida[29]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[29]~9_combout\ = (\bloco_Operativo|MUXB|saida[2]~6_combout\ & (\bloco_Operativo|B|actual_state\(29) & ((!\bloco_Operativo|MUXB|Equal2~1_combout\)))) # (!\bloco_Operativo|MUXB|saida[2]~6_combout\ & 
-- ((\bloco_Operativo|RI|actual_state\(15)) # ((\bloco_Operativo|B|actual_state\(29) & !\bloco_Operativo|MUXB|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datab => \bloco_Operativo|B|actual_state\(29),
	datac => \bloco_Operativo|RI|actual_state\(15),
	datad => \bloco_Operativo|MUXB|Equal2~1_combout\,
	combout => \bloco_Operativo|MUXB|saida[29]~9_combout\);

-- Location: LCCOMB_X21_Y20_N0
\bloco_Operativo|ULA1|Add0~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~211_combout\ = \bloco_Operativo|MUXB|saida[29]~9_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|MUXB|saida[29]~9_combout\,
	datad => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	combout => \bloco_Operativo|ULA1|Add0~211_combout\);

-- Location: LCCOMB_X20_Y20_N12
\bloco_Operativo|ULA1|Add0~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~155_combout\ = ((\bloco_Operativo|MUXA|saida[29]~3_combout\ $ (\bloco_Operativo|ULA1|Add0~211_combout\ $ (!\bloco_Operativo|ULA1|Add0~154\)))) # (GND)
-- \bloco_Operativo|ULA1|Add0~156\ = CARRY((\bloco_Operativo|MUXA|saida[29]~3_combout\ & ((\bloco_Operativo|ULA1|Add0~211_combout\) # (!\bloco_Operativo|ULA1|Add0~154\))) # (!\bloco_Operativo|MUXA|saida[29]~3_combout\ & 
-- (\bloco_Operativo|ULA1|Add0~211_combout\ & !\bloco_Operativo|ULA1|Add0~154\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[29]~3_combout\,
	datab => \bloco_Operativo|ULA1|Add0~211_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~154\,
	combout => \bloco_Operativo|ULA1|Add0~155_combout\,
	cout => \bloco_Operativo|ULA1|Add0~156\);

-- Location: LCCOMB_X20_Y20_N14
\bloco_Operativo|ULA1|Add0~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~157_combout\ = (\bloco_Operativo|ULA1|Add0~212_combout\ & ((\bloco_Operativo|MUXA|saida[30]~2_combout\ & (\bloco_Operativo|ULA1|Add0~156\ & VCC)) # (!\bloco_Operativo|MUXA|saida[30]~2_combout\ & 
-- (!\bloco_Operativo|ULA1|Add0~156\)))) # (!\bloco_Operativo|ULA1|Add0~212_combout\ & ((\bloco_Operativo|MUXA|saida[30]~2_combout\ & (!\bloco_Operativo|ULA1|Add0~156\)) # (!\bloco_Operativo|MUXA|saida[30]~2_combout\ & ((\bloco_Operativo|ULA1|Add0~156\) # 
-- (GND)))))
-- \bloco_Operativo|ULA1|Add0~158\ = CARRY((\bloco_Operativo|ULA1|Add0~212_combout\ & (!\bloco_Operativo|MUXA|saida[30]~2_combout\ & !\bloco_Operativo|ULA1|Add0~156\)) # (!\bloco_Operativo|ULA1|Add0~212_combout\ & ((!\bloco_Operativo|ULA1|Add0~156\) # 
-- (!\bloco_Operativo|MUXA|saida[30]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~212_combout\,
	datab => \bloco_Operativo|MUXA|saida[30]~2_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|Add0~156\,
	combout => \bloco_Operativo|ULA1|Add0~157_combout\,
	cout => \bloco_Operativo|ULA1|Add0~158\);

-- Location: LCCOMB_X20_Y20_N16
\bloco_Operativo|ULA1|Add0~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~159_combout\ = \bloco_Operativo|MUXA|saida[31]~1_combout\ $ (\bloco_Operativo|ULA1|Add0~158\ $ (!\bloco_Operativo|ULA1|Add0~213_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|MUXA|saida[31]~1_combout\,
	datad => \bloco_Operativo|ULA1|Add0~213_combout\,
	cin => \bloco_Operativo|ULA1|Add0~158\,
	combout => \bloco_Operativo|ULA1|Add0~159_combout\);

-- Location: LCCOMB_X21_Y20_N18
\bloco_Operativo|ULA1|saida[31]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|saida[31]~12_combout\ = (!\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\ & (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|MUXA|saida[31]~1_combout\) # (\bloco_Operativo|MUXB|saida[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datab => \bloco_Operativo|MUXA|saida[31]~1_combout\,
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|MUXB|saida[31]~7_combout\,
	combout => \bloco_Operativo|ULA1|saida[31]~12_combout\);

-- Location: LCCOMB_X20_Y20_N18
\bloco_Operativo|PC|actual_state[31]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[31]~29_combout\ = (\bloco_Operativo|ULA1|saida[0]~8_combout\ & ((\bloco_Operativo|ULA1|saida[31]~12_combout\))) # (!\bloco_Operativo|ULA1|saida[0]~8_combout\ & (\bloco_Operativo|ULA1|Add0~159_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~159_combout\,
	datad => \bloco_Operativo|ULA1|saida[31]~12_combout\,
	combout => \bloco_Operativo|PC|actual_state[31]~29_combout\);

-- Location: LCFF_X20_Y20_N19
\bloco_Operativo|ULAsaida|actual_state[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[31]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(31));

-- Location: LCCOMB_X22_Y19_N2
\bloco_Operativo|MUX2|saida[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[31]~1_combout\ = (\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|RDM|actual_state\(31))) # (!\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s4~regout\,
	datac => \bloco_Operativo|RDM|actual_state\(31),
	datad => \bloco_Operativo|ULAsaida|actual_state\(31),
	combout => \bloco_Operativo|MUX2|saida[31]~1_combout\);

-- Location: LCFF_X28_Y19_N25
\bloco_Operativo|REG|actual_state[15][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][31]~regout\);

-- Location: LCFF_X29_Y19_N5
\bloco_Operativo|REG|actual_state[13][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][31]~regout\);

-- Location: LCCOMB_X30_Y22_N4
\bloco_Operativo|REG|actual_state[12][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[12][31]~feeder_combout\ = \bloco_Operativo|MUX2|saida[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	combout => \bloco_Operativo|REG|actual_state[12][31]~feeder_combout\);

-- Location: LCFF_X30_Y22_N5
\bloco_Operativo|REG|actual_state[12][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[12][31]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][31]~regout\);

-- Location: LCCOMB_X29_Y19_N6
\bloco_Operativo|REG|Mux32~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~17_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17)) # ((\bloco_Operativo|REG|actual_state[13][31]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[12][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[13][31]~regout\,
	datad => \bloco_Operativo|REG|actual_state[12][31]~regout\,
	combout => \bloco_Operativo|REG|Mux32~17_combout\);

-- Location: LCCOMB_X29_Y19_N24
\bloco_Operativo|REG|Mux32~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~18_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux32~17_combout\ & (\bloco_Operativo|REG|actual_state[15][31]~regout\)) # (!\bloco_Operativo|REG|Mux32~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[14][31]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[15][31]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][31]~regout\,
	datad => \bloco_Operativo|REG|Mux32~17_combout\,
	combout => \bloco_Operativo|REG|Mux32~18_combout\);

-- Location: LCFF_X34_Y23_N19
\bloco_Operativo|REG|actual_state[10][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][31]~regout\);

-- Location: LCCOMB_X35_Y23_N24
\bloco_Operativo|REG|actual_state[8][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[8][31]~feeder_combout\ = \bloco_Operativo|MUX2|saida[31]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	combout => \bloco_Operativo|REG|actual_state[8][31]~feeder_combout\);

-- Location: LCFF_X35_Y23_N25
\bloco_Operativo|REG|actual_state[8][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[8][31]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][31]~regout\);

-- Location: LCCOMB_X34_Y23_N18
\bloco_Operativo|REG|Mux32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~12_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|RI|actual_state\(17))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[10][31]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[8][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[10][31]~regout\,
	datad => \bloco_Operativo|REG|actual_state[8][31]~regout\,
	combout => \bloco_Operativo|REG|Mux32~12_combout\);

-- Location: LCCOMB_X34_Y23_N4
\bloco_Operativo|REG|Mux32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux32~12_combout\ & (\bloco_Operativo|REG|actual_state[11][31]~regout\)) # (!\bloco_Operativo|REG|Mux32~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[9][31]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux32~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[11][31]~regout\,
	datac => \bloco_Operativo|REG|actual_state[9][31]~regout\,
	datad => \bloco_Operativo|REG|Mux32~12_combout\,
	combout => \bloco_Operativo|REG|Mux32~13_combout\);

-- Location: LCFF_X29_Y23_N15
\bloco_Operativo|REG|actual_state[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][31]~regout\);

-- Location: LCCOMB_X31_Y22_N30
\bloco_Operativo|REG|Mux32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~14_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[2][31]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[0][31]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[2][31]~regout\,
	datac => \bloco_Operativo|REG|actual_state[0][31]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux32~14_combout\);

-- Location: LCCOMB_X29_Y23_N26
\bloco_Operativo|REG|Mux32~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~15_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux32~14_combout\ & (\bloco_Operativo|REG|actual_state[3][31]~regout\)) # (!\bloco_Operativo|REG|Mux32~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][31]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux32~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][31]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[1][31]~regout\,
	datad => \bloco_Operativo|REG|Mux32~14_combout\,
	combout => \bloco_Operativo|REG|Mux32~15_combout\);

-- Location: LCCOMB_X28_Y19_N2
\bloco_Operativo|REG|Mux32~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux32~13_combout\) # ((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((!\bloco_Operativo|RI|actual_state\(18) 
-- & \bloco_Operativo|REG|Mux32~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux32~13_combout\,
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|REG|Mux32~15_combout\,
	combout => \bloco_Operativo|REG|Mux32~16_combout\);

-- Location: LCCOMB_X28_Y19_N20
\bloco_Operativo|REG|Mux32~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~19_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux32~16_combout\ & ((\bloco_Operativo|REG|Mux32~18_combout\))) # (!\bloco_Operativo|REG|Mux32~16_combout\ & 
-- (\bloco_Operativo|REG|Mux32~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux32~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux32~11_combout\,
	datab => \bloco_Operativo|REG|Mux32~18_combout\,
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|REG|Mux32~16_combout\,
	combout => \bloco_Operativo|REG|Mux32~19_combout\);

-- Location: LCFF_X28_Y17_N1
\bloco_Operativo|REG|actual_state[21][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][31]~regout\);

-- Location: LCCOMB_X28_Y17_N0
\bloco_Operativo|REG|Mux32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~1_combout\ = (\bloco_Operativo|REG|Mux32~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][31]~regout\) # ((!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux32~0_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[21][31]~regout\ & \bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux32~0_combout\,
	datab => \bloco_Operativo|REG|actual_state[29][31]~regout\,
	datac => \bloco_Operativo|REG|actual_state[21][31]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux32~1_combout\);

-- Location: LCFF_X25_Y24_N3
\bloco_Operativo|REG|actual_state[31][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][31]~regout\);

-- Location: LCFF_X22_Y24_N25
\bloco_Operativo|REG|actual_state[27][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][31]~regout\);

-- Location: LCFF_X22_Y24_N31
\bloco_Operativo|REG|actual_state[19][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][31]~regout\);

-- Location: LCCOMB_X22_Y24_N24
\bloco_Operativo|REG|Mux32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18)) # ((\bloco_Operativo|REG|actual_state[27][31]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[19][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[27][31]~regout\,
	datad => \bloco_Operativo|REG|actual_state[19][31]~regout\,
	combout => \bloco_Operativo|REG|Mux32~7_combout\);

-- Location: LCCOMB_X25_Y24_N6
\bloco_Operativo|REG|Mux32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~8_combout\ = (\bloco_Operativo|REG|Mux32~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][31]~regout\) # (!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux32~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[23][31]~regout\ & ((\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[23][31]~regout\,
	datab => \bloco_Operativo|REG|actual_state[31][31]~regout\,
	datac => \bloco_Operativo|REG|Mux32~7_combout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux32~8_combout\);

-- Location: LCFF_X23_Y19_N5
\bloco_Operativo|REG|actual_state[20][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][31]~regout\);

-- Location: LCCOMB_X22_Y20_N2
\bloco_Operativo|REG|Mux32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19)) # (\bloco_Operativo|REG|actual_state[20][31]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[16][31]~regout\ & (!\bloco_Operativo|RI|actual_state\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[16][31]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|actual_state[20][31]~regout\,
	combout => \bloco_Operativo|REG|Mux32~4_combout\);

-- Location: LCCOMB_X24_Y19_N26
\bloco_Operativo|REG|Mux32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~5_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux32~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][31]~regout\))) # (!\bloco_Operativo|REG|Mux32~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][31]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[24][31]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[28][31]~regout\,
	datad => \bloco_Operativo|REG|Mux32~4_combout\,
	combout => \bloco_Operativo|REG|Mux32~5_combout\);

-- Location: LCFF_X29_Y18_N17
\bloco_Operativo|REG|actual_state[30][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][31]~regout\);

-- Location: LCFF_X28_Y18_N5
\bloco_Operativo|REG|actual_state[22][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][31]~regout\);

-- Location: LCFF_X28_Y18_N27
\bloco_Operativo|REG|actual_state[18][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[31]~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][31]~regout\);

-- Location: LCCOMB_X28_Y18_N26
\bloco_Operativo|REG|Mux32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[22][31]~regout\) # ((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (((\bloco_Operativo|REG|actual_state[18][31]~regout\ & !\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[22][31]~regout\,
	datac => \bloco_Operativo|REG|actual_state[18][31]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux32~2_combout\);

-- Location: LCCOMB_X25_Y18_N2
\bloco_Operativo|REG|Mux32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~3_combout\ = (\bloco_Operativo|REG|Mux32~2_combout\ & (((\bloco_Operativo|REG|actual_state[30][31]~regout\) # (!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux32~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[26][31]~regout\ & ((\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[26][31]~regout\,
	datab => \bloco_Operativo|REG|actual_state[30][31]~regout\,
	datac => \bloco_Operativo|REG|Mux32~2_combout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux32~3_combout\);

-- Location: LCCOMB_X27_Y19_N26
\bloco_Operativo|REG|Mux32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux32~3_combout\))) 
-- # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|Mux32~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux32~5_combout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux32~3_combout\,
	combout => \bloco_Operativo|REG|Mux32~6_combout\);

-- Location: LCCOMB_X27_Y19_N8
\bloco_Operativo|REG|Mux32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~9_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux32~6_combout\ & ((\bloco_Operativo|REG|Mux32~8_combout\))) # (!\bloco_Operativo|REG|Mux32~6_combout\ & (\bloco_Operativo|REG|Mux32~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux32~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux32~1_combout\,
	datac => \bloco_Operativo|REG|Mux32~8_combout\,
	datad => \bloco_Operativo|REG|Mux32~6_combout\,
	combout => \bloco_Operativo|REG|Mux32~9_combout\);

-- Location: LCCOMB_X28_Y19_N0
\bloco_Operativo|REG|Mux32~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux32~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux32~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux32~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux32~19_combout\,
	datad => \bloco_Operativo|REG|Mux32~9_combout\,
	combout => \bloco_Operativo|REG|Mux32~20_combout\);

-- Location: LCFF_X28_Y19_N1
\bloco_Operativo|B|actual_state[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux32~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(31));

-- Location: M4K_X26_Y16
\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:3:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCFF_X22_Y20_N11
\bloco_Operativo|RI|actual_state[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(31));

-- Location: LCCOMB_X22_Y20_N4
\bloco_Controle|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|Equal1~0_combout\ = (\bloco_Operativo|RI|actual_state\(27) & (!\bloco_Operativo|RI|actual_state\(30) & (!\bloco_Operativo|RI|actual_state\(28) & \bloco_Operativo|RI|actual_state\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(27),
	datab => \bloco_Operativo|RI|actual_state\(30),
	datac => \bloco_Operativo|RI|actual_state\(28),
	datad => \bloco_Operativo|RI|actual_state\(31),
	combout => \bloco_Controle|Equal1~0_combout\);

-- Location: LCCOMB_X18_Y22_N24
\bloco_Controle|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|Selector1~1_combout\ = ((\bloco_Controle|Selector1~0_combout\ & ((!\bloco_Controle|Equal1~0_combout\) # (!\bloco_Operativo|RI|actual_state\(26))))) # (!\bloco_Controle|actual_state.s0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|Selector1~0_combout\,
	datab => \bloco_Operativo|RI|actual_state\(26),
	datac => \bloco_Controle|actual_state.s0~regout\,
	datad => \bloco_Controle|Equal1~0_combout\,
	combout => \bloco_Controle|Selector1~1_combout\);

-- Location: LCFF_X18_Y22_N25
\bloco_Controle|actual_state.s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Controle|Selector1~1_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Controle|actual_state.s1~regout\);

-- Location: LCCOMB_X18_Y22_N10
\bloco_Operativo|MUXB|saida[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[2]~6_combout\ = (!\bloco_Controle|actual_state.s2~regout\ & !\bloco_Controle|actual_state.s1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bloco_Controle|actual_state.s2~regout\,
	datad => \bloco_Controle|actual_state.s1~regout\,
	combout => \bloco_Operativo|MUXB|saida[2]~6_combout\);

-- Location: LCCOMB_X19_Y22_N30
\bloco_Operativo|MUXB|saida[15]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[15]~24_combout\ = (\bloco_Controle|actual_state.s2~regout\ & (((\bloco_Operativo|RI|actual_state\(15))))) # (!\bloco_Controle|actual_state.s2~regout\ & ((\bloco_Controle|actual_state.s1~regout\ & 
-- ((\bloco_Operativo|RI|actual_state\(15)))) # (!\bloco_Controle|actual_state.s1~regout\ & (\bloco_Operativo|B|actual_state\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s2~regout\,
	datab => \bloco_Operativo|B|actual_state\(15),
	datac => \bloco_Operativo|RI|actual_state\(15),
	datad => \bloco_Controle|actual_state.s1~regout\,
	combout => \bloco_Operativo|MUXB|saida[15]~24_combout\);

-- Location: LCCOMB_X18_Y21_N10
\bloco_Operativo|MUXB|saida[15]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[15]~25_combout\ = (\bloco_Operativo|MUXB|saida[0]~3_combout\ & (((\bloco_Operativo|MUXB|saida[15]~24_combout\)))) # (!\bloco_Operativo|MUXB|saida[0]~3_combout\ & (\bloco_Operativo|RI|actual_state\(13) & 
-- (!\bloco_Operativo|MUXB|saida[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[0]~3_combout\,
	datab => \bloco_Operativo|RI|actual_state\(13),
	datac => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datad => \bloco_Operativo|MUXB|saida[15]~24_combout\,
	combout => \bloco_Operativo|MUXB|saida[15]~25_combout\);

-- Location: LCCOMB_X19_Y18_N16
\bloco_Operativo|ULA1|Add0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~114_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[15]~17_combout\) # (\bloco_Operativo|MUXB|saida[15]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[15]~17_combout\,
	datac => \bloco_Operativo|ULA1|Add0~58_combout\,
	datad => \bloco_Operativo|MUXB|saida[15]~25_combout\,
	combout => \bloco_Operativo|ULA1|Add0~114_combout\);

-- Location: LCCOMB_X19_Y18_N14
\bloco_Operativo|ULA1|Add0~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~173_combout\ = (\bloco_Operativo|ULA1|Add0~114_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~114_combout\,
	datad => \bloco_Operativo|ULA1|Add0~115_combout\,
	combout => \bloco_Operativo|ULA1|Add0~173_combout\);

-- Location: LCFF_X19_Y18_N15
\bloco_Operativo|ULAsaida|actual_state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~173_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(15));

-- Location: LCFF_X19_Y22_N13
\bloco_Operativo|RDM|actual_state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(15));

-- Location: LCCOMB_X19_Y18_N22
\bloco_Operativo|MUX2|saida[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[15]~17_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(15)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULAsaida|actual_state\(15),
	datac => \bloco_Controle|actual_state.s4~regout\,
	datad => \bloco_Operativo|RDM|actual_state\(15),
	combout => \bloco_Operativo|MUX2|saida[15]~17_combout\);

-- Location: LCFF_X33_Y19_N17
\bloco_Operativo|REG|actual_state[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][15]~regout\);

-- Location: LCFF_X30_Y19_N29
\bloco_Operativo|REG|actual_state[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][15]~regout\);

-- Location: LCFF_X29_Y19_N3
\bloco_Operativo|REG|actual_state[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][15]~regout\);

-- Location: LCCOMB_X29_Y19_N2
\bloco_Operativo|REG|Mux48~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~17_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|actual_state[13][15]~regout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[12][15]~regout\ & ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[12][15]~regout\,
	datac => \bloco_Operativo|REG|actual_state[13][15]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux48~17_combout\);

-- Location: LCCOMB_X25_Y23_N26
\bloco_Operativo|REG|Mux48~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~18_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux48~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][15]~regout\))) # (!\bloco_Operativo|REG|Mux48~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[14][15]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[14][15]~regout\,
	datac => \bloco_Operativo|REG|actual_state[15][15]~regout\,
	datad => \bloco_Operativo|REG|Mux48~17_combout\,
	combout => \bloco_Operativo|REG|Mux48~18_combout\);

-- Location: LCFF_X31_Y24_N21
\bloco_Operativo|REG|actual_state[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][15]~regout\);

-- Location: LCCOMB_X30_Y21_N12
\bloco_Operativo|REG|Mux48~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[2][15]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[0][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[2][15]~regout\,
	datab => \bloco_Operativo|REG|actual_state[0][15]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux48~14_combout\);

-- Location: LCCOMB_X31_Y24_N18
\bloco_Operativo|REG|Mux48~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~15_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux48~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][15]~regout\))) # (!\bloco_Operativo|REG|Mux48~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[1][15]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux48~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[1][15]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[3][15]~regout\,
	datad => \bloco_Operativo|REG|Mux48~14_combout\,
	combout => \bloco_Operativo|REG|Mux48~15_combout\);

-- Location: LCCOMB_X27_Y23_N10
\bloco_Operativo|REG|Mux48~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux48~13_combout\) # ((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux48~15_combout\ 
-- & !\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux48~13_combout\,
	datab => \bloco_Operativo|REG|Mux48~15_combout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux48~16_combout\);

-- Location: LCCOMB_X27_Y23_N16
\bloco_Operativo|REG|Mux48~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~19_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux48~16_combout\ & ((\bloco_Operativo|REG|Mux48~18_combout\))) # (!\bloco_Operativo|REG|Mux48~16_combout\ & 
-- (\bloco_Operativo|REG|Mux48~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux48~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux48~11_combout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|Mux48~18_combout\,
	datad => \bloco_Operativo|REG|Mux48~16_combout\,
	combout => \bloco_Operativo|REG|Mux48~19_combout\);

-- Location: LCFF_X23_Y23_N3
\bloco_Operativo|REG|actual_state[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][15]~regout\);

-- Location: LCFF_X23_Y23_N13
\bloco_Operativo|REG|actual_state[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][15]~regout\);

-- Location: LCCOMB_X23_Y23_N12
\bloco_Operativo|REG|Mux48~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[27][15]~regout\) # ((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (((\bloco_Operativo|REG|actual_state[19][15]~regout\ & !\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[27][15]~regout\,
	datac => \bloco_Operativo|REG|actual_state[19][15]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux48~7_combout\);

-- Location: LCCOMB_X22_Y25_N22
\bloco_Operativo|REG|Mux48~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~8_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux48~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][15]~regout\))) # (!\bloco_Operativo|REG|Mux48~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[23][15]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux48~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[23][15]~regout\,
	datac => \bloco_Operativo|REG|actual_state[31][15]~regout\,
	datad => \bloco_Operativo|REG|Mux48~7_combout\,
	combout => \bloco_Operativo|REG|Mux48~8_combout\);

-- Location: LCFF_X24_Y16_N11
\bloco_Operativo|REG|actual_state[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][15]~regout\);

-- Location: LCCOMB_X24_Y16_N10
\bloco_Operativo|REG|Mux48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~2_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[22][15]~regout\)) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[18][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][15]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[18][15]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux48~2_combout\);

-- Location: LCCOMB_X25_Y19_N12
\bloco_Operativo|REG|Mux48~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux48~2_combout\ & (\bloco_Operativo|REG|actual_state[30][15]~regout\)) # (!\bloco_Operativo|REG|Mux48~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[26][15]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[30][15]~regout\,
	datac => \bloco_Operativo|REG|actual_state[26][15]~regout\,
	datad => \bloco_Operativo|REG|Mux48~2_combout\,
	combout => \bloco_Operativo|REG|Mux48~3_combout\);

-- Location: LCFF_X21_Y18_N17
\bloco_Operativo|REG|actual_state[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][15]~regout\);

-- Location: LCFF_X22_Y18_N7
\bloco_Operativo|REG|actual_state[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][15]~regout\);

-- Location: LCFF_X22_Y18_N1
\bloco_Operativo|REG|actual_state[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][15]~regout\);

-- Location: LCCOMB_X22_Y18_N0
\bloco_Operativo|REG|Mux48~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|actual_state[20][15]~regout\) # (\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[16][15]~regout\ & ((!\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[16][15]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[20][15]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux48~4_combout\);

-- Location: LCCOMB_X22_Y18_N6
\bloco_Operativo|REG|Mux48~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~5_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux48~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][15]~regout\))) # (!\bloco_Operativo|REG|Mux48~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][15]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[24][15]~regout\,
	datac => \bloco_Operativo|REG|actual_state[28][15]~regout\,
	datad => \bloco_Operativo|REG|Mux48~4_combout\,
	combout => \bloco_Operativo|REG|Mux48~5_combout\);

-- Location: LCCOMB_X27_Y19_N20
\bloco_Operativo|REG|Mux48~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|RI|actual_state\(17))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|Mux48~3_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux48~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux48~3_combout\,
	datad => \bloco_Operativo|REG|Mux48~5_combout\,
	combout => \bloco_Operativo|REG|Mux48~6_combout\);

-- Location: LCFF_X30_Y17_N5
\bloco_Operativo|REG|actual_state[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][15]~regout\);

-- Location: LCCOMB_X30_Y17_N4
\bloco_Operativo|REG|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[25][15]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[17][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][15]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[17][15]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux48~0_combout\);

-- Location: LCFF_X30_Y17_N7
\bloco_Operativo|REG|actual_state[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[15]~17_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][15]~regout\);

-- Location: LCCOMB_X30_Y17_N6
\bloco_Operativo|REG|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~1_combout\ = (\bloco_Operativo|REG|Mux48~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][15]~regout\) # ((!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux48~0_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[21][15]~regout\ & \bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][15]~regout\,
	datab => \bloco_Operativo|REG|Mux48~0_combout\,
	datac => \bloco_Operativo|REG|actual_state[21][15]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux48~1_combout\);

-- Location: LCCOMB_X27_Y19_N18
\bloco_Operativo|REG|Mux48~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~9_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux48~6_combout\ & (\bloco_Operativo|REG|Mux48~8_combout\)) # (!\bloco_Operativo|REG|Mux48~6_combout\ & ((\bloco_Operativo|REG|Mux48~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux48~8_combout\,
	datac => \bloco_Operativo|REG|Mux48~6_combout\,
	datad => \bloco_Operativo|REG|Mux48~1_combout\,
	combout => \bloco_Operativo|REG|Mux48~9_combout\);

-- Location: LCCOMB_X19_Y22_N18
\bloco_Operativo|REG|Mux48~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux48~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux48~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux48~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux48~19_combout\,
	datad => \bloco_Operativo|REG|Mux48~9_combout\,
	combout => \bloco_Operativo|REG|Mux48~20_combout\);

-- Location: LCFF_X19_Y22_N19
\bloco_Operativo|B|actual_state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux48~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(15));

-- Location: M4K_X52_Y22
\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:1:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCFF_X19_Y22_N31
\bloco_Operativo|RI|actual_state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(15));

-- Location: LCCOMB_X20_Y23_N14
\bloco_Operativo|MUXB|saida[21]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[21]~17_combout\ = (\bloco_Operativo|MUXB|saida[2]~6_combout\ & (\bloco_Operativo|B|actual_state\(21) & ((!\bloco_Operativo|MUXB|Equal2~1_combout\)))) # (!\bloco_Operativo|MUXB|saida[2]~6_combout\ & 
-- ((\bloco_Operativo|RI|actual_state\(15)) # ((\bloco_Operativo|B|actual_state\(21) & !\bloco_Operativo|MUXB|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datab => \bloco_Operativo|B|actual_state\(21),
	datac => \bloco_Operativo|RI|actual_state\(15),
	datad => \bloco_Operativo|MUXB|Equal2~1_combout\,
	combout => \bloco_Operativo|MUXB|saida[21]~17_combout\);

-- Location: LCCOMB_X20_Y23_N26
\bloco_Operativo|ULA1|Add0~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~203_combout\ = \bloco_Operativo|MUXB|saida[21]~17_combout\ $ (((\bloco_Controle|actual_state.s8~regout\) # (\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|MUXB|saida[21]~17_combout\,
	datad => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	combout => \bloco_Operativo|ULA1|Add0~203_combout\);

-- Location: LCCOMB_X20_Y23_N8
\bloco_Operativo|ULA1|Add0~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~179_combout\ = (\bloco_Operativo|ULA1|Add0~132_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~132_combout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Operativo|ULA1|Add0~133_combout\,
	combout => \bloco_Operativo|ULA1|Add0~179_combout\);

-- Location: LCFF_X20_Y23_N9
\bloco_Operativo|ULAsaida|actual_state[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~179_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(21));

-- Location: LCFF_X21_Y23_N17
\bloco_Operativo|RDM|actual_state[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(21));

-- Location: LCCOMB_X21_Y23_N16
\bloco_Operativo|MUX2|saida[21]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[21]~11_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(21)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULAsaida|actual_state\(21),
	datac => \bloco_Operativo|RDM|actual_state\(21),
	datad => \bloco_Controle|actual_state.s4~regout\,
	combout => \bloco_Operativo|MUX2|saida[21]~11_combout\);

-- Location: LCFF_X28_Y25_N11
\bloco_Operativo|REG|actual_state[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][21]~regout\);

-- Location: LCFF_X28_Y23_N27
\bloco_Operativo|REG|actual_state[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][21]~regout\);

-- Location: LCCOMB_X28_Y23_N22
\bloco_Operativo|REG|Mux42~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~11_combout\ = (\bloco_Operativo|REG|Mux42~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][21]~regout\) # ((!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux42~10_combout\ & 
-- (((\bloco_Operativo|RI|actual_state\(17) & \bloco_Operativo|REG|actual_state[6][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux42~10_combout\,
	datab => \bloco_Operativo|REG|actual_state[7][21]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|actual_state[6][21]~regout\,
	combout => \bloco_Operativo|REG|Mux42~11_combout\);

-- Location: LCFF_X30_Y22_N21
\bloco_Operativo|REG|actual_state[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][21]~regout\);

-- Location: LCFF_X31_Y22_N13
\bloco_Operativo|REG|actual_state[0][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][21]~regout\);

-- Location: LCFF_X31_Y22_N27
\bloco_Operativo|REG|actual_state[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][21]~regout\);

-- Location: LCCOMB_X30_Y22_N12
\bloco_Operativo|REG|Mux42~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~14_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[2][21]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[0][21]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[0][21]~regout\,
	datac => \bloco_Operativo|REG|actual_state[2][21]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux42~14_combout\);

-- Location: LCCOMB_X31_Y18_N22
\bloco_Operativo|REG|Mux42~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~15_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux42~14_combout\ & (\bloco_Operativo|REG|actual_state[3][21]~regout\)) # (!\bloco_Operativo|REG|Mux42~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][21]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux42~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][21]~regout\,
	datab => \bloco_Operativo|REG|actual_state[1][21]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|Mux42~14_combout\,
	combout => \bloco_Operativo|REG|Mux42~15_combout\);

-- Location: LCFF_X32_Y18_N1
\bloco_Operativo|REG|actual_state[9][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][21]~regout\);

-- Location: LCFF_X33_Y21_N15
\bloco_Operativo|REG|actual_state[8][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][21]~regout\);

-- Location: LCCOMB_X33_Y21_N14
\bloco_Operativo|REG|Mux42~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[10][21]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[8][21]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][21]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[8][21]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux42~12_combout\);

-- Location: LCCOMB_X32_Y18_N18
\bloco_Operativo|REG|Mux42~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~13_combout\ = (\bloco_Operativo|REG|Mux42~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][21]~regout\) # ((!\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|REG|Mux42~12_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[9][21]~regout\ & \bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[11][21]~regout\,
	datab => \bloco_Operativo|REG|actual_state[9][21]~regout\,
	datac => \bloco_Operativo|REG|Mux42~12_combout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux42~13_combout\);

-- Location: LCCOMB_X31_Y18_N8
\bloco_Operativo|REG|Mux42~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~16_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|Mux42~13_combout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|Mux42~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|Mux42~15_combout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|Mux42~13_combout\,
	combout => \bloco_Operativo|REG|Mux42~16_combout\);

-- Location: LCCOMB_X28_Y23_N4
\bloco_Operativo|REG|Mux42~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~19_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux42~16_combout\ & (\bloco_Operativo|REG|Mux42~18_combout\)) # (!\bloco_Operativo|REG|Mux42~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux42~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux42~18_combout\,
	datab => \bloco_Operativo|REG|Mux42~11_combout\,
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|REG|Mux42~16_combout\,
	combout => \bloco_Operativo|REG|Mux42~19_combout\);

-- Location: LCCOMB_X22_Y23_N12
\bloco_Operativo|REG|Mux42~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~8_combout\ = (\bloco_Operativo|REG|Mux42~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][21]~regout\) # ((!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux42~7_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[23][21]~regout\ & \bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux42~7_combout\,
	datab => \bloco_Operativo|REG|actual_state[31][21]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][21]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux42~8_combout\);

-- Location: LCCOMB_X24_Y19_N2
\bloco_Operativo|REG|Mux42~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~5_combout\ = (\bloco_Operativo|REG|Mux42~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][21]~regout\) # (!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux42~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][21]~regout\ & ((\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux42~4_combout\,
	datab => \bloco_Operativo|REG|actual_state[24][21]~regout\,
	datac => \bloco_Operativo|REG|actual_state[28][21]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux42~5_combout\);

-- Location: LCFF_X27_Y16_N13
\bloco_Operativo|REG|actual_state[30][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][21]~regout\);

-- Location: LCFF_X25_Y16_N17
\bloco_Operativo|REG|actual_state[22][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[21]~11_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][21]~regout\);

-- Location: LCCOMB_X25_Y16_N16
\bloco_Operativo|REG|Mux42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|actual_state[22][21]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[18][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[22][21]~regout\,
	datad => \bloco_Operativo|REG|actual_state[18][21]~regout\,
	combout => \bloco_Operativo|REG|Mux42~2_combout\);

-- Location: LCCOMB_X27_Y16_N12
\bloco_Operativo|REG|Mux42~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux42~2_combout\ & ((\bloco_Operativo|REG|actual_state[30][21]~regout\))) # (!\bloco_Operativo|REG|Mux42~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[26][21]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[26][21]~regout\,
	datac => \bloco_Operativo|REG|actual_state[30][21]~regout\,
	datad => \bloco_Operativo|REG|Mux42~2_combout\,
	combout => \bloco_Operativo|REG|Mux42~3_combout\);

-- Location: LCCOMB_X28_Y23_N30
\bloco_Operativo|REG|Mux42~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~6_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16)) # ((\bloco_Operativo|REG|Mux42~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|Mux42~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux42~5_combout\,
	datad => \bloco_Operativo|REG|Mux42~3_combout\,
	combout => \bloco_Operativo|REG|Mux42~6_combout\);

-- Location: LCCOMB_X28_Y23_N20
\bloco_Operativo|REG|Mux42~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~9_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux42~6_combout\ & ((\bloco_Operativo|REG|Mux42~8_combout\))) # (!\bloco_Operativo|REG|Mux42~6_combout\ & (\bloco_Operativo|REG|Mux42~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux42~1_combout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux42~8_combout\,
	datad => \bloco_Operativo|REG|Mux42~6_combout\,
	combout => \bloco_Operativo|REG|Mux42~9_combout\);

-- Location: LCCOMB_X21_Y23_N18
\bloco_Operativo|REG|Mux42~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux42~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux42~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux42~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux42~19_combout\,
	datad => \bloco_Operativo|REG|Mux42~9_combout\,
	combout => \bloco_Operativo|REG|Mux42~20_combout\);

-- Location: LCFF_X21_Y23_N19
\bloco_Operativo|B|actual_state[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux42~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(21));

-- Location: M4K_X52_Y23
\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A2",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:2:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y21_N10
\bloco_Operativo|RI|actual_state[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|RI|actual_state[21]~feeder_combout\ = \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(5),
	combout => \bloco_Operativo|RI|actual_state[21]~feeder_combout\);

-- Location: LCFF_X29_Y21_N11
\bloco_Operativo|RI|actual_state[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|RI|actual_state[21]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(21));

-- Location: LCCOMB_X30_Y24_N24
\bloco_Operativo|REG|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~10_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[5][3]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[4][3]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][3]~regout\,
	datab => \bloco_Operativo|REG|actual_state[4][3]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux28~10_combout\);

-- Location: LCCOMB_X32_Y25_N16
\bloco_Operativo|REG|actual_state[6][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[6][3]~feeder_combout\ = \bloco_Operativo|MUX2|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	combout => \bloco_Operativo|REG|actual_state[6][3]~feeder_combout\);

-- Location: LCFF_X32_Y25_N17
\bloco_Operativo|REG|actual_state[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[6][3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][3]~regout\);

-- Location: LCCOMB_X32_Y25_N26
\bloco_Operativo|REG|actual_state[7][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[7][3]~feeder_combout\ = \bloco_Operativo|MUX2|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	combout => \bloco_Operativo|REG|actual_state[7][3]~feeder_combout\);

-- Location: LCFF_X32_Y25_N27
\bloco_Operativo|REG|actual_state[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[7][3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][3]~regout\);

-- Location: LCCOMB_X31_Y24_N28
\bloco_Operativo|REG|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux28~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][3]~regout\))) # (!\bloco_Operativo|REG|Mux28~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[6][3]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|Mux28~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|Mux28~10_combout\,
	datac => \bloco_Operativo|REG|actual_state[6][3]~regout\,
	datad => \bloco_Operativo|REG|actual_state[7][3]~regout\,
	combout => \bloco_Operativo|REG|Mux28~11_combout\);

-- Location: LCCOMB_X31_Y24_N30
\bloco_Operativo|REG|actual_state[1][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[1][3]~feeder_combout\ = \bloco_Operativo|MUX2|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	combout => \bloco_Operativo|REG|actual_state[1][3]~feeder_combout\);

-- Location: LCFF_X31_Y24_N31
\bloco_Operativo|REG|actual_state[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[1][3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][3]~regout\);

-- Location: LCCOMB_X31_Y24_N0
\bloco_Operativo|REG|actual_state[3][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[3][3]~feeder_combout\ = \bloco_Operativo|MUX2|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	combout => \bloco_Operativo|REG|actual_state[3][3]~feeder_combout\);

-- Location: LCFF_X31_Y24_N1
\bloco_Operativo|REG|actual_state[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[3][3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][3]~regout\);

-- Location: LCCOMB_X30_Y21_N0
\bloco_Operativo|REG|actual_state[0][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[0][3]~feeder_combout\ = \bloco_Operativo|MUX2|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	combout => \bloco_Operativo|REG|actual_state[0][3]~feeder_combout\);

-- Location: LCFF_X30_Y21_N1
\bloco_Operativo|REG|actual_state[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[0][3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][3]~regout\);

-- Location: LCFF_X31_Y22_N15
\bloco_Operativo|REG|actual_state[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][3]~regout\);

-- Location: LCCOMB_X30_Y21_N10
\bloco_Operativo|REG|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[2][3]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[0][3]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[2][3]~regout\,
	combout => \bloco_Operativo|REG|Mux28~14_combout\);

-- Location: LCCOMB_X30_Y24_N14
\bloco_Operativo|REG|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~15_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux28~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][3]~regout\))) # (!\bloco_Operativo|REG|Mux28~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[1][3]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[1][3]~regout\,
	datac => \bloco_Operativo|REG|actual_state[3][3]~regout\,
	datad => \bloco_Operativo|REG|Mux28~14_combout\,
	combout => \bloco_Operativo|REG|Mux28~15_combout\);

-- Location: LCCOMB_X32_Y21_N26
\bloco_Operativo|REG|actual_state[9][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[9][3]~feeder_combout\ = \bloco_Operativo|MUX2|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	combout => \bloco_Operativo|REG|actual_state[9][3]~feeder_combout\);

-- Location: LCFF_X32_Y21_N27
\bloco_Operativo|REG|actual_state[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[9][3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][3]~regout\);

-- Location: LCFF_X33_Y23_N21
\bloco_Operativo|REG|actual_state[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][3]~regout\);

-- Location: LCFF_X32_Y23_N9
\bloco_Operativo|REG|actual_state[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][3]~regout\);

-- Location: LCCOMB_X32_Y23_N8
\bloco_Operativo|REG|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[10][3]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[8][3]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[10][3]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux28~12_combout\);

-- Location: LCCOMB_X33_Y23_N30
\bloco_Operativo|REG|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux28~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][3]~regout\))) # (!\bloco_Operativo|REG|Mux28~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][3]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[9][3]~regout\,
	datac => \bloco_Operativo|REG|actual_state[11][3]~regout\,
	datad => \bloco_Operativo|REG|Mux28~12_combout\,
	combout => \bloco_Operativo|REG|Mux28~13_combout\);

-- Location: LCCOMB_X25_Y23_N24
\bloco_Operativo|REG|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|Mux28~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (!\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|Mux28~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux28~15_combout\,
	datad => \bloco_Operativo|REG|Mux28~13_combout\,
	combout => \bloco_Operativo|REG|Mux28~16_combout\);

-- Location: LCFF_X34_Y20_N29
\bloco_Operativo|REG|actual_state[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][3]~regout\);

-- Location: LCFF_X33_Y20_N31
\bloco_Operativo|REG|actual_state[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][3]~regout\);

-- Location: LCFF_X33_Y20_N29
\bloco_Operativo|REG|actual_state[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][3]~regout\);

-- Location: LCFF_X34_Y20_N19
\bloco_Operativo|REG|actual_state[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][3]~regout\);

-- Location: LCCOMB_X34_Y20_N18
\bloco_Operativo|REG|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~17_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[13][3]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[12][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[12][3]~regout\,
	datac => \bloco_Operativo|REG|actual_state[13][3]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux28~17_combout\);

-- Location: LCCOMB_X34_Y20_N30
\bloco_Operativo|REG|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~18_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux28~17_combout\ & (\bloco_Operativo|REG|actual_state[15][3]~regout\)) # (!\bloco_Operativo|REG|Mux28~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[14][3]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[15][3]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][3]~regout\,
	datad => \bloco_Operativo|REG|Mux28~17_combout\,
	combout => \bloco_Operativo|REG|Mux28~18_combout\);

-- Location: LCCOMB_X18_Y20_N8
\bloco_Operativo|REG|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~19_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux28~16_combout\ & ((\bloco_Operativo|REG|Mux28~18_combout\))) # (!\bloco_Operativo|REG|Mux28~16_combout\ & 
-- (\bloco_Operativo|REG|Mux28~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|Mux28~11_combout\,
	datac => \bloco_Operativo|REG|Mux28~16_combout\,
	datad => \bloco_Operativo|REG|Mux28~18_combout\,
	combout => \bloco_Operativo|REG|Mux28~19_combout\);

-- Location: LCFF_X22_Y25_N15
\bloco_Operativo|REG|actual_state[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][3]~regout\);

-- Location: LCFF_X22_Y25_N9
\bloco_Operativo|REG|actual_state[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][3]~regout\);

-- Location: LCCOMB_X22_Y25_N8
\bloco_Operativo|REG|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~8_combout\ = (\bloco_Operativo|REG|Mux28~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][3]~regout\) # ((!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux28~7_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[23][3]~regout\ & \bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux28~7_combout\,
	datab => \bloco_Operativo|REG|actual_state[31][3]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][3]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux28~8_combout\);

-- Location: LCCOMB_X25_Y18_N30
\bloco_Operativo|REG|actual_state[26][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[26][3]~feeder_combout\ = \bloco_Operativo|MUX2|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	combout => \bloco_Operativo|REG|actual_state[26][3]~feeder_combout\);

-- Location: LCFF_X25_Y18_N31
\bloco_Operativo|REG|actual_state[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[26][3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][3]~regout\);

-- Location: LCFF_X29_Y18_N11
\bloco_Operativo|REG|actual_state[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][3]~regout\);

-- Location: LCFF_X28_Y18_N15
\bloco_Operativo|REG|actual_state[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][3]~regout\);

-- Location: LCFF_X28_Y18_N13
\bloco_Operativo|REG|actual_state[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][3]~regout\);

-- Location: LCCOMB_X28_Y18_N14
\bloco_Operativo|REG|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~2_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24)) # ((\bloco_Operativo|REG|actual_state[22][3]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[18][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[18][3]~regout\,
	datad => \bloco_Operativo|REG|actual_state[22][3]~regout\,
	combout => \bloco_Operativo|REG|Mux28~2_combout\);

-- Location: LCCOMB_X29_Y18_N10
\bloco_Operativo|REG|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux28~2_combout\ & ((\bloco_Operativo|REG|actual_state[30][3]~regout\))) # (!\bloco_Operativo|REG|Mux28~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[26][3]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[26][3]~regout\,
	datac => \bloco_Operativo|REG|actual_state[30][3]~regout\,
	datad => \bloco_Operativo|REG|Mux28~2_combout\,
	combout => \bloco_Operativo|REG|Mux28~3_combout\);

-- Location: LCCOMB_X21_Y18_N22
\bloco_Operativo|REG|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21)) # (\bloco_Operativo|REG|Mux28~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|Mux28~5_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux28~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|Mux28~3_combout\,
	combout => \bloco_Operativo|REG|Mux28~6_combout\);

-- Location: LCCOMB_X21_Y18_N4
\bloco_Operativo|REG|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~9_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux28~6_combout\ & ((\bloco_Operativo|REG|Mux28~8_combout\))) # (!\bloco_Operativo|REG|Mux28~6_combout\ & (\bloco_Operativo|REG|Mux28~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux28~1_combout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux28~8_combout\,
	datad => \bloco_Operativo|REG|Mux28~6_combout\,
	combout => \bloco_Operativo|REG|Mux28~9_combout\);

-- Location: LCCOMB_X18_Y20_N24
\bloco_Operativo|REG|Mux28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux28~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux28~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux28~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux28~19_combout\,
	datad => \bloco_Operativo|REG|Mux28~9_combout\,
	combout => \bloco_Operativo|REG|Mux28~20_combout\);

-- Location: LCFF_X18_Y20_N25
\bloco_Operativo|A|actual_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux28~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(3));

-- Location: LCCOMB_X18_Y20_N26
\bloco_Operativo|MUXA|saida[3]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[3]~29_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(3)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state\(3),
	datac => \bloco_Operativo|A|actual_state\(3),
	datad => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[3]~29_combout\);

-- Location: LCCOMB_X18_Y20_N28
\bloco_Operativo|ULA1|Add0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~75_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[3]~29_combout\) # (\bloco_Operativo|MUXB|saida[3]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|MUXA|saida[3]~29_combout\,
	datac => \bloco_Operativo|MUXB|saida[3]~49_combout\,
	datad => \bloco_Operativo|ULA1|Add0~58_combout\,
	combout => \bloco_Operativo|ULA1|Add0~75_combout\);

-- Location: LCCOMB_X19_Y20_N22
\bloco_Operativo|ULA1|Add0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~78_combout\ = (\bloco_Operativo|ULA1|Add0~75_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|Add0~75_combout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Operativo|ULA1|Add0~76_combout\,
	combout => \bloco_Operativo|ULA1|Add0~78_combout\);

-- Location: LCFF_X19_Y20_N23
\bloco_Operativo|ULAsaida|actual_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~78_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(3));

-- Location: LCCOMB_X18_Y20_N16
\bloco_Operativo|PC|actual_state[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[3]~1_combout\ = (\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(3)))) # (!\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULA1|Add0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|ULA1|Add0~78_combout\,
	datad => \bloco_Operativo|ULAsaida|actual_state\(3),
	combout => \bloco_Operativo|PC|actual_state[3]~1_combout\);

-- Location: LCFF_X18_Y20_N17
\bloco_Operativo|PC|actual_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[3]~1_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(3));

-- Location: LCCOMB_X18_Y20_N14
\bloco_Operativo|MUXPC|saida[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXPC|saida[3]~1_combout\ = (\bloco_Controle|actual_state.s3~regout\ & (((\bloco_Operativo|ULAsaida|actual_state\(3))))) # (!\bloco_Controle|actual_state.s3~regout\ & ((\bloco_Controle|actual_state.s5~regout\ & 
-- ((\bloco_Operativo|ULAsaida|actual_state\(3)))) # (!\bloco_Controle|actual_state.s5~regout\ & (\bloco_Operativo|PC|actual_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s3~regout\,
	datab => \bloco_Controle|actual_state.s5~regout\,
	datac => \bloco_Operativo|PC|actual_state\(3),
	datad => \bloco_Operativo|ULAsaida|actual_state\(3),
	combout => \bloco_Operativo|MUXPC|saida[3]~1_combout\);

-- Location: M4K_X13_Y20
\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:0:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCFF_X17_Y22_N31
\bloco_Operativo|RI|actual_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(2));

-- Location: LCCOMB_X17_Y22_N30
\bloco_Operativo|MUXB|saida[2]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[2]~51_combout\ = (\bloco_Controle|actual_state.s2~regout\ & (((\bloco_Operativo|RI|actual_state\(2))))) # (!\bloco_Controle|actual_state.s2~regout\ & ((\bloco_Controle|actual_state.s1~regout\ & 
-- ((\bloco_Operativo|RI|actual_state\(2)))) # (!\bloco_Controle|actual_state.s1~regout\ & (\bloco_Operativo|B|actual_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(2),
	datab => \bloco_Controle|actual_state.s2~regout\,
	datac => \bloco_Operativo|RI|actual_state\(2),
	datad => \bloco_Controle|actual_state.s1~regout\,
	combout => \bloco_Operativo|MUXB|saida[2]~51_combout\);

-- Location: LCCOMB_X21_Y20_N10
\bloco_Operativo|MUXB|saida[30]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[30]~8_combout\ = (\bloco_Operativo|MUXB|saida[2]~6_combout\ & (((\bloco_Operativo|B|actual_state\(30) & !\bloco_Operativo|MUXB|Equal2~1_combout\)))) # (!\bloco_Operativo|MUXB|saida[2]~6_combout\ & 
-- ((\bloco_Operativo|RI|actual_state\(15)) # ((\bloco_Operativo|B|actual_state\(30) & !\bloco_Operativo|MUXB|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datab => \bloco_Operativo|RI|actual_state\(15),
	datac => \bloco_Operativo|B|actual_state\(30),
	datad => \bloco_Operativo|MUXB|Equal2~1_combout\,
	combout => \bloco_Operativo|MUXB|saida[30]~8_combout\);

-- Location: LCCOMB_X28_Y18_N30
\bloco_Operativo|REG|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[26][28]~regout\) # ((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (((\bloco_Operativo|REG|actual_state[18][28]~regout\ & !\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[26][28]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[18][28]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux3~0_combout\);

-- Location: LCCOMB_X28_Y18_N24
\bloco_Operativo|REG|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~1_combout\ = (\bloco_Operativo|REG|Mux3~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][28]~regout\) # ((!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux3~0_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[22][28]~regout\ & \bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][28]~regout\,
	datab => \bloco_Operativo|REG|Mux3~0_combout\,
	datac => \bloco_Operativo|REG|actual_state[22][28]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux3~1_combout\);

-- Location: LCFF_X24_Y18_N3
\bloco_Operativo|REG|actual_state[24][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][28]~regout\);

-- Location: LCCOMB_X24_Y18_N2
\bloco_Operativo|REG|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|actual_state[24][28]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[16][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[24][28]~regout\,
	datad => \bloco_Operativo|REG|actual_state[16][28]~regout\,
	combout => \bloco_Operativo|REG|Mux3~4_combout\);

-- Location: LCCOMB_X24_Y18_N6
\bloco_Operativo|REG|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~5_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux3~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][28]~regout\))) # (!\bloco_Operativo|REG|Mux3~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][28]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][28]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[28][28]~regout\,
	datad => \bloco_Operativo|REG|Mux3~4_combout\,
	combout => \bloco_Operativo|REG|Mux3~5_combout\);

-- Location: LCFF_X28_Y17_N5
\bloco_Operativo|REG|actual_state[21][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][28]~regout\);

-- Location: LCFF_X28_Y17_N3
\bloco_Operativo|REG|actual_state[17][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][28]~regout\);

-- Location: LCCOMB_X28_Y17_N2
\bloco_Operativo|REG|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[21][28]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[17][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[21][28]~regout\,
	datac => \bloco_Operativo|REG|actual_state[17][28]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux3~2_combout\);

-- Location: LCCOMB_X27_Y17_N22
\bloco_Operativo|REG|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux3~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][28]~regout\))) # (!\bloco_Operativo|REG|Mux3~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][28]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[25][28]~regout\,
	datac => \bloco_Operativo|REG|actual_state[29][28]~regout\,
	datad => \bloco_Operativo|REG|Mux3~2_combout\,
	combout => \bloco_Operativo|REG|Mux3~3_combout\);

-- Location: LCCOMB_X25_Y20_N8
\bloco_Operativo|REG|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|RI|actual_state\(21))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux3~3_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux3~5_combout\,
	datad => \bloco_Operativo|REG|Mux3~3_combout\,
	combout => \bloco_Operativo|REG|Mux3~6_combout\);

-- Location: LCCOMB_X25_Y22_N14
\bloco_Operativo|REG|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~9_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux3~6_combout\ & (\bloco_Operativo|REG|Mux3~8_combout\)) # (!\bloco_Operativo|REG|Mux3~6_combout\ & ((\bloco_Operativo|REG|Mux3~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux3~8_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux3~1_combout\,
	datad => \bloco_Operativo|REG|Mux3~6_combout\,
	combout => \bloco_Operativo|REG|Mux3~9_combout\);

-- Location: LCFF_X32_Y19_N11
\bloco_Operativo|REG|actual_state[10][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][28]~regout\);

-- Location: LCCOMB_X32_Y21_N6
\bloco_Operativo|REG|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~11_combout\ = (\bloco_Operativo|REG|Mux3~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][28]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux3~10_combout\ & 
-- (((\bloco_Operativo|RI|actual_state\(22) & \bloco_Operativo|REG|actual_state[10][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux3~10_combout\,
	datab => \bloco_Operativo|REG|actual_state[11][28]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[10][28]~regout\,
	combout => \bloco_Operativo|REG|Mux3~11_combout\);

-- Location: LCCOMB_X30_Y19_N22
\bloco_Operativo|REG|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[14][28]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[12][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[14][28]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[12][28]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux3~17_combout\);

-- Location: LCCOMB_X32_Y19_N20
\bloco_Operativo|REG|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~18_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux3~17_combout\ & (\bloco_Operativo|REG|actual_state[15][28]~regout\)) # (!\bloco_Operativo|REG|Mux3~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[13][28]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[15][28]~regout\,
	datab => \bloco_Operativo|REG|actual_state[13][28]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|Mux3~17_combout\,
	combout => \bloco_Operativo|REG|Mux3~18_combout\);

-- Location: LCFF_X30_Y21_N17
\bloco_Operativo|REG|actual_state[0][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[28]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][28]~regout\);

-- Location: LCCOMB_X30_Y21_N16
\bloco_Operativo|REG|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22)) # ((\bloco_Operativo|REG|actual_state[1][28]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[0][28]~regout\,
	datad => \bloco_Operativo|REG|actual_state[1][28]~regout\,
	combout => \bloco_Operativo|REG|Mux3~14_combout\);

-- Location: LCCOMB_X31_Y21_N16
\bloco_Operativo|REG|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~15_combout\ = (\bloco_Operativo|REG|Mux3~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][28]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux3~14_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[2][28]~regout\ & \bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][28]~regout\,
	datab => \bloco_Operativo|REG|Mux3~14_combout\,
	datac => \bloco_Operativo|REG|actual_state[2][28]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux3~15_combout\);

-- Location: LCCOMB_X27_Y25_N28
\bloco_Operativo|REG|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[6][28]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[4][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[4][28]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[6][28]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux3~12_combout\);

-- Location: LCCOMB_X28_Y25_N22
\bloco_Operativo|REG|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux3~12_combout\ & (\bloco_Operativo|REG|actual_state[7][28]~regout\)) # (!\bloco_Operativo|REG|Mux3~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[5][28]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[7][28]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[5][28]~regout\,
	datad => \bloco_Operativo|REG|Mux3~12_combout\,
	combout => \bloco_Operativo|REG|Mux3~13_combout\);

-- Location: LCCOMB_X32_Y19_N12
\bloco_Operativo|REG|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux3~13_combout\))) 
-- # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux3~15_combout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|Mux3~13_combout\,
	combout => \bloco_Operativo|REG|Mux3~16_combout\);

-- Location: LCCOMB_X32_Y19_N18
\bloco_Operativo|REG|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~19_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux3~16_combout\ & ((\bloco_Operativo|REG|Mux3~18_combout\))) # (!\bloco_Operativo|REG|Mux3~16_combout\ & (\bloco_Operativo|REG|Mux3~11_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux3~11_combout\,
	datac => \bloco_Operativo|REG|Mux3~18_combout\,
	datad => \bloco_Operativo|REG|Mux3~16_combout\,
	combout => \bloco_Operativo|REG|Mux3~19_combout\);

-- Location: LCCOMB_X24_Y22_N24
\bloco_Operativo|REG|Mux3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux3~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux3~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux3~9_combout\,
	datad => \bloco_Operativo|REG|Mux3~19_combout\,
	combout => \bloco_Operativo|REG|Mux3~20_combout\);

-- Location: LCFF_X24_Y22_N25
\bloco_Operativo|A|actual_state[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux3~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(28));

-- Location: LCCOMB_X22_Y20_N12
\bloco_Operativo|MUXA|saida[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[28]~4_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(28)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state\(28),
	datab => \bloco_Operativo|A|actual_state\(28),
	datad => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[28]~4_combout\);

-- Location: LCCOMB_X18_Y20_N22
\bloco_Operativo|ULA1|Add0~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~138_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[23]~9_combout\) # (\bloco_Operativo|MUXB|saida[23]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[23]~9_combout\,
	datac => \bloco_Operativo|MUXB|saida[23]~15_combout\,
	datad => \bloco_Operativo|ULA1|Add0~58_combout\,
	combout => \bloco_Operativo|ULA1|Add0~138_combout\);

-- Location: LCCOMB_X19_Y20_N0
\bloco_Operativo|ULA1|Add0~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~181_combout\ = (\bloco_Operativo|ULA1|Add0~138_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~139_combout\,
	datad => \bloco_Operativo|ULA1|Add0~138_combout\,
	combout => \bloco_Operativo|ULA1|Add0~181_combout\);

-- Location: LCFF_X19_Y20_N1
\bloco_Operativo|ULAsaida|actual_state[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~181_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(23));

-- Location: LCCOMB_X18_Y20_N4
\bloco_Operativo|PC|actual_state[23]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[23]~49_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(23))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|ULAsaida|actual_state\(23),
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|PC|actual_state[23]~49_combout\);

-- Location: LCCOMB_X19_Y20_N4
\bloco_Operativo|PC|actual_state[23]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[23]~21_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|PC|actual_state[23]~49_combout\)) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~138_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[23]~49_combout\ & \bloco_Operativo|ULA1|Add0~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|PC|actual_state[23]~49_combout\,
	datac => \bloco_Operativo|ULA1|Add0~139_combout\,
	datad => \bloco_Operativo|ULA1|Add0~138_combout\,
	combout => \bloco_Operativo|PC|actual_state[23]~21_combout\);

-- Location: LCCOMB_X18_Y20_N30
\bloco_Operativo|PC|actual_state[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[23]~feeder_combout\ = \bloco_Operativo|PC|actual_state[23]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[23]~21_combout\,
	combout => \bloco_Operativo|PC|actual_state[23]~feeder_combout\);

-- Location: LCFF_X18_Y20_N31
\bloco_Operativo|PC|actual_state[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[23]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(21),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(23));

-- Location: LCCOMB_X29_Y25_N22
\bloco_Operativo|REG|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[5][23]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[4][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[4][23]~regout\,
	datab => \bloco_Operativo|REG|actual_state[5][23]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux8~10_combout\);

-- Location: LCFF_X30_Y20_N9
\bloco_Operativo|REG|actual_state[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][23]~regout\);

-- Location: LCCOMB_X30_Y20_N22
\bloco_Operativo|REG|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~11_combout\ = (\bloco_Operativo|REG|Mux8~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][23]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux8~10_combout\ & 
-- (((\bloco_Operativo|RI|actual_state\(22) & \bloco_Operativo|REG|actual_state[6][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[7][23]~regout\,
	datab => \bloco_Operativo|REG|Mux8~10_combout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[6][23]~regout\,
	combout => \bloco_Operativo|REG|Mux8~11_combout\);

-- Location: LCCOMB_X34_Y19_N4
\bloco_Operativo|REG|actual_state[15][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[15][23]~feeder_combout\ = \bloco_Operativo|MUX2|saida[23]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	combout => \bloco_Operativo|REG|actual_state[15][23]~feeder_combout\);

-- Location: LCFF_X34_Y19_N5
\bloco_Operativo|REG|actual_state[15][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[15][23]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][23]~regout\);

-- Location: LCFF_X33_Y19_N23
\bloco_Operativo|REG|actual_state[12][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][23]~regout\);

-- Location: LCCOMB_X33_Y19_N22
\bloco_Operativo|REG|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[13][23]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[12][23]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][23]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[12][23]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux8~17_combout\);

-- Location: LCCOMB_X34_Y19_N2
\bloco_Operativo|REG|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~18_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux8~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][23]~regout\))) # (!\bloco_Operativo|REG|Mux8~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[14][23]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[14][23]~regout\,
	datab => \bloco_Operativo|REG|actual_state[15][23]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|Mux8~17_combout\,
	combout => \bloco_Operativo|REG|Mux8~18_combout\);

-- Location: LCCOMB_X30_Y20_N24
\bloco_Operativo|REG|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~19_combout\ = (\bloco_Operativo|REG|Mux8~16_combout\ & (((\bloco_Operativo|REG|Mux8~18_combout\) # (!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux8~16_combout\ & (\bloco_Operativo|REG|Mux8~11_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux8~16_combout\,
	datab => \bloco_Operativo|REG|Mux8~11_combout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|Mux8~18_combout\,
	combout => \bloco_Operativo|REG|Mux8~19_combout\);

-- Location: LCFF_X24_Y23_N3
\bloco_Operativo|REG|actual_state[27][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][23]~regout\);

-- Location: LCFF_X23_Y23_N23
\bloco_Operativo|REG|actual_state[19][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][23]~regout\);

-- Location: LCCOMB_X24_Y23_N2
\bloco_Operativo|REG|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~7_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|RI|actual_state\(24))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[27][23]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[19][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[27][23]~regout\,
	datad => \bloco_Operativo|REG|actual_state[19][23]~regout\,
	combout => \bloco_Operativo|REG|Mux8~7_combout\);

-- Location: LCFF_X25_Y25_N9
\bloco_Operativo|REG|actual_state[23][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][23]~regout\);

-- Location: LCCOMB_X24_Y25_N18
\bloco_Operativo|REG|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~8_combout\ = (\bloco_Operativo|REG|Mux8~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][23]~regout\) # ((!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux8~7_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[23][23]~regout\ & \bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[31][23]~regout\,
	datab => \bloco_Operativo|REG|Mux8~7_combout\,
	datac => \bloco_Operativo|REG|actual_state[23][23]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux8~8_combout\);

-- Location: LCFF_X24_Y19_N19
\bloco_Operativo|REG|actual_state[28][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][23]~regout\);

-- Location: LCFF_X24_Y19_N21
\bloco_Operativo|REG|actual_state[24][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][23]~regout\);

-- Location: LCFF_X23_Y19_N19
\bloco_Operativo|REG|actual_state[20][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][23]~regout\);

-- Location: LCFF_X23_Y19_N1
\bloco_Operativo|REG|actual_state[16][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][23]~regout\);

-- Location: LCCOMB_X23_Y19_N18
\bloco_Operativo|REG|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|RI|actual_state\(23))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[20][23]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[16][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[20][23]~regout\,
	datad => \bloco_Operativo|REG|actual_state[16][23]~regout\,
	combout => \bloco_Operativo|REG|Mux8~4_combout\);

-- Location: LCCOMB_X24_Y19_N20
\bloco_Operativo|REG|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~5_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux8~4_combout\ & (\bloco_Operativo|REG|actual_state[28][23]~regout\)) # (!\bloco_Operativo|REG|Mux8~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[24][23]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[28][23]~regout\,
	datac => \bloco_Operativo|REG|actual_state[24][23]~regout\,
	datad => \bloco_Operativo|REG|Mux8~4_combout\,
	combout => \bloco_Operativo|REG|Mux8~5_combout\);

-- Location: LCFF_X25_Y19_N1
\bloco_Operativo|REG|actual_state[26][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][23]~regout\);

-- Location: LCFF_X25_Y16_N23
\bloco_Operativo|REG|actual_state[18][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][23]~regout\);

-- Location: LCCOMB_X25_Y16_N22
\bloco_Operativo|REG|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[22][23]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[18][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][23]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[18][23]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux8~2_combout\);

-- Location: LCCOMB_X25_Y19_N0
\bloco_Operativo|REG|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux8~2_combout\ & (\bloco_Operativo|REG|actual_state[30][23]~regout\)) # (!\bloco_Operativo|REG|Mux8~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[26][23]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][23]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[26][23]~regout\,
	datad => \bloco_Operativo|REG|Mux8~2_combout\,
	combout => \bloco_Operativo|REG|Mux8~3_combout\);

-- Location: LCCOMB_X25_Y20_N18
\bloco_Operativo|REG|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21)) # ((\bloco_Operativo|REG|Mux8~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|Mux8~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux8~5_combout\,
	datad => \bloco_Operativo|REG|Mux8~3_combout\,
	combout => \bloco_Operativo|REG|Mux8~6_combout\);

-- Location: LCCOMB_X28_Y20_N20
\bloco_Operativo|REG|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~9_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux8~6_combout\ & ((\bloco_Operativo|REG|Mux8~8_combout\))) # (!\bloco_Operativo|REG|Mux8~6_combout\ & (\bloco_Operativo|REG|Mux8~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux8~1_combout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux8~8_combout\,
	datad => \bloco_Operativo|REG|Mux8~6_combout\,
	combout => \bloco_Operativo|REG|Mux8~9_combout\);

-- Location: LCCOMB_X30_Y20_N6
\bloco_Operativo|REG|Mux8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux8~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux8~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux8~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux8~19_combout\,
	datad => \bloco_Operativo|REG|Mux8~9_combout\,
	combout => \bloco_Operativo|REG|Mux8~20_combout\);

-- Location: LCFF_X30_Y20_N7
\bloco_Operativo|A|actual_state[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux8~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(23));

-- Location: LCCOMB_X18_Y20_N10
\bloco_Operativo|MUXA|saida[23]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[23]~9_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(23)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|PC|actual_state\(23),
	datac => \bloco_Operativo|A|actual_state\(23),
	datad => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[23]~9_combout\);

-- Location: LCCOMB_X17_Y21_N8
\bloco_Operativo|ULA1|Add0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~129_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXB|saida[20]~18_combout\) # (\bloco_Operativo|MUXA|saida[20]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~58_combout\,
	datab => \bloco_Operativo|MUXB|saida[20]~18_combout\,
	datac => \bloco_Operativo|MUXA|saida[20]~12_combout\,
	combout => \bloco_Operativo|ULA1|Add0~129_combout\);

-- Location: LCCOMB_X21_Y21_N18
\bloco_Operativo|ULA1|Add0~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~178_combout\ = (\bloco_Operativo|ULA1|Add0~129_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~129_combout\,
	datad => \bloco_Operativo|ULA1|Add0~130_combout\,
	combout => \bloco_Operativo|ULA1|Add0~178_combout\);

-- Location: LCFF_X21_Y21_N19
\bloco_Operativo|ULAsaida|actual_state[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~178_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(20));

-- Location: LCCOMB_X30_Y20_N10
\bloco_Operativo|RDM|actual_state[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|RDM|actual_state[20]~feeder_combout\ = \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(4),
	combout => \bloco_Operativo|RDM|actual_state[20]~feeder_combout\);

-- Location: LCFF_X30_Y20_N11
\bloco_Operativo|RDM|actual_state[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|RDM|actual_state[20]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(20));

-- Location: LCCOMB_X28_Y20_N24
\bloco_Operativo|MUX2|saida[20]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[20]~12_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(20)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s4~regout\,
	datac => \bloco_Operativo|ULAsaida|actual_state\(20),
	datad => \bloco_Operativo|RDM|actual_state\(20),
	combout => \bloco_Operativo|MUX2|saida[20]~12_combout\);

-- Location: LCFF_X23_Y16_N13
\bloco_Operativo|REG|actual_state[22][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][20]~regout\);

-- Location: LCCOMB_X28_Y18_N16
\bloco_Operativo|REG|actual_state[18][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[18][20]~feeder_combout\ = \bloco_Operativo|MUX2|saida[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	combout => \bloco_Operativo|REG|actual_state[18][20]~feeder_combout\);

-- Location: LCFF_X28_Y18_N17
\bloco_Operativo|REG|actual_state[18][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[18][20]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][20]~regout\);

-- Location: LCFF_X25_Y18_N11
\bloco_Operativo|REG|actual_state[26][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][20]~regout\);

-- Location: LCCOMB_X25_Y18_N16
\bloco_Operativo|REG|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~0_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & 
-- ((\bloco_Operativo|REG|actual_state[26][20]~regout\))) # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[18][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[18][20]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(24),
	datad => \bloco_Operativo|REG|actual_state[26][20]~regout\,
	combout => \bloco_Operativo|REG|Mux11~0_combout\);

-- Location: LCCOMB_X25_Y17_N16
\bloco_Operativo|REG|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~1_combout\ = (\bloco_Operativo|REG|Mux11~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][20]~regout\) # ((!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux11~0_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[22][20]~regout\ & \bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][20]~regout\,
	datab => \bloco_Operativo|REG|actual_state[22][20]~regout\,
	datac => \bloco_Operativo|REG|Mux11~0_combout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux11~1_combout\);

-- Location: LCFF_X24_Y23_N23
\bloco_Operativo|REG|actual_state[27][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][20]~regout\);

-- Location: LCCOMB_X25_Y23_N12
\bloco_Operativo|REG|actual_state[23][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[23][20]~feeder_combout\ = \bloco_Operativo|MUX2|saida[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	combout => \bloco_Operativo|REG|actual_state[23][20]~feeder_combout\);

-- Location: LCFF_X25_Y23_N13
\bloco_Operativo|REG|actual_state[23][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[23][20]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][20]~regout\);

-- Location: LCFF_X23_Y23_N9
\bloco_Operativo|REG|actual_state[19][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][20]~regout\);

-- Location: LCCOMB_X23_Y23_N8
\bloco_Operativo|REG|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~7_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[23][20]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((\bloco_Operativo|REG|actual_state[19][20]~regout\ & !\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[23][20]~regout\,
	datac => \bloco_Operativo|REG|actual_state[19][20]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux11~7_combout\);

-- Location: LCCOMB_X24_Y23_N22
\bloco_Operativo|REG|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~8_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux11~7_combout\ & (\bloco_Operativo|REG|actual_state[31][20]~regout\)) # (!\bloco_Operativo|REG|Mux11~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[27][20]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[31][20]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[27][20]~regout\,
	datad => \bloco_Operativo|REG|Mux11~7_combout\,
	combout => \bloco_Operativo|REG|Mux11~8_combout\);

-- Location: LCCOMB_X25_Y17_N8
\bloco_Operativo|REG|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~9_combout\ = (\bloco_Operativo|REG|Mux11~6_combout\ & (((\bloco_Operativo|REG|Mux11~8_combout\)) # (!\bloco_Operativo|RI|actual_state\(22)))) # (!\bloco_Operativo|REG|Mux11~6_combout\ & (\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux11~6_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux11~1_combout\,
	datad => \bloco_Operativo|REG|Mux11~8_combout\,
	combout => \bloco_Operativo|REG|Mux11~9_combout\);

-- Location: LCFF_X33_Y23_N23
\bloco_Operativo|REG|actual_state[11][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][20]~regout\);

-- Location: LCFF_X34_Y23_N29
\bloco_Operativo|REG|actual_state[10][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][20]~regout\);

-- Location: LCCOMB_X33_Y23_N4
\bloco_Operativo|REG|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~11_combout\ = (\bloco_Operativo|REG|Mux11~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][20]~regout\) # ((!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux11~10_combout\ & 
-- (((\bloco_Operativo|RI|actual_state\(22) & \bloco_Operativo|REG|actual_state[10][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux11~10_combout\,
	datab => \bloco_Operativo|REG|actual_state[11][20]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[10][20]~regout\,
	combout => \bloco_Operativo|REG|Mux11~11_combout\);

-- Location: LCFF_X29_Y20_N11
\bloco_Operativo|REG|actual_state[13][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][20]~regout\);

-- Location: LCCOMB_X25_Y23_N22
\bloco_Operativo|REG|actual_state[15][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[15][20]~feeder_combout\ = \bloco_Operativo|MUX2|saida[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	combout => \bloco_Operativo|REG|actual_state[15][20]~feeder_combout\);

-- Location: LCFF_X25_Y23_N23
\bloco_Operativo|REG|actual_state[15][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[15][20]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][20]~regout\);

-- Location: LCCOMB_X29_Y20_N10
\bloco_Operativo|REG|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~18_combout\ = (\bloco_Operativo|REG|Mux11~17_combout\ & (((\bloco_Operativo|REG|actual_state[15][20]~regout\)) # (!\bloco_Operativo|RI|actual_state\(21)))) # (!\bloco_Operativo|REG|Mux11~17_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[13][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux11~17_combout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[13][20]~regout\,
	datad => \bloco_Operativo|REG|actual_state[15][20]~regout\,
	combout => \bloco_Operativo|REG|Mux11~18_combout\);

-- Location: LCFF_X28_Y25_N29
\bloco_Operativo|REG|actual_state[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][20]~regout\);

-- Location: LCFF_X29_Y25_N25
\bloco_Operativo|REG|actual_state[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][20]~regout\);

-- Location: LCFF_X30_Y25_N25
\bloco_Operativo|REG|actual_state[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][20]~regout\);

-- Location: LCCOMB_X30_Y25_N24
\bloco_Operativo|REG|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~12_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|actual_state[6][20]~regout\) # (\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[4][20]~regout\ & ((!\bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[4][20]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[6][20]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux11~12_combout\);

-- Location: LCCOMB_X29_Y25_N24
\bloco_Operativo|REG|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux11~12_combout\ & (\bloco_Operativo|REG|actual_state[7][20]~regout\)) # (!\bloco_Operativo|REG|Mux11~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[5][20]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[7][20]~regout\,
	datac => \bloco_Operativo|REG|actual_state[5][20]~regout\,
	datad => \bloco_Operativo|REG|Mux11~12_combout\,
	combout => \bloco_Operativo|REG|Mux11~13_combout\);

-- Location: LCFF_X32_Y24_N23
\bloco_Operativo|REG|actual_state[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][20]~regout\);

-- Location: LCFF_X28_Y20_N15
\bloco_Operativo|REG|actual_state[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][20]~regout\);

-- Location: LCCOMB_X28_Y20_N2
\bloco_Operativo|REG|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~14_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[1][20]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[0][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[0][20]~regout\,
	datab => \bloco_Operativo|REG|actual_state[1][20]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux11~14_combout\);

-- Location: LCCOMB_X29_Y23_N8
\bloco_Operativo|REG|actual_state[3][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[3][20]~feeder_combout\ = \bloco_Operativo|MUX2|saida[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	combout => \bloco_Operativo|REG|actual_state[3][20]~feeder_combout\);

-- Location: LCFF_X29_Y23_N9
\bloco_Operativo|REG|actual_state[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[3][20]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][20]~regout\);

-- Location: LCCOMB_X32_Y24_N12
\bloco_Operativo|REG|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~15_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux11~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][20]~regout\))) # (!\bloco_Operativo|REG|Mux11~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[2][20]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[2][20]~regout\,
	datac => \bloco_Operativo|REG|Mux11~14_combout\,
	datad => \bloco_Operativo|REG|actual_state[3][20]~regout\,
	combout => \bloco_Operativo|REG|Mux11~15_combout\);

-- Location: LCCOMB_X32_Y24_N10
\bloco_Operativo|REG|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|RI|actual_state\(23))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux11~13_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux11~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux11~13_combout\,
	datad => \bloco_Operativo|REG|Mux11~15_combout\,
	combout => \bloco_Operativo|REG|Mux11~16_combout\);

-- Location: LCCOMB_X32_Y24_N24
\bloco_Operativo|REG|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~19_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux11~16_combout\ & ((\bloco_Operativo|REG|Mux11~18_combout\))) # (!\bloco_Operativo|REG|Mux11~16_combout\ & 
-- (\bloco_Operativo|REG|Mux11~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux11~11_combout\,
	datac => \bloco_Operativo|REG|Mux11~18_combout\,
	datad => \bloco_Operativo|REG|Mux11~16_combout\,
	combout => \bloco_Operativo|REG|Mux11~19_combout\);

-- Location: LCCOMB_X21_Y21_N10
\bloco_Operativo|REG|Mux11~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux11~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux11~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux11~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux11~9_combout\,
	datad => \bloco_Operativo|REG|Mux11~19_combout\,
	combout => \bloco_Operativo|REG|Mux11~20_combout\);

-- Location: LCFF_X21_Y21_N11
\bloco_Operativo|A|actual_state[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux11~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(20));

-- Location: LCCOMB_X17_Y21_N20
\bloco_Operativo|MUXA|saida[20]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[20]~12_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(20)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state\(20),
	datac => \bloco_Controle|WideOr6~0_combout\,
	datad => \bloco_Operativo|A|actual_state\(20),
	combout => \bloco_Operativo|MUXA|saida[20]~12_combout\);

-- Location: LCCOMB_X19_Y19_N10
\bloco_Operativo|ULA1|Add0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~117_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[16]~16_combout\) # (\bloco_Operativo|MUXB|saida[16]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|MUXA|saida[16]~16_combout\,
	datac => \bloco_Operativo|ULA1|Add0~58_combout\,
	datad => \bloco_Operativo|MUXB|saida[16]~23_combout\,
	combout => \bloco_Operativo|ULA1|Add0~117_combout\);

-- Location: LCCOMB_X19_Y18_N18
\bloco_Operativo|ULA1|Add0~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~174_combout\ = (\bloco_Operativo|ULA1|Add0~117_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~117_combout\,
	datad => \bloco_Operativo|ULA1|Add0~118_combout\,
	combout => \bloco_Operativo|ULA1|Add0~174_combout\);

-- Location: LCFF_X19_Y18_N19
\bloco_Operativo|ULAsaida|actual_state[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~174_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(16));

-- Location: LCCOMB_X19_Y18_N8
\bloco_Operativo|PC|actual_state[16]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[16]~42_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(16))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULAsaida|actual_state\(16),
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|PC|actual_state[16]~42_combout\);

-- Location: LCCOMB_X19_Y18_N10
\bloco_Operativo|PC|actual_state[16]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[16]~14_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|PC|actual_state[16]~42_combout\)) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~117_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[16]~42_combout\ & \bloco_Operativo|ULA1|Add0~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|PC|actual_state[16]~42_combout\,
	datac => \bloco_Operativo|ULA1|Add0~117_combout\,
	datad => \bloco_Operativo|ULA1|Add0~118_combout\,
	combout => \bloco_Operativo|PC|actual_state[16]~14_combout\);

-- Location: LCCOMB_X19_Y18_N26
\bloco_Operativo|PC|actual_state[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[16]~feeder_combout\ = \bloco_Operativo|PC|actual_state[16]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[16]~14_combout\,
	combout => \bloco_Operativo|PC|actual_state[16]~feeder_combout\);

-- Location: LCFF_X19_Y18_N27
\bloco_Operativo|PC|actual_state[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[16]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(14),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(16));

-- Location: LCCOMB_X19_Y19_N14
\bloco_Operativo|MUXA|saida[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[16]~16_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(16)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|WideOr6~0_combout\,
	datac => \bloco_Operativo|PC|actual_state\(16),
	datad => \bloco_Operativo|A|actual_state\(16),
	combout => \bloco_Operativo|MUXA|saida[16]~16_combout\);

-- Location: LCCOMB_X19_Y18_N6
\bloco_Operativo|MUXA|saida[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[15]~17_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(15)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state\(15),
	datac => \bloco_Operativo|A|actual_state\(15),
	datad => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[15]~17_combout\);

-- Location: LCFF_X23_Y21_N31
\bloco_Operativo|RDM|actual_state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(14));

-- Location: LCCOMB_X23_Y21_N30
\bloco_Operativo|MUX2|saida[14]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[14]~18_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(14)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(14),
	datac => \bloco_Operativo|RDM|actual_state\(14),
	datad => \bloco_Controle|actual_state.s4~regout\,
	combout => \bloco_Operativo|MUX2|saida[14]~18_combout\);

-- Location: LCFF_X31_Y20_N31
\bloco_Operativo|REG|actual_state[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][14]~regout\);

-- Location: LCCOMB_X34_Y20_N20
\bloco_Operativo|REG|actual_state[13][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[13][14]~feeder_combout\ = \bloco_Operativo|MUX2|saida[14]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	combout => \bloco_Operativo|REG|actual_state[13][14]~feeder_combout\);

-- Location: LCFF_X34_Y20_N21
\bloco_Operativo|REG|actual_state[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[13][14]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][14]~regout\);

-- Location: LCCOMB_X31_Y20_N20
\bloco_Operativo|REG|Mux17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~18_combout\ = (\bloco_Operativo|REG|Mux17~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][14]~regout\) # ((!\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|REG|Mux17~17_combout\ & 
-- (((\bloco_Operativo|RI|actual_state\(21) & \bloco_Operativo|REG|actual_state[13][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux17~17_combout\,
	datab => \bloco_Operativo|REG|actual_state[15][14]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|actual_state[13][14]~regout\,
	combout => \bloco_Operativo|REG|Mux17~18_combout\);

-- Location: LCFF_X35_Y21_N3
\bloco_Operativo|REG|actual_state[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][14]~regout\);

-- Location: LCFF_X34_Y21_N17
\bloco_Operativo|REG|actual_state[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][14]~regout\);

-- Location: LCCOMB_X35_Y21_N8
\bloco_Operativo|REG|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~11_combout\ = (\bloco_Operativo|REG|Mux17~10_combout\ & (((\bloco_Operativo|REG|actual_state[11][14]~regout\) # (!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux17~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][14]~regout\ & (\bloco_Operativo|RI|actual_state\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux17~10_combout\,
	datab => \bloco_Operativo|REG|actual_state[10][14]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[11][14]~regout\,
	combout => \bloco_Operativo|REG|Mux17~11_combout\);

-- Location: LCCOMB_X22_Y21_N30
\bloco_Operativo|REG|Mux17~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~19_combout\ = (\bloco_Operativo|REG|Mux17~16_combout\ & (((\bloco_Operativo|REG|Mux17~18_combout\)) # (!\bloco_Operativo|RI|actual_state\(24)))) # (!\bloco_Operativo|REG|Mux17~16_combout\ & (\bloco_Operativo|RI|actual_state\(24) 
-- & ((\bloco_Operativo|REG|Mux17~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux17~16_combout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|Mux17~18_combout\,
	datad => \bloco_Operativo|REG|Mux17~11_combout\,
	combout => \bloco_Operativo|REG|Mux17~19_combout\);

-- Location: LCFF_X24_Y16_N9
\bloco_Operativo|REG|actual_state[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][14]~regout\);

-- Location: LCFF_X23_Y16_N15
\bloco_Operativo|REG|actual_state[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][14]~regout\);

-- Location: LCCOMB_X23_Y16_N16
\bloco_Operativo|REG|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~1_combout\ = (\bloco_Operativo|REG|Mux17~0_combout\ & (((\bloco_Operativo|REG|actual_state[30][14]~regout\) # (!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux17~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][14]~regout\ & ((\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux17~0_combout\,
	datab => \bloco_Operativo|REG|actual_state[22][14]~regout\,
	datac => \bloco_Operativo|REG|actual_state[30][14]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux17~1_combout\);

-- Location: LCFF_X23_Y23_N27
\bloco_Operativo|REG|actual_state[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][14]~regout\);

-- Location: LCFF_X22_Y23_N29
\bloco_Operativo|REG|actual_state[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][14]~regout\);

-- Location: LCFF_X23_Y23_N5
\bloco_Operativo|REG|actual_state[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][14]~regout\);

-- Location: LCCOMB_X22_Y23_N28
\bloco_Operativo|REG|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~7_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24)) # ((\bloco_Operativo|REG|actual_state[23][14]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[19][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[23][14]~regout\,
	datad => \bloco_Operativo|REG|actual_state[19][14]~regout\,
	combout => \bloco_Operativo|REG|Mux17~7_combout\);

-- Location: LCCOMB_X22_Y23_N20
\bloco_Operativo|REG|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~8_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux17~7_combout\ & (\bloco_Operativo|REG|actual_state[31][14]~regout\)) # (!\bloco_Operativo|REG|Mux17~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[27][14]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[31][14]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[27][14]~regout\,
	datad => \bloco_Operativo|REG|Mux17~7_combout\,
	combout => \bloco_Operativo|REG|Mux17~8_combout\);

-- Location: LCFF_X29_Y16_N23
\bloco_Operativo|REG|actual_state[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][14]~regout\);

-- Location: LCFF_X29_Y16_N25
\bloco_Operativo|REG|actual_state[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][14]~regout\);

-- Location: LCFF_X28_Y16_N27
\bloco_Operativo|REG|actual_state[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][14]~regout\);

-- Location: LCFF_X28_Y16_N13
\bloco_Operativo|REG|actual_state[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][14]~regout\);

-- Location: LCCOMB_X28_Y16_N12
\bloco_Operativo|REG|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|actual_state[21][14]~regout\))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[17][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[17][14]~regout\,
	datac => \bloco_Operativo|REG|actual_state[21][14]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux17~2_combout\);

-- Location: LCCOMB_X29_Y16_N24
\bloco_Operativo|REG|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux17~2_combout\ & (\bloco_Operativo|REG|actual_state[29][14]~regout\)) # (!\bloco_Operativo|REG|Mux17~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[25][14]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[29][14]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][14]~regout\,
	datad => \bloco_Operativo|REG|Mux17~2_combout\,
	combout => \bloco_Operativo|REG|Mux17~3_combout\);

-- Location: LCCOMB_X25_Y17_N22
\bloco_Operativo|REG|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux17~3_combout\))) 
-- # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux17~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|Mux17~3_combout\,
	combout => \bloco_Operativo|REG|Mux17~6_combout\);

-- Location: LCCOMB_X22_Y21_N26
\bloco_Operativo|REG|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~9_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux17~6_combout\ & ((\bloco_Operativo|REG|Mux17~8_combout\))) # (!\bloco_Operativo|REG|Mux17~6_combout\ & (\bloco_Operativo|REG|Mux17~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|Mux17~1_combout\,
	datac => \bloco_Operativo|REG|Mux17~8_combout\,
	datad => \bloco_Operativo|REG|Mux17~6_combout\,
	combout => \bloco_Operativo|REG|Mux17~9_combout\);

-- Location: LCCOMB_X22_Y21_N18
\bloco_Operativo|REG|Mux17~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux17~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux17~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux17~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Mux17~19_combout\,
	datac => \bloco_Operativo|RI|actual_state\(25),
	datad => \bloco_Operativo|REG|Mux17~9_combout\,
	combout => \bloco_Operativo|REG|Mux17~20_combout\);

-- Location: LCFF_X22_Y21_N19
\bloco_Operativo|A|actual_state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux17~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(14));

-- Location: LCCOMB_X22_Y21_N8
\bloco_Operativo|MUXA|saida[14]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[14]~18_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(14)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state\(14),
	datab => \bloco_Operativo|A|actual_state\(14),
	datac => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[14]~18_combout\);

-- Location: LCCOMB_X20_Y24_N14
\bloco_Operativo|PC|actual_state[13]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[13]~39_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(13))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(13),
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|PC|actual_state[13]~39_combout\);

-- Location: LCCOMB_X19_Y24_N0
\bloco_Operativo|ULA1|Add0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~108_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXB|saida[13]~29_combout\) # (\bloco_Operativo|MUXA|saida[13]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[13]~29_combout\,
	datac => \bloco_Operativo|MUXA|saida[13]~19_combout\,
	datad => \bloco_Operativo|ULA1|Add0~58_combout\,
	combout => \bloco_Operativo|ULA1|Add0~108_combout\);

-- Location: LCCOMB_X19_Y24_N6
\bloco_Operativo|PC|actual_state[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[13]~11_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|PC|actual_state[13]~39_combout\)) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~108_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[13]~39_combout\ & \bloco_Operativo|ULA1|Add0~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|PC|actual_state[13]~39_combout\,
	datac => \bloco_Operativo|ULA1|Add0~109_combout\,
	datad => \bloco_Operativo|ULA1|Add0~108_combout\,
	combout => \bloco_Operativo|PC|actual_state[13]~11_combout\);

-- Location: LCCOMB_X19_Y24_N14
\bloco_Operativo|PC|actual_state[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[13]~feeder_combout\ = \bloco_Operativo|PC|actual_state[13]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[13]~11_combout\,
	combout => \bloco_Operativo|PC|actual_state[13]~feeder_combout\);

-- Location: LCFF_X19_Y24_N15
\bloco_Operativo|PC|actual_state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[13]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(11),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(13));

-- Location: LCCOMB_X19_Y24_N4
\bloco_Operativo|MUXA|saida[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[13]~19_combout\ = (\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|A|actual_state\(13))) # (!\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|PC|actual_state\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(13),
	datab => \bloco_Operativo|PC|actual_state\(13),
	datac => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[13]~19_combout\);

-- Location: LCCOMB_X19_Y21_N28
\bloco_Operativo|MUXB|saida[12]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[12]~30_combout\ = (\bloco_Controle|actual_state.s2~regout\ & (((\bloco_Operativo|RI|actual_state\(12))))) # (!\bloco_Controle|actual_state.s2~regout\ & ((\bloco_Controle|actual_state.s1~regout\ & 
-- ((\bloco_Operativo|RI|actual_state\(12)))) # (!\bloco_Controle|actual_state.s1~regout\ & (\bloco_Operativo|B|actual_state\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s2~regout\,
	datab => \bloco_Operativo|B|actual_state\(12),
	datac => \bloco_Operativo|RI|actual_state\(12),
	datad => \bloco_Controle|actual_state.s1~regout\,
	combout => \bloco_Operativo|MUXB|saida[12]~30_combout\);

-- Location: LCCOMB_X19_Y21_N26
\bloco_Operativo|MUXB|saida[12]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[12]~31_combout\ = (\bloco_Operativo|MUXB|saida[0]~3_combout\ & (((\bloco_Operativo|MUXB|saida[12]~30_combout\)))) # (!\bloco_Operativo|MUXB|saida[0]~3_combout\ & (\bloco_Operativo|RI|actual_state\(10) & 
-- ((!\bloco_Operativo|MUXB|saida[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(10),
	datab => \bloco_Operativo|MUXB|saida[12]~30_combout\,
	datac => \bloco_Operativo|MUXB|saida[2]~6_combout\,
	datad => \bloco_Operativo|MUXB|saida[0]~3_combout\,
	combout => \bloco_Operativo|MUXB|saida[12]~31_combout\);

-- Location: LCCOMB_X17_Y21_N24
\bloco_Operativo|MUXA|saida[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[8]~24_combout\ = (\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|A|actual_state\(8))) # (!\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|PC|actual_state\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(8),
	datab => \bloco_Operativo|PC|actual_state\(8),
	datac => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[8]~24_combout\);

-- Location: LCCOMB_X19_Y23_N26
\bloco_Operativo|PC|actual_state[5]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[5]~31_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(5))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(5),
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|PC|actual_state[5]~31_combout\);

-- Location: LCCOMB_X19_Y23_N30
\bloco_Operativo|PC|actual_state[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[5]~3_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (((\bloco_Operativo|PC|actual_state[5]~31_combout\)))) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~82_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[5]~31_combout\ & \bloco_Operativo|ULA1|Add0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~82_combout\,
	datab => \bloco_Operativo|PC|actual_state[5]~31_combout\,
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|ULA1|Add0~85_combout\,
	combout => \bloco_Operativo|PC|actual_state[5]~3_combout\);

-- Location: LCCOMB_X19_Y23_N20
\bloco_Operativo|PC|actual_state[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[5]~feeder_combout\ = \bloco_Operativo|PC|actual_state[5]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[5]~3_combout\,
	combout => \bloco_Operativo|PC|actual_state[5]~feeder_combout\);

-- Location: LCFF_X19_Y23_N21
\bloco_Operativo|PC|actual_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[5]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(5));

-- Location: LCCOMB_X19_Y23_N8
\bloco_Operativo|MUXA|saida[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[5]~27_combout\ = (\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|A|actual_state\(5))) # (!\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|PC|actual_state\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|A|actual_state\(5),
	datac => \bloco_Operativo|PC|actual_state\(5),
	datad => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[5]~27_combout\);

-- Location: LCCOMB_X21_Y22_N10
\bloco_Operativo|ULA1|Add0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~69_combout\ = (\bloco_Operativo|ULA1|Add0~65_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~65_combout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Operativo|ULA1|Add0~67_combout\,
	combout => \bloco_Operativo|ULA1|Add0~69_combout\);

-- Location: LCCOMB_X21_Y22_N4
\bloco_Operativo|MUX3|saida[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX3|saida[1]~5_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(1))) # (!\bloco_Controle|actual_state.s8~regout\ & (((!\bloco_Controle|actual_state.s9~regout\ & 
-- \bloco_Operativo|ULA1|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(1),
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Controle|actual_state.s9~regout\,
	datad => \bloco_Operativo|ULA1|Add0~69_combout\,
	combout => \bloco_Operativo|MUX3|saida[1]~5_combout\);

-- Location: LCFF_X21_Y22_N5
\bloco_Operativo|PC|actual_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|MUX3|saida[1]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(1));

-- Location: LCCOMB_X21_Y18_N28
\bloco_Operativo|REG|actual_state[24][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[24][1]~feeder_combout\ = \bloco_Operativo|MUX2|saida[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	combout => \bloco_Operativo|REG|actual_state[24][1]~feeder_combout\);

-- Location: LCFF_X21_Y18_N29
\bloco_Operativo|REG|actual_state[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[24][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][1]~regout\);

-- Location: LCFF_X22_Y18_N11
\bloco_Operativo|REG|actual_state[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][1]~regout\);

-- Location: LCCOMB_X22_Y18_N10
\bloco_Operativo|REG|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~5_combout\ = (\bloco_Operativo|REG|Mux30~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][1]~regout\) # (!\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|REG|Mux30~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][1]~regout\ & ((\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux30~4_combout\,
	datab => \bloco_Operativo|REG|actual_state[24][1]~regout\,
	datac => \bloco_Operativo|REG|actual_state[28][1]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux30~5_combout\);

-- Location: LCCOMB_X25_Y18_N14
\bloco_Operativo|REG|actual_state[26][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[26][1]~feeder_combout\ = \bloco_Operativo|MUX2|saida[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	combout => \bloco_Operativo|REG|actual_state[26][1]~feeder_combout\);

-- Location: LCFF_X25_Y18_N15
\bloco_Operativo|REG|actual_state[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[26][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][1]~regout\);

-- Location: LCFF_X29_Y18_N29
\bloco_Operativo|REG|actual_state[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][1]~regout\);

-- Location: LCFF_X28_Y18_N23
\bloco_Operativo|REG|actual_state[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][1]~regout\);

-- Location: LCFF_X28_Y18_N29
\bloco_Operativo|REG|actual_state[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][1]~regout\);

-- Location: LCCOMB_X28_Y18_N28
\bloco_Operativo|REG|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|actual_state[22][1]~regout\))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[18][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[18][1]~regout\,
	datac => \bloco_Operativo|REG|actual_state[22][1]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux30~2_combout\);

-- Location: LCCOMB_X29_Y18_N28
\bloco_Operativo|REG|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux30~2_combout\ & ((\bloco_Operativo|REG|actual_state[30][1]~regout\))) # (!\bloco_Operativo|REG|Mux30~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[26][1]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[26][1]~regout\,
	datac => \bloco_Operativo|REG|actual_state[30][1]~regout\,
	datad => \bloco_Operativo|REG|Mux30~2_combout\,
	combout => \bloco_Operativo|REG|Mux30~3_combout\);

-- Location: LCCOMB_X29_Y18_N30
\bloco_Operativo|REG|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~6_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|RI|actual_state\(22))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux30~3_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux30~5_combout\,
	datad => \bloco_Operativo|REG|Mux30~3_combout\,
	combout => \bloco_Operativo|REG|Mux30~6_combout\);

-- Location: LCCOMB_X31_Y17_N18
\bloco_Operativo|REG|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~0_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & 
-- ((\bloco_Operativo|REG|actual_state[25][1]~regout\))) # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[17][1]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[25][1]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux30~0_combout\);

-- Location: LCCOMB_X31_Y17_N10
\bloco_Operativo|REG|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux30~0_combout\ & (\bloco_Operativo|REG|actual_state[29][1]~regout\)) # (!\bloco_Operativo|REG|Mux30~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[21][1]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][1]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[21][1]~regout\,
	datad => \bloco_Operativo|REG|Mux30~0_combout\,
	combout => \bloco_Operativo|REG|Mux30~1_combout\);

-- Location: LCCOMB_X23_Y21_N20
\bloco_Operativo|REG|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~9_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux30~6_combout\ & (\bloco_Operativo|REG|Mux30~8_combout\)) # (!\bloco_Operativo|REG|Mux30~6_combout\ & ((\bloco_Operativo|REG|Mux30~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux30~8_combout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux30~6_combout\,
	datad => \bloco_Operativo|REG|Mux30~1_combout\,
	combout => \bloco_Operativo|REG|Mux30~9_combout\);

-- Location: LCFF_X31_Y22_N23
\bloco_Operativo|REG|actual_state[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][1]~regout\);

-- Location: LCFF_X31_Y22_N21
\bloco_Operativo|REG|actual_state[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][1]~regout\);

-- Location: LCCOMB_X31_Y22_N20
\bloco_Operativo|REG|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[2][1]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[0][1]~regout\,
	datac => \bloco_Operativo|REG|actual_state[2][1]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux30~14_combout\);

-- Location: LCCOMB_X29_Y22_N16
\bloco_Operativo|REG|actual_state[1][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[1][1]~feeder_combout\ = \bloco_Operativo|MUX2|saida[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	combout => \bloco_Operativo|REG|actual_state[1][1]~feeder_combout\);

-- Location: LCFF_X29_Y22_N17
\bloco_Operativo|REG|actual_state[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[1][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][1]~regout\);

-- Location: LCCOMB_X29_Y22_N4
\bloco_Operativo|REG|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~15_combout\ = (\bloco_Operativo|REG|Mux30~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][1]~regout\) # ((!\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|REG|Mux30~14_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[1][1]~regout\ & \bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][1]~regout\,
	datab => \bloco_Operativo|REG|Mux30~14_combout\,
	datac => \bloco_Operativo|REG|actual_state[1][1]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux30~15_combout\);

-- Location: LCCOMB_X29_Y22_N14
\bloco_Operativo|REG|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~16_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|Mux30~13_combout\)) 
-- # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux30~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux30~13_combout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux30~15_combout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux30~16_combout\);

-- Location: LCFF_X33_Y20_N17
\bloco_Operativo|REG|actual_state[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][1]~regout\);

-- Location: LCFF_X33_Y20_N23
\bloco_Operativo|REG|actual_state[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][1]~regout\);

-- Location: LCFF_X34_Y20_N27
\bloco_Operativo|REG|actual_state[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][1]~regout\);

-- Location: LCCOMB_X34_Y20_N26
\bloco_Operativo|REG|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~17_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[13][1]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[12][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[12][1]~regout\,
	datac => \bloco_Operativo|REG|actual_state[13][1]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux30~17_combout\);

-- Location: LCCOMB_X33_Y20_N16
\bloco_Operativo|REG|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~18_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux30~17_combout\ & (\bloco_Operativo|REG|actual_state[15][1]~regout\)) # (!\bloco_Operativo|REG|Mux30~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[14][1]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[15][1]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|actual_state[14][1]~regout\,
	datad => \bloco_Operativo|REG|Mux30~17_combout\,
	combout => \bloco_Operativo|REG|Mux30~18_combout\);

-- Location: LCCOMB_X22_Y22_N12
\bloco_Operativo|REG|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~19_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux30~16_combout\ & ((\bloco_Operativo|REG|Mux30~18_combout\))) # (!\bloco_Operativo|REG|Mux30~16_combout\ & 
-- (\bloco_Operativo|REG|Mux30~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux30~11_combout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux30~16_combout\,
	datad => \bloco_Operativo|REG|Mux30~18_combout\,
	combout => \bloco_Operativo|REG|Mux30~19_combout\);

-- Location: LCCOMB_X22_Y22_N8
\bloco_Operativo|REG|Mux30~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux30~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux30~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux30~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux30~9_combout\,
	datad => \bloco_Operativo|REG|Mux30~19_combout\,
	combout => \bloco_Operativo|REG|Mux30~20_combout\);

-- Location: LCFF_X22_Y22_N9
\bloco_Operativo|A|actual_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux30~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(1));

-- Location: LCCOMB_X21_Y22_N16
\bloco_Operativo|MUXA|saida[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[1]~31_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(1)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|PC|actual_state\(1),
	datac => \bloco_Controle|WideOr6~0_combout\,
	datad => \bloco_Operativo|A|actual_state\(1),
	combout => \bloco_Operativo|MUXA|saida[1]~31_combout\);

-- Location: LCCOMB_X22_Y22_N0
\bloco_Operativo|REG|actual_state[27][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[27][0]~feeder_combout\ = \bloco_Operativo|MUX2|saida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	combout => \bloco_Operativo|REG|actual_state[27][0]~feeder_combout\);

-- Location: LCFF_X22_Y22_N1
\bloco_Operativo|REG|actual_state[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[27][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][0]~regout\);

-- Location: LCFF_X22_Y23_N5
\bloco_Operativo|REG|actual_state[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][0]~regout\);

-- Location: LCFF_X22_Y23_N1
\bloco_Operativo|REG|actual_state[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][0]~regout\);

-- Location: LCFF_X23_Y23_N25
\bloco_Operativo|REG|actual_state[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][0]~regout\);

-- Location: LCCOMB_X22_Y23_N0
\bloco_Operativo|REG|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~7_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24)) # ((\bloco_Operativo|REG|actual_state[23][0]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|actual_state[19][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[23][0]~regout\,
	datad => \bloco_Operativo|REG|actual_state[19][0]~regout\,
	combout => \bloco_Operativo|REG|Mux31~7_combout\);

-- Location: LCCOMB_X22_Y23_N4
\bloco_Operativo|REG|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~8_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux31~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][0]~regout\))) # (!\bloco_Operativo|REG|Mux31~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[27][0]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[27][0]~regout\,
	datac => \bloco_Operativo|REG|actual_state[31][0]~regout\,
	datad => \bloco_Operativo|REG|Mux31~7_combout\,
	combout => \bloco_Operativo|REG|Mux31~8_combout\);

-- Location: LCFF_X23_Y18_N27
\bloco_Operativo|REG|actual_state[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][0]~regout\);

-- Location: LCCOMB_X24_Y18_N28
\bloco_Operativo|REG|actual_state[24][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[24][0]~feeder_combout\ = \bloco_Operativo|MUX2|saida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	combout => \bloco_Operativo|REG|actual_state[24][0]~feeder_combout\);

-- Location: LCFF_X24_Y18_N29
\bloco_Operativo|REG|actual_state[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[24][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][0]~regout\);

-- Location: LCCOMB_X23_Y18_N14
\bloco_Operativo|REG|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23)) # (\bloco_Operativo|REG|actual_state[24][0]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (\bloco_Operativo|REG|actual_state[16][0]~regout\ & (!\bloco_Operativo|RI|actual_state\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[16][0]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|actual_state[24][0]~regout\,
	combout => \bloco_Operativo|REG|Mux31~4_combout\);

-- Location: LCFF_X22_Y18_N27
\bloco_Operativo|REG|actual_state[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][0]~regout\);

-- Location: LCCOMB_X22_Y18_N26
\bloco_Operativo|REG|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~5_combout\ = (\bloco_Operativo|REG|Mux31~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][0]~regout\) # (!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux31~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][0]~regout\ & ((\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[20][0]~regout\,
	datab => \bloco_Operativo|REG|Mux31~4_combout\,
	datac => \bloco_Operativo|REG|actual_state[28][0]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux31~5_combout\);

-- Location: LCFF_X27_Y17_N1
\bloco_Operativo|REG|actual_state[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][0]~regout\);

-- Location: LCFF_X27_Y17_N11
\bloco_Operativo|REG|actual_state[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][0]~regout\);

-- Location: LCFF_X28_Y17_N19
\bloco_Operativo|REG|actual_state[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][0]~regout\);

-- Location: LCCOMB_X28_Y17_N18
\bloco_Operativo|REG|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~2_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[21][0]~regout\) # ((\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (((\bloco_Operativo|REG|actual_state[17][0]~regout\ & !\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][0]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[17][0]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux31~2_combout\);

-- Location: LCCOMB_X27_Y17_N10
\bloco_Operativo|REG|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux31~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][0]~regout\))) # (!\bloco_Operativo|REG|Mux31~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][0]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[25][0]~regout\,
	datac => \bloco_Operativo|REG|actual_state[29][0]~regout\,
	datad => \bloco_Operativo|REG|Mux31~2_combout\,
	combout => \bloco_Operativo|REG|Mux31~3_combout\);

-- Location: LCCOMB_X18_Y19_N14
\bloco_Operativo|REG|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~6_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22)) # (\bloco_Operativo|REG|Mux31~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|Mux31~5_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|Mux31~5_combout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|Mux31~3_combout\,
	combout => \bloco_Operativo|REG|Mux31~6_combout\);

-- Location: LCCOMB_X27_Y19_N4
\bloco_Operativo|REG|actual_state[22][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[22][0]~feeder_combout\ = \bloco_Operativo|MUX2|saida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	combout => \bloco_Operativo|REG|actual_state[22][0]~feeder_combout\);

-- Location: LCFF_X27_Y19_N5
\bloco_Operativo|REG|actual_state[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[22][0]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][0]~regout\);

-- Location: LCFF_X27_Y16_N7
\bloco_Operativo|REG|actual_state[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][0]~regout\);

-- Location: LCCOMB_X27_Y16_N6
\bloco_Operativo|REG|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~1_combout\ = (\bloco_Operativo|REG|Mux31~0_combout\ & (((\bloco_Operativo|REG|actual_state[30][0]~regout\) # (!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux31~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][0]~regout\ & ((\bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux31~0_combout\,
	datab => \bloco_Operativo|REG|actual_state[22][0]~regout\,
	datac => \bloco_Operativo|REG|actual_state[30][0]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux31~1_combout\);

-- Location: LCCOMB_X18_Y19_N28
\bloco_Operativo|REG|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~9_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux31~6_combout\ & (\bloco_Operativo|REG|Mux31~8_combout\)) # (!\bloco_Operativo|REG|Mux31~6_combout\ & ((\bloco_Operativo|REG|Mux31~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|Mux31~8_combout\,
	datac => \bloco_Operativo|REG|Mux31~6_combout\,
	datad => \bloco_Operativo|REG|Mux31~1_combout\,
	combout => \bloco_Operativo|REG|Mux31~9_combout\);

-- Location: LCFF_X31_Y20_N29
\bloco_Operativo|REG|actual_state[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][0]~regout\);

-- Location: LCFF_X29_Y20_N13
\bloco_Operativo|REG|actual_state[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][0]~regout\);

-- Location: LCFF_X30_Y19_N1
\bloco_Operativo|REG|actual_state[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][0]~regout\);

-- Location: LCCOMB_X29_Y20_N18
\bloco_Operativo|REG|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[14][0]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[12][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[12][0]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][0]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux31~17_combout\);

-- Location: LCCOMB_X29_Y20_N12
\bloco_Operativo|REG|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~18_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux31~17_combout\ & (\bloco_Operativo|REG|actual_state[15][0]~regout\)) # (!\bloco_Operativo|REG|Mux31~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[13][0]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[15][0]~regout\,
	datac => \bloco_Operativo|REG|actual_state[13][0]~regout\,
	datad => \bloco_Operativo|REG|Mux31~17_combout\,
	combout => \bloco_Operativo|REG|Mux31~18_combout\);

-- Location: LCFF_X35_Y22_N31
\bloco_Operativo|REG|actual_state[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][0]~regout\);

-- Location: LCFF_X34_Y22_N27
\bloco_Operativo|REG|actual_state[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][0]~regout\);

-- Location: LCFF_X34_Y22_N5
\bloco_Operativo|REG|actual_state[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][0]~regout\);

-- Location: LCCOMB_X34_Y22_N4
\bloco_Operativo|REG|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~10_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|actual_state[9][0]~regout\) # (\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[8][0]~regout\ & ((!\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[8][0]~regout\,
	datac => \bloco_Operativo|REG|actual_state[9][0]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux31~10_combout\);

-- Location: LCCOMB_X34_Y22_N28
\bloco_Operativo|REG|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~11_combout\ = (\bloco_Operativo|REG|Mux31~10_combout\ & (((\bloco_Operativo|REG|actual_state[11][0]~regout\) # (!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux31~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][0]~regout\ & ((\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][0]~regout\,
	datab => \bloco_Operativo|REG|actual_state[11][0]~regout\,
	datac => \bloco_Operativo|REG|Mux31~10_combout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux31~11_combout\);

-- Location: LCFF_X28_Y25_N7
\bloco_Operativo|REG|actual_state[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][0]~regout\);

-- Location: LCFF_X27_Y25_N1
\bloco_Operativo|REG|actual_state[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][0]~regout\);

-- Location: LCFF_X27_Y25_N19
\bloco_Operativo|REG|actual_state[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][0]~regout\);

-- Location: LCCOMB_X27_Y25_N18
\bloco_Operativo|REG|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[6][0]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[6][0]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][0]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux31~12_combout\);

-- Location: LCCOMB_X28_Y25_N6
\bloco_Operativo|REG|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux31~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][0]~regout\))) # (!\bloco_Operativo|REG|Mux31~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[5][0]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][0]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[7][0]~regout\,
	datad => \bloco_Operativo|REG|Mux31~12_combout\,
	combout => \bloco_Operativo|REG|Mux31~13_combout\);

-- Location: LCCOMB_X29_Y22_N28
\bloco_Operativo|REG|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~16_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux31~13_combout\) # (\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux31~15_combout\ & 
-- ((!\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux31~15_combout\,
	datab => \bloco_Operativo|REG|Mux31~13_combout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux31~16_combout\);

-- Location: LCCOMB_X29_Y22_N6
\bloco_Operativo|REG|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~19_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux31~16_combout\ & (\bloco_Operativo|REG|Mux31~18_combout\)) # (!\bloco_Operativo|REG|Mux31~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux31~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux31~18_combout\,
	datac => \bloco_Operativo|REG|Mux31~11_combout\,
	datad => \bloco_Operativo|REG|Mux31~16_combout\,
	combout => \bloco_Operativo|REG|Mux31~19_combout\);

-- Location: LCCOMB_X17_Y23_N26
\bloco_Operativo|REG|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux31~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux31~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux31~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux31~9_combout\,
	datad => \bloco_Operativo|REG|Mux31~19_combout\,
	combout => \bloco_Operativo|REG|Mux31~20_combout\);

-- Location: LCFF_X17_Y23_N27
\bloco_Operativo|A|actual_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux31~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(0));

-- Location: LCCOMB_X17_Y23_N16
\bloco_Operativo|MUXA|saida[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[0]~0_combout\ = (\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|A|actual_state\(0))) # (!\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|PC|actual_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|A|actual_state\(0),
	datac => \bloco_Operativo|PC|actual_state\(0),
	datad => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[0]~0_combout\);

-- Location: LCCOMB_X18_Y24_N0
\bloco_Operativo|ULA1|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~1_cout\ = CARRY((\bloco_Operativo|MUXB|saida[0]~4_combout\ & !\bloco_Operativo|MUXA|saida[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[0]~4_combout\,
	datab => \bloco_Operativo|MUXA|saida[0]~0_combout\,
	datad => VCC,
	cout => \bloco_Operativo|ULA1|LessThan0~1_cout\);

-- Location: LCCOMB_X18_Y24_N2
\bloco_Operativo|ULA1|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~3_cout\ = CARRY((\bloco_Operativo|MUXB|saida[1]~53_combout\ & (\bloco_Operativo|MUXA|saida[1]~31_combout\ & !\bloco_Operativo|ULA1|LessThan0~1_cout\)) # (!\bloco_Operativo|MUXB|saida[1]~53_combout\ & 
-- ((\bloco_Operativo|MUXA|saida[1]~31_combout\) # (!\bloco_Operativo|ULA1|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[1]~53_combout\,
	datab => \bloco_Operativo|MUXA|saida[1]~31_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~1_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~3_cout\);

-- Location: LCCOMB_X18_Y24_N4
\bloco_Operativo|ULA1|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~5_cout\ = CARRY((\bloco_Operativo|MUXB|saida[2]~55_combout\ & ((!\bloco_Operativo|ULA1|LessThan0~3_cout\) # (!\bloco_Operativo|MUXA|saida[2]~30_combout\))) # (!\bloco_Operativo|MUXB|saida[2]~55_combout\ & 
-- (!\bloco_Operativo|MUXA|saida[2]~30_combout\ & !\bloco_Operativo|ULA1|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[2]~55_combout\,
	datab => \bloco_Operativo|MUXA|saida[2]~30_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~3_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~5_cout\);

-- Location: LCCOMB_X18_Y24_N6
\bloco_Operativo|ULA1|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~7_cout\ = CARRY((\bloco_Operativo|MUXA|saida[3]~29_combout\ & ((!\bloco_Operativo|ULA1|LessThan0~5_cout\) # (!\bloco_Operativo|MUXB|saida[3]~49_combout\))) # (!\bloco_Operativo|MUXA|saida[3]~29_combout\ & 
-- (!\bloco_Operativo|MUXB|saida[3]~49_combout\ & !\bloco_Operativo|ULA1|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[3]~29_combout\,
	datab => \bloco_Operativo|MUXB|saida[3]~49_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~5_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~7_cout\);

-- Location: LCCOMB_X18_Y24_N8
\bloco_Operativo|ULA1|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~9_cout\ = CARRY((\bloco_Operativo|MUXA|saida[4]~28_combout\ & (\bloco_Operativo|MUXB|saida[4]~47_combout\ & !\bloco_Operativo|ULA1|LessThan0~7_cout\)) # (!\bloco_Operativo|MUXA|saida[4]~28_combout\ & 
-- ((\bloco_Operativo|MUXB|saida[4]~47_combout\) # (!\bloco_Operativo|ULA1|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[4]~28_combout\,
	datab => \bloco_Operativo|MUXB|saida[4]~47_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~7_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~9_cout\);

-- Location: LCCOMB_X18_Y24_N10
\bloco_Operativo|ULA1|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~11_cout\ = CARRY((\bloco_Operativo|MUXB|saida[5]~45_combout\ & (\bloco_Operativo|MUXA|saida[5]~27_combout\ & !\bloco_Operativo|ULA1|LessThan0~9_cout\)) # (!\bloco_Operativo|MUXB|saida[5]~45_combout\ & 
-- ((\bloco_Operativo|MUXA|saida[5]~27_combout\) # (!\bloco_Operativo|ULA1|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[5]~45_combout\,
	datab => \bloco_Operativo|MUXA|saida[5]~27_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~9_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~11_cout\);

-- Location: LCCOMB_X18_Y24_N12
\bloco_Operativo|ULA1|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~13_cout\ = CARRY((\bloco_Operativo|MUXA|saida[6]~26_combout\ & (\bloco_Operativo|MUXB|saida[6]~43_combout\ & !\bloco_Operativo|ULA1|LessThan0~11_cout\)) # (!\bloco_Operativo|MUXA|saida[6]~26_combout\ & 
-- ((\bloco_Operativo|MUXB|saida[6]~43_combout\) # (!\bloco_Operativo|ULA1|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[6]~26_combout\,
	datab => \bloco_Operativo|MUXB|saida[6]~43_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~11_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~13_cout\);

-- Location: LCCOMB_X18_Y24_N14
\bloco_Operativo|ULA1|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~15_cout\ = CARRY((\bloco_Operativo|MUXB|saida[7]~41_combout\ & (\bloco_Operativo|MUXA|saida[7]~25_combout\ & !\bloco_Operativo|ULA1|LessThan0~13_cout\)) # (!\bloco_Operativo|MUXB|saida[7]~41_combout\ & 
-- ((\bloco_Operativo|MUXA|saida[7]~25_combout\) # (!\bloco_Operativo|ULA1|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[7]~41_combout\,
	datab => \bloco_Operativo|MUXA|saida[7]~25_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~13_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~15_cout\);

-- Location: LCCOMB_X18_Y24_N16
\bloco_Operativo|ULA1|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~17_cout\ = CARRY((\bloco_Operativo|MUXB|saida[8]~39_combout\ & ((!\bloco_Operativo|ULA1|LessThan0~15_cout\) # (!\bloco_Operativo|MUXA|saida[8]~24_combout\))) # (!\bloco_Operativo|MUXB|saida[8]~39_combout\ & 
-- (!\bloco_Operativo|MUXA|saida[8]~24_combout\ & !\bloco_Operativo|ULA1|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[8]~39_combout\,
	datab => \bloco_Operativo|MUXA|saida[8]~24_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~15_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~17_cout\);

-- Location: LCCOMB_X18_Y24_N18
\bloco_Operativo|ULA1|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~19_cout\ = CARRY((\bloco_Operativo|MUXB|saida[9]~37_combout\ & (\bloco_Operativo|MUXA|saida[9]~23_combout\ & !\bloco_Operativo|ULA1|LessThan0~17_cout\)) # (!\bloco_Operativo|MUXB|saida[9]~37_combout\ & 
-- ((\bloco_Operativo|MUXA|saida[9]~23_combout\) # (!\bloco_Operativo|ULA1|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[9]~37_combout\,
	datab => \bloco_Operativo|MUXA|saida[9]~23_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~17_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~19_cout\);

-- Location: LCCOMB_X18_Y24_N20
\bloco_Operativo|ULA1|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~21_cout\ = CARRY((\bloco_Operativo|MUXA|saida[10]~22_combout\ & (\bloco_Operativo|MUXB|saida[10]~35_combout\ & !\bloco_Operativo|ULA1|LessThan0~19_cout\)) # (!\bloco_Operativo|MUXA|saida[10]~22_combout\ & 
-- ((\bloco_Operativo|MUXB|saida[10]~35_combout\) # (!\bloco_Operativo|ULA1|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[10]~22_combout\,
	datab => \bloco_Operativo|MUXB|saida[10]~35_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~19_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~21_cout\);

-- Location: LCCOMB_X18_Y24_N22
\bloco_Operativo|ULA1|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~23_cout\ = CARRY((\bloco_Operativo|MUXA|saida[11]~21_combout\ & ((!\bloco_Operativo|ULA1|LessThan0~21_cout\) # (!\bloco_Operativo|MUXB|saida[11]~33_combout\))) # (!\bloco_Operativo|MUXA|saida[11]~21_combout\ & 
-- (!\bloco_Operativo|MUXB|saida[11]~33_combout\ & !\bloco_Operativo|ULA1|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[11]~21_combout\,
	datab => \bloco_Operativo|MUXB|saida[11]~33_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~21_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~23_cout\);

-- Location: LCCOMB_X18_Y24_N24
\bloco_Operativo|ULA1|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~25_cout\ = CARRY((\bloco_Operativo|MUXA|saida[12]~20_combout\ & (\bloco_Operativo|MUXB|saida[12]~31_combout\ & !\bloco_Operativo|ULA1|LessThan0~23_cout\)) # (!\bloco_Operativo|MUXA|saida[12]~20_combout\ & 
-- ((\bloco_Operativo|MUXB|saida[12]~31_combout\) # (!\bloco_Operativo|ULA1|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[12]~20_combout\,
	datab => \bloco_Operativo|MUXB|saida[12]~31_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~23_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~25_cout\);

-- Location: LCCOMB_X18_Y24_N26
\bloco_Operativo|ULA1|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~27_cout\ = CARRY((\bloco_Operativo|MUXB|saida[13]~29_combout\ & (\bloco_Operativo|MUXA|saida[13]~19_combout\ & !\bloco_Operativo|ULA1|LessThan0~25_cout\)) # (!\bloco_Operativo|MUXB|saida[13]~29_combout\ & 
-- ((\bloco_Operativo|MUXA|saida[13]~19_combout\) # (!\bloco_Operativo|ULA1|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[13]~29_combout\,
	datab => \bloco_Operativo|MUXA|saida[13]~19_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~25_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~27_cout\);

-- Location: LCCOMB_X18_Y24_N28
\bloco_Operativo|ULA1|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~29_cout\ = CARRY((\bloco_Operativo|MUXB|saida[14]~27_combout\ & ((!\bloco_Operativo|ULA1|LessThan0~27_cout\) # (!\bloco_Operativo|MUXA|saida[14]~18_combout\))) # (!\bloco_Operativo|MUXB|saida[14]~27_combout\ & 
-- (!\bloco_Operativo|MUXA|saida[14]~18_combout\ & !\bloco_Operativo|ULA1|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[14]~27_combout\,
	datab => \bloco_Operativo|MUXA|saida[14]~18_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~27_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~29_cout\);

-- Location: LCCOMB_X18_Y24_N30
\bloco_Operativo|ULA1|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~31_cout\ = CARRY((\bloco_Operativo|MUXB|saida[15]~25_combout\ & (\bloco_Operativo|MUXA|saida[15]~17_combout\ & !\bloco_Operativo|ULA1|LessThan0~29_cout\)) # (!\bloco_Operativo|MUXB|saida[15]~25_combout\ & 
-- ((\bloco_Operativo|MUXA|saida[15]~17_combout\) # (!\bloco_Operativo|ULA1|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[15]~25_combout\,
	datab => \bloco_Operativo|MUXA|saida[15]~17_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~29_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~31_cout\);

-- Location: LCCOMB_X18_Y23_N0
\bloco_Operativo|ULA1|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~33_cout\ = CARRY((\bloco_Operativo|MUXB|saida[16]~23_combout\ & ((!\bloco_Operativo|ULA1|LessThan0~31_cout\) # (!\bloco_Operativo|MUXA|saida[16]~16_combout\))) # (!\bloco_Operativo|MUXB|saida[16]~23_combout\ & 
-- (!\bloco_Operativo|MUXA|saida[16]~16_combout\ & !\bloco_Operativo|ULA1|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[16]~23_combout\,
	datab => \bloco_Operativo|MUXA|saida[16]~16_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~31_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~33_cout\);

-- Location: LCCOMB_X18_Y23_N2
\bloco_Operativo|ULA1|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~35_cout\ = CARRY((\bloco_Operativo|MUXA|saida[17]~15_combout\ & ((!\bloco_Operativo|ULA1|LessThan0~33_cout\) # (!\bloco_Operativo|MUXB|saida[17]~21_combout\))) # (!\bloco_Operativo|MUXA|saida[17]~15_combout\ & 
-- (!\bloco_Operativo|MUXB|saida[17]~21_combout\ & !\bloco_Operativo|ULA1|LessThan0~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[17]~15_combout\,
	datab => \bloco_Operativo|MUXB|saida[17]~21_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~33_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~35_cout\);

-- Location: LCCOMB_X18_Y23_N4
\bloco_Operativo|ULA1|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~37_cout\ = CARRY((\bloco_Operativo|MUXA|saida[18]~14_combout\ & (\bloco_Operativo|MUXB|saida[18]~20_combout\ & !\bloco_Operativo|ULA1|LessThan0~35_cout\)) # (!\bloco_Operativo|MUXA|saida[18]~14_combout\ & 
-- ((\bloco_Operativo|MUXB|saida[18]~20_combout\) # (!\bloco_Operativo|ULA1|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[18]~14_combout\,
	datab => \bloco_Operativo|MUXB|saida[18]~20_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~35_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~37_cout\);

-- Location: LCCOMB_X18_Y23_N6
\bloco_Operativo|ULA1|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~39_cout\ = CARRY((\bloco_Operativo|MUXA|saida[19]~13_combout\ & ((!\bloco_Operativo|ULA1|LessThan0~37_cout\) # (!\bloco_Operativo|MUXB|saida[19]~19_combout\))) # (!\bloco_Operativo|MUXA|saida[19]~13_combout\ & 
-- (!\bloco_Operativo|MUXB|saida[19]~19_combout\ & !\bloco_Operativo|ULA1|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[19]~13_combout\,
	datab => \bloco_Operativo|MUXB|saida[19]~19_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~37_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~39_cout\);

-- Location: LCCOMB_X18_Y23_N8
\bloco_Operativo|ULA1|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~41_cout\ = CARRY((\bloco_Operativo|MUXB|saida[20]~18_combout\ & ((!\bloco_Operativo|ULA1|LessThan0~39_cout\) # (!\bloco_Operativo|MUXA|saida[20]~12_combout\))) # (!\bloco_Operativo|MUXB|saida[20]~18_combout\ & 
-- (!\bloco_Operativo|MUXA|saida[20]~12_combout\ & !\bloco_Operativo|ULA1|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[20]~18_combout\,
	datab => \bloco_Operativo|MUXA|saida[20]~12_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~39_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~41_cout\);

-- Location: LCCOMB_X18_Y23_N10
\bloco_Operativo|ULA1|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~43_cout\ = CARRY((\bloco_Operativo|MUXA|saida[21]~11_combout\ & ((!\bloco_Operativo|ULA1|LessThan0~41_cout\) # (!\bloco_Operativo|MUXB|saida[21]~17_combout\))) # (!\bloco_Operativo|MUXA|saida[21]~11_combout\ & 
-- (!\bloco_Operativo|MUXB|saida[21]~17_combout\ & !\bloco_Operativo|ULA1|LessThan0~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[21]~11_combout\,
	datab => \bloco_Operativo|MUXB|saida[21]~17_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~41_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~43_cout\);

-- Location: LCCOMB_X18_Y23_N12
\bloco_Operativo|ULA1|LessThan0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~45_cout\ = CARRY((\bloco_Operativo|MUXA|saida[22]~10_combout\ & (\bloco_Operativo|MUXB|saida[22]~16_combout\ & !\bloco_Operativo|ULA1|LessThan0~43_cout\)) # (!\bloco_Operativo|MUXA|saida[22]~10_combout\ & 
-- ((\bloco_Operativo|MUXB|saida[22]~16_combout\) # (!\bloco_Operativo|ULA1|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[22]~10_combout\,
	datab => \bloco_Operativo|MUXB|saida[22]~16_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~43_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~45_cout\);

-- Location: LCCOMB_X18_Y23_N14
\bloco_Operativo|ULA1|LessThan0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~47_cout\ = CARRY((\bloco_Operativo|MUXB|saida[23]~15_combout\ & (\bloco_Operativo|MUXA|saida[23]~9_combout\ & !\bloco_Operativo|ULA1|LessThan0~45_cout\)) # (!\bloco_Operativo|MUXB|saida[23]~15_combout\ & 
-- ((\bloco_Operativo|MUXA|saida[23]~9_combout\) # (!\bloco_Operativo|ULA1|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[23]~15_combout\,
	datab => \bloco_Operativo|MUXA|saida[23]~9_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~45_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~47_cout\);

-- Location: LCCOMB_X18_Y23_N16
\bloco_Operativo|ULA1|LessThan0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~49_cout\ = CARRY((\bloco_Operativo|MUXB|saida[24]~14_combout\ & ((!\bloco_Operativo|ULA1|LessThan0~47_cout\) # (!\bloco_Operativo|MUXA|saida[24]~8_combout\))) # (!\bloco_Operativo|MUXB|saida[24]~14_combout\ & 
-- (!\bloco_Operativo|MUXA|saida[24]~8_combout\ & !\bloco_Operativo|ULA1|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[24]~14_combout\,
	datab => \bloco_Operativo|MUXA|saida[24]~8_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~47_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~49_cout\);

-- Location: LCCOMB_X18_Y23_N18
\bloco_Operativo|ULA1|LessThan0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~51_cout\ = CARRY((\bloco_Operativo|MUXB|saida[25]~13_combout\ & (\bloco_Operativo|MUXA|saida[25]~7_combout\ & !\bloco_Operativo|ULA1|LessThan0~49_cout\)) # (!\bloco_Operativo|MUXB|saida[25]~13_combout\ & 
-- ((\bloco_Operativo|MUXA|saida[25]~7_combout\) # (!\bloco_Operativo|ULA1|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[25]~13_combout\,
	datab => \bloco_Operativo|MUXA|saida[25]~7_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~49_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~51_cout\);

-- Location: LCCOMB_X18_Y23_N20
\bloco_Operativo|ULA1|LessThan0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~53_cout\ = CARRY((\bloco_Operativo|MUXA|saida[26]~6_combout\ & (\bloco_Operativo|MUXB|saida[26]~12_combout\ & !\bloco_Operativo|ULA1|LessThan0~51_cout\)) # (!\bloco_Operativo|MUXA|saida[26]~6_combout\ & 
-- ((\bloco_Operativo|MUXB|saida[26]~12_combout\) # (!\bloco_Operativo|ULA1|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[26]~6_combout\,
	datab => \bloco_Operativo|MUXB|saida[26]~12_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~51_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~53_cout\);

-- Location: LCCOMB_X18_Y23_N22
\bloco_Operativo|ULA1|LessThan0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~55_cout\ = CARRY((\bloco_Operativo|MUXB|saida[27]~11_combout\ & (\bloco_Operativo|MUXA|saida[27]~5_combout\ & !\bloco_Operativo|ULA1|LessThan0~53_cout\)) # (!\bloco_Operativo|MUXB|saida[27]~11_combout\ & 
-- ((\bloco_Operativo|MUXA|saida[27]~5_combout\) # (!\bloco_Operativo|ULA1|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[27]~11_combout\,
	datab => \bloco_Operativo|MUXA|saida[27]~5_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~53_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~55_cout\);

-- Location: LCCOMB_X18_Y23_N24
\bloco_Operativo|ULA1|LessThan0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~57_cout\ = CARRY((\bloco_Operativo|MUXB|saida[28]~10_combout\ & ((!\bloco_Operativo|ULA1|LessThan0~55_cout\) # (!\bloco_Operativo|MUXA|saida[28]~4_combout\))) # (!\bloco_Operativo|MUXB|saida[28]~10_combout\ & 
-- (!\bloco_Operativo|MUXA|saida[28]~4_combout\ & !\bloco_Operativo|ULA1|LessThan0~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[28]~10_combout\,
	datab => \bloco_Operativo|MUXA|saida[28]~4_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~55_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~57_cout\);

-- Location: LCCOMB_X18_Y23_N26
\bloco_Operativo|ULA1|LessThan0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~59_cout\ = CARRY((\bloco_Operativo|MUXA|saida[29]~3_combout\ & ((!\bloco_Operativo|ULA1|LessThan0~57_cout\) # (!\bloco_Operativo|MUXB|saida[29]~9_combout\))) # (!\bloco_Operativo|MUXA|saida[29]~3_combout\ & 
-- (!\bloco_Operativo|MUXB|saida[29]~9_combout\ & !\bloco_Operativo|ULA1|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[29]~3_combout\,
	datab => \bloco_Operativo|MUXB|saida[29]~9_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~57_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~59_cout\);

-- Location: LCCOMB_X18_Y23_N28
\bloco_Operativo|ULA1|LessThan0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~61_cout\ = CARRY((\bloco_Operativo|MUXA|saida[30]~2_combout\ & (\bloco_Operativo|MUXB|saida[30]~8_combout\ & !\bloco_Operativo|ULA1|LessThan0~59_cout\)) # (!\bloco_Operativo|MUXA|saida[30]~2_combout\ & 
-- ((\bloco_Operativo|MUXB|saida[30]~8_combout\) # (!\bloco_Operativo|ULA1|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[30]~2_combout\,
	datab => \bloco_Operativo|MUXB|saida[30]~8_combout\,
	datad => VCC,
	cin => \bloco_Operativo|ULA1|LessThan0~59_cout\,
	cout => \bloco_Operativo|ULA1|LessThan0~61_cout\);

-- Location: LCCOMB_X18_Y23_N30
\bloco_Operativo|ULA1|LessThan0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|LessThan0~62_combout\ = (\bloco_Operativo|MUXA|saida[31]~1_combout\ & (\bloco_Operativo|ULA1|LessThan0~61_cout\ & \bloco_Operativo|MUXB|saida[31]~7_combout\)) # (!\bloco_Operativo|MUXA|saida[31]~1_combout\ & 
-- ((\bloco_Operativo|ULA1|LessThan0~61_cout\) # (\bloco_Operativo|MUXB|saida[31]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[31]~1_combout\,
	datad => \bloco_Operativo|MUXB|saida[31]~7_combout\,
	cin => \bloco_Operativo|ULA1|LessThan0~61_cout\,
	combout => \bloco_Operativo|ULA1|LessThan0~62_combout\);

-- Location: LCCOMB_X17_Y23_N20
\bloco_Operativo|ULA1|Add0~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~161_combout\ = (\bloco_Operativo|ULA1|Add0~59_combout\) # ((\bloco_Operativo|ULA1|Add0~214_combout\ & ((\bloco_Operativo|ULA1|LessThan0~62_combout\) # (!\bloco_Operativo|ULA1|saida[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~214_combout\,
	datab => \bloco_Operativo|ULA1|Add0~59_combout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Operativo|ULA1|LessThan0~62_combout\,
	combout => \bloco_Operativo|ULA1|Add0~161_combout\);

-- Location: LCFF_X17_Y23_N21
\bloco_Operativo|ULAsaida|actual_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~161_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(0));

-- Location: LCFF_X21_Y23_N3
\bloco_Operativo|RDM|actual_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(0));

-- Location: LCCOMB_X21_Y23_N2
\bloco_Operativo|MUX2|saida[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[0]~0_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(0)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULAsaida|actual_state\(0),
	datac => \bloco_Operativo|RDM|actual_state\(0),
	datad => \bloco_Controle|actual_state.s4~regout\,
	combout => \bloco_Operativo|MUX2|saida[0]~0_combout\);

-- Location: LCFF_X29_Y20_N19
\bloco_Operativo|REG|actual_state[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][0]~regout\);

-- Location: LCCOMB_X30_Y19_N0
\bloco_Operativo|REG|Mux63~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[14][0]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[12][0]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[14][0]~regout\,
	datac => \bloco_Operativo|REG|actual_state[12][0]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux63~17_combout\);

-- Location: LCCOMB_X29_Y20_N28
\bloco_Operativo|REG|Mux63~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~18_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux63~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][0]~regout\))) # (!\bloco_Operativo|REG|Mux63~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[13][0]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux63~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][0]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux63~17_combout\,
	datad => \bloco_Operativo|REG|actual_state[15][0]~regout\,
	combout => \bloco_Operativo|REG|Mux63~18_combout\);

-- Location: LCFF_X28_Y22_N3
\bloco_Operativo|REG|actual_state[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][0]~regout\);

-- Location: LCFF_X28_Y22_N1
\bloco_Operativo|REG|actual_state[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][0]~regout\);

-- Location: LCFF_X28_Y21_N9
\bloco_Operativo|REG|actual_state[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][0]~regout\);

-- Location: LCFF_X29_Y23_N17
\bloco_Operativo|REG|actual_state[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][0]~regout\);

-- Location: LCCOMB_X28_Y21_N8
\bloco_Operativo|REG|Mux63~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~14_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|RI|actual_state\(16))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[1][0]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[0][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[0][0]~regout\,
	datad => \bloco_Operativo|REG|actual_state[1][0]~regout\,
	combout => \bloco_Operativo|REG|Mux63~14_combout\);

-- Location: LCCOMB_X28_Y22_N0
\bloco_Operativo|REG|Mux63~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~15_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux63~14_combout\ & (\bloco_Operativo|REG|actual_state[3][0]~regout\)) # (!\bloco_Operativo|REG|Mux63~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[2][0]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[3][0]~regout\,
	datac => \bloco_Operativo|REG|actual_state[2][0]~regout\,
	datad => \bloco_Operativo|REG|Mux63~14_combout\,
	combout => \bloco_Operativo|REG|Mux63~15_combout\);

-- Location: LCCOMB_X27_Y25_N0
\bloco_Operativo|REG|Mux63~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[6][0]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[4][0]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[4][0]~regout\,
	datac => \bloco_Operativo|REG|actual_state[6][0]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux63~12_combout\);

-- Location: LCFF_X28_Y25_N25
\bloco_Operativo|REG|actual_state[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][0]~regout\);

-- Location: LCCOMB_X28_Y25_N24
\bloco_Operativo|REG|Mux63~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux63~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][0]~regout\))) # (!\bloco_Operativo|REG|Mux63~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[5][0]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|Mux63~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux63~12_combout\,
	datac => \bloco_Operativo|REG|actual_state[5][0]~regout\,
	datad => \bloco_Operativo|REG|actual_state[7][0]~regout\,
	combout => \bloco_Operativo|REG|Mux63~13_combout\);

-- Location: LCCOMB_X27_Y22_N24
\bloco_Operativo|REG|Mux63~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|Mux63~13_combout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux63~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux63~15_combout\,
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|REG|Mux63~13_combout\,
	combout => \bloco_Operativo|REG|Mux63~16_combout\);

-- Location: LCCOMB_X34_Y22_N8
\bloco_Operativo|REG|Mux63~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~10_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[9][0]~regout\) # ((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (((\bloco_Operativo|REG|actual_state[8][0]~regout\ & !\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[9][0]~regout\,
	datab => \bloco_Operativo|REG|actual_state[8][0]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux63~10_combout\);

-- Location: LCCOMB_X34_Y22_N14
\bloco_Operativo|REG|Mux63~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~11_combout\ = (\bloco_Operativo|REG|Mux63~10_combout\ & (((\bloco_Operativo|REG|actual_state[11][0]~regout\) # (!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux63~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][0]~regout\ & ((\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][0]~regout\,
	datab => \bloco_Operativo|REG|actual_state[11][0]~regout\,
	datac => \bloco_Operativo|REG|Mux63~10_combout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux63~11_combout\);

-- Location: LCCOMB_X27_Y22_N18
\bloco_Operativo|REG|Mux63~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux63~16_combout\ & (\bloco_Operativo|REG|Mux63~18_combout\)) # (!\bloco_Operativo|REG|Mux63~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux63~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux63~18_combout\,
	datac => \bloco_Operativo|REG|Mux63~16_combout\,
	datad => \bloco_Operativo|REG|Mux63~11_combout\,
	combout => \bloco_Operativo|REG|Mux63~19_combout\);

-- Location: LCCOMB_X22_Y23_N14
\bloco_Operativo|REG|Mux63~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~8_combout\ = (\bloco_Operativo|REG|Mux63~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][0]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19)))) # (!\bloco_Operativo|REG|Mux63~7_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[27][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux63~7_combout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[31][0]~regout\,
	datad => \bloco_Operativo|REG|actual_state[27][0]~regout\,
	combout => \bloco_Operativo|REG|Mux63~8_combout\);

-- Location: LCFF_X28_Y17_N21
\bloco_Operativo|REG|actual_state[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][0]~regout\);

-- Location: LCCOMB_X28_Y17_N20
\bloco_Operativo|REG|Mux63~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|actual_state[21][0]~regout\) # (\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[17][0]~regout\ & ((!\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[17][0]~regout\,
	datac => \bloco_Operativo|REG|actual_state[21][0]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux63~2_combout\);

-- Location: LCCOMB_X27_Y17_N0
\bloco_Operativo|REG|Mux63~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux63~2_combout\ & (\bloco_Operativo|REG|actual_state[29][0]~regout\)) # (!\bloco_Operativo|REG|Mux63~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[25][0]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][0]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[25][0]~regout\,
	datad => \bloco_Operativo|REG|Mux63~2_combout\,
	combout => \bloco_Operativo|REG|Mux63~3_combout\);

-- Location: LCFF_X22_Y18_N25
\bloco_Operativo|REG|actual_state[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[0]~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][0]~regout\);

-- Location: LCCOMB_X23_Y18_N12
\bloco_Operativo|REG|Mux63~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~4_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18)) # (\bloco_Operativo|REG|actual_state[24][0]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[16][0]~regout\ & (!\bloco_Operativo|RI|actual_state\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[16][0]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|REG|actual_state[24][0]~regout\,
	combout => \bloco_Operativo|REG|Mux63~4_combout\);

-- Location: LCCOMB_X22_Y18_N24
\bloco_Operativo|REG|Mux63~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~5_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux63~4_combout\ & (\bloco_Operativo|REG|actual_state[28][0]~regout\)) # (!\bloco_Operativo|REG|Mux63~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[20][0]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[28][0]~regout\,
	datac => \bloco_Operativo|REG|actual_state[20][0]~regout\,
	datad => \bloco_Operativo|REG|Mux63~4_combout\,
	combout => \bloco_Operativo|REG|Mux63~5_combout\);

-- Location: LCCOMB_X21_Y18_N24
\bloco_Operativo|REG|Mux63~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17)) # ((\bloco_Operativo|REG|Mux63~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (!\bloco_Operativo|RI|actual_state\(17) & 
-- ((\bloco_Operativo|REG|Mux63~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux63~3_combout\,
	datad => \bloco_Operativo|REG|Mux63~5_combout\,
	combout => \bloco_Operativo|REG|Mux63~6_combout\);

-- Location: LCCOMB_X22_Y22_N6
\bloco_Operativo|REG|Mux63~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~9_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux63~6_combout\ & ((\bloco_Operativo|REG|Mux63~8_combout\))) # (!\bloco_Operativo|REG|Mux63~6_combout\ & (\bloco_Operativo|REG|Mux63~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux63~1_combout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux63~8_combout\,
	datad => \bloco_Operativo|REG|Mux63~6_combout\,
	combout => \bloco_Operativo|REG|Mux63~9_combout\);

-- Location: LCCOMB_X21_Y22_N12
\bloco_Operativo|REG|Mux63~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux63~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux63~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux63~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux63~19_combout\,
	datad => \bloco_Operativo|REG|Mux63~9_combout\,
	combout => \bloco_Operativo|REG|Mux63~20_combout\);

-- Location: LCFF_X21_Y22_N13
\bloco_Operativo|B|actual_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux63~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(0));

-- Location: M4K_X26_Y26
\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000832",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:0:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCFF_X17_Y22_N21
\bloco_Operativo|RI|actual_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(0));

-- Location: LCCOMB_X17_Y22_N20
\bloco_Operativo|MUXB|saida[2]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[2]~50_combout\ = (\bloco_Controle|actual_state.s1~regout\ & (((\bloco_Operativo|RI|actual_state\(0))))) # (!\bloco_Controle|actual_state.s1~regout\ & (!\bloco_Controle|actual_state.s0~regout\ & 
-- ((\bloco_Operativo|RI|actual_state\(0)) # (!\bloco_Controle|actual_state.s2~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s0~regout\,
	datab => \bloco_Controle|actual_state.s1~regout\,
	datac => \bloco_Operativo|RI|actual_state\(0),
	datad => \bloco_Controle|actual_state.s2~regout\,
	combout => \bloco_Operativo|MUXB|saida[2]~50_combout\);

-- Location: LCCOMB_X17_Y22_N6
\bloco_Operativo|MUXB|saida[2]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[2]~55_combout\ = (\bloco_Operativo|MUXB|saida[2]~50_combout\) # ((\bloco_Controle|actual_state.s0~regout\ & (\bloco_Operativo|MUXB|saida[2]~51_combout\ & !\bloco_Controle|actual_state.s1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s0~regout\,
	datab => \bloco_Operativo|MUXB|saida[2]~51_combout\,
	datac => \bloco_Controle|actual_state.s1~regout\,
	datad => \bloco_Operativo|MUXB|saida[2]~50_combout\,
	combout => \bloco_Operativo|MUXB|saida[2]~55_combout\);

-- Location: LCCOMB_X19_Y20_N28
\bloco_Operativo|ULA1|Add0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~70_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[2]~30_combout\) # (\bloco_Operativo|MUXB|saida[2]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXA|saida[2]~30_combout\,
	datab => \bloco_Operativo|MUXB|saida[2]~55_combout\,
	datad => \bloco_Operativo|ULA1|Add0~58_combout\,
	combout => \bloco_Operativo|ULA1|Add0~70_combout\);

-- Location: LCCOMB_X19_Y20_N14
\bloco_Operativo|ULA1|Add0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~74_combout\ = (\bloco_Operativo|ULA1|Add0~70_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|Add0~70_combout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Operativo|ULA1|Add0~72_combout\,
	combout => \bloco_Operativo|ULA1|Add0~74_combout\);

-- Location: LCCOMB_X19_Y20_N12
\bloco_Operativo|PC|actual_state[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[2]~0_combout\ = (\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(2)))) # (!\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULA1|Add0~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|ULA1|Add0~74_combout\,
	datad => \bloco_Operativo|ULAsaida|actual_state\(2),
	combout => \bloco_Operativo|PC|actual_state[2]~0_combout\);

-- Location: LCFF_X19_Y20_N13
\bloco_Operativo|PC|actual_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[2]~0_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(2));

-- Location: LCCOMB_X19_Y19_N30
\bloco_Operativo|MUXPC|saida[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXPC|saida[2]~0_combout\ = (\bloco_Controle|actual_state.s5~regout\ & (((\bloco_Operativo|ULAsaida|actual_state\(2))))) # (!\bloco_Controle|actual_state.s5~regout\ & ((\bloco_Controle|actual_state.s3~regout\ & 
-- ((\bloco_Operativo|ULAsaida|actual_state\(2)))) # (!\bloco_Controle|actual_state.s3~regout\ & (\bloco_Operativo|PC|actual_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s5~regout\,
	datab => \bloco_Operativo|PC|actual_state\(2),
	datac => \bloco_Controle|actual_state.s3~regout\,
	datad => \bloco_Operativo|ULAsaida|actual_state\(2),
	combout => \bloco_Operativo|MUXPC|saida[2]~0_combout\);

-- Location: M4K_X13_Y21
\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A2",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:1:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCFF_X18_Y21_N13
\bloco_Operativo|RI|actual_state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(13));

-- Location: LCCOMB_X23_Y21_N14
\bloco_Operativo|MUX1|saida[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX1|saida[2]~2_combout\ = (\bloco_Controle|actual_state.s7~regout\ & ((\bloco_Operativo|RI|actual_state\(13)))) # (!\bloco_Controle|actual_state.s7~regout\ & (\bloco_Operativo|RI|actual_state\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Controle|actual_state.s7~regout\,
	datad => \bloco_Operativo|RI|actual_state\(13),
	combout => \bloco_Operativo|MUX1|saida[2]~2_combout\);

-- Location: LCCOMB_X27_Y21_N18
\bloco_Operativo|REG|Decoder0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~8_combout\ = (!\bloco_Controle|EscReg~0_combout\ & (\bloco_Operativo|MUX1|saida[0]~0_combout\ & (!\bloco_Operativo|MUX1|saida[2]~2_combout\ & !\bloco_Operativo|MUX1|saida[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|EscReg~0_combout\,
	datab => \bloco_Operativo|MUX1|saida[0]~0_combout\,
	datac => \bloco_Operativo|MUX1|saida[2]~2_combout\,
	datad => \bloco_Operativo|MUX1|saida[1]~1_combout\,
	combout => \bloco_Operativo|REG|Decoder0~8_combout\);

-- Location: LCCOMB_X28_Y20_N30
\bloco_Operativo|REG|Decoder0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~9_combout\ = (\bloco_Operativo|REG|Decoder0~8_combout\ & \bloco_Operativo|REG|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Decoder0~8_combout\,
	datad => \bloco_Operativo|REG|Decoder0~4_combout\,
	combout => \bloco_Operativo|REG|Decoder0~9_combout\);

-- Location: LCFF_X31_Y17_N25
\bloco_Operativo|REG|actual_state[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[25][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][1]~regout\);

-- Location: LCFF_X30_Y17_N3
\bloco_Operativo|REG|actual_state[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][1]~regout\);

-- Location: LCCOMB_X30_Y17_N2
\bloco_Operativo|REG|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~0_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[25][1]~regout\) # ((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (((\bloco_Operativo|REG|actual_state[17][1]~regout\ & !\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[25][1]~regout\,
	datac => \bloco_Operativo|REG|actual_state[17][1]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux62~0_combout\);

-- Location: LCCOMB_X30_Y17_N24
\bloco_Operativo|REG|Mux62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux62~0_combout\ & (\bloco_Operativo|REG|actual_state[29][1]~regout\)) # (!\bloco_Operativo|REG|Mux62~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[21][1]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][1]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[21][1]~regout\,
	datad => \bloco_Operativo|REG|Mux62~0_combout\,
	combout => \bloco_Operativo|REG|Mux62~1_combout\);

-- Location: LCFF_X23_Y25_N9
\bloco_Operativo|REG|actual_state[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][1]~regout\);

-- Location: LCCOMB_X23_Y25_N30
\bloco_Operativo|REG|Mux62~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|actual_state[27][1]~regout\) # (\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[19][1]~regout\ & ((!\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[19][1]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[27][1]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux62~7_combout\);

-- Location: LCFF_X22_Y25_N25
\bloco_Operativo|REG|actual_state[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][1]~regout\);

-- Location: LCCOMB_X22_Y25_N24
\bloco_Operativo|REG|Mux62~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~8_combout\ = (\bloco_Operativo|REG|Mux62~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][1]~regout\) # ((!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux62~7_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[23][1]~regout\ & \bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[31][1]~regout\,
	datab => \bloco_Operativo|REG|Mux62~7_combout\,
	datac => \bloco_Operativo|REG|actual_state[23][1]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux62~8_combout\);

-- Location: LCCOMB_X25_Y18_N26
\bloco_Operativo|REG|Mux62~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~9_combout\ = (\bloco_Operativo|REG|Mux62~6_combout\ & (((\bloco_Operativo|REG|Mux62~8_combout\)) # (!\bloco_Operativo|RI|actual_state\(16)))) # (!\bloco_Operativo|REG|Mux62~6_combout\ & (\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|Mux62~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux62~6_combout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux62~1_combout\,
	datad => \bloco_Operativo|REG|Mux62~8_combout\,
	combout => \bloco_Operativo|REG|Mux62~9_combout\);

-- Location: LCFF_X28_Y24_N5
\bloco_Operativo|REG|actual_state[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][1]~regout\);

-- Location: LCFF_X25_Y22_N25
\bloco_Operativo|REG|actual_state[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][1]~regout\);

-- Location: LCFF_X25_Y22_N17
\bloco_Operativo|REG|actual_state[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][1]~regout\);

-- Location: LCFF_X28_Y24_N19
\bloco_Operativo|REG|actual_state[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][1]~regout\);

-- Location: LCCOMB_X25_Y22_N16
\bloco_Operativo|REG|Mux62~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|RI|actual_state\(16))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[5][1]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[4][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[5][1]~regout\,
	datad => \bloco_Operativo|REG|actual_state[4][1]~regout\,
	combout => \bloco_Operativo|REG|Mux62~10_combout\);

-- Location: LCCOMB_X25_Y22_N28
\bloco_Operativo|REG|Mux62~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux62~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][1]~regout\))) # (!\bloco_Operativo|REG|Mux62~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[6][1]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux62~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[6][1]~regout\,
	datac => \bloco_Operativo|REG|actual_state[7][1]~regout\,
	datad => \bloco_Operativo|REG|Mux62~10_combout\,
	combout => \bloco_Operativo|REG|Mux62~11_combout\);

-- Location: LCCOMB_X31_Y22_N22
\bloco_Operativo|REG|Mux62~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[2][1]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[0][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[2][1]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[0][1]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux62~14_combout\);

-- Location: LCCOMB_X29_Y22_N10
\bloco_Operativo|REG|actual_state[3][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[3][1]~feeder_combout\ = \bloco_Operativo|MUX2|saida[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	combout => \bloco_Operativo|REG|actual_state[3][1]~feeder_combout\);

-- Location: LCFF_X29_Y22_N11
\bloco_Operativo|REG|actual_state[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[3][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][1]~regout\);

-- Location: LCCOMB_X29_Y22_N24
\bloco_Operativo|REG|Mux62~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~15_combout\ = (\bloco_Operativo|REG|Mux62~14_combout\ & (((\bloco_Operativo|REG|actual_state[3][1]~regout\) # (!\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|REG|Mux62~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[1][1]~regout\ & (\bloco_Operativo|RI|actual_state\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[1][1]~regout\,
	datab => \bloco_Operativo|REG|Mux62~14_combout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|actual_state[3][1]~regout\,
	combout => \bloco_Operativo|REG|Mux62~15_combout\);

-- Location: LCFF_X33_Y22_N3
\bloco_Operativo|REG|actual_state[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][1]~regout\);

-- Location: LCFF_X33_Y21_N19
\bloco_Operativo|REG|actual_state[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][1]~regout\);

-- Location: LCCOMB_X33_Y21_N18
\bloco_Operativo|REG|Mux62~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[10][1]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[8][1]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][1]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[8][1]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux62~12_combout\);

-- Location: LCFF_X33_Y22_N29
\bloco_Operativo|REG|actual_state[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][1]~regout\);

-- Location: LCCOMB_X33_Y22_N6
\bloco_Operativo|REG|Mux62~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux62~12_combout\ & (\bloco_Operativo|REG|actual_state[11][1]~regout\)) # (!\bloco_Operativo|REG|Mux62~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[9][1]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[11][1]~regout\,
	datac => \bloco_Operativo|REG|Mux62~12_combout\,
	datad => \bloco_Operativo|REG|actual_state[9][1]~regout\,
	combout => \bloco_Operativo|REG|Mux62~13_combout\);

-- Location: LCCOMB_X29_Y22_N18
\bloco_Operativo|REG|Mux62~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18)) # ((\bloco_Operativo|REG|Mux62~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|Mux62~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|Mux62~15_combout\,
	datad => \bloco_Operativo|REG|Mux62~13_combout\,
	combout => \bloco_Operativo|REG|Mux62~16_combout\);

-- Location: LCCOMB_X32_Y18_N10
\bloco_Operativo|REG|actual_state[15][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[15][1]~feeder_combout\ = \bloco_Operativo|MUX2|saida[1]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[1]~31_combout\,
	combout => \bloco_Operativo|REG|actual_state[15][1]~feeder_combout\);

-- Location: LCFF_X32_Y18_N11
\bloco_Operativo|REG|actual_state[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[15][1]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][1]~regout\);

-- Location: LCCOMB_X33_Y20_N22
\bloco_Operativo|REG|Mux62~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[13][1]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[12][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][1]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[12][1]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux62~17_combout\);

-- Location: LCCOMB_X32_Y19_N30
\bloco_Operativo|REG|Mux62~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~18_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux62~17_combout\ & (\bloco_Operativo|REG|actual_state[15][1]~regout\)) # (!\bloco_Operativo|REG|Mux62~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[14][1]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux62~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[15][1]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][1]~regout\,
	datad => \bloco_Operativo|REG|Mux62~17_combout\,
	combout => \bloco_Operativo|REG|Mux62~18_combout\);

-- Location: LCCOMB_X25_Y22_N18
\bloco_Operativo|REG|Mux62~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~19_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux62~16_combout\ & ((\bloco_Operativo|REG|Mux62~18_combout\))) # (!\bloco_Operativo|REG|Mux62~16_combout\ & 
-- (\bloco_Operativo|REG|Mux62~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux62~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|Mux62~11_combout\,
	datac => \bloco_Operativo|REG|Mux62~16_combout\,
	datad => \bloco_Operativo|REG|Mux62~18_combout\,
	combout => \bloco_Operativo|REG|Mux62~19_combout\);

-- Location: LCCOMB_X21_Y22_N26
\bloco_Operativo|REG|Mux62~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux62~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux62~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux62~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux62~9_combout\,
	datad => \bloco_Operativo|REG|Mux62~19_combout\,
	combout => \bloco_Operativo|REG|Mux62~20_combout\);

-- Location: LCFF_X21_Y22_N27
\bloco_Operativo|B|actual_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux62~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(1));

-- Location: M4K_X13_Y23
\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:0:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCFF_X19_Y22_N21
\bloco_Operativo|RI|actual_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(1));

-- Location: LCCOMB_X17_Y22_N10
\bloco_Operativo|operacao_ULA|Operacao[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\ = (\bloco_Controle|actual_state.s6~regout\ & ((\bloco_Operativo|RI|actual_state\(3)) # ((!\bloco_Operativo|RI|actual_state\(0) & \bloco_Operativo|RI|actual_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(0),
	datab => \bloco_Controle|actual_state.s6~regout\,
	datac => \bloco_Operativo|RI|actual_state\(3),
	datad => \bloco_Operativo|RI|actual_state\(1),
	combout => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\);

-- Location: LCCOMB_X21_Y22_N14
\bloco_Operativo|ULA1|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~58_combout\ = (!\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULA1|saida[0]~8_combout\ & !\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	combout => \bloco_Operativo|ULA1|Add0~58_combout\);

-- Location: LCCOMB_X21_Y22_N8
\bloco_Operativo|ULA1|Add0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~102_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[11]~21_combout\) # (\bloco_Operativo|MUXB|saida[11]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|Add0~58_combout\,
	datac => \bloco_Operativo|MUXA|saida[11]~21_combout\,
	datad => \bloco_Operativo|MUXB|saida[11]~33_combout\,
	combout => \bloco_Operativo|ULA1|Add0~102_combout\);

-- Location: LCCOMB_X20_Y25_N24
\bloco_Operativo|ULA1|Add0~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~169_combout\ = (\bloco_Operativo|ULA1|Add0~102_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~102_combout\,
	datad => \bloco_Operativo|ULA1|Add0~103_combout\,
	combout => \bloco_Operativo|ULA1|Add0~169_combout\);

-- Location: LCFF_X20_Y25_N25
\bloco_Operativo|ULAsaida|actual_state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~169_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(11));

-- Location: LCCOMB_X20_Y24_N18
\bloco_Operativo|MUX2|saida[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[11]~21_combout\ = (\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|RDM|actual_state\(11))) # (!\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s4~regout\,
	datac => \bloco_Operativo|RDM|actual_state\(11),
	datad => \bloco_Operativo|ULAsaida|actual_state\(11),
	combout => \bloco_Operativo|MUX2|saida[11]~21_combout\);

-- Location: LCFF_X25_Y19_N9
\bloco_Operativo|REG|actual_state[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][11]~regout\);

-- Location: LCCOMB_X25_Y19_N30
\bloco_Operativo|REG|Mux52~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~3_combout\ = (\bloco_Operativo|REG|Mux52~2_combout\ & (((\bloco_Operativo|REG|actual_state[30][11]~regout\) # (!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux52~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[26][11]~regout\ & ((\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux52~2_combout\,
	datab => \bloco_Operativo|REG|actual_state[26][11]~regout\,
	datac => \bloco_Operativo|REG|actual_state[30][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux52~3_combout\);

-- Location: LCFF_X23_Y20_N9
\bloco_Operativo|REG|actual_state[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][11]~regout\);

-- Location: LCCOMB_X22_Y16_N4
\bloco_Operativo|REG|actual_state[20][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[20][11]~feeder_combout\ = \bloco_Operativo|MUX2|saida[11]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	combout => \bloco_Operativo|REG|actual_state[20][11]~feeder_combout\);

-- Location: LCFF_X22_Y16_N5
\bloco_Operativo|REG|actual_state[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[20][11]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][11]~regout\);

-- Location: LCCOMB_X22_Y16_N26
\bloco_Operativo|REG|Mux52~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~4_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[20][11]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[16][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[16][11]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[20][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux52~4_combout\);

-- Location: LCCOMB_X25_Y20_N12
\bloco_Operativo|REG|Mux52~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~5_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux52~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][11]~regout\))) # (!\bloco_Operativo|REG|Mux52~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][11]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[24][11]~regout\,
	datac => \bloco_Operativo|REG|Mux52~4_combout\,
	datad => \bloco_Operativo|REG|actual_state[28][11]~regout\,
	combout => \bloco_Operativo|REG|Mux52~5_combout\);

-- Location: LCCOMB_X25_Y20_N14
\bloco_Operativo|REG|Mux52~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~6_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16)) # ((\bloco_Operativo|REG|Mux52~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (!\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|Mux52~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux52~3_combout\,
	datad => \bloco_Operativo|REG|Mux52~5_combout\,
	combout => \bloco_Operativo|REG|Mux52~6_combout\);

-- Location: LCFF_X29_Y17_N1
\bloco_Operativo|REG|actual_state[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][11]~regout\);

-- Location: LCCOMB_X30_Y17_N30
\bloco_Operativo|REG|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[25][11]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[17][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][11]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[17][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux52~0_combout\);

-- Location: LCCOMB_X29_Y17_N0
\bloco_Operativo|REG|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux52~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][11]~regout\))) # (!\bloco_Operativo|REG|Mux52~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[21][11]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[21][11]~regout\,
	datac => \bloco_Operativo|REG|actual_state[29][11]~regout\,
	datad => \bloco_Operativo|REG|Mux52~0_combout\,
	combout => \bloco_Operativo|REG|Mux52~1_combout\);

-- Location: LCCOMB_X25_Y20_N0
\bloco_Operativo|REG|Mux52~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~9_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux52~6_combout\ & (\bloco_Operativo|REG|Mux52~8_combout\)) # (!\bloco_Operativo|REG|Mux52~6_combout\ & ((\bloco_Operativo|REG|Mux52~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux52~8_combout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux52~6_combout\,
	datad => \bloco_Operativo|REG|Mux52~1_combout\,
	combout => \bloco_Operativo|REG|Mux52~9_combout\);

-- Location: LCFF_X30_Y19_N7
\bloco_Operativo|REG|actual_state[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][11]~regout\);

-- Location: LCCOMB_X30_Y19_N6
\bloco_Operativo|REG|Mux52~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[13][11]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[12][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[13][11]~regout\,
	datac => \bloco_Operativo|REG|actual_state[12][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux52~17_combout\);

-- Location: LCCOMB_X27_Y21_N22
\bloco_Operativo|REG|Mux52~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~18_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux52~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][11]~regout\))) # (!\bloco_Operativo|REG|Mux52~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[14][11]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux52~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[14][11]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[15][11]~regout\,
	datad => \bloco_Operativo|REG|Mux52~17_combout\,
	combout => \bloco_Operativo|REG|Mux52~18_combout\);

-- Location: LCFF_X27_Y21_N3
\bloco_Operativo|REG|actual_state[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[11]~21_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][11]~regout\);

-- Location: LCCOMB_X31_Y22_N4
\bloco_Operativo|REG|Mux52~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[2][11]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[0][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[2][11]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[0][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux52~14_combout\);

-- Location: LCCOMB_X28_Y22_N28
\bloco_Operativo|REG|Mux52~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~15_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux52~14_combout\ & (\bloco_Operativo|REG|actual_state[3][11]~regout\)) # (!\bloco_Operativo|REG|Mux52~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][11]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux52~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[3][11]~regout\,
	datac => \bloco_Operativo|REG|Mux52~14_combout\,
	datad => \bloco_Operativo|REG|actual_state[1][11]~regout\,
	combout => \bloco_Operativo|REG|Mux52~15_combout\);

-- Location: LCCOMB_X32_Y23_N28
\bloco_Operativo|REG|Mux52~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[10][11]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[8][11]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[8][11]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[10][11]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux52~12_combout\);

-- Location: LCCOMB_X31_Y23_N26
\bloco_Operativo|REG|Mux52~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux52~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][11]~regout\))) # (!\bloco_Operativo|REG|Mux52~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][11]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux52~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[9][11]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[11][11]~regout\,
	datad => \bloco_Operativo|REG|Mux52~12_combout\,
	combout => \bloco_Operativo|REG|Mux52~13_combout\);

-- Location: LCCOMB_X27_Y21_N28
\bloco_Operativo|REG|Mux52~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~16_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|RI|actual_state\(19))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux52~13_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|Mux52~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux52~15_combout\,
	datad => \bloco_Operativo|REG|Mux52~13_combout\,
	combout => \bloco_Operativo|REG|Mux52~16_combout\);

-- Location: LCCOMB_X27_Y21_N20
\bloco_Operativo|REG|Mux52~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~19_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux52~16_combout\ & ((\bloco_Operativo|REG|Mux52~18_combout\))) # (!\bloco_Operativo|REG|Mux52~16_combout\ & 
-- (\bloco_Operativo|REG|Mux52~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux52~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux52~11_combout\,
	datab => \bloco_Operativo|REG|Mux52~18_combout\,
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|REG|Mux52~16_combout\,
	combout => \bloco_Operativo|REG|Mux52~19_combout\);

-- Location: LCCOMB_X18_Y21_N6
\bloco_Operativo|REG|Mux52~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux52~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux52~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux52~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux52~9_combout\,
	datad => \bloco_Operativo|REG|Mux52~19_combout\,
	combout => \bloco_Operativo|REG|Mux52~20_combout\);

-- Location: LCFF_X18_Y21_N7
\bloco_Operativo|B|actual_state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux52~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(11));

-- Location: M4K_X13_Y17
\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000143",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:1:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCFF_X18_Y21_N15
\bloco_Operativo|RI|actual_state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(11));

-- Location: LCCOMB_X23_Y21_N18
\bloco_Operativo|MUX1|saida[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX1|saida[0]~0_combout\ = (\bloco_Controle|actual_state.s7~regout\ & ((\bloco_Operativo|RI|actual_state\(11)))) # (!\bloco_Controle|actual_state.s7~regout\ & (\bloco_Operativo|RI|actual_state\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s7~regout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|RI|actual_state\(11),
	combout => \bloco_Operativo|MUX1|saida[0]~0_combout\);

-- Location: LCCOMB_X27_Y21_N4
\bloco_Operativo|REG|Decoder0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~10_combout\ = (!\bloco_Controle|EscReg~0_combout\ & (\bloco_Operativo|MUX1|saida[0]~0_combout\ & (\bloco_Operativo|MUX1|saida[2]~2_combout\ & !\bloco_Operativo|MUX1|saida[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|EscReg~0_combout\,
	datab => \bloco_Operativo|MUX1|saida[0]~0_combout\,
	datac => \bloco_Operativo|MUX1|saida[2]~2_combout\,
	datad => \bloco_Operativo|MUX1|saida[1]~1_combout\,
	combout => \bloco_Operativo|REG|Decoder0~10_combout\);

-- Location: LCCOMB_X28_Y24_N4
\bloco_Operativo|REG|Decoder0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~32_combout\ = (\bloco_Operativo|REG|Decoder0~31_combout\ & \bloco_Operativo|REG|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Decoder0~31_combout\,
	datad => \bloco_Operativo|REG|Decoder0~10_combout\,
	combout => \bloco_Operativo|REG|Decoder0~32_combout\);

-- Location: LCFF_X29_Y25_N3
\bloco_Operativo|REG|actual_state[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][23]~regout\);

-- Location: LCCOMB_X29_Y25_N28
\bloco_Operativo|REG|Mux40~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[5][23]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[4][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[4][23]~regout\,
	datab => \bloco_Operativo|REG|actual_state[5][23]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux40~10_combout\);

-- Location: LCFF_X27_Y24_N13
\bloco_Operativo|REG|actual_state[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][23]~regout\);

-- Location: LCCOMB_X27_Y24_N22
\bloco_Operativo|REG|Mux40~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~11_combout\ = (\bloco_Operativo|REG|Mux40~10_combout\ & (((\bloco_Operativo|REG|actual_state[7][23]~regout\) # (!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux40~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[6][23]~regout\ & (\bloco_Operativo|RI|actual_state\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[6][23]~regout\,
	datab => \bloco_Operativo|REG|Mux40~10_combout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|actual_state[7][23]~regout\,
	combout => \bloco_Operativo|REG|Mux40~11_combout\);

-- Location: LCFF_X29_Y23_N29
\bloco_Operativo|REG|actual_state[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][23]~regout\);

-- Location: LCFF_X29_Y19_N27
\bloco_Operativo|REG|actual_state[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][23]~regout\);

-- Location: LCFF_X30_Y21_N5
\bloco_Operativo|REG|actual_state[0][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][23]~regout\);

-- Location: LCCOMB_X29_Y19_N26
\bloco_Operativo|REG|Mux40~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|RI|actual_state\(17))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[2][23]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[0][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[2][23]~regout\,
	datad => \bloco_Operativo|REG|actual_state[0][23]~regout\,
	combout => \bloco_Operativo|REG|Mux40~14_combout\);

-- Location: LCCOMB_X29_Y23_N6
\bloco_Operativo|REG|Mux40~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~15_combout\ = (\bloco_Operativo|REG|Mux40~14_combout\ & (((\bloco_Operativo|REG|actual_state[3][23]~regout\) # (!\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|REG|Mux40~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[1][23]~regout\ & ((\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[1][23]~regout\,
	datab => \bloco_Operativo|REG|actual_state[3][23]~regout\,
	datac => \bloco_Operativo|REG|Mux40~14_combout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux40~15_combout\);

-- Location: LCCOMB_X31_Y23_N18
\bloco_Operativo|REG|actual_state[11][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[11][23]~feeder_combout\ = \bloco_Operativo|MUX2|saida[23]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	combout => \bloco_Operativo|REG|actual_state[11][23]~feeder_combout\);

-- Location: LCFF_X31_Y23_N19
\bloco_Operativo|REG|actual_state[11][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[11][23]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][23]~regout\);

-- Location: LCCOMB_X31_Y23_N24
\bloco_Operativo|REG|actual_state[9][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[9][23]~feeder_combout\ = \bloco_Operativo|MUX2|saida[23]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	combout => \bloco_Operativo|REG|actual_state[9][23]~feeder_combout\);

-- Location: LCFF_X31_Y23_N25
\bloco_Operativo|REG|actual_state[9][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[9][23]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][23]~regout\);

-- Location: LCFF_X33_Y21_N29
\bloco_Operativo|REG|actual_state[10][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][23]~regout\);

-- Location: LCFF_X33_Y21_N27
\bloco_Operativo|REG|actual_state[8][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][23]~regout\);

-- Location: LCCOMB_X33_Y21_N26
\bloco_Operativo|REG|Mux40~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[10][23]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[8][23]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[10][23]~regout\,
	datac => \bloco_Operativo|REG|actual_state[8][23]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux40~12_combout\);

-- Location: LCCOMB_X31_Y23_N22
\bloco_Operativo|REG|Mux40~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux40~12_combout\ & (\bloco_Operativo|REG|actual_state[11][23]~regout\)) # (!\bloco_Operativo|REG|Mux40~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[9][23]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[11][23]~regout\,
	datac => \bloco_Operativo|REG|actual_state[9][23]~regout\,
	datad => \bloco_Operativo|REG|Mux40~12_combout\,
	combout => \bloco_Operativo|REG|Mux40~13_combout\);

-- Location: LCCOMB_X27_Y24_N8
\bloco_Operativo|REG|Mux40~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~16_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|RI|actual_state\(19))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux40~13_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|Mux40~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux40~15_combout\,
	datad => \bloco_Operativo|REG|Mux40~13_combout\,
	combout => \bloco_Operativo|REG|Mux40~16_combout\);

-- Location: LCFF_X33_Y19_N21
\bloco_Operativo|REG|actual_state[14][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][23]~regout\);

-- Location: LCFF_X32_Y19_N25
\bloco_Operativo|REG|actual_state[13][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][23]~regout\);

-- Location: LCCOMB_X32_Y19_N24
\bloco_Operativo|REG|Mux40~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[13][23]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[12][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[12][23]~regout\,
	datac => \bloco_Operativo|REG|actual_state[13][23]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux40~17_combout\);

-- Location: LCCOMB_X33_Y19_N20
\bloco_Operativo|REG|Mux40~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~18_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux40~17_combout\ & (\bloco_Operativo|REG|actual_state[15][23]~regout\)) # (!\bloco_Operativo|REG|Mux40~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[14][23]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux40~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[15][23]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[14][23]~regout\,
	datad => \bloco_Operativo|REG|Mux40~17_combout\,
	combout => \bloco_Operativo|REG|Mux40~18_combout\);

-- Location: LCCOMB_X27_Y24_N14
\bloco_Operativo|REG|Mux40~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~19_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux40~16_combout\ & ((\bloco_Operativo|REG|Mux40~18_combout\))) # (!\bloco_Operativo|REG|Mux40~16_combout\ & 
-- (\bloco_Operativo|REG|Mux40~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|Mux40~11_combout\,
	datac => \bloco_Operativo|REG|Mux40~16_combout\,
	datad => \bloco_Operativo|REG|Mux40~18_combout\,
	combout => \bloco_Operativo|REG|Mux40~19_combout\);

-- Location: LCCOMB_X24_Y23_N18
\bloco_Operativo|REG|Mux40~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~7_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[27][23]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[19][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[19][23]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|actual_state[27][23]~regout\,
	combout => \bloco_Operativo|REG|Mux40~7_combout\);

-- Location: LCFF_X24_Y23_N25
\bloco_Operativo|REG|actual_state[31][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][23]~regout\);

-- Location: LCCOMB_X24_Y23_N24
\bloco_Operativo|REG|Mux40~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~8_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux40~7_combout\ & (\bloco_Operativo|REG|actual_state[31][23]~regout\)) # (!\bloco_Operativo|REG|Mux40~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[23][23]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux40~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|Mux40~7_combout\,
	datac => \bloco_Operativo|REG|actual_state[31][23]~regout\,
	datad => \bloco_Operativo|REG|actual_state[23][23]~regout\,
	combout => \bloco_Operativo|REG|Mux40~8_combout\);

-- Location: LCFF_X25_Y19_N11
\bloco_Operativo|REG|actual_state[30][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][23]~regout\);

-- Location: LCFF_X25_Y16_N25
\bloco_Operativo|REG|actual_state[22][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[23]~9_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][23]~regout\);

-- Location: LCCOMB_X25_Y16_N24
\bloco_Operativo|REG|Mux40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~2_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[22][23]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[18][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[18][23]~regout\,
	datac => \bloco_Operativo|REG|actual_state[22][23]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux40~2_combout\);

-- Location: LCCOMB_X25_Y19_N10
\bloco_Operativo|REG|Mux40~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux40~2_combout\ & ((\bloco_Operativo|REG|actual_state[30][23]~regout\))) # (!\bloco_Operativo|REG|Mux40~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[26][23]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[26][23]~regout\,
	datac => \bloco_Operativo|REG|actual_state[30][23]~regout\,
	datad => \bloco_Operativo|REG|Mux40~2_combout\,
	combout => \bloco_Operativo|REG|Mux40~3_combout\);

-- Location: LCCOMB_X28_Y23_N0
\bloco_Operativo|REG|Mux40~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux40~3_combout\))) 
-- # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|Mux40~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux40~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux40~3_combout\,
	combout => \bloco_Operativo|REG|Mux40~6_combout\);

-- Location: LCCOMB_X28_Y23_N2
\bloco_Operativo|REG|Mux40~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~9_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux40~6_combout\ & ((\bloco_Operativo|REG|Mux40~8_combout\))) # (!\bloco_Operativo|REG|Mux40~6_combout\ & (\bloco_Operativo|REG|Mux40~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux40~1_combout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux40~8_combout\,
	datad => \bloco_Operativo|REG|Mux40~6_combout\,
	combout => \bloco_Operativo|REG|Mux40~9_combout\);

-- Location: LCCOMB_X27_Y24_N24
\bloco_Operativo|REG|Mux40~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux40~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux40~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux40~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux40~19_combout\,
	datad => \bloco_Operativo|REG|Mux40~9_combout\,
	combout => \bloco_Operativo|REG|Mux40~20_combout\);

-- Location: LCFF_X27_Y24_N25
\bloco_Operativo|B|actual_state[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux40~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(23));

-- Location: M4K_X52_Y24
\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:2:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCFF_X23_Y18_N15
\bloco_Operativo|RI|actual_state[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(7),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(23));

-- Location: LCCOMB_X32_Y24_N26
\bloco_Operativo|REG|actual_state[2][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[2][12]~feeder_combout\ = \bloco_Operativo|MUX2|saida[12]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	combout => \bloco_Operativo|REG|actual_state[2][12]~feeder_combout\);

-- Location: LCFF_X32_Y24_N27
\bloco_Operativo|REG|actual_state[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[2][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][12]~regout\);

-- Location: LCCOMB_X32_Y24_N28
\bloco_Operativo|REG|actual_state[0][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[0][12]~feeder_combout\ = \bloco_Operativo|MUX2|saida[12]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	combout => \bloco_Operativo|REG|actual_state[0][12]~feeder_combout\);

-- Location: LCFF_X32_Y24_N29
\bloco_Operativo|REG|actual_state[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[0][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][12]~regout\);

-- Location: LCFF_X32_Y21_N23
\bloco_Operativo|REG|actual_state[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][12]~regout\);

-- Location: LCCOMB_X32_Y24_N6
\bloco_Operativo|REG|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22)) # (\bloco_Operativo|REG|actual_state[1][12]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[0][12]~regout\ & (!\bloco_Operativo|RI|actual_state\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[0][12]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[1][12]~regout\,
	combout => \bloco_Operativo|REG|Mux19~14_combout\);

-- Location: LCCOMB_X32_Y24_N8
\bloco_Operativo|REG|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~15_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux19~14_combout\ & (\bloco_Operativo|REG|actual_state[3][12]~regout\)) # (!\bloco_Operativo|REG|Mux19~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[2][12]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][12]~regout\,
	datab => \bloco_Operativo|REG|actual_state[2][12]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|Mux19~14_combout\,
	combout => \bloco_Operativo|REG|Mux19~15_combout\);

-- Location: LCFF_X30_Y25_N29
\bloco_Operativo|REG|actual_state[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][12]~regout\);

-- Location: LCFF_X30_Y25_N23
\bloco_Operativo|REG|actual_state[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][12]~regout\);

-- Location: LCCOMB_X30_Y25_N22
\bloco_Operativo|REG|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[6][12]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[4][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[6][12]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][12]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux19~12_combout\);

-- Location: LCFF_X31_Y25_N7
\bloco_Operativo|REG|actual_state[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][12]~regout\);

-- Location: LCCOMB_X31_Y25_N6
\bloco_Operativo|REG|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~13_combout\ = (\bloco_Operativo|REG|Mux19~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][12]~regout\) # ((!\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|REG|Mux19~12_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[5][12]~regout\ & \bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[7][12]~regout\,
	datab => \bloco_Operativo|REG|Mux19~12_combout\,
	datac => \bloco_Operativo|REG|actual_state[5][12]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux19~13_combout\);

-- Location: LCCOMB_X32_Y24_N18
\bloco_Operativo|REG|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|RI|actual_state\(23))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux19~13_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux19~15_combout\,
	datad => \bloco_Operativo|REG|Mux19~13_combout\,
	combout => \bloco_Operativo|REG|Mux19~16_combout\);

-- Location: LCFF_X35_Y21_N19
\bloco_Operativo|REG|actual_state[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][12]~regout\);

-- Location: LCFF_X35_Y21_N13
\bloco_Operativo|REG|actual_state[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][12]~regout\);

-- Location: LCFF_X34_Y21_N27
\bloco_Operativo|REG|actual_state[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][12]~regout\);

-- Location: LCCOMB_X35_Y21_N12
\bloco_Operativo|REG|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|RI|actual_state\(21))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[9][12]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[8][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[8][12]~regout\,
	datad => \bloco_Operativo|REG|actual_state[9][12]~regout\,
	combout => \bloco_Operativo|REG|Mux19~10_combout\);

-- Location: LCCOMB_X35_Y21_N26
\bloco_Operativo|REG|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux19~10_combout\ & (\bloco_Operativo|REG|actual_state[11][12]~regout\)) # (!\bloco_Operativo|REG|Mux19~10_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[10][12]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[11][12]~regout\,
	datab => \bloco_Operativo|REG|actual_state[10][12]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|Mux19~10_combout\,
	combout => \bloco_Operativo|REG|Mux19~11_combout\);

-- Location: LCCOMB_X34_Y20_N24
\bloco_Operativo|REG|actual_state[15][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[15][12]~feeder_combout\ = \bloco_Operativo|MUX2|saida[12]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	combout => \bloco_Operativo|REG|actual_state[15][12]~feeder_combout\);

-- Location: LCFF_X34_Y20_N25
\bloco_Operativo|REG|actual_state[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[15][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][12]~regout\);

-- Location: LCCOMB_X34_Y20_N14
\bloco_Operativo|REG|actual_state[13][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[13][12]~feeder_combout\ = \bloco_Operativo|MUX2|saida[12]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	combout => \bloco_Operativo|REG|actual_state[13][12]~feeder_combout\);

-- Location: LCFF_X34_Y20_N15
\bloco_Operativo|REG|actual_state[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[13][12]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][12]~regout\);

-- Location: LCCOMB_X33_Y20_N6
\bloco_Operativo|REG|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~18_combout\ = (\bloco_Operativo|REG|Mux19~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][12]~regout\) # ((!\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|REG|Mux19~17_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[13][12]~regout\ & \bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux19~17_combout\,
	datab => \bloco_Operativo|REG|actual_state[15][12]~regout\,
	datac => \bloco_Operativo|REG|actual_state[13][12]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux19~18_combout\);

-- Location: LCCOMB_X32_Y24_N4
\bloco_Operativo|REG|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~19_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux19~16_combout\ & ((\bloco_Operativo|REG|Mux19~18_combout\))) # (!\bloco_Operativo|REG|Mux19~16_combout\ & 
-- (\bloco_Operativo|REG|Mux19~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|Mux19~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux19~16_combout\,
	datac => \bloco_Operativo|REG|Mux19~11_combout\,
	datad => \bloco_Operativo|REG|Mux19~18_combout\,
	combout => \bloco_Operativo|REG|Mux19~19_combout\);

-- Location: LCFF_X27_Y18_N11
\bloco_Operativo|REG|actual_state[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][12]~regout\);

-- Location: LCFF_X24_Y20_N7
\bloco_Operativo|REG|actual_state[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][12]~regout\);

-- Location: LCFF_X27_Y18_N9
\bloco_Operativo|REG|actual_state[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][12]~regout\);

-- Location: LCCOMB_X24_Y20_N6
\bloco_Operativo|REG|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~0_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|RI|actual_state\(24))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & 
-- ((\bloco_Operativo|REG|actual_state[26][12]~regout\))) # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[18][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[18][12]~regout\,
	datad => \bloco_Operativo|REG|actual_state[26][12]~regout\,
	combout => \bloco_Operativo|REG|Mux19~0_combout\);

-- Location: LCCOMB_X27_Y20_N20
\bloco_Operativo|REG|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux19~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][12]~regout\))) # (!\bloco_Operativo|REG|Mux19~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][12]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][12]~regout\,
	datab => \bloco_Operativo|REG|actual_state[30][12]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|Mux19~0_combout\,
	combout => \bloco_Operativo|REG|Mux19~1_combout\);

-- Location: LCFF_X24_Y18_N23
\bloco_Operativo|REG|actual_state[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][12]~regout\);

-- Location: LCFF_X24_Y17_N27
\bloco_Operativo|REG|actual_state[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][12]~regout\);

-- Location: LCFF_X23_Y18_N9
\bloco_Operativo|REG|actual_state[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][12]~regout\);

-- Location: LCFF_X24_Y18_N21
\bloco_Operativo|REG|actual_state[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][12]~regout\);

-- Location: LCCOMB_X23_Y18_N8
\bloco_Operativo|REG|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|actual_state[24][12]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[16][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[16][12]~regout\,
	datad => \bloco_Operativo|REG|actual_state[24][12]~regout\,
	combout => \bloco_Operativo|REG|Mux19~4_combout\);

-- Location: LCCOMB_X24_Y17_N26
\bloco_Operativo|REG|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~5_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux19~4_combout\ & (\bloco_Operativo|REG|actual_state[28][12]~regout\)) # (!\bloco_Operativo|REG|Mux19~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[20][12]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|actual_state[28][12]~regout\,
	datac => \bloco_Operativo|REG|actual_state[20][12]~regout\,
	datad => \bloco_Operativo|REG|Mux19~4_combout\,
	combout => \bloco_Operativo|REG|Mux19~5_combout\);

-- Location: LCFF_X27_Y17_N15
\bloco_Operativo|REG|actual_state[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][12]~regout\);

-- Location: LCFF_X27_Y17_N17
\bloco_Operativo|REG|actual_state[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][12]~regout\);

-- Location: LCFF_X28_Y16_N5
\bloco_Operativo|REG|actual_state[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][12]~regout\);

-- Location: LCFF_X28_Y16_N11
\bloco_Operativo|REG|actual_state[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][12]~regout\);

-- Location: LCCOMB_X28_Y16_N10
\bloco_Operativo|REG|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~2_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[21][12]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[17][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[21][12]~regout\,
	datac => \bloco_Operativo|REG|actual_state[17][12]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux19~2_combout\);

-- Location: LCCOMB_X27_Y17_N16
\bloco_Operativo|REG|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux19~2_combout\ & (\bloco_Operativo|REG|actual_state[29][12]~regout\)) # (!\bloco_Operativo|REG|Mux19~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[25][12]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[29][12]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][12]~regout\,
	datad => \bloco_Operativo|REG|Mux19~2_combout\,
	combout => \bloco_Operativo|REG|Mux19~3_combout\);

-- Location: LCCOMB_X27_Y20_N2
\bloco_Operativo|REG|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~6_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22)) # ((\bloco_Operativo|REG|Mux19~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(21) & (!\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|Mux19~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux19~5_combout\,
	datad => \bloco_Operativo|REG|Mux19~3_combout\,
	combout => \bloco_Operativo|REG|Mux19~6_combout\);

-- Location: LCCOMB_X27_Y20_N4
\bloco_Operativo|REG|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~9_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux19~6_combout\ & (\bloco_Operativo|REG|Mux19~8_combout\)) # (!\bloco_Operativo|REG|Mux19~6_combout\ & ((\bloco_Operativo|REG|Mux19~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux19~8_combout\,
	datab => \bloco_Operativo|RI|actual_state\(22),
	datac => \bloco_Operativo|REG|Mux19~1_combout\,
	datad => \bloco_Operativo|REG|Mux19~6_combout\,
	combout => \bloco_Operativo|REG|Mux19~9_combout\);

-- Location: LCCOMB_X20_Y24_N24
\bloco_Operativo|REG|Mux19~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux19~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux19~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux19~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux19~19_combout\,
	datad => \bloco_Operativo|REG|Mux19~9_combout\,
	combout => \bloco_Operativo|REG|Mux19~20_combout\);

-- Location: LCFF_X20_Y24_N25
\bloco_Operativo|A|actual_state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux19~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(12));

-- Location: LCCOMB_X19_Y24_N26
\bloco_Operativo|MUXA|saida[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[12]~20_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(12)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state\(12),
	datab => \bloco_Operativo|A|actual_state\(12),
	datac => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[12]~20_combout\);

-- Location: LCCOMB_X19_Y24_N22
\bloco_Operativo|ULA1|Add0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~105_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXB|saida[12]~31_combout\) # (\bloco_Operativo|MUXA|saida[12]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|MUXB|saida[12]~31_combout\,
	datac => \bloco_Operativo|MUXA|saida[12]~20_combout\,
	datad => \bloco_Operativo|ULA1|Add0~58_combout\,
	combout => \bloco_Operativo|ULA1|Add0~105_combout\);

-- Location: LCCOMB_X19_Y24_N20
\bloco_Operativo|ULA1|Add0~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~170_combout\ = (\bloco_Operativo|ULA1|Add0~105_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~106_combout\,
	datad => \bloco_Operativo|ULA1|Add0~105_combout\,
	combout => \bloco_Operativo|ULA1|Add0~170_combout\);

-- Location: LCFF_X19_Y24_N21
\bloco_Operativo|ULAsaida|actual_state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~170_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(12));

-- Location: LCCOMB_X22_Y20_N8
\bloco_Operativo|MUX2|saida[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[12]~20_combout\ = (\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|RDM|actual_state\(12))) # (!\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RDM|actual_state\(12),
	datab => \bloco_Controle|actual_state.s4~regout\,
	datad => \bloco_Operativo|ULAsaida|actual_state\(12),
	combout => \bloco_Operativo|MUX2|saida[12]~20_combout\);

-- Location: LCFF_X34_Y21_N9
\bloco_Operativo|REG|actual_state[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][12]~regout\);

-- Location: LCCOMB_X34_Y21_N26
\bloco_Operativo|REG|Mux51~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~10_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|actual_state[9][12]~regout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[8][12]~regout\ & ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[8][12]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[9][12]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux51~10_combout\);

-- Location: LCCOMB_X34_Y21_N8
\bloco_Operativo|REG|Mux51~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux51~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][12]~regout\))) # (!\bloco_Operativo|REG|Mux51~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][12]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux51~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][12]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[11][12]~regout\,
	datad => \bloco_Operativo|REG|Mux51~10_combout\,
	combout => \bloco_Operativo|REG|Mux51~11_combout\);

-- Location: LCFF_X31_Y21_N15
\bloco_Operativo|REG|actual_state[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][12]~regout\);

-- Location: LCCOMB_X32_Y21_N22
\bloco_Operativo|REG|Mux51~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|actual_state[1][12]~regout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[0][12]~regout\ & ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[0][12]~regout\,
	datac => \bloco_Operativo|REG|actual_state[1][12]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux51~14_combout\);

-- Location: LCCOMB_X31_Y21_N14
\bloco_Operativo|REG|Mux51~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~15_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux51~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][12]~regout\))) # (!\bloco_Operativo|REG|Mux51~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[2][12]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux51~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[2][12]~regout\,
	datac => \bloco_Operativo|REG|actual_state[3][12]~regout\,
	datad => \bloco_Operativo|REG|Mux51~14_combout\,
	combout => \bloco_Operativo|REG|Mux51~15_combout\);

-- Location: LCFF_X31_Y25_N17
\bloco_Operativo|REG|actual_state[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][12]~regout\);

-- Location: LCCOMB_X30_Y25_N28
\bloco_Operativo|REG|Mux51~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[6][12]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[4][12]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[4][12]~regout\,
	datac => \bloco_Operativo|REG|actual_state[6][12]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux51~12_combout\);

-- Location: LCCOMB_X31_Y25_N16
\bloco_Operativo|REG|Mux51~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux51~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][12]~regout\))) # (!\bloco_Operativo|REG|Mux51~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[5][12]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][12]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[7][12]~regout\,
	datad => \bloco_Operativo|REG|Mux51~12_combout\,
	combout => \bloco_Operativo|REG|Mux51~13_combout\);

-- Location: LCCOMB_X31_Y21_N4
\bloco_Operativo|REG|Mux51~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~16_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|Mux51~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (!\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|Mux51~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux51~15_combout\,
	datad => \bloco_Operativo|REG|Mux51~13_combout\,
	combout => \bloco_Operativo|REG|Mux51~16_combout\);

-- Location: LCCOMB_X30_Y21_N28
\bloco_Operativo|REG|Mux51~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux51~16_combout\ & (\bloco_Operativo|REG|Mux51~18_combout\)) # (!\bloco_Operativo|REG|Mux51~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux51~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux51~18_combout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux51~11_combout\,
	datad => \bloco_Operativo|REG|Mux51~16_combout\,
	combout => \bloco_Operativo|REG|Mux51~19_combout\);

-- Location: LCCOMB_X27_Y18_N8
\bloco_Operativo|REG|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[26][12]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[18][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][12]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[26][12]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux51~0_combout\);

-- Location: LCCOMB_X27_Y18_N10
\bloco_Operativo|REG|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~1_combout\ = (\bloco_Operativo|REG|Mux51~0_combout\ & (((\bloco_Operativo|REG|actual_state[30][12]~regout\) # (!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux51~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][12]~regout\ & ((\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][12]~regout\,
	datab => \bloco_Operativo|REG|Mux51~0_combout\,
	datac => \bloco_Operativo|REG|actual_state[30][12]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux51~1_combout\);

-- Location: LCFF_X22_Y23_N19
\bloco_Operativo|REG|actual_state[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][12]~regout\);

-- Location: LCFF_X23_Y23_N7
\bloco_Operativo|REG|actual_state[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][12]~regout\);

-- Location: LCFF_X23_Y23_N29
\bloco_Operativo|REG|actual_state[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][12]~regout\);

-- Location: LCFF_X22_Y23_N17
\bloco_Operativo|REG|actual_state[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[12]~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][12]~regout\);

-- Location: LCCOMB_X23_Y23_N28
\bloco_Operativo|REG|Mux51~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|RI|actual_state\(18))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[23][12]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[19][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[19][12]~regout\,
	datad => \bloco_Operativo|REG|actual_state[23][12]~regout\,
	combout => \bloco_Operativo|REG|Mux51~7_combout\);

-- Location: LCCOMB_X23_Y23_N6
\bloco_Operativo|REG|Mux51~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~8_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux51~7_combout\ & (\bloco_Operativo|REG|actual_state[31][12]~regout\)) # (!\bloco_Operativo|REG|Mux51~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[27][12]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[31][12]~regout\,
	datac => \bloco_Operativo|REG|actual_state[27][12]~regout\,
	datad => \bloco_Operativo|REG|Mux51~7_combout\,
	combout => \bloco_Operativo|REG|Mux51~8_combout\);

-- Location: LCCOMB_X24_Y18_N22
\bloco_Operativo|REG|Mux51~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~5_combout\ = (\bloco_Operativo|REG|Mux51~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][12]~regout\)) # (!\bloco_Operativo|RI|actual_state\(18)))) # (!\bloco_Operativo|REG|Mux51~4_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[20][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux51~4_combout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[28][12]~regout\,
	datad => \bloco_Operativo|REG|actual_state[20][12]~regout\,
	combout => \bloco_Operativo|REG|Mux51~5_combout\);

-- Location: LCCOMB_X28_Y16_N4
\bloco_Operativo|REG|Mux51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~2_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[21][12]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[17][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[17][12]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[21][12]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux51~2_combout\);

-- Location: LCCOMB_X27_Y17_N14
\bloco_Operativo|REG|Mux51~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~3_combout\ = (\bloco_Operativo|REG|Mux51~2_combout\ & (((\bloco_Operativo|REG|actual_state[29][12]~regout\) # (!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux51~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][12]~regout\ & ((\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][12]~regout\,
	datab => \bloco_Operativo|REG|Mux51~2_combout\,
	datac => \bloco_Operativo|REG|actual_state[29][12]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux51~3_combout\);

-- Location: LCCOMB_X31_Y21_N28
\bloco_Operativo|REG|Mux51~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17)) # ((\bloco_Operativo|REG|Mux51~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|Mux51~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux51~5_combout\,
	datad => \bloco_Operativo|REG|Mux51~3_combout\,
	combout => \bloco_Operativo|REG|Mux51~6_combout\);

-- Location: LCCOMB_X31_Y21_N6
\bloco_Operativo|REG|Mux51~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~9_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux51~6_combout\ & ((\bloco_Operativo|REG|Mux51~8_combout\))) # (!\bloco_Operativo|REG|Mux51~6_combout\ & (\bloco_Operativo|REG|Mux51~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|Mux51~1_combout\,
	datac => \bloco_Operativo|REG|Mux51~8_combout\,
	datad => \bloco_Operativo|REG|Mux51~6_combout\,
	combout => \bloco_Operativo|REG|Mux51~9_combout\);

-- Location: LCCOMB_X19_Y21_N18
\bloco_Operativo|REG|Mux51~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux51~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux51~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux51~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux51~19_combout\,
	datad => \bloco_Operativo|REG|Mux51~9_combout\,
	combout => \bloco_Operativo|REG|Mux51~20_combout\);

-- Location: LCFF_X19_Y21_N19
\bloco_Operativo|B|actual_state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux51~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(12));

-- Location: M4K_X26_Y21
\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000220",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:1:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCFF_X19_Y21_N29
\bloco_Operativo|RI|actual_state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(12));

-- Location: LCCOMB_X24_Y21_N16
\bloco_Operativo|MUX1|saida[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX1|saida[1]~1_combout\ = (\bloco_Controle|actual_state.s7~regout\ & (\bloco_Operativo|RI|actual_state\(12))) # (!\bloco_Controle|actual_state.s7~regout\ & ((\bloco_Operativo|RI|actual_state\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s7~regout\,
	datac => \bloco_Operativo|RI|actual_state\(12),
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|MUX1|saida[1]~1_combout\);

-- Location: LCCOMB_X24_Y21_N10
\bloco_Operativo|REG|Decoder0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~22_combout\ = (\bloco_Operativo|MUX1|saida[2]~2_combout\ & (!\bloco_Controle|EscReg~0_combout\ & (\bloco_Operativo|MUX1|saida[1]~1_combout\ & \bloco_Operativo|MUX1|saida[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUX1|saida[2]~2_combout\,
	datab => \bloco_Controle|EscReg~0_combout\,
	datac => \bloco_Operativo|MUX1|saida[1]~1_combout\,
	datad => \bloco_Operativo|MUX1|saida[0]~0_combout\,
	combout => \bloco_Operativo|REG|Decoder0~22_combout\);

-- Location: LCCOMB_X25_Y25_N24
\bloco_Operativo|REG|Decoder0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~35_combout\ = (\bloco_Operativo|REG|Decoder0~31_combout\ & \bloco_Operativo|REG|Decoder0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Decoder0~31_combout\,
	datad => \bloco_Operativo|REG|Decoder0~22_combout\,
	combout => \bloco_Operativo|REG|Decoder0~35_combout\);

-- Location: LCFF_X32_Y25_N19
\bloco_Operativo|REG|actual_state[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[7][27]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][27]~regout\);

-- Location: LCFF_X31_Y25_N29
\bloco_Operativo|REG|actual_state[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][27]~regout\);

-- Location: LCFF_X29_Y25_N9
\bloco_Operativo|REG|actual_state[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][27]~regout\);

-- Location: LCCOMB_X29_Y25_N8
\bloco_Operativo|REG|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[5][27]~regout\)) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[4][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[5][27]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][27]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux4~10_combout\);

-- Location: LCCOMB_X32_Y25_N28
\bloco_Operativo|REG|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~11_combout\ = (\bloco_Operativo|REG|Mux4~10_combout\ & (((\bloco_Operativo|REG|actual_state[7][27]~regout\) # (!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux4~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[6][27]~regout\ & ((\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[6][27]~regout\,
	datab => \bloco_Operativo|REG|actual_state[7][27]~regout\,
	datac => \bloco_Operativo|REG|Mux4~10_combout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux4~11_combout\);

-- Location: LCFF_X30_Y19_N27
\bloco_Operativo|REG|actual_state[12][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][27]~regout\);

-- Location: LCCOMB_X30_Y19_N26
\bloco_Operativo|REG|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[13][27]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[12][27]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][27]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[12][27]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux4~17_combout\);

-- Location: LCFF_X31_Y19_N21
\bloco_Operativo|REG|actual_state[14][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][27]~regout\);

-- Location: LCCOMB_X32_Y18_N2
\bloco_Operativo|REG|actual_state[15][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[15][27]~feeder_combout\ = \bloco_Operativo|MUX2|saida[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	combout => \bloco_Operativo|REG|actual_state[15][27]~feeder_combout\);

-- Location: LCFF_X32_Y18_N3
\bloco_Operativo|REG|actual_state[15][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[15][27]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][27]~regout\);

-- Location: LCCOMB_X31_Y19_N2
\bloco_Operativo|REG|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~18_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux4~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][27]~regout\))) # (!\bloco_Operativo|REG|Mux4~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[14][27]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|Mux4~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|Mux4~17_combout\,
	datac => \bloco_Operativo|REG|actual_state[14][27]~regout\,
	datad => \bloco_Operativo|REG|actual_state[15][27]~regout\,
	combout => \bloco_Operativo|REG|Mux4~18_combout\);

-- Location: LCFF_X29_Y22_N23
\bloco_Operativo|REG|actual_state[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][27]~regout\);

-- Location: LCFF_X31_Y21_N21
\bloco_Operativo|REG|actual_state[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][27]~regout\);

-- Location: LCFF_X29_Y21_N5
\bloco_Operativo|REG|actual_state[0][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][27]~regout\);

-- Location: LCCOMB_X29_Y21_N2
\bloco_Operativo|REG|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[2][27]~regout\)) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|actual_state[0][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[2][27]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|actual_state[0][27]~regout\,
	combout => \bloco_Operativo|REG|Mux4~14_combout\);

-- Location: LCCOMB_X29_Y22_N8
\bloco_Operativo|REG|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~15_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux4~14_combout\ & (\bloco_Operativo|REG|actual_state[3][27]~regout\)) # (!\bloco_Operativo|REG|Mux4~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][27]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[3][27]~regout\,
	datac => \bloco_Operativo|REG|actual_state[1][27]~regout\,
	datad => \bloco_Operativo|REG|Mux4~14_combout\,
	combout => \bloco_Operativo|REG|Mux4~15_combout\);

-- Location: LCFF_X33_Y22_N5
\bloco_Operativo|REG|actual_state[11][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][27]~regout\);

-- Location: LCFF_X33_Y22_N23
\bloco_Operativo|REG|actual_state[9][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][27]~regout\);

-- Location: LCCOMB_X35_Y22_N24
\bloco_Operativo|REG|actual_state[10][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[10][27]~feeder_combout\ = \bloco_Operativo|MUX2|saida[27]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	combout => \bloco_Operativo|REG|actual_state[10][27]~feeder_combout\);

-- Location: LCFF_X35_Y22_N25
\bloco_Operativo|REG|actual_state[10][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[10][27]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][27]~regout\);

-- Location: LCCOMB_X34_Y22_N20
\bloco_Operativo|REG|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~12_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[10][27]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[8][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[8][27]~regout\,
	datab => \bloco_Operativo|REG|actual_state[10][27]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux4~12_combout\);

-- Location: LCCOMB_X33_Y22_N22
\bloco_Operativo|REG|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux4~12_combout\ & (\bloco_Operativo|REG|actual_state[11][27]~regout\)) # (!\bloco_Operativo|REG|Mux4~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[9][27]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[11][27]~regout\,
	datac => \bloco_Operativo|REG|actual_state[9][27]~regout\,
	datad => \bloco_Operativo|REG|Mux4~12_combout\,
	combout => \bloco_Operativo|REG|Mux4~13_combout\);

-- Location: LCCOMB_X32_Y25_N22
\bloco_Operativo|REG|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~16_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|RI|actual_state\(24))) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux4~13_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|Mux4~15_combout\,
	datad => \bloco_Operativo|REG|Mux4~13_combout\,
	combout => \bloco_Operativo|REG|Mux4~16_combout\);

-- Location: LCCOMB_X32_Y25_N24
\bloco_Operativo|REG|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~19_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux4~16_combout\ & ((\bloco_Operativo|REG|Mux4~18_combout\))) # (!\bloco_Operativo|REG|Mux4~16_combout\ & (\bloco_Operativo|REG|Mux4~11_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|Mux4~11_combout\,
	datac => \bloco_Operativo|REG|Mux4~18_combout\,
	datad => \bloco_Operativo|REG|Mux4~16_combout\,
	combout => \bloco_Operativo|REG|Mux4~19_combout\);

-- Location: LCCOMB_X24_Y22_N2
\bloco_Operativo|REG|Mux4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux4~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux4~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux4~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux4~9_combout\,
	datab => \bloco_Operativo|RI|actual_state\(25),
	datad => \bloco_Operativo|REG|Mux4~19_combout\,
	combout => \bloco_Operativo|REG|Mux4~20_combout\);

-- Location: LCFF_X24_Y22_N3
\bloco_Operativo|A|actual_state[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux4~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(27));

-- Location: LCCOMB_X19_Y20_N30
\bloco_Operativo|ULA1|Add0~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~150_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXB|saida[27]~11_combout\) # (\bloco_Operativo|MUXA|saida[27]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[27]~11_combout\,
	datac => \bloco_Operativo|MUXA|saida[27]~5_combout\,
	datad => \bloco_Operativo|ULA1|Add0~58_combout\,
	combout => \bloco_Operativo|ULA1|Add0~150_combout\);

-- Location: LCCOMB_X19_Y20_N2
\bloco_Operativo|PC|actual_state[27]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[27]~53_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(27))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|ULAsaida|actual_state\(27),
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|PC|actual_state[27]~53_combout\);

-- Location: LCCOMB_X19_Y20_N6
\bloco_Operativo|PC|actual_state[27]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[27]~25_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (((\bloco_Operativo|PC|actual_state[27]~53_combout\)))) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~150_combout\) # 
-- ((\bloco_Operativo|ULA1|Add0~151_combout\ & \bloco_Operativo|PC|actual_state[27]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|ULA1|Add0~150_combout\,
	datac => \bloco_Operativo|ULA1|Add0~151_combout\,
	datad => \bloco_Operativo|PC|actual_state[27]~53_combout\,
	combout => \bloco_Operativo|PC|actual_state[27]~25_combout\);

-- Location: LCCOMB_X19_Y20_N10
\bloco_Operativo|PC|actual_state[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[27]~feeder_combout\ = \bloco_Operativo|PC|actual_state[27]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[27]~25_combout\,
	combout => \bloco_Operativo|PC|actual_state[27]~feeder_combout\);

-- Location: LCFF_X19_Y20_N11
\bloco_Operativo|PC|actual_state[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[27]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(25),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(27));

-- Location: LCCOMB_X19_Y20_N8
\bloco_Operativo|MUXA|saida[27]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[27]~5_combout\ = (\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|A|actual_state\(27))) # (!\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|PC|actual_state\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|A|actual_state\(27),
	datac => \bloco_Operativo|PC|actual_state\(27),
	datad => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[27]~5_combout\);

-- Location: LCCOMB_X19_Y20_N24
\bloco_Operativo|ULA1|Add0~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~185_combout\ = (\bloco_Operativo|ULA1|Add0~150_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~151_combout\,
	datad => \bloco_Operativo|ULA1|Add0~150_combout\,
	combout => \bloco_Operativo|ULA1|Add0~185_combout\);

-- Location: LCFF_X19_Y20_N25
\bloco_Operativo|ULAsaida|actual_state[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~185_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(27));

-- Location: LCFF_X25_Y17_N21
\bloco_Operativo|RDM|actual_state[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(27));

-- Location: LCCOMB_X25_Y17_N20
\bloco_Operativo|MUX2|saida[27]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[27]~5_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(27)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULAsaida|actual_state\(27),
	datac => \bloco_Operativo|RDM|actual_state\(27),
	datad => \bloco_Controle|actual_state.s4~regout\,
	combout => \bloco_Operativo|MUX2|saida[27]~5_combout\);

-- Location: LCFF_X29_Y22_N9
\bloco_Operativo|REG|actual_state[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][27]~regout\);

-- Location: LCCOMB_X29_Y21_N28
\bloco_Operativo|REG|Mux36~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~14_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[2][27]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((!\bloco_Operativo|RI|actual_state\(16) & \bloco_Operativo|REG|actual_state[0][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[2][27]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|actual_state[0][27]~regout\,
	combout => \bloco_Operativo|REG|Mux36~14_combout\);

-- Location: LCCOMB_X29_Y22_N22
\bloco_Operativo|REG|Mux36~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~15_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux36~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][27]~regout\))) # (!\bloco_Operativo|REG|Mux36~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[1][27]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux36~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[1][27]~regout\,
	datac => \bloco_Operativo|REG|actual_state[3][27]~regout\,
	datad => \bloco_Operativo|REG|Mux36~14_combout\,
	combout => \bloco_Operativo|REG|Mux36~15_combout\);

-- Location: LCCOMB_X34_Y22_N30
\bloco_Operativo|REG|Mux36~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~12_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- ((\bloco_Operativo|REG|actual_state[10][27]~regout\))) # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|actual_state[8][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[8][27]~regout\,
	datab => \bloco_Operativo|REG|actual_state[10][27]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux36~12_combout\);

-- Location: LCCOMB_X33_Y22_N4
\bloco_Operativo|REG|Mux36~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux36~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][27]~regout\))) # (!\bloco_Operativo|REG|Mux36~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][27]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux36~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[9][27]~regout\,
	datac => \bloco_Operativo|REG|actual_state[11][27]~regout\,
	datad => \bloco_Operativo|REG|Mux36~12_combout\,
	combout => \bloco_Operativo|REG|Mux36~13_combout\);

-- Location: LCCOMB_X32_Y25_N20
\bloco_Operativo|REG|Mux36~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18)) # ((\bloco_Operativo|REG|Mux36~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|Mux36~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|Mux36~15_combout\,
	datad => \bloco_Operativo|REG|Mux36~13_combout\,
	combout => \bloco_Operativo|REG|Mux36~16_combout\);

-- Location: LCFF_X30_Y19_N25
\bloco_Operativo|REG|actual_state[13][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][27]~regout\);

-- Location: LCCOMB_X30_Y19_N24
\bloco_Operativo|REG|Mux36~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[13][27]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[12][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[12][27]~regout\,
	datac => \bloco_Operativo|REG|actual_state[13][27]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux36~17_combout\);

-- Location: LCCOMB_X31_Y19_N8
\bloco_Operativo|REG|Mux36~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~18_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux36~17_combout\ & (\bloco_Operativo|REG|actual_state[15][27]~regout\)) # (!\bloco_Operativo|REG|Mux36~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[14][27]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux36~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[15][27]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[14][27]~regout\,
	datad => \bloco_Operativo|REG|Mux36~17_combout\,
	combout => \bloco_Operativo|REG|Mux36~18_combout\);

-- Location: LCCOMB_X32_Y25_N2
\bloco_Operativo|REG|Mux36~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~19_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux36~16_combout\ & ((\bloco_Operativo|REG|Mux36~18_combout\))) # (!\bloco_Operativo|REG|Mux36~16_combout\ & 
-- (\bloco_Operativo|REG|Mux36~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux36~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux36~11_combout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|Mux36~16_combout\,
	datad => \bloco_Operativo|REG|Mux36~18_combout\,
	combout => \bloco_Operativo|REG|Mux36~19_combout\);

-- Location: LCFF_X23_Y24_N5
\bloco_Operativo|REG|actual_state[23][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][27]~regout\);

-- Location: LCFF_X23_Y24_N3
\bloco_Operativo|REG|actual_state[31][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][27]~regout\);

-- Location: LCFF_X22_Y24_N23
\bloco_Operativo|REG|actual_state[19][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][27]~regout\);

-- Location: LCFF_X22_Y24_N9
\bloco_Operativo|REG|actual_state[27][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][27]~regout\);

-- Location: LCCOMB_X22_Y24_N8
\bloco_Operativo|REG|Mux36~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|actual_state[27][27]~regout\) # (\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[19][27]~regout\ & ((!\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[19][27]~regout\,
	datac => \bloco_Operativo|REG|actual_state[27][27]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux36~7_combout\);

-- Location: LCCOMB_X23_Y24_N2
\bloco_Operativo|REG|Mux36~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~8_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux36~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][27]~regout\))) # (!\bloco_Operativo|REG|Mux36~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[23][27]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux36~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[23][27]~regout\,
	datac => \bloco_Operativo|REG|actual_state[31][27]~regout\,
	datad => \bloco_Operativo|REG|Mux36~7_combout\,
	combout => \bloco_Operativo|REG|Mux36~8_combout\);

-- Location: LCFF_X29_Y17_N17
\bloco_Operativo|REG|actual_state[29][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][27]~regout\);

-- Location: LCFF_X28_Y17_N23
\bloco_Operativo|REG|actual_state[17][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][27]~regout\);

-- Location: LCFF_X29_Y17_N3
\bloco_Operativo|REG|actual_state[25][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][27]~regout\);

-- Location: LCCOMB_X29_Y17_N2
\bloco_Operativo|REG|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[25][27]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[17][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[17][27]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][27]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux36~0_combout\);

-- Location: LCCOMB_X29_Y17_N16
\bloco_Operativo|REG|Mux36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux36~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][27]~regout\))) # (!\bloco_Operativo|REG|Mux36~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[21][27]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][27]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[29][27]~regout\,
	datad => \bloco_Operativo|REG|Mux36~0_combout\,
	combout => \bloco_Operativo|REG|Mux36~1_combout\);

-- Location: LCFF_X24_Y19_N5
\bloco_Operativo|REG|actual_state[24][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][27]~regout\);

-- Location: LCFF_X24_Y19_N11
\bloco_Operativo|REG|actual_state[28][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][27]~regout\);

-- Location: LCCOMB_X24_Y19_N10
\bloco_Operativo|REG|Mux36~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~5_combout\ = (\bloco_Operativo|REG|Mux36~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][27]~regout\) # (!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux36~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][27]~regout\ & ((\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux36~4_combout\,
	datab => \bloco_Operativo|REG|actual_state[24][27]~regout\,
	datac => \bloco_Operativo|REG|actual_state[28][27]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux36~5_combout\);

-- Location: LCFF_X25_Y18_N23
\bloco_Operativo|REG|actual_state[26][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][27]~regout\);

-- Location: LCFF_X25_Y16_N9
\bloco_Operativo|REG|actual_state[22][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][27]~regout\);

-- Location: LCFF_X25_Y16_N19
\bloco_Operativo|REG|actual_state[18][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[27]~5_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][27]~regout\);

-- Location: LCCOMB_X25_Y16_N8
\bloco_Operativo|REG|Mux36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|actual_state[22][27]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[18][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[22][27]~regout\,
	datad => \bloco_Operativo|REG|actual_state[18][27]~regout\,
	combout => \bloco_Operativo|REG|Mux36~2_combout\);

-- Location: LCCOMB_X25_Y18_N22
\bloco_Operativo|REG|Mux36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux36~2_combout\ & (\bloco_Operativo|REG|actual_state[30][27]~regout\)) # (!\bloco_Operativo|REG|Mux36~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[26][27]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][27]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[26][27]~regout\,
	datad => \bloco_Operativo|REG|Mux36~2_combout\,
	combout => \bloco_Operativo|REG|Mux36~3_combout\);

-- Location: LCCOMB_X27_Y19_N10
\bloco_Operativo|REG|Mux36~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux36~3_combout\))) 
-- # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|Mux36~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux36~5_combout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux36~3_combout\,
	combout => \bloco_Operativo|REG|Mux36~6_combout\);

-- Location: LCCOMB_X27_Y19_N12
\bloco_Operativo|REG|Mux36~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~9_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux36~6_combout\ & (\bloco_Operativo|REG|Mux36~8_combout\)) # (!\bloco_Operativo|REG|Mux36~6_combout\ & ((\bloco_Operativo|REG|Mux36~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux36~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux36~8_combout\,
	datac => \bloco_Operativo|REG|Mux36~1_combout\,
	datad => \bloco_Operativo|REG|Mux36~6_combout\,
	combout => \bloco_Operativo|REG|Mux36~9_combout\);

-- Location: LCCOMB_X24_Y22_N8
\bloco_Operativo|REG|Mux36~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux36~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux36~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux36~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux36~19_combout\,
	datad => \bloco_Operativo|REG|Mux36~9_combout\,
	combout => \bloco_Operativo|REG|Mux36~20_combout\);

-- Location: LCFF_X24_Y22_N9
\bloco_Operativo|B|actual_state[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux36~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(27));

-- Location: M4K_X26_Y14
\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000143",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:3:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCFF_X22_Y20_N13
\bloco_Operativo|RI|actual_state[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(27));

-- Location: LCCOMB_X18_Y22_N22
\bloco_Controle|next_state.s6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|next_state.s6~0_combout\ = (\bloco_Controle|actual_state.s1~regout\ & (\bloco_Controle|Equal0~0_combout\ & (!\bloco_Operativo|RI|actual_state\(27) & !\bloco_Operativo|RI|actual_state\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s1~regout\,
	datab => \bloco_Controle|Equal0~0_combout\,
	datac => \bloco_Operativo|RI|actual_state\(27),
	datad => \bloco_Operativo|RI|actual_state\(28),
	combout => \bloco_Controle|next_state.s6~0_combout\);

-- Location: LCFF_X18_Y22_N23
\bloco_Controle|actual_state.s6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Controle|next_state.s6~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Controle|actual_state.s6~regout\);

-- Location: LCCOMB_X18_Y22_N0
\bloco_Controle|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|WideOr6~0_combout\ = (\bloco_Controle|actual_state.s8~regout\) # ((\bloco_Controle|actual_state.s2~regout\) # (\bloco_Controle|actual_state.s6~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Controle|actual_state.s2~regout\,
	datad => \bloco_Controle|actual_state.s6~regout\,
	combout => \bloco_Controle|WideOr6~0_combout\);

-- Location: LCFF_X28_Y25_N17
\bloco_Operativo|REG|actual_state[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][30]~regout\);

-- Location: LCFF_X28_Y25_N27
\bloco_Operativo|REG|actual_state[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][30]~regout\);

-- Location: LCCOMB_X28_Y25_N16
\bloco_Operativo|REG|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~13_combout\ = (\bloco_Operativo|REG|Mux1~12_combout\ & (((\bloco_Operativo|REG|actual_state[7][30]~regout\)) # (!\bloco_Operativo|RI|actual_state\(21)))) # (!\bloco_Operativo|REG|Mux1~12_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[5][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux1~12_combout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[5][30]~regout\,
	datad => \bloco_Operativo|REG|actual_state[7][30]~regout\,
	combout => \bloco_Operativo|REG|Mux1~13_combout\);

-- Location: LCCOMB_X32_Y20_N20
\bloco_Operativo|REG|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux1~13_combout\))) 
-- # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux1~15_combout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|Mux1~13_combout\,
	combout => \bloco_Operativo|REG|Mux1~16_combout\);

-- Location: LCFF_X33_Y21_N5
\bloco_Operativo|REG|actual_state[8][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][30]~regout\);

-- Location: LCFF_X32_Y21_N21
\bloco_Operativo|REG|actual_state[9][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][30]~regout\);

-- Location: LCCOMB_X32_Y21_N20
\bloco_Operativo|REG|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[9][30]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[8][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[8][30]~regout\,
	datac => \bloco_Operativo|REG|actual_state[9][30]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux1~10_combout\);

-- Location: LCCOMB_X32_Y19_N2
\bloco_Operativo|REG|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux1~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][30]~regout\))) # (!\bloco_Operativo|REG|Mux1~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][30]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][30]~regout\,
	datab => \bloco_Operativo|REG|actual_state[11][30]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(22),
	datad => \bloco_Operativo|REG|Mux1~10_combout\,
	combout => \bloco_Operativo|REG|Mux1~11_combout\);

-- Location: LCCOMB_X32_Y20_N14
\bloco_Operativo|REG|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~19_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux1~16_combout\ & (\bloco_Operativo|REG|Mux1~18_combout\)) # (!\bloco_Operativo|REG|Mux1~16_combout\ & ((\bloco_Operativo|REG|Mux1~11_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux1~18_combout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|Mux1~16_combout\,
	datad => \bloco_Operativo|REG|Mux1~11_combout\,
	combout => \bloco_Operativo|REG|Mux1~19_combout\);

-- Location: LCCOMB_X30_Y20_N4
\bloco_Operativo|REG|Mux1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux1~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux1~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux1~9_combout\,
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux1~19_combout\,
	combout => \bloco_Operativo|REG|Mux1~20_combout\);

-- Location: LCFF_X30_Y20_N5
\bloco_Operativo|A|actual_state[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux1~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(30));

-- Location: LCCOMB_X21_Y20_N28
\bloco_Operativo|MUXA|saida[30]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[30]~2_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(30)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state\(30),
	datac => \bloco_Controle|WideOr6~0_combout\,
	datad => \bloco_Operativo|A|actual_state\(30),
	combout => \bloco_Operativo|MUXA|saida[30]~2_combout\);

-- Location: LCCOMB_X21_Y20_N30
\bloco_Operativo|ULA1|saida[30]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|saida[30]~11_combout\ = (!\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\ & (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|MUXB|saida[30]~8_combout\) # (\bloco_Operativo|MUXA|saida[30]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[30]~8_combout\,
	datab => \bloco_Operativo|MUXA|saida[30]~2_combout\,
	datac => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|ULA1|saida[30]~11_combout\);

-- Location: LCCOMB_X20_Y20_N30
\bloco_Operativo|PC|actual_state[30]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[30]~28_combout\ = (\bloco_Operativo|ULA1|saida[0]~8_combout\ & ((\bloco_Operativo|ULA1|saida[30]~11_combout\))) # (!\bloco_Operativo|ULA1|saida[0]~8_combout\ & (\bloco_Operativo|ULA1|Add0~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~157_combout\,
	datad => \bloco_Operativo|ULA1|saida[30]~11_combout\,
	combout => \bloco_Operativo|PC|actual_state[30]~28_combout\);

-- Location: LCFF_X20_Y20_N31
\bloco_Operativo|ULAsaida|actual_state[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[30]~28_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(30));

-- Location: LCCOMB_X35_Y20_N16
\bloco_Operativo|RDM|actual_state[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|RDM|actual_state[30]~feeder_combout\ = \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(6),
	combout => \bloco_Operativo|RDM|actual_state[30]~feeder_combout\);

-- Location: LCFF_X35_Y20_N17
\bloco_Operativo|RDM|actual_state[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|RDM|actual_state[30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(30));

-- Location: LCCOMB_X32_Y20_N22
\bloco_Operativo|MUX2|saida[30]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[30]~2_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(30)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s4~regout\,
	datac => \bloco_Operativo|ULAsaida|actual_state\(30),
	datad => \bloco_Operativo|RDM|actual_state\(30),
	combout => \bloco_Operativo|MUX2|saida[30]~2_combout\);

-- Location: LCFF_X31_Y18_N29
\bloco_Operativo|REG|actual_state[11][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][30]~regout\);

-- Location: LCFF_X32_Y19_N17
\bloco_Operativo|REG|actual_state[10][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][30]~regout\);

-- Location: LCCOMB_X32_Y19_N28
\bloco_Operativo|REG|Mux33~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~11_combout\ = (\bloco_Operativo|REG|Mux33~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][30]~regout\) # ((!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux33~10_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[10][30]~regout\ & \bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux33~10_combout\,
	datab => \bloco_Operativo|REG|actual_state[11][30]~regout\,
	datac => \bloco_Operativo|REG|actual_state[10][30]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux33~11_combout\);

-- Location: LCCOMB_X32_Y20_N28
\bloco_Operativo|REG|actual_state[2][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[2][30]~feeder_combout\ = \bloco_Operativo|MUX2|saida[30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	combout => \bloco_Operativo|REG|actual_state[2][30]~feeder_combout\);

-- Location: LCFF_X32_Y20_N29
\bloco_Operativo|REG|actual_state[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[2][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][30]~regout\);

-- Location: LCCOMB_X32_Y20_N26
\bloco_Operativo|REG|actual_state[0][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[0][30]~feeder_combout\ = \bloco_Operativo|MUX2|saida[30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	combout => \bloco_Operativo|REG|actual_state[0][30]~feeder_combout\);

-- Location: LCFF_X32_Y20_N27
\bloco_Operativo|REG|actual_state[0][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[0][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][30]~regout\);

-- Location: LCFF_X32_Y21_N11
\bloco_Operativo|REG|actual_state[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][30]~regout\);

-- Location: LCCOMB_X32_Y21_N10
\bloco_Operativo|REG|Mux33~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|actual_state[1][30]~regout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[0][30]~regout\ & ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[0][30]~regout\,
	datac => \bloco_Operativo|REG|actual_state[1][30]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux33~14_combout\);

-- Location: LCCOMB_X32_Y20_N16
\bloco_Operativo|REG|Mux33~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~15_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux33~14_combout\ & (\bloco_Operativo|REG|actual_state[3][30]~regout\)) # (!\bloco_Operativo|REG|Mux33~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[2][30]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux33~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][30]~regout\,
	datab => \bloco_Operativo|REG|actual_state[2][30]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux33~14_combout\,
	combout => \bloco_Operativo|REG|Mux33~15_combout\);

-- Location: LCFF_X27_Y25_N23
\bloco_Operativo|REG|actual_state[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][30]~regout\);

-- Location: LCCOMB_X27_Y25_N22
\bloco_Operativo|REG|Mux33~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[6][30]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[4][30]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[6][30]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[4][30]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux33~12_combout\);

-- Location: LCCOMB_X28_Y25_N4
\bloco_Operativo|REG|Mux33~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~13_combout\ = (\bloco_Operativo|REG|Mux33~12_combout\ & (((\bloco_Operativo|REG|actual_state[7][30]~regout\) # (!\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|REG|Mux33~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[5][30]~regout\ & (\bloco_Operativo|RI|actual_state\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[5][30]~regout\,
	datab => \bloco_Operativo|REG|Mux33~12_combout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|actual_state[7][30]~regout\,
	combout => \bloco_Operativo|REG|Mux33~13_combout\);

-- Location: LCCOMB_X28_Y19_N16
\bloco_Operativo|REG|Mux33~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|RI|actual_state\(18))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux33~13_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux33~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|Mux33~15_combout\,
	datad => \bloco_Operativo|REG|Mux33~13_combout\,
	combout => \bloco_Operativo|REG|Mux33~16_combout\);

-- Location: LCFF_X28_Y19_N19
\bloco_Operativo|REG|actual_state[15][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][30]~regout\);

-- Location: LCCOMB_X31_Y19_N0
\bloco_Operativo|REG|actual_state[14][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[14][30]~feeder_combout\ = \bloco_Operativo|MUX2|saida[30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	combout => \bloco_Operativo|REG|actual_state[14][30]~feeder_combout\);

-- Location: LCFF_X31_Y19_N1
\bloco_Operativo|REG|actual_state[14][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[14][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][30]~regout\);

-- Location: LCCOMB_X30_Y19_N10
\bloco_Operativo|REG|actual_state[12][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[12][30]~feeder_combout\ = \bloco_Operativo|MUX2|saida[30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	combout => \bloco_Operativo|REG|actual_state[12][30]~feeder_combout\);

-- Location: LCFF_X30_Y19_N11
\bloco_Operativo|REG|actual_state[12][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[12][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][30]~regout\);

-- Location: LCCOMB_X31_Y19_N12
\bloco_Operativo|REG|Mux33~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~17_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[14][30]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[12][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[14][30]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|actual_state[12][30]~regout\,
	combout => \bloco_Operativo|REG|Mux33~17_combout\);

-- Location: LCCOMB_X28_Y19_N26
\bloco_Operativo|REG|Mux33~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~18_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux33~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][30]~regout\))) # (!\bloco_Operativo|REG|Mux33~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[13][30]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux33~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][30]~regout\,
	datab => \bloco_Operativo|REG|actual_state[15][30]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|Mux33~17_combout\,
	combout => \bloco_Operativo|REG|Mux33~18_combout\);

-- Location: LCCOMB_X28_Y19_N28
\bloco_Operativo|REG|Mux33~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux33~16_combout\ & ((\bloco_Operativo|REG|Mux33~18_combout\))) # (!\bloco_Operativo|REG|Mux33~16_combout\ & 
-- (\bloco_Operativo|REG|Mux33~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux33~11_combout\,
	datac => \bloco_Operativo|REG|Mux33~16_combout\,
	datad => \bloco_Operativo|REG|Mux33~18_combout\,
	combout => \bloco_Operativo|REG|Mux33~19_combout\);

-- Location: LCFF_X27_Y18_N31
\bloco_Operativo|REG|actual_state[30][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][30]~regout\);

-- Location: LCFF_X28_Y18_N9
\bloco_Operativo|REG|actual_state[22][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][30]~regout\);

-- Location: LCCOMB_X27_Y18_N30
\bloco_Operativo|REG|Mux33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~1_combout\ = (\bloco_Operativo|REG|Mux33~0_combout\ & (((\bloco_Operativo|REG|actual_state[30][30]~regout\)) # (!\bloco_Operativo|RI|actual_state\(18)))) # (!\bloco_Operativo|REG|Mux33~0_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[22][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux33~0_combout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[30][30]~regout\,
	datad => \bloco_Operativo|REG|actual_state[22][30]~regout\,
	combout => \bloco_Operativo|REG|Mux33~1_combout\);

-- Location: LCFF_X28_Y17_N15
\bloco_Operativo|REG|actual_state[17][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][30]~regout\);

-- Location: LCCOMB_X28_Y17_N14
\bloco_Operativo|REG|Mux33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[21][30]~regout\) # ((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (((\bloco_Operativo|REG|actual_state[17][30]~regout\ & !\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][30]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[17][30]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux33~2_combout\);

-- Location: LCFF_X27_Y17_N31
\bloco_Operativo|REG|actual_state[29][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][30]~regout\);

-- Location: LCCOMB_X27_Y17_N30
\bloco_Operativo|REG|Mux33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~3_combout\ = (\bloco_Operativo|REG|Mux33~2_combout\ & (((\bloco_Operativo|REG|actual_state[29][30]~regout\) # (!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux33~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][30]~regout\ & ((\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][30]~regout\,
	datab => \bloco_Operativo|REG|Mux33~2_combout\,
	datac => \bloco_Operativo|REG|actual_state[29][30]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux33~3_combout\);

-- Location: LCFF_X24_Y17_N25
\bloco_Operativo|REG|actual_state[20][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][30]~regout\);

-- Location: LCCOMB_X24_Y18_N14
\bloco_Operativo|REG|actual_state[28][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[28][30]~feeder_combout\ = \bloco_Operativo|MUX2|saida[30]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[30]~2_combout\,
	combout => \bloco_Operativo|REG|actual_state[28][30]~feeder_combout\);

-- Location: LCFF_X24_Y18_N15
\bloco_Operativo|REG|actual_state[28][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[28][30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][30]~regout\);

-- Location: LCCOMB_X24_Y17_N24
\bloco_Operativo|REG|Mux33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~5_combout\ = (\bloco_Operativo|REG|Mux33~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][30]~regout\)) # (!\bloco_Operativo|RI|actual_state\(18)))) # (!\bloco_Operativo|REG|Mux33~4_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[20][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux33~4_combout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[20][30]~regout\,
	datad => \bloco_Operativo|REG|actual_state[28][30]~regout\,
	combout => \bloco_Operativo|REG|Mux33~5_combout\);

-- Location: LCCOMB_X27_Y19_N2
\bloco_Operativo|REG|Mux33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17)) # ((\bloco_Operativo|REG|Mux33~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (!\bloco_Operativo|RI|actual_state\(17) & 
-- ((\bloco_Operativo|REG|Mux33~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux33~3_combout\,
	datad => \bloco_Operativo|REG|Mux33~5_combout\,
	combout => \bloco_Operativo|REG|Mux33~6_combout\);

-- Location: LCCOMB_X27_Y19_N16
\bloco_Operativo|REG|Mux33~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~9_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux33~6_combout\ & (\bloco_Operativo|REG|Mux33~8_combout\)) # (!\bloco_Operativo|REG|Mux33~6_combout\ & ((\bloco_Operativo|REG|Mux33~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux33~8_combout\,
	datab => \bloco_Operativo|REG|Mux33~1_combout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux33~6_combout\,
	combout => \bloco_Operativo|REG|Mux33~9_combout\);

-- Location: LCCOMB_X28_Y19_N6
\bloco_Operativo|REG|Mux33~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux33~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux33~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux33~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datab => \bloco_Operativo|REG|Mux33~19_combout\,
	datad => \bloco_Operativo|REG|Mux33~9_combout\,
	combout => \bloco_Operativo|REG|Mux33~20_combout\);

-- Location: LCFF_X28_Y19_N7
\bloco_Operativo|B|actual_state[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux33~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(30));

-- Location: M4K_X52_Y20
\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:3:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y20_N28
\bloco_Operativo|RI|actual_state[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|RI|actual_state[30]~feeder_combout\ = \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(6),
	combout => \bloco_Operativo|RI|actual_state[30]~feeder_combout\);

-- Location: LCFF_X22_Y20_N29
\bloco_Operativo|RI|actual_state[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|RI|actual_state[30]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(30));

-- Location: LCCOMB_X22_Y20_N26
\bloco_Controle|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|Equal0~0_combout\ = (!\bloco_Operativo|RI|actual_state\(31) & (!\bloco_Operativo|RI|actual_state\(29) & (!\bloco_Operativo|RI|actual_state\(26) & !\bloco_Operativo|RI|actual_state\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(31),
	datab => \bloco_Operativo|RI|actual_state\(29),
	datac => \bloco_Operativo|RI|actual_state\(26),
	datad => \bloco_Operativo|RI|actual_state\(30),
	combout => \bloco_Controle|Equal0~0_combout\);

-- Location: LCCOMB_X18_Y22_N28
\bloco_Controle|next_state.s8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|next_state.s8~0_combout\ = (\bloco_Controle|actual_state.s1~regout\ & (\bloco_Controle|Equal0~0_combout\ & (!\bloco_Operativo|RI|actual_state\(27) & \bloco_Operativo|RI|actual_state\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s1~regout\,
	datab => \bloco_Controle|Equal0~0_combout\,
	datac => \bloco_Operativo|RI|actual_state\(27),
	datad => \bloco_Operativo|RI|actual_state\(28),
	combout => \bloco_Controle|next_state.s8~0_combout\);

-- Location: LCFF_X18_Y22_N29
\bloco_Controle|actual_state.s8\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Controle|next_state.s8~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Controle|actual_state.s8~regout\);

-- Location: LCCOMB_X19_Y19_N18
\bloco_Operativo|PC|actual_state[25]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[25]~23_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|PC|actual_state[25]~51_combout\)) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~144_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[25]~51_combout\ & \bloco_Operativo|ULA1|Add0~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state[25]~51_combout\,
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|ULA1|Add0~145_combout\,
	datad => \bloco_Operativo|ULA1|Add0~144_combout\,
	combout => \bloco_Operativo|PC|actual_state[25]~23_combout\);

-- Location: LCCOMB_X19_Y19_N22
\bloco_Operativo|PC|actual_state[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[25]~feeder_combout\ = \bloco_Operativo|PC|actual_state[25]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[25]~23_combout\,
	combout => \bloco_Operativo|PC|actual_state[25]~feeder_combout\);

-- Location: LCFF_X19_Y19_N23
\bloco_Operativo|PC|actual_state[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[25]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(23),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(25));

-- Location: LCCOMB_X19_Y23_N0
\bloco_Operativo|MUXA|saida[25]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[25]~7_combout\ = (\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|A|actual_state\(25))) # (!\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|PC|actual_state\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(25),
	datab => \bloco_Operativo|PC|actual_state\(25),
	datad => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[25]~7_combout\);

-- Location: LCCOMB_X18_Y20_N18
\bloco_Operativo|ULA1|Add0~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~144_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[25]~7_combout\) # (\bloco_Operativo|MUXB|saida[25]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~58_combout\,
	datab => \bloco_Operativo|MUXA|saida[25]~7_combout\,
	datad => \bloco_Operativo|MUXB|saida[25]~13_combout\,
	combout => \bloco_Operativo|ULA1|Add0~144_combout\);

-- Location: LCCOMB_X19_Y20_N18
\bloco_Operativo|ULA1|Add0~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~183_combout\ = (\bloco_Operativo|ULA1|Add0~144_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|Add0~144_combout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Operativo|ULA1|Add0~145_combout\,
	combout => \bloco_Operativo|ULA1|Add0~183_combout\);

-- Location: LCFF_X19_Y20_N19
\bloco_Operativo|ULAsaida|actual_state[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~183_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(25));

-- Location: LCCOMB_X22_Y19_N26
\bloco_Operativo|MUX2|saida[25]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[25]~7_combout\ = (\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|RDM|actual_state\(25))) # (!\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s4~regout\,
	datac => \bloco_Operativo|RDM|actual_state\(25),
	datad => \bloco_Operativo|ULAsaida|actual_state\(25),
	combout => \bloco_Operativo|MUX2|saida[25]~7_combout\);

-- Location: LCCOMB_X33_Y23_N14
\bloco_Operativo|REG|actual_state[12][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[12][25]~feeder_combout\ = \bloco_Operativo|MUX2|saida[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	combout => \bloco_Operativo|REG|actual_state[12][25]~feeder_combout\);

-- Location: LCFF_X33_Y23_N15
\bloco_Operativo|REG|actual_state[12][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[12][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][25]~regout\);

-- Location: LCCOMB_X28_Y21_N0
\bloco_Operativo|REG|Mux38~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~17_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[13][25]~regout\) # ((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (((!\bloco_Operativo|RI|actual_state\(17) & \bloco_Operativo|REG|actual_state[12][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][25]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|actual_state[12][25]~regout\,
	combout => \bloco_Operativo|REG|Mux38~17_combout\);

-- Location: LCCOMB_X32_Y18_N24
\bloco_Operativo|REG|actual_state[15][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[15][25]~feeder_combout\ = \bloco_Operativo|MUX2|saida[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	combout => \bloco_Operativo|REG|actual_state[15][25]~feeder_combout\);

-- Location: LCFF_X32_Y18_N25
\bloco_Operativo|REG|actual_state[15][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[15][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][25]~regout\);

-- Location: LCCOMB_X28_Y21_N2
\bloco_Operativo|REG|Mux38~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~18_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux38~17_combout\ & (\bloco_Operativo|REG|actual_state[15][25]~regout\)) # (!\bloco_Operativo|REG|Mux38~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[14][25]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|Mux38~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|Mux38~17_combout\,
	datac => \bloco_Operativo|REG|actual_state[15][25]~regout\,
	datad => \bloco_Operativo|REG|actual_state[14][25]~regout\,
	combout => \bloco_Operativo|REG|Mux38~18_combout\);

-- Location: LCCOMB_X29_Y23_N20
\bloco_Operativo|REG|actual_state[1][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[1][25]~feeder_combout\ = \bloco_Operativo|MUX2|saida[25]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	combout => \bloco_Operativo|REG|actual_state[1][25]~feeder_combout\);

-- Location: LCFF_X29_Y23_N21
\bloco_Operativo|REG|actual_state[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[1][25]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][25]~regout\);

-- Location: LCCOMB_X29_Y23_N24
\bloco_Operativo|REG|Mux38~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~15_combout\ = (\bloco_Operativo|REG|Mux38~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][25]~regout\) # ((!\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|REG|Mux38~14_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[1][25]~regout\ & \bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux38~14_combout\,
	datab => \bloco_Operativo|REG|actual_state[3][25]~regout\,
	datac => \bloco_Operativo|REG|actual_state[1][25]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux38~15_combout\);

-- Location: LCFF_X34_Y23_N21
\bloco_Operativo|REG|actual_state[9][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[25]~7_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][25]~regout\);

-- Location: LCCOMB_X34_Y23_N2
\bloco_Operativo|REG|Mux38~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~12_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|RI|actual_state\(17))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[10][25]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[8][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[10][25]~regout\,
	datad => \bloco_Operativo|REG|actual_state[8][25]~regout\,
	combout => \bloco_Operativo|REG|Mux38~12_combout\);

-- Location: LCCOMB_X34_Y23_N20
\bloco_Operativo|REG|Mux38~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux38~12_combout\ & (\bloco_Operativo|REG|actual_state[11][25]~regout\)) # (!\bloco_Operativo|REG|Mux38~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[9][25]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux38~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[11][25]~regout\,
	datac => \bloco_Operativo|REG|actual_state[9][25]~regout\,
	datad => \bloco_Operativo|REG|Mux38~12_combout\,
	combout => \bloco_Operativo|REG|Mux38~13_combout\);

-- Location: LCCOMB_X28_Y21_N18
\bloco_Operativo|REG|Mux38~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18)) # (\bloco_Operativo|REG|Mux38~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|Mux38~15_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux38~15_combout\,
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|REG|Mux38~13_combout\,
	combout => \bloco_Operativo|REG|Mux38~16_combout\);

-- Location: LCCOMB_X28_Y21_N4
\bloco_Operativo|REG|Mux38~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~19_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux38~16_combout\ & ((\bloco_Operativo|REG|Mux38~18_combout\))) # (!\bloco_Operativo|REG|Mux38~16_combout\ & 
-- (\bloco_Operativo|REG|Mux38~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux38~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux38~11_combout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|Mux38~18_combout\,
	datad => \bloco_Operativo|REG|Mux38~16_combout\,
	combout => \bloco_Operativo|REG|Mux38~19_combout\);

-- Location: LCCOMB_X27_Y24_N6
\bloco_Operativo|REG|Mux38~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux38~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux38~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux38~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux38~9_combout\,
	datac => \bloco_Operativo|RI|actual_state\(20),
	datad => \bloco_Operativo|REG|Mux38~19_combout\,
	combout => \bloco_Operativo|REG|Mux38~20_combout\);

-- Location: LCFF_X27_Y24_N7
\bloco_Operativo|B|actual_state[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux38~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(25));

-- Location: M4K_X26_Y23
\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:3:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCFF_X22_Y20_N19
\bloco_Operativo|RI|actual_state[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(25));

-- Location: LCFF_X29_Y25_N13
\bloco_Operativo|REG|actual_state[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][17]~regout\);

-- Location: LCFF_X29_Y24_N1
\bloco_Operativo|REG|actual_state[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][17]~regout\);

-- Location: LCCOMB_X29_Y24_N0
\bloco_Operativo|REG|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~10_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21) & 
-- ((\bloco_Operativo|REG|actual_state[5][17]~regout\))) # (!\bloco_Operativo|RI|actual_state\(21) & (\bloco_Operativo|REG|actual_state[4][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[4][17]~regout\,
	datac => \bloco_Operativo|REG|actual_state[5][17]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux14~10_combout\);

-- Location: LCFF_X29_Y24_N31
\bloco_Operativo|REG|actual_state[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][17]~regout\);

-- Location: LCFF_X28_Y24_N13
\bloco_Operativo|REG|actual_state[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][17]~regout\);

-- Location: LCCOMB_X29_Y24_N30
\bloco_Operativo|REG|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux14~10_combout\ & (\bloco_Operativo|REG|actual_state[7][17]~regout\)) # (!\bloco_Operativo|REG|Mux14~10_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[6][17]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|Mux14~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|Mux14~10_combout\,
	datac => \bloco_Operativo|REG|actual_state[7][17]~regout\,
	datad => \bloco_Operativo|REG|actual_state[6][17]~regout\,
	combout => \bloco_Operativo|REG|Mux14~11_combout\);

-- Location: LCFF_X31_Y23_N15
\bloco_Operativo|REG|actual_state[11][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][17]~regout\);

-- Location: LCFF_X31_Y23_N5
\bloco_Operativo|REG|actual_state[9][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][17]~regout\);

-- Location: LCFF_X32_Y23_N31
\bloco_Operativo|REG|actual_state[8][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][17]~regout\);

-- Location: LCFF_X32_Y23_N25
\bloco_Operativo|REG|actual_state[10][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][17]~regout\);

-- Location: LCCOMB_X32_Y23_N24
\bloco_Operativo|REG|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~12_combout\ = (\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|actual_state[10][17]~regout\) # (\bloco_Operativo|RI|actual_state\(21))))) # (!\bloco_Operativo|RI|actual_state\(22) & 
-- (\bloco_Operativo|REG|actual_state[8][17]~regout\ & ((!\bloco_Operativo|RI|actual_state\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[8][17]~regout\,
	datac => \bloco_Operativo|REG|actual_state[10][17]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(21),
	combout => \bloco_Operativo|REG|Mux14~12_combout\);

-- Location: LCCOMB_X31_Y23_N4
\bloco_Operativo|REG|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~13_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux14~12_combout\ & (\bloco_Operativo|REG|actual_state[11][17]~regout\)) # (!\bloco_Operativo|REG|Mux14~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[9][17]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[11][17]~regout\,
	datac => \bloco_Operativo|REG|actual_state[9][17]~regout\,
	datad => \bloco_Operativo|REG|Mux14~12_combout\,
	combout => \bloco_Operativo|REG|Mux14~13_combout\);

-- Location: LCFF_X32_Y22_N27
\bloco_Operativo|REG|actual_state[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][17]~regout\);

-- Location: LCFF_X31_Y22_N29
\bloco_Operativo|REG|actual_state[0][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][17]~regout\);

-- Location: LCFF_X31_Y22_N11
\bloco_Operativo|REG|actual_state[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][17]~regout\);

-- Location: LCCOMB_X31_Y22_N10
\bloco_Operativo|REG|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~14_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|RI|actual_state\(22) & 
-- ((\bloco_Operativo|REG|actual_state[2][17]~regout\))) # (!\bloco_Operativo|RI|actual_state\(22) & (\bloco_Operativo|REG|actual_state[0][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[0][17]~regout\,
	datac => \bloco_Operativo|REG|actual_state[2][17]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux14~14_combout\);

-- Location: LCCOMB_X32_Y22_N26
\bloco_Operativo|REG|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~15_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux14~14_combout\ & (\bloco_Operativo|REG|actual_state[3][17]~regout\)) # (!\bloco_Operativo|REG|Mux14~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][17]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][17]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[1][17]~regout\,
	datad => \bloco_Operativo|REG|Mux14~14_combout\,
	combout => \bloco_Operativo|REG|Mux14~15_combout\);

-- Location: LCCOMB_X32_Y22_N22
\bloco_Operativo|REG|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~16_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|Mux14~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (!\bloco_Operativo|RI|actual_state\(23) & 
-- ((\bloco_Operativo|REG|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux14~13_combout\,
	datad => \bloco_Operativo|REG|Mux14~15_combout\,
	combout => \bloco_Operativo|REG|Mux14~16_combout\);

-- Location: LCCOMB_X20_Y23_N20
\bloco_Operativo|REG|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~19_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux14~16_combout\ & (\bloco_Operativo|REG|Mux14~18_combout\)) # (!\bloco_Operativo|REG|Mux14~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux14~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux14~18_combout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|Mux14~11_combout\,
	datad => \bloco_Operativo|REG|Mux14~16_combout\,
	combout => \bloco_Operativo|REG|Mux14~19_combout\);

-- Location: LCFF_X28_Y16_N15
\bloco_Operativo|REG|actual_state[17][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][17]~regout\);

-- Location: LCFF_X31_Y16_N27
\bloco_Operativo|REG|actual_state[25][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][17]~regout\);

-- Location: LCCOMB_X28_Y16_N14
\bloco_Operativo|REG|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~0_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23)) # ((\bloco_Operativo|REG|actual_state[25][17]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & 
-- (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|actual_state[17][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[17][17]~regout\,
	datad => \bloco_Operativo|REG|actual_state[25][17]~regout\,
	combout => \bloco_Operativo|REG|Mux14~0_combout\);

-- Location: LCFF_X28_Y16_N21
\bloco_Operativo|REG|actual_state[21][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][17]~regout\);

-- Location: LCFF_X31_Y16_N25
\bloco_Operativo|REG|actual_state[29][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][17]~regout\);

-- Location: LCCOMB_X28_Y16_N20
\bloco_Operativo|REG|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~1_combout\ = (\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|Mux14~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][17]~regout\))) # (!\bloco_Operativo|REG|Mux14~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[21][17]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(23) & (\bloco_Operativo|REG|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(23),
	datab => \bloco_Operativo|REG|Mux14~0_combout\,
	datac => \bloco_Operativo|REG|actual_state[21][17]~regout\,
	datad => \bloco_Operativo|REG|actual_state[29][17]~regout\,
	combout => \bloco_Operativo|REG|Mux14~1_combout\);

-- Location: LCFF_X24_Y17_N9
\bloco_Operativo|REG|actual_state[20][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][17]~regout\);

-- Location: LCFF_X21_Y18_N11
\bloco_Operativo|REG|actual_state[16][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][17]~regout\);

-- Location: LCCOMB_X24_Y17_N14
\bloco_Operativo|REG|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[20][17]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[16][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[20][17]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|actual_state[16][17]~regout\,
	combout => \bloco_Operativo|REG|Mux14~4_combout\);

-- Location: LCFF_X24_Y18_N1
\bloco_Operativo|REG|actual_state[24][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][17]~regout\);

-- Location: LCFF_X24_Y18_N19
\bloco_Operativo|REG|actual_state[28][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][17]~regout\);

-- Location: LCCOMB_X24_Y18_N0
\bloco_Operativo|REG|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~5_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux14~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][17]~regout\))) # (!\bloco_Operativo|REG|Mux14~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][17]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|Mux14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|Mux14~4_combout\,
	datac => \bloco_Operativo|REG|actual_state[24][17]~regout\,
	datad => \bloco_Operativo|REG|actual_state[28][17]~regout\,
	combout => \bloco_Operativo|REG|Mux14~5_combout\);

-- Location: LCFF_X25_Y19_N17
\bloco_Operativo|REG|actual_state[26][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][17]~regout\);

-- Location: LCFF_X25_Y19_N3
\bloco_Operativo|REG|actual_state[30][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][17]~regout\);

-- Location: LCCOMB_X25_Y19_N16
\bloco_Operativo|REG|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~3_combout\ = (\bloco_Operativo|REG|Mux14~2_combout\ & (((\bloco_Operativo|REG|actual_state[30][17]~regout\)) # (!\bloco_Operativo|RI|actual_state\(24)))) # (!\bloco_Operativo|REG|Mux14~2_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|REG|actual_state[26][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux14~2_combout\,
	datab => \bloco_Operativo|RI|actual_state\(24),
	datac => \bloco_Operativo|REG|actual_state[26][17]~regout\,
	datad => \bloco_Operativo|REG|actual_state[30][17]~regout\,
	combout => \bloco_Operativo|REG|Mux14~3_combout\);

-- Location: LCCOMB_X25_Y20_N22
\bloco_Operativo|REG|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21)) # ((\bloco_Operativo|REG|Mux14~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|Mux14~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux14~5_combout\,
	datad => \bloco_Operativo|REG|Mux14~3_combout\,
	combout => \bloco_Operativo|REG|Mux14~6_combout\);

-- Location: LCCOMB_X24_Y23_N26
\bloco_Operativo|REG|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~9_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux14~6_combout\ & (\bloco_Operativo|REG|Mux14~8_combout\)) # (!\bloco_Operativo|REG|Mux14~6_combout\ & ((\bloco_Operativo|REG|Mux14~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux14~8_combout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux14~1_combout\,
	datad => \bloco_Operativo|REG|Mux14~6_combout\,
	combout => \bloco_Operativo|REG|Mux14~9_combout\);

-- Location: LCCOMB_X20_Y23_N4
\bloco_Operativo|REG|Mux14~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux14~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux14~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux14~19_combout\,
	datad => \bloco_Operativo|REG|Mux14~9_combout\,
	combout => \bloco_Operativo|REG|Mux14~20_combout\);

-- Location: LCFF_X20_Y23_N5
\bloco_Operativo|A|actual_state[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux14~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(17));

-- Location: LCCOMB_X21_Y23_N4
\bloco_Operativo|PC|actual_state[17]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[17]~43_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(17))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(17),
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|PC|actual_state[17]~43_combout\);

-- Location: LCCOMB_X20_Y23_N0
\bloco_Operativo|PC|actual_state[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[17]~15_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (((\bloco_Operativo|PC|actual_state[17]~43_combout\)))) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~120_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[17]~43_combout\ & \bloco_Operativo|ULA1|Add0~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~120_combout\,
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|PC|actual_state[17]~43_combout\,
	datad => \bloco_Operativo|ULA1|Add0~121_combout\,
	combout => \bloco_Operativo|PC|actual_state[17]~15_combout\);

-- Location: LCCOMB_X20_Y23_N16
\bloco_Operativo|PC|actual_state[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[17]~feeder_combout\ = \bloco_Operativo|PC|actual_state[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[17]~15_combout\,
	combout => \bloco_Operativo|PC|actual_state[17]~feeder_combout\);

-- Location: LCFF_X20_Y23_N17
\bloco_Operativo|PC|actual_state[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[17]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(15),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(17));

-- Location: LCCOMB_X20_Y23_N18
\bloco_Operativo|MUXA|saida[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[17]~15_combout\ = (\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|A|actual_state\(17))) # (!\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|PC|actual_state\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|A|actual_state\(17),
	datac => \bloco_Operativo|PC|actual_state\(17),
	datad => \bloco_Controle|WideOr6~0_combout\,
	combout => \bloco_Operativo|MUXA|saida[17]~15_combout\);

-- Location: LCCOMB_X21_Y21_N20
\bloco_Operativo|ULA1|Add0~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~175_combout\ = (\bloco_Operativo|ULA1|Add0~120_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~120_combout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Operativo|ULA1|Add0~121_combout\,
	combout => \bloco_Operativo|ULA1|Add0~175_combout\);

-- Location: LCFF_X21_Y21_N21
\bloco_Operativo|ULAsaida|actual_state[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~175_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(17));

-- Location: LCCOMB_X22_Y19_N30
\bloco_Operativo|MUX2|saida[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[17]~15_combout\ = (\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|RDM|actual_state\(17))) # (!\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s4~regout\,
	datac => \bloco_Operativo|RDM|actual_state\(17),
	datad => \bloco_Operativo|ULAsaida|actual_state\(17),
	combout => \bloco_Operativo|MUX2|saida[17]~15_combout\);

-- Location: LCFF_X29_Y20_N1
\bloco_Operativo|REG|actual_state[14][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][17]~regout\);

-- Location: LCCOMB_X32_Y18_N6
\bloco_Operativo|REG|actual_state[15][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[15][17]~feeder_combout\ = \bloco_Operativo|MUX2|saida[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	combout => \bloco_Operativo|REG|actual_state[15][17]~feeder_combout\);

-- Location: LCFF_X32_Y18_N7
\bloco_Operativo|REG|actual_state[15][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[15][17]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][17]~regout\);

-- Location: LCCOMB_X29_Y21_N14
\bloco_Operativo|REG|Mux46~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~18_combout\ = (\bloco_Operativo|REG|Mux46~17_combout\ & (((\bloco_Operativo|REG|actual_state[15][17]~regout\) # (!\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|REG|Mux46~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[14][17]~regout\ & (\bloco_Operativo|RI|actual_state\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux46~17_combout\,
	datab => \bloco_Operativo|REG|actual_state[14][17]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|actual_state[15][17]~regout\,
	combout => \bloco_Operativo|REG|Mux46~18_combout\);

-- Location: LCCOMB_X32_Y23_N30
\bloco_Operativo|REG|Mux46~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[10][17]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[8][17]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][17]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[8][17]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux46~12_combout\);

-- Location: LCCOMB_X31_Y23_N14
\bloco_Operativo|REG|Mux46~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux46~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][17]~regout\))) # (!\bloco_Operativo|REG|Mux46~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][17]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux46~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[9][17]~regout\,
	datac => \bloco_Operativo|REG|actual_state[11][17]~regout\,
	datad => \bloco_Operativo|REG|Mux46~12_combout\,
	combout => \bloco_Operativo|REG|Mux46~13_combout\);

-- Location: LCCOMB_X31_Y22_N28
\bloco_Operativo|REG|Mux46~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[2][17]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[0][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[2][17]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[0][17]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux46~14_combout\);

-- Location: LCFF_X32_Y22_N25
\bloco_Operativo|REG|actual_state[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][17]~regout\);

-- Location: LCCOMB_X32_Y22_N24
\bloco_Operativo|REG|Mux46~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~15_combout\ = (\bloco_Operativo|REG|Mux46~14_combout\ & (((\bloco_Operativo|REG|actual_state[3][17]~regout\) # (!\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|REG|Mux46~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[1][17]~regout\ & ((\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[1][17]~regout\,
	datab => \bloco_Operativo|REG|Mux46~14_combout\,
	datac => \bloco_Operativo|REG|actual_state[3][17]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux46~15_combout\);

-- Location: LCCOMB_X21_Y23_N10
\bloco_Operativo|REG|Mux46~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18)) # ((\bloco_Operativo|REG|Mux46~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (!\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|Mux46~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|Mux46~13_combout\,
	datad => \bloco_Operativo|REG|Mux46~15_combout\,
	combout => \bloco_Operativo|REG|Mux46~16_combout\);

-- Location: LCCOMB_X21_Y23_N24
\bloco_Operativo|REG|Mux46~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~19_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux46~16_combout\ & ((\bloco_Operativo|REG|Mux46~18_combout\))) # (!\bloco_Operativo|REG|Mux46~16_combout\ & 
-- (\bloco_Operativo|REG|Mux46~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux46~11_combout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|Mux46~18_combout\,
	datad => \bloco_Operativo|REG|Mux46~16_combout\,
	combout => \bloco_Operativo|REG|Mux46~19_combout\);

-- Location: LCFF_X25_Y24_N15
\bloco_Operativo|REG|actual_state[31][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][17]~regout\);

-- Location: LCFF_X25_Y24_N9
\bloco_Operativo|REG|actual_state[23][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][17]~regout\);

-- Location: LCFF_X22_Y24_N5
\bloco_Operativo|REG|actual_state[27][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][17]~regout\);

-- Location: LCFF_X22_Y24_N19
\bloco_Operativo|REG|actual_state[19][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][17]~regout\);

-- Location: LCCOMB_X22_Y24_N4
\bloco_Operativo|REG|Mux46~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~7_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|RI|actual_state\(19))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[27][17]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[19][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[27][17]~regout\,
	datad => \bloco_Operativo|REG|actual_state[19][17]~regout\,
	combout => \bloco_Operativo|REG|Mux46~7_combout\);

-- Location: LCCOMB_X25_Y24_N8
\bloco_Operativo|REG|Mux46~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~8_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux46~7_combout\ & (\bloco_Operativo|REG|actual_state[31][17]~regout\)) # (!\bloco_Operativo|REG|Mux46~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[23][17]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux46~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[31][17]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][17]~regout\,
	datad => \bloco_Operativo|REG|Mux46~7_combout\,
	combout => \bloco_Operativo|REG|Mux46~8_combout\);

-- Location: LCFF_X25_Y16_N13
\bloco_Operativo|REG|actual_state[22][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][17]~regout\);

-- Location: LCFF_X25_Y16_N31
\bloco_Operativo|REG|actual_state[18][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[17]~15_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][17]~regout\);

-- Location: LCCOMB_X25_Y16_N12
\bloco_Operativo|REG|Mux46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~2_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|RI|actual_state\(18))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[22][17]~regout\)) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[18][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[22][17]~regout\,
	datad => \bloco_Operativo|REG|actual_state[18][17]~regout\,
	combout => \bloco_Operativo|REG|Mux46~2_combout\);

-- Location: LCCOMB_X25_Y19_N2
\bloco_Operativo|REG|Mux46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~3_combout\ = (\bloco_Operativo|REG|Mux46~2_combout\ & (((\bloco_Operativo|REG|actual_state[30][17]~regout\) # (!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux46~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[26][17]~regout\ & ((\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[26][17]~regout\,
	datab => \bloco_Operativo|REG|Mux46~2_combout\,
	datac => \bloco_Operativo|REG|actual_state[30][17]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux46~3_combout\);

-- Location: LCCOMB_X24_Y17_N8
\bloco_Operativo|REG|Mux46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~4_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[20][17]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[16][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[16][17]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[20][17]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux46~4_combout\);

-- Location: LCCOMB_X24_Y18_N18
\bloco_Operativo|REG|Mux46~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~5_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux46~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][17]~regout\))) # (!\bloco_Operativo|REG|Mux46~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[24][17]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[24][17]~regout\,
	datac => \bloco_Operativo|REG|actual_state[28][17]~regout\,
	datad => \bloco_Operativo|REG|Mux46~4_combout\,
	combout => \bloco_Operativo|REG|Mux46~5_combout\);

-- Location: LCCOMB_X21_Y19_N20
\bloco_Operativo|REG|Mux46~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|Mux46~3_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux46~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux46~3_combout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux46~5_combout\,
	combout => \bloco_Operativo|REG|Mux46~6_combout\);

-- Location: LCCOMB_X31_Y16_N26
\bloco_Operativo|REG|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~0_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|actual_state[25][17]~regout\) # (\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[17][17]~regout\ & ((!\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[17][17]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][17]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux46~0_combout\);

-- Location: LCCOMB_X31_Y16_N24
\bloco_Operativo|REG|Mux46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux46~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][17]~regout\))) # (!\bloco_Operativo|REG|Mux46~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[21][17]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux46~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][17]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[29][17]~regout\,
	datad => \bloco_Operativo|REG|Mux46~0_combout\,
	combout => \bloco_Operativo|REG|Mux46~1_combout\);

-- Location: LCCOMB_X21_Y23_N0
\bloco_Operativo|REG|Mux46~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~9_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux46~6_combout\ & (\bloco_Operativo|REG|Mux46~8_combout\)) # (!\bloco_Operativo|REG|Mux46~6_combout\ & ((\bloco_Operativo|REG|Mux46~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux46~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux46~8_combout\,
	datac => \bloco_Operativo|REG|Mux46~6_combout\,
	datad => \bloco_Operativo|REG|Mux46~1_combout\,
	combout => \bloco_Operativo|REG|Mux46~9_combout\);

-- Location: LCCOMB_X21_Y23_N20
\bloco_Operativo|REG|Mux46~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux46~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux46~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux46~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux46~19_combout\,
	datad => \bloco_Operativo|REG|Mux46~9_combout\,
	combout => \bloco_Operativo|REG|Mux46~20_combout\);

-- Location: LCFF_X21_Y23_N21
\bloco_Operativo|B|actual_state[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux46~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(17));

-- Location: M4K_X52_Y19
\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:2:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCFF_X29_Y21_N17
\bloco_Operativo|RI|actual_state[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(1),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(17));

-- Location: LCCOMB_X25_Y20_N4
\bloco_Operativo|REG|actual_state[26][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[26][14]~feeder_combout\ = \bloco_Operativo|MUX2|saida[14]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	combout => \bloco_Operativo|REG|actual_state[26][14]~feeder_combout\);

-- Location: LCFF_X25_Y20_N5
\bloco_Operativo|REG|actual_state[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[26][14]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][14]~regout\);

-- Location: LCCOMB_X24_Y16_N28
\bloco_Operativo|REG|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[26][14]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[18][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][14]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|actual_state[26][14]~regout\,
	combout => \bloco_Operativo|REG|Mux49~0_combout\);

-- Location: LCCOMB_X24_Y16_N8
\bloco_Operativo|REG|Mux49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux49~0_combout\ & (\bloco_Operativo|REG|actual_state[30][14]~regout\)) # (!\bloco_Operativo|REG|Mux49~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[22][14]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][14]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[22][14]~regout\,
	datad => \bloco_Operativo|REG|Mux49~0_combout\,
	combout => \bloco_Operativo|REG|Mux49~1_combout\);

-- Location: LCFF_X22_Y23_N7
\bloco_Operativo|REG|actual_state[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][14]~regout\);

-- Location: LCCOMB_X22_Y23_N2
\bloco_Operativo|REG|Mux49~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~7_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[23][14]~regout\) # ((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (((!\bloco_Operativo|RI|actual_state\(19) & \bloco_Operativo|REG|actual_state[19][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[23][14]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|actual_state[19][14]~regout\,
	combout => \bloco_Operativo|REG|Mux49~7_combout\);

-- Location: LCCOMB_X22_Y23_N6
\bloco_Operativo|REG|Mux49~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~8_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux49~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][14]~regout\))) # (!\bloco_Operativo|REG|Mux49~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[27][14]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux49~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[27][14]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[31][14]~regout\,
	datad => \bloco_Operativo|REG|Mux49~7_combout\,
	combout => \bloco_Operativo|REG|Mux49~8_combout\);

-- Location: LCCOMB_X28_Y19_N30
\bloco_Operativo|REG|Mux49~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~9_combout\ = (\bloco_Operativo|REG|Mux49~6_combout\ & (((\bloco_Operativo|REG|Mux49~8_combout\)) # (!\bloco_Operativo|RI|actual_state\(17)))) # (!\bloco_Operativo|REG|Mux49~6_combout\ & (\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|Mux49~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux49~6_combout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux49~1_combout\,
	datad => \bloco_Operativo|REG|Mux49~8_combout\,
	combout => \bloco_Operativo|REG|Mux49~9_combout\);

-- Location: LCFF_X31_Y19_N23
\bloco_Operativo|REG|actual_state[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][14]~regout\);

-- Location: LCCOMB_X31_Y19_N22
\bloco_Operativo|REG|Mux49~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[14][14]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[12][14]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[12][14]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[14][14]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux49~17_combout\);

-- Location: LCCOMB_X31_Y20_N0
\bloco_Operativo|REG|Mux49~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~18_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux49~17_combout\ & (\bloco_Operativo|REG|actual_state[15][14]~regout\)) # (!\bloco_Operativo|REG|Mux49~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[13][14]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux49~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[15][14]~regout\,
	datac => \bloco_Operativo|REG|Mux49~17_combout\,
	datad => \bloco_Operativo|REG|actual_state[13][14]~regout\,
	combout => \bloco_Operativo|REG|Mux49~18_combout\);

-- Location: LCFF_X34_Y21_N11
\bloco_Operativo|REG|actual_state[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][14]~regout\);

-- Location: LCFF_X35_Y21_N25
\bloco_Operativo|REG|actual_state[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][14]~regout\);

-- Location: LCCOMB_X34_Y21_N10
\bloco_Operativo|REG|Mux49~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~10_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17)) # ((\bloco_Operativo|REG|actual_state[9][14]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[8][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[9][14]~regout\,
	datad => \bloco_Operativo|REG|actual_state[8][14]~regout\,
	combout => \bloco_Operativo|REG|Mux49~10_combout\);

-- Location: LCCOMB_X34_Y21_N16
\bloco_Operativo|REG|Mux49~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux49~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][14]~regout\))) # (!\bloco_Operativo|REG|Mux49~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][14]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux49~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][14]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[11][14]~regout\,
	datad => \bloco_Operativo|REG|Mux49~10_combout\,
	combout => \bloco_Operativo|REG|Mux49~11_combout\);

-- Location: LCFF_X31_Y21_N9
\bloco_Operativo|REG|actual_state[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][14]~regout\);

-- Location: LCFF_X31_Y21_N19
\bloco_Operativo|REG|actual_state[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][14]~regout\);

-- Location: LCFF_X30_Y21_N23
\bloco_Operativo|REG|actual_state[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][14]~regout\);

-- Location: LCFF_X32_Y21_N25
\bloco_Operativo|REG|actual_state[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][14]~regout\);

-- Location: LCCOMB_X32_Y21_N24
\bloco_Operativo|REG|Mux49~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|actual_state[1][14]~regout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[0][14]~regout\ & ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[0][14]~regout\,
	datac => \bloco_Operativo|REG|actual_state[1][14]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux49~14_combout\);

-- Location: LCCOMB_X31_Y21_N18
\bloco_Operativo|REG|Mux49~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~15_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux49~14_combout\ & (\bloco_Operativo|REG|actual_state[3][14]~regout\)) # (!\bloco_Operativo|REG|Mux49~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[2][14]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux49~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[3][14]~regout\,
	datac => \bloco_Operativo|REG|actual_state[2][14]~regout\,
	datad => \bloco_Operativo|REG|Mux49~14_combout\,
	combout => \bloco_Operativo|REG|Mux49~15_combout\);

-- Location: LCFF_X31_Y25_N3
\bloco_Operativo|REG|actual_state[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][14]~regout\);

-- Location: LCFF_X31_Y25_N1
\bloco_Operativo|REG|actual_state[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][14]~regout\);

-- Location: LCFF_X30_Y25_N19
\bloco_Operativo|REG|actual_state[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][14]~regout\);

-- Location: LCFF_X30_Y25_N17
\bloco_Operativo|REG|actual_state[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[14]~18_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][14]~regout\);

-- Location: LCCOMB_X30_Y25_N16
\bloco_Operativo|REG|Mux49~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[6][14]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[4][14]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[4][14]~regout\,
	datac => \bloco_Operativo|REG|actual_state[6][14]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux49~12_combout\);

-- Location: LCCOMB_X31_Y25_N0
\bloco_Operativo|REG|Mux49~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux49~12_combout\ & ((\bloco_Operativo|REG|actual_state[7][14]~regout\))) # (!\bloco_Operativo|REG|Mux49~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[5][14]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux49~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[5][14]~regout\,
	datac => \bloco_Operativo|REG|actual_state[7][14]~regout\,
	datad => \bloco_Operativo|REG|Mux49~12_combout\,
	combout => \bloco_Operativo|REG|Mux49~13_combout\);

-- Location: LCCOMB_X31_Y20_N22
\bloco_Operativo|REG|Mux49~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|Mux49~13_combout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux49~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux49~15_combout\,
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|REG|Mux49~13_combout\,
	combout => \bloco_Operativo|REG|Mux49~16_combout\);

-- Location: LCCOMB_X31_Y20_N14
\bloco_Operativo|REG|Mux49~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux49~16_combout\ & (\bloco_Operativo|REG|Mux49~18_combout\)) # (!\bloco_Operativo|REG|Mux49~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux49~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux49~18_combout\,
	datac => \bloco_Operativo|REG|Mux49~11_combout\,
	datad => \bloco_Operativo|REG|Mux49~16_combout\,
	combout => \bloco_Operativo|REG|Mux49~19_combout\);

-- Location: LCCOMB_X17_Y22_N12
\bloco_Operativo|REG|Mux49~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux49~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux49~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux49~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux49~9_combout\,
	datad => \bloco_Operativo|REG|Mux49~19_combout\,
	combout => \bloco_Operativo|REG|Mux49~20_combout\);

-- Location: LCFF_X17_Y22_N13
\bloco_Operativo|B|actual_state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux49~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(14));

-- Location: M4K_X13_Y25
\bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:1:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCFF_X18_Y22_N19
\bloco_Operativo|RI|actual_state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:1:memoria_i|altsyncram_component|auto_generated|q_a\(6),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(14));

-- Location: LCCOMB_X22_Y20_N0
\bloco_Operativo|REG|Decoder0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~31_combout\ = (!\bloco_Operativo|MUX1|saida[4]~3_combout\ & ((\bloco_Controle|actual_state.s7~regout\ & ((!\bloco_Operativo|RI|actual_state\(14)))) # (!\bloco_Controle|actual_state.s7~regout\ & 
-- (!\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s7~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|RI|actual_state\(14),
	datad => \bloco_Operativo|MUX1|saida[4]~3_combout\,
	combout => \bloco_Operativo|REG|Decoder0~31_combout\);

-- Location: LCCOMB_X25_Y21_N30
\bloco_Operativo|REG|Decoder0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Decoder0~36_combout\ = (\bloco_Operativo|REG|Decoder0~31_combout\ & \bloco_Operativo|REG|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Decoder0~31_combout\,
	datad => \bloco_Operativo|REG|Decoder0~3_combout\,
	combout => \bloco_Operativo|REG|Decoder0~36_combout\);

-- Location: LCFF_X32_Y20_N9
\bloco_Operativo|REG|actual_state[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[2][16]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][16]~regout\);

-- Location: LCFF_X31_Y20_N27
\bloco_Operativo|REG|actual_state[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][16]~regout\);

-- Location: LCFF_X32_Y21_N3
\bloco_Operativo|REG|actual_state[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][16]~regout\);

-- Location: LCCOMB_X32_Y20_N18
\bloco_Operativo|REG|actual_state[0][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[0][16]~feeder_combout\ = \bloco_Operativo|MUX2|saida[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	combout => \bloco_Operativo|REG|actual_state[0][16]~feeder_combout\);

-- Location: LCFF_X32_Y20_N19
\bloco_Operativo|REG|actual_state[0][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[0][16]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][16]~regout\);

-- Location: LCCOMB_X32_Y21_N30
\bloco_Operativo|REG|Mux47~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[1][16]~regout\) # ((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (((\bloco_Operativo|REG|actual_state[0][16]~regout\ & !\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[1][16]~regout\,
	datac => \bloco_Operativo|REG|actual_state[0][16]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux47~14_combout\);

-- Location: LCCOMB_X31_Y20_N26
\bloco_Operativo|REG|Mux47~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~15_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux47~14_combout\ & ((\bloco_Operativo|REG|actual_state[3][16]~regout\))) # (!\bloco_Operativo|REG|Mux47~14_combout\ & 
-- (\bloco_Operativo|REG|actual_state[2][16]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux47~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[2][16]~regout\,
	datac => \bloco_Operativo|REG|actual_state[3][16]~regout\,
	datad => \bloco_Operativo|REG|Mux47~14_combout\,
	combout => \bloco_Operativo|REG|Mux47~15_combout\);

-- Location: LCCOMB_X27_Y23_N20
\bloco_Operativo|REG|Mux47~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux47~13_combout\)) 
-- # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux47~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux47~13_combout\,
	datab => \bloco_Operativo|REG|Mux47~15_combout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux47~16_combout\);

-- Location: LCFF_X29_Y19_N21
\bloco_Operativo|REG|actual_state[13][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][16]~regout\);

-- Location: LCCOMB_X31_Y19_N28
\bloco_Operativo|REG|Mux47~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[14][16]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[12][16]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[12][16]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[14][16]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux47~17_combout\);

-- Location: LCCOMB_X29_Y21_N20
\bloco_Operativo|REG|Mux47~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~18_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux47~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][16]~regout\))) # (!\bloco_Operativo|REG|Mux47~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[13][16]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[13][16]~regout\,
	datac => \bloco_Operativo|REG|actual_state[15][16]~regout\,
	datad => \bloco_Operativo|REG|Mux47~17_combout\,
	combout => \bloco_Operativo|REG|Mux47~18_combout\);

-- Location: LCCOMB_X32_Y21_N28
\bloco_Operativo|REG|Mux47~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~10_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[9][16]~regout\) # ((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (((\bloco_Operativo|REG|actual_state[8][16]~regout\ & !\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[9][16]~regout\,
	datac => \bloco_Operativo|REG|actual_state[8][16]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux47~10_combout\);

-- Location: LCCOMB_X23_Y22_N6
\bloco_Operativo|REG|Mux47~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux47~10_combout\ & (\bloco_Operativo|REG|actual_state[11][16]~regout\)) # (!\bloco_Operativo|REG|Mux47~10_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[10][16]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux47~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[11][16]~regout\,
	datab => \bloco_Operativo|REG|actual_state[10][16]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux47~10_combout\,
	combout => \bloco_Operativo|REG|Mux47~11_combout\);

-- Location: LCCOMB_X23_Y22_N4
\bloco_Operativo|REG|Mux47~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux47~16_combout\ & (\bloco_Operativo|REG|Mux47~18_combout\)) # (!\bloco_Operativo|REG|Mux47~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux47~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|Mux47~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux47~16_combout\,
	datac => \bloco_Operativo|REG|Mux47~18_combout\,
	datad => \bloco_Operativo|REG|Mux47~11_combout\,
	combout => \bloco_Operativo|REG|Mux47~19_combout\);

-- Location: LCFF_X23_Y24_N15
\bloco_Operativo|REG|actual_state[23][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][16]~regout\);

-- Location: LCCOMB_X23_Y24_N14
\bloco_Operativo|REG|Mux47~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[23][16]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[19][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[19][16]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][16]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux47~7_combout\);

-- Location: LCCOMB_X24_Y24_N26
\bloco_Operativo|REG|Mux47~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~8_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux47~7_combout\ & (\bloco_Operativo|REG|actual_state[31][16]~regout\)) # (!\bloco_Operativo|REG|Mux47~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[27][16]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux47~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[31][16]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[27][16]~regout\,
	datad => \bloco_Operativo|REG|Mux47~7_combout\,
	combout => \bloco_Operativo|REG|Mux47~8_combout\);

-- Location: LCFF_X29_Y16_N3
\bloco_Operativo|REG|actual_state[29][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][16]~regout\);

-- Location: LCFF_X29_Y16_N21
\bloco_Operativo|REG|actual_state[25][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][16]~regout\);

-- Location: LCFF_X28_Y16_N23
\bloco_Operativo|REG|actual_state[17][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][16]~regout\);

-- Location: LCFF_X28_Y16_N17
\bloco_Operativo|REG|actual_state[21][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[16]~16_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][16]~regout\);

-- Location: LCCOMB_X28_Y16_N16
\bloco_Operativo|REG|Mux47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|actual_state[21][16]~regout\) # (\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[17][16]~regout\ & ((!\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[17][16]~regout\,
	datac => \bloco_Operativo|REG|actual_state[21][16]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux47~2_combout\);

-- Location: LCCOMB_X29_Y16_N20
\bloco_Operativo|REG|Mux47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux47~2_combout\ & (\bloco_Operativo|REG|actual_state[29][16]~regout\)) # (!\bloco_Operativo|REG|Mux47~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[25][16]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[29][16]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][16]~regout\,
	datad => \bloco_Operativo|REG|Mux47~2_combout\,
	combout => \bloco_Operativo|REG|Mux47~3_combout\);

-- Location: LCCOMB_X23_Y22_N2
\bloco_Operativo|REG|Mux47~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17)) # (\bloco_Operativo|REG|Mux47~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|Mux47~5_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux47~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux47~3_combout\,
	combout => \bloco_Operativo|REG|Mux47~6_combout\);

-- Location: LCCOMB_X23_Y22_N12
\bloco_Operativo|REG|Mux47~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~9_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux47~6_combout\ & ((\bloco_Operativo|REG|Mux47~8_combout\))) # (!\bloco_Operativo|REG|Mux47~6_combout\ & (\bloco_Operativo|REG|Mux47~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux47~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux47~1_combout\,
	datab => \bloco_Operativo|REG|Mux47~8_combout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux47~6_combout\,
	combout => \bloco_Operativo|REG|Mux47~9_combout\);

-- Location: LCCOMB_X23_Y22_N28
\bloco_Operativo|REG|Mux47~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux47~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux47~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux47~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux47~19_combout\,
	datad => \bloco_Operativo|REG|Mux47~9_combout\,
	combout => \bloco_Operativo|REG|Mux47~20_combout\);

-- Location: LCFF_X23_Y22_N29
\bloco_Operativo|B|actual_state[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux47~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(16));

-- Location: M4K_X26_Y18
\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000832",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:2:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCFF_X30_Y21_N25
\bloco_Operativo|RI|actual_state[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(0),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(16));

-- Location: LCCOMB_X28_Y18_N12
\bloco_Operativo|REG|Mux60~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|actual_state[22][3]~regout\) # (\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[18][3]~regout\ & ((!\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[18][3]~regout\,
	datac => \bloco_Operativo|REG|actual_state[22][3]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux60~2_combout\);

-- Location: LCCOMB_X29_Y18_N4
\bloco_Operativo|REG|Mux60~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~3_combout\ = (\bloco_Operativo|REG|Mux60~2_combout\ & ((\bloco_Operativo|REG|actual_state[30][3]~regout\) # ((!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux60~2_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[26][3]~regout\ & \bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][3]~regout\,
	datab => \bloco_Operativo|REG|actual_state[26][3]~regout\,
	datac => \bloco_Operativo|REG|Mux60~2_combout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux60~3_combout\);

-- Location: LCCOMB_X23_Y22_N20
\bloco_Operativo|REG|Mux60~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux60~3_combout\))) 
-- # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|Mux60~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux60~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux60~3_combout\,
	combout => \bloco_Operativo|REG|Mux60~6_combout\);

-- Location: LCFF_X30_Y17_N1
\bloco_Operativo|REG|actual_state[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][3]~regout\);

-- Location: LCFF_X31_Y17_N27
\bloco_Operativo|REG|actual_state[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][3]~regout\);

-- Location: LCCOMB_X31_Y17_N22
\bloco_Operativo|REG|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~0_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|actual_state[25][3]~regout\) # (\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[17][3]~regout\ & ((!\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[17][3]~regout\,
	datab => \bloco_Operativo|REG|actual_state[25][3]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux60~0_combout\);

-- Location: LCCOMB_X31_Y17_N8
\bloco_Operativo|REG|Mux60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux60~0_combout\ & (\bloco_Operativo|REG|actual_state[29][3]~regout\)) # (!\bloco_Operativo|REG|Mux60~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[21][3]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][3]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[21][3]~regout\,
	datad => \bloco_Operativo|REG|Mux60~0_combout\,
	combout => \bloco_Operativo|REG|Mux60~1_combout\);

-- Location: LCCOMB_X23_Y22_N10
\bloco_Operativo|REG|Mux60~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~9_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux60~6_combout\ & (\bloco_Operativo|REG|Mux60~8_combout\)) # (!\bloco_Operativo|REG|Mux60~6_combout\ & ((\bloco_Operativo|REG|Mux60~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux60~8_combout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux60~6_combout\,
	datad => \bloco_Operativo|REG|Mux60~1_combout\,
	combout => \bloco_Operativo|REG|Mux60~9_combout\);

-- Location: LCCOMB_X33_Y20_N28
\bloco_Operativo|REG|Mux60~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[13][3]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[12][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[13][3]~regout\,
	datac => \bloco_Operativo|REG|actual_state[12][3]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux60~17_combout\);

-- Location: LCCOMB_X33_Y20_N30
\bloco_Operativo|REG|Mux60~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~18_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux60~17_combout\ & (\bloco_Operativo|REG|actual_state[15][3]~regout\)) # (!\bloco_Operativo|REG|Mux60~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[14][3]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux60~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[15][3]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][3]~regout\,
	datad => \bloco_Operativo|REG|Mux60~17_combout\,
	combout => \bloco_Operativo|REG|Mux60~18_combout\);

-- Location: LCCOMB_X30_Y24_N10
\bloco_Operativo|REG|actual_state[5][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[5][3]~feeder_combout\ = \bloco_Operativo|MUX2|saida[3]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[3]~29_combout\,
	combout => \bloco_Operativo|REG|actual_state[5][3]~feeder_combout\);

-- Location: LCFF_X30_Y24_N11
\bloco_Operativo|REG|actual_state[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[5][3]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][3]~regout\);

-- Location: LCCOMB_X29_Y25_N6
\bloco_Operativo|REG|Mux60~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~10_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|RI|actual_state\(16))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[5][3]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[4][3]~regout\,
	datad => \bloco_Operativo|REG|actual_state[5][3]~regout\,
	combout => \bloco_Operativo|REG|Mux60~10_combout\);

-- Location: LCCOMB_X32_Y25_N0
\bloco_Operativo|REG|Mux60~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux60~10_combout\ & ((\bloco_Operativo|REG|actual_state[7][3]~regout\))) # (!\bloco_Operativo|REG|Mux60~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[6][3]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux60~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[6][3]~regout\,
	datab => \bloco_Operativo|REG|actual_state[7][3]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux60~10_combout\,
	combout => \bloco_Operativo|REG|Mux60~11_combout\);

-- Location: LCCOMB_X32_Y25_N4
\bloco_Operativo|REG|Mux60~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~19_combout\ = (\bloco_Operativo|REG|Mux60~16_combout\ & (((\bloco_Operativo|REG|Mux60~18_combout\)) # (!\bloco_Operativo|RI|actual_state\(18)))) # (!\bloco_Operativo|REG|Mux60~16_combout\ & (\bloco_Operativo|RI|actual_state\(18) 
-- & ((\bloco_Operativo|REG|Mux60~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux60~16_combout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|Mux60~18_combout\,
	datad => \bloco_Operativo|REG|Mux60~11_combout\,
	combout => \bloco_Operativo|REG|Mux60~19_combout\);

-- Location: LCCOMB_X22_Y22_N18
\bloco_Operativo|REG|Mux60~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux60~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux60~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux60~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux60~9_combout\,
	datad => \bloco_Operativo|REG|Mux60~19_combout\,
	combout => \bloco_Operativo|REG|Mux60~20_combout\);

-- Location: LCFF_X22_Y22_N19
\bloco_Operativo|B|actual_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux60~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(3));

-- Location: M4K_X26_Y22
\bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000143",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:0:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCFF_X17_Y22_N11
\bloco_Operativo|RI|actual_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:0:memoria_i|altsyncram_component|auto_generated|q_a\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(3));

-- Location: LCCOMB_X17_Y22_N4
\bloco_Operativo|ULA1|saida[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|saida[0]~8_combout\ = (\bloco_Controle|actual_state.s6~regout\ & ((\bloco_Operativo|RI|actual_state\(0)) # (\bloco_Operativo|RI|actual_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(0),
	datab => \bloco_Operativo|RI|actual_state\(3),
	datad => \bloco_Controle|actual_state.s6~regout\,
	combout => \bloco_Operativo|ULA1|saida[0]~8_combout\);

-- Location: LCCOMB_X20_Y20_N24
\bloco_Operativo|PC|actual_state[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[29]~feeder_combout\ = \bloco_Operativo|PC|actual_state[29]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[29]~27_combout\,
	combout => \bloco_Operativo|PC|actual_state[29]~feeder_combout\);

-- Location: LCCOMB_X18_Y20_N12
\bloco_Operativo|MUX3|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX3|Equal2~0_combout\ = (\bloco_Controle|actual_state.s9~regout\) # (\bloco_Controle|actual_state.s8~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \bloco_Controle|actual_state.s9~regout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|MUX3|Equal2~0_combout\);

-- Location: LCCOMB_X19_Y22_N26
\bloco_Operativo|PC|actual_state[28]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[28]~54_combout\ = (!\bloco_Controle|actual_state.s9~regout\ & (((\bloco_Operativo|cPC~9_combout\ & \bloco_Operativo|cPC~21_combout\)) # (!\bloco_Controle|actual_state.s0~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s0~regout\,
	datab => \bloco_Controle|actual_state.s9~regout\,
	datac => \bloco_Operativo|cPC~9_combout\,
	datad => \bloco_Operativo|cPC~21_combout\,
	combout => \bloco_Operativo|PC|actual_state[28]~54_combout\);

-- Location: LCFF_X20_Y20_N25
\bloco_Operativo|PC|actual_state[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[29]~feeder_combout\,
	sdata => \bloco_Operativo|ULAsaida|actual_state\(29),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Operativo|MUX3|Equal2~0_combout\,
	ena => \bloco_Operativo|PC|actual_state[28]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(29));

-- Location: LCFF_X22_Y25_N5
\bloco_Operativo|REG|actual_state[23][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][29]~regout\);

-- Location: LCCOMB_X22_Y25_N4
\bloco_Operativo|REG|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~8_combout\ = (\bloco_Operativo|REG|Mux2~7_combout\ & ((\bloco_Operativo|REG|actual_state[31][29]~regout\) # ((!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux2~7_combout\ & 
-- (((\bloco_Operativo|REG|actual_state[23][29]~regout\ & \bloco_Operativo|RI|actual_state\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux2~7_combout\,
	datab => \bloco_Operativo|REG|actual_state[31][29]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][29]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(23),
	combout => \bloco_Operativo|REG|Mux2~8_combout\);

-- Location: LCFF_X24_Y19_N23
\bloco_Operativo|REG|actual_state[28][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][29]~regout\);

-- Location: LCFF_X24_Y19_N13
\bloco_Operativo|REG|actual_state[24][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][29]~regout\);

-- Location: LCFF_X23_Y19_N17
\bloco_Operativo|REG|actual_state[20][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][29]~regout\);

-- Location: LCFF_X23_Y19_N11
\bloco_Operativo|REG|actual_state[16][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][29]~regout\);

-- Location: LCCOMB_X23_Y19_N16
\bloco_Operativo|REG|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~4_combout\ = (\bloco_Operativo|RI|actual_state\(24) & (\bloco_Operativo|RI|actual_state\(23))) # (!\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[20][29]~regout\)) # (!\bloco_Operativo|RI|actual_state\(23) & ((\bloco_Operativo|REG|actual_state[16][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[20][29]~regout\,
	datad => \bloco_Operativo|REG|actual_state[16][29]~regout\,
	combout => \bloco_Operativo|REG|Mux2~4_combout\);

-- Location: LCCOMB_X24_Y19_N12
\bloco_Operativo|REG|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~5_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux2~4_combout\ & (\bloco_Operativo|REG|actual_state[28][29]~regout\)) # (!\bloco_Operativo|REG|Mux2~4_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[24][29]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[28][29]~regout\,
	datac => \bloco_Operativo|REG|actual_state[24][29]~regout\,
	datad => \bloco_Operativo|REG|Mux2~4_combout\,
	combout => \bloco_Operativo|REG|Mux2~5_combout\);

-- Location: LCFF_X25_Y18_N9
\bloco_Operativo|REG|actual_state[26][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][29]~regout\);

-- Location: LCCOMB_X29_Y18_N24
\bloco_Operativo|REG|actual_state[30][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[30][29]~feeder_combout\ = \bloco_Operativo|MUX2|saida[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	combout => \bloco_Operativo|REG|actual_state[30][29]~feeder_combout\);

-- Location: LCFF_X29_Y18_N25
\bloco_Operativo|REG|actual_state[30][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[30][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][29]~regout\);

-- Location: LCFF_X25_Y16_N1
\bloco_Operativo|REG|actual_state[22][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[22][29]~regout\);

-- Location: LCCOMB_X24_Y16_N26
\bloco_Operativo|REG|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~2_combout\ = (\bloco_Operativo|RI|actual_state\(23) & (((\bloco_Operativo|REG|actual_state[22][29]~regout\) # (\bloco_Operativo|RI|actual_state\(24))))) # (!\bloco_Operativo|RI|actual_state\(23) & 
-- (\bloco_Operativo|REG|actual_state[18][29]~regout\ & ((!\bloco_Operativo|RI|actual_state\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][29]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(23),
	datac => \bloco_Operativo|REG|actual_state[22][29]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(24),
	combout => \bloco_Operativo|REG|Mux2~2_combout\);

-- Location: LCCOMB_X25_Y18_N18
\bloco_Operativo|REG|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~3_combout\ = (\bloco_Operativo|RI|actual_state\(24) & ((\bloco_Operativo|REG|Mux2~2_combout\ & ((\bloco_Operativo|REG|actual_state[30][29]~regout\))) # (!\bloco_Operativo|REG|Mux2~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[26][29]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(24) & (((\bloco_Operativo|REG|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(24),
	datab => \bloco_Operativo|REG|actual_state[26][29]~regout\,
	datac => \bloco_Operativo|REG|actual_state[30][29]~regout\,
	datad => \bloco_Operativo|REG|Mux2~2_combout\,
	combout => \bloco_Operativo|REG|Mux2~3_combout\);

-- Location: LCCOMB_X31_Y18_N0
\bloco_Operativo|REG|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~6_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|RI|actual_state\(21)) # ((\bloco_Operativo|REG|Mux2~3_combout\)))) # (!\bloco_Operativo|RI|actual_state\(22) & (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|Mux2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|Mux2~5_combout\,
	datad => \bloco_Operativo|REG|Mux2~3_combout\,
	combout => \bloco_Operativo|REG|Mux2~6_combout\);

-- Location: LCCOMB_X30_Y20_N14
\bloco_Operativo|REG|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~9_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|Mux2~6_combout\ & ((\bloco_Operativo|REG|Mux2~8_combout\))) # (!\bloco_Operativo|REG|Mux2~6_combout\ & (\bloco_Operativo|REG|Mux2~1_combout\)))) # 
-- (!\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux2~1_combout\,
	datab => \bloco_Operativo|REG|Mux2~8_combout\,
	datac => \bloco_Operativo|RI|actual_state\(21),
	datad => \bloco_Operativo|REG|Mux2~6_combout\,
	combout => \bloco_Operativo|REG|Mux2~9_combout\);

-- Location: LCFF_X22_Y19_N17
\bloco_Operativo|REG|actual_state[15][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][29]~regout\);

-- Location: LCFF_X29_Y19_N15
\bloco_Operativo|REG|actual_state[13][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][29]~regout\);

-- Location: LCCOMB_X29_Y19_N14
\bloco_Operativo|REG|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~17_combout\ = (\bloco_Operativo|RI|actual_state\(21) & (((\bloco_Operativo|REG|actual_state[13][29]~regout\) # (\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (\bloco_Operativo|REG|actual_state[12][29]~regout\ & ((!\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[12][29]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(21),
	datac => \bloco_Operativo|REG|actual_state[13][29]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux2~17_combout\);

-- Location: LCCOMB_X29_Y19_N0
\bloco_Operativo|REG|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~18_combout\ = (\bloco_Operativo|REG|Mux2~17_combout\ & (((\bloco_Operativo|REG|actual_state[15][29]~regout\) # (!\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|REG|Mux2~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[14][29]~regout\ & ((\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[14][29]~regout\,
	datab => \bloco_Operativo|REG|actual_state[15][29]~regout\,
	datac => \bloco_Operativo|REG|Mux2~17_combout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux2~18_combout\);

-- Location: LCCOMB_X25_Y25_N10
\bloco_Operativo|REG|actual_state[7][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[7][29]~feeder_combout\ = \bloco_Operativo|MUX2|saida[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	combout => \bloco_Operativo|REG|actual_state[7][29]~feeder_combout\);

-- Location: LCFF_X25_Y25_N11
\bloco_Operativo|REG|actual_state[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[7][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][29]~regout\);

-- Location: LCFF_X27_Y25_N17
\bloco_Operativo|REG|actual_state[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[6][29]~regout\);

-- Location: LCCOMB_X24_Y25_N10
\bloco_Operativo|REG|actual_state[5][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[5][29]~feeder_combout\ = \bloco_Operativo|MUX2|saida[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	combout => \bloco_Operativo|REG|actual_state[5][29]~feeder_combout\);

-- Location: LCFF_X24_Y25_N11
\bloco_Operativo|REG|actual_state[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[5][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][29]~regout\);

-- Location: LCFF_X27_Y25_N31
\bloco_Operativo|REG|actual_state[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][29]~regout\);

-- Location: LCCOMB_X27_Y25_N30
\bloco_Operativo|REG|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~10_combout\ = (\bloco_Operativo|RI|actual_state\(21) & ((\bloco_Operativo|REG|actual_state[5][29]~regout\) # ((\bloco_Operativo|RI|actual_state\(22))))) # (!\bloco_Operativo|RI|actual_state\(21) & 
-- (((\bloco_Operativo|REG|actual_state[4][29]~regout\ & !\bloco_Operativo|RI|actual_state\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(21),
	datab => \bloco_Operativo|REG|actual_state[5][29]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][29]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(22),
	combout => \bloco_Operativo|REG|Mux2~10_combout\);

-- Location: LCCOMB_X27_Y25_N16
\bloco_Operativo|REG|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~11_combout\ = (\bloco_Operativo|RI|actual_state\(22) & ((\bloco_Operativo|REG|Mux2~10_combout\ & (\bloco_Operativo|REG|actual_state[7][29]~regout\)) # (!\bloco_Operativo|REG|Mux2~10_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[6][29]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(22) & (((\bloco_Operativo|REG|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(22),
	datab => \bloco_Operativo|REG|actual_state[7][29]~regout\,
	datac => \bloco_Operativo|REG|actual_state[6][29]~regout\,
	datad => \bloco_Operativo|REG|Mux2~10_combout\,
	combout => \bloco_Operativo|REG|Mux2~11_combout\);

-- Location: LCCOMB_X31_Y24_N4
\bloco_Operativo|REG|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~19_combout\ = (\bloco_Operativo|REG|Mux2~16_combout\ & ((\bloco_Operativo|REG|Mux2~18_combout\) # ((!\bloco_Operativo|RI|actual_state\(23))))) # (!\bloco_Operativo|REG|Mux2~16_combout\ & (((\bloco_Operativo|RI|actual_state\(23) & 
-- \bloco_Operativo|REG|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux2~16_combout\,
	datab => \bloco_Operativo|REG|Mux2~18_combout\,
	datac => \bloco_Operativo|RI|actual_state\(23),
	datad => \bloco_Operativo|REG|Mux2~11_combout\,
	combout => \bloco_Operativo|REG|Mux2~19_combout\);

-- Location: LCCOMB_X30_Y20_N18
\bloco_Operativo|REG|Mux2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux2~20_combout\ = (\bloco_Operativo|RI|actual_state\(25) & (\bloco_Operativo|REG|Mux2~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(25) & ((\bloco_Operativo|REG|Mux2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(25),
	datac => \bloco_Operativo|REG|Mux2~9_combout\,
	datad => \bloco_Operativo|REG|Mux2~19_combout\,
	combout => \bloco_Operativo|REG|Mux2~20_combout\);

-- Location: LCFF_X30_Y20_N19
\bloco_Operativo|A|actual_state[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux2~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|A|actual_state\(29));

-- Location: LCCOMB_X17_Y20_N4
\bloco_Operativo|MUXA|saida[29]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[29]~3_combout\ = (\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|A|actual_state\(29)))) # (!\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|PC|actual_state\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|WideOr6~0_combout\,
	datab => \bloco_Operativo|PC|actual_state\(29),
	datad => \bloco_Operativo|A|actual_state\(29),
	combout => \bloco_Operativo|MUXA|saida[29]~3_combout\);

-- Location: LCCOMB_X21_Y20_N14
\bloco_Operativo|ULA1|saida[29]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|saida[29]~10_combout\ = (!\bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\ & (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|MUXB|saida[29]~9_combout\) # (\bloco_Operativo|MUXA|saida[29]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[29]~9_combout\,
	datab => \bloco_Operativo|MUXA|saida[29]~3_combout\,
	datac => \bloco_Operativo|operacao_ULA|Operacao[2]~0_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|ULA1|saida[29]~10_combout\);

-- Location: LCCOMB_X20_Y20_N22
\bloco_Operativo|PC|actual_state[29]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[29]~27_combout\ = (\bloco_Operativo|ULA1|saida[0]~8_combout\ & (\bloco_Operativo|ULA1|saida[29]~10_combout\)) # (!\bloco_Operativo|ULA1|saida[0]~8_combout\ & ((\bloco_Operativo|ULA1|Add0~155_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|saida[29]~10_combout\,
	datad => \bloco_Operativo|ULA1|Add0~155_combout\,
	combout => \bloco_Operativo|PC|actual_state[29]~27_combout\);

-- Location: LCFF_X20_Y20_N23
\bloco_Operativo|ULAsaida|actual_state[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[29]~27_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(29));

-- Location: LCCOMB_X22_Y19_N24
\bloco_Operativo|MUX2|saida[29]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[29]~3_combout\ = (\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|RDM|actual_state\(29))) # (!\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Controle|actual_state.s4~regout\,
	datac => \bloco_Operativo|RDM|actual_state\(29),
	datad => \bloco_Operativo|ULAsaida|actual_state\(29),
	combout => \bloco_Operativo|MUX2|saida[29]~3_combout\);

-- Location: LCFF_X22_Y25_N19
\bloco_Operativo|REG|actual_state[31][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][29]~regout\);

-- Location: LCFF_X22_Y24_N1
\bloco_Operativo|REG|actual_state[27][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[27][29]~regout\);

-- Location: LCFF_X22_Y24_N3
\bloco_Operativo|REG|actual_state[19][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][29]~regout\);

-- Location: LCCOMB_X22_Y24_N0
\bloco_Operativo|REG|Mux34~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18)) # ((\bloco_Operativo|REG|actual_state[27][29]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & 
-- (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[19][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[27][29]~regout\,
	datad => \bloco_Operativo|REG|actual_state[19][29]~regout\,
	combout => \bloco_Operativo|REG|Mux34~7_combout\);

-- Location: LCCOMB_X22_Y25_N12
\bloco_Operativo|REG|Mux34~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~8_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux34~7_combout\ & (\bloco_Operativo|REG|actual_state[31][29]~regout\)) # (!\bloco_Operativo|REG|Mux34~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[23][29]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux34~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[31][29]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][29]~regout\,
	datad => \bloco_Operativo|REG|Mux34~7_combout\,
	combout => \bloco_Operativo|REG|Mux34~8_combout\);

-- Location: LCCOMB_X24_Y19_N22
\bloco_Operativo|REG|Mux34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~5_combout\ = (\bloco_Operativo|REG|Mux34~4_combout\ & (((\bloco_Operativo|REG|actual_state[28][29]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19)))) # (!\bloco_Operativo|REG|Mux34~4_combout\ & 
-- (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[24][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux34~4_combout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[28][29]~regout\,
	datad => \bloco_Operativo|REG|actual_state[24][29]~regout\,
	combout => \bloco_Operativo|REG|Mux34~5_combout\);

-- Location: LCFF_X25_Y16_N27
\bloco_Operativo|REG|actual_state[18][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[18][29]~regout\);

-- Location: LCCOMB_X25_Y16_N0
\bloco_Operativo|REG|Mux34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~2_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[22][29]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[18][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[18][29]~regout\,
	datac => \bloco_Operativo|REG|actual_state[22][29]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux34~2_combout\);

-- Location: LCCOMB_X25_Y18_N4
\bloco_Operativo|REG|Mux34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux34~2_combout\ & (\bloco_Operativo|REG|actual_state[30][29]~regout\)) # (!\bloco_Operativo|REG|Mux34~2_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[26][29]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[30][29]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[26][29]~regout\,
	datad => \bloco_Operativo|REG|Mux34~2_combout\,
	combout => \bloco_Operativo|REG|Mux34~3_combout\);

-- Location: LCCOMB_X27_Y19_N14
\bloco_Operativo|REG|Mux34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|RI|actual_state\(17))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux34~3_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|Mux34~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux34~5_combout\,
	datad => \bloco_Operativo|REG|Mux34~3_combout\,
	combout => \bloco_Operativo|REG|Mux34~6_combout\);

-- Location: LCFF_X28_Y17_N13
\bloco_Operativo|REG|actual_state[21][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][29]~regout\);

-- Location: LCFF_X28_Y17_N27
\bloco_Operativo|REG|actual_state[17][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][29]~regout\);

-- Location: LCCOMB_X28_Y17_N26
\bloco_Operativo|REG|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[25][29]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[17][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[25][29]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[17][29]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux34~0_combout\);

-- Location: LCCOMB_X28_Y17_N12
\bloco_Operativo|REG|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux34~0_combout\ & (\bloco_Operativo|REG|actual_state[29][29]~regout\)) # (!\bloco_Operativo|REG|Mux34~0_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[21][29]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[29][29]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[21][29]~regout\,
	datad => \bloco_Operativo|REG|Mux34~0_combout\,
	combout => \bloco_Operativo|REG|Mux34~1_combout\);

-- Location: LCCOMB_X27_Y19_N0
\bloco_Operativo|REG|Mux34~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~9_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux34~6_combout\ & (\bloco_Operativo|REG|Mux34~8_combout\)) # (!\bloco_Operativo|REG|Mux34~6_combout\ & ((\bloco_Operativo|REG|Mux34~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux34~8_combout\,
	datac => \bloco_Operativo|REG|Mux34~6_combout\,
	datad => \bloco_Operativo|REG|Mux34~1_combout\,
	combout => \bloco_Operativo|REG|Mux34~9_combout\);

-- Location: LCFF_X30_Y19_N13
\bloco_Operativo|REG|actual_state[12][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][29]~regout\);

-- Location: LCCOMB_X30_Y19_N12
\bloco_Operativo|REG|Mux34~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|RI|actual_state\(16))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- ((\bloco_Operativo|REG|actual_state[13][29]~regout\))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[12][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[12][29]~regout\,
	datad => \bloco_Operativo|REG|actual_state[13][29]~regout\,
	combout => \bloco_Operativo|REG|Mux34~17_combout\);

-- Location: LCCOMB_X29_Y18_N2
\bloco_Operativo|REG|actual_state[14][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[14][29]~feeder_combout\ = \bloco_Operativo|MUX2|saida[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	combout => \bloco_Operativo|REG|actual_state[14][29]~feeder_combout\);

-- Location: LCFF_X29_Y18_N3
\bloco_Operativo|REG|actual_state[14][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[14][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][29]~regout\);

-- Location: LCCOMB_X29_Y19_N30
\bloco_Operativo|REG|Mux34~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~18_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux34~17_combout\ & (\bloco_Operativo|REG|actual_state[15][29]~regout\)) # (!\bloco_Operativo|REG|Mux34~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[14][29]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux34~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[15][29]~regout\,
	datac => \bloco_Operativo|REG|Mux34~17_combout\,
	datad => \bloco_Operativo|REG|actual_state[14][29]~regout\,
	combout => \bloco_Operativo|REG|Mux34~18_combout\);

-- Location: LCCOMB_X33_Y23_N18
\bloco_Operativo|REG|actual_state[11][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[11][29]~feeder_combout\ = \bloco_Operativo|MUX2|saida[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	combout => \bloco_Operativo|REG|actual_state[11][29]~feeder_combout\);

-- Location: LCFF_X33_Y23_N19
\bloco_Operativo|REG|actual_state[11][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[11][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][29]~regout\);

-- Location: LCFF_X33_Y21_N3
\bloco_Operativo|REG|actual_state[8][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][29]~regout\);

-- Location: LCCOMB_X34_Y23_N24
\bloco_Operativo|REG|actual_state[10][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[10][29]~feeder_combout\ = \bloco_Operativo|MUX2|saida[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	combout => \bloco_Operativo|REG|actual_state[10][29]~feeder_combout\);

-- Location: LCFF_X34_Y23_N25
\bloco_Operativo|REG|actual_state[10][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[10][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][29]~regout\);

-- Location: LCCOMB_X33_Y21_N2
\bloco_Operativo|REG|Mux34~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16)) # ((\bloco_Operativo|REG|actual_state[10][29]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[8][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[8][29]~regout\,
	datad => \bloco_Operativo|REG|actual_state[10][29]~regout\,
	combout => \bloco_Operativo|REG|Mux34~12_combout\);

-- Location: LCCOMB_X34_Y23_N30
\bloco_Operativo|REG|actual_state[9][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[9][29]~feeder_combout\ = \bloco_Operativo|MUX2|saida[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	combout => \bloco_Operativo|REG|actual_state[9][29]~feeder_combout\);

-- Location: LCFF_X34_Y23_N31
\bloco_Operativo|REG|actual_state[9][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[9][29]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][29]~regout\);

-- Location: LCCOMB_X33_Y23_N26
\bloco_Operativo|REG|Mux34~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux34~12_combout\ & (\bloco_Operativo|REG|actual_state[11][29]~regout\)) # (!\bloco_Operativo|REG|Mux34~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[9][29]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux34~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[11][29]~regout\,
	datac => \bloco_Operativo|REG|Mux34~12_combout\,
	datad => \bloco_Operativo|REG|actual_state[9][29]~regout\,
	combout => \bloco_Operativo|REG|Mux34~13_combout\);

-- Location: LCFF_X32_Y22_N3
\bloco_Operativo|REG|actual_state[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][29]~regout\);

-- Location: LCFF_X32_Y22_N5
\bloco_Operativo|REG|actual_state[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][29]~regout\);

-- Location: LCFF_X31_Y22_N3
\bloco_Operativo|REG|actual_state[0][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][29]~regout\);

-- Location: LCFF_X31_Y22_N17
\bloco_Operativo|REG|actual_state[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[29]~3_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][29]~regout\);

-- Location: LCCOMB_X31_Y22_N16
\bloco_Operativo|REG|Mux34~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- ((\bloco_Operativo|REG|actual_state[2][29]~regout\))) # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|actual_state[0][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[0][29]~regout\,
	datac => \bloco_Operativo|REG|actual_state[2][29]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux34~14_combout\);

-- Location: LCCOMB_X32_Y22_N30
\bloco_Operativo|REG|Mux34~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~15_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux34~14_combout\ & (\bloco_Operativo|REG|actual_state[3][29]~regout\)) # (!\bloco_Operativo|REG|Mux34~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][29]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux34~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[3][29]~regout\,
	datac => \bloco_Operativo|REG|actual_state[1][29]~regout\,
	datad => \bloco_Operativo|REG|Mux34~14_combout\,
	combout => \bloco_Operativo|REG|Mux34~15_combout\);

-- Location: LCCOMB_X32_Y22_N8
\bloco_Operativo|REG|Mux34~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~16_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|RI|actual_state\(19))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|Mux34~13_combout\)) # 
-- (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux34~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux34~13_combout\,
	datad => \bloco_Operativo|REG|Mux34~15_combout\,
	combout => \bloco_Operativo|REG|Mux34~16_combout\);

-- Location: LCCOMB_X28_Y19_N22
\bloco_Operativo|REG|Mux34~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~19_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux34~16_combout\ & ((\bloco_Operativo|REG|Mux34~18_combout\))) # (!\bloco_Operativo|REG|Mux34~16_combout\ & 
-- (\bloco_Operativo|REG|Mux34~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux34~11_combout\,
	datab => \bloco_Operativo|REG|Mux34~18_combout\,
	datac => \bloco_Operativo|RI|actual_state\(18),
	datad => \bloco_Operativo|REG|Mux34~16_combout\,
	combout => \bloco_Operativo|REG|Mux34~19_combout\);

-- Location: LCCOMB_X28_Y19_N8
\bloco_Operativo|REG|Mux34~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux34~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux34~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux34~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux34~9_combout\,
	datad => \bloco_Operativo|REG|Mux34~19_combout\,
	combout => \bloco_Operativo|REG|Mux34~20_combout\);

-- Location: LCFF_X28_Y19_N9
\bloco_Operativo|B|actual_state[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux34~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(29));

-- Location: M4K_X26_Y15
\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A2",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:3:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCFF_X22_Y20_N31
\bloco_Operativo|RI|actual_state[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(5),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(29));

-- Location: LCCOMB_X18_Y21_N26
\bloco_Controle|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|Selector2~0_combout\ = (\bloco_Controle|Equal1~0_combout\ & (\bloco_Controle|actual_state.s2~regout\ & (\bloco_Operativo|RI|actual_state\(26) & !\bloco_Operativo|RI|actual_state\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|Equal1~0_combout\,
	datab => \bloco_Controle|actual_state.s2~regout\,
	datac => \bloco_Operativo|RI|actual_state\(26),
	datad => \bloco_Operativo|RI|actual_state\(29),
	combout => \bloco_Controle|Selector2~0_combout\);

-- Location: LCFF_X18_Y21_N27
\bloco_Controle|actual_state.s3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Controle|Selector2~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Controle|actual_state.s3~regout\);

-- Location: LCCOMB_X23_Y21_N24
\bloco_Controle|actual_state.s4~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|actual_state.s4~feeder_combout\ = \bloco_Controle|actual_state.s3~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Controle|actual_state.s3~regout\,
	combout => \bloco_Controle|actual_state.s4~feeder_combout\);

-- Location: LCFF_X23_Y21_N25
\bloco_Controle|actual_state.s4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Controle|actual_state.s4~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Controle|actual_state.s4~regout\);

-- Location: LCCOMB_X22_Y22_N14
\bloco_Operativo|MUX2|saida[18]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[18]~14_combout\ = (\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|RDM|actual_state\(18)))) # (!\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(18),
	datac => \bloco_Operativo|RDM|actual_state\(18),
	datad => \bloco_Controle|actual_state.s4~regout\,
	combout => \bloco_Operativo|MUX2|saida[18]~14_combout\);

-- Location: LCCOMB_X23_Y16_N24
\bloco_Operativo|REG|actual_state[30][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[30][18]~feeder_combout\ = \bloco_Operativo|MUX2|saida[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	combout => \bloco_Operativo|REG|actual_state[30][18]~feeder_combout\);

-- Location: LCFF_X23_Y16_N25
\bloco_Operativo|REG|actual_state[30][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[30][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][18]~regout\);

-- Location: LCCOMB_X25_Y17_N28
\bloco_Operativo|REG|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[26][18]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[18][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|actual_state[26][18]~regout\,
	combout => \bloco_Operativo|REG|Mux45~0_combout\);

-- Location: LCCOMB_X24_Y17_N22
\bloco_Operativo|REG|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux45~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][18]~regout\))) # (!\bloco_Operativo|REG|Mux45~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][18]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[30][18]~regout\,
	datad => \bloco_Operativo|REG|Mux45~0_combout\,
	combout => \bloco_Operativo|REG|Mux45~1_combout\);

-- Location: LCFF_X29_Y16_N7
\bloco_Operativo|REG|actual_state[29][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][18]~regout\);

-- Location: LCFF_X30_Y16_N7
\bloco_Operativo|REG|actual_state[21][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][18]~regout\);

-- Location: LCCOMB_X30_Y16_N6
\bloco_Operativo|REG|Mux45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|actual_state[21][18]~regout\) # (\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[17][18]~regout\ & ((!\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[17][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[21][18]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux45~2_combout\);

-- Location: LCCOMB_X29_Y16_N6
\bloco_Operativo|REG|Mux45~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux45~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][18]~regout\))) # (!\bloco_Operativo|REG|Mux45~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][18]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[25][18]~regout\,
	datac => \bloco_Operativo|REG|actual_state[29][18]~regout\,
	datad => \bloco_Operativo|REG|Mux45~2_combout\,
	combout => \bloco_Operativo|REG|Mux45~3_combout\);

-- Location: LCCOMB_X25_Y25_N30
\bloco_Operativo|REG|Mux45~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux45~3_combout\) # (\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|Mux45~5_combout\ & 
-- ((!\bloco_Operativo|RI|actual_state\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux45~5_combout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux45~3_combout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux45~6_combout\);

-- Location: LCCOMB_X25_Y25_N16
\bloco_Operativo|REG|Mux45~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~9_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux45~6_combout\ & (\bloco_Operativo|REG|Mux45~8_combout\)) # (!\bloco_Operativo|REG|Mux45~6_combout\ & ((\bloco_Operativo|REG|Mux45~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux45~8_combout\,
	datab => \bloco_Operativo|REG|Mux45~1_combout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux45~6_combout\,
	combout => \bloco_Operativo|REG|Mux45~9_combout\);

-- Location: LCFF_X29_Y20_N15
\bloco_Operativo|REG|actual_state[13][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][18]~regout\);

-- Location: LCFF_X33_Y20_N9
\bloco_Operativo|REG|actual_state[12][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][18]~regout\);

-- Location: LCCOMB_X33_Y20_N8
\bloco_Operativo|REG|Mux45~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~17_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[14][18]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[12][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[14][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[12][18]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux45~17_combout\);

-- Location: LCCOMB_X29_Y20_N22
\bloco_Operativo|REG|Mux45~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~18_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux45~17_combout\ & (\bloco_Operativo|REG|actual_state[15][18]~regout\)) # (!\bloco_Operativo|REG|Mux45~17_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[13][18]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[15][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[13][18]~regout\,
	datad => \bloco_Operativo|REG|Mux45~17_combout\,
	combout => \bloco_Operativo|REG|Mux45~18_combout\);

-- Location: LCCOMB_X29_Y25_N18
\bloco_Operativo|REG|Mux45~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[6][18]~regout\) # ((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (((\bloco_Operativo|REG|actual_state[4][18]~regout\ & !\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[6][18]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][18]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux45~12_combout\);

-- Location: LCCOMB_X30_Y24_N6
\bloco_Operativo|REG|actual_state[5][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[5][18]~feeder_combout\ = \bloco_Operativo|MUX2|saida[18]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[18]~14_combout\,
	combout => \bloco_Operativo|REG|actual_state[5][18]~feeder_combout\);

-- Location: LCFF_X30_Y24_N7
\bloco_Operativo|REG|actual_state[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[5][18]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[5][18]~regout\);

-- Location: LCCOMB_X30_Y24_N30
\bloco_Operativo|REG|Mux45~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux45~12_combout\ & (\bloco_Operativo|REG|actual_state[7][18]~regout\)) # (!\bloco_Operativo|REG|Mux45~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[5][18]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[7][18]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux45~12_combout\,
	datad => \bloco_Operativo|REG|actual_state[5][18]~regout\,
	combout => \bloco_Operativo|REG|Mux45~13_combout\);

-- Location: LCCOMB_X30_Y24_N0
\bloco_Operativo|REG|Mux45~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|Mux45~13_combout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux45~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux45~15_combout\,
	datab => \bloco_Operativo|REG|Mux45~13_combout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux45~16_combout\);

-- Location: LCCOMB_X30_Y24_N22
\bloco_Operativo|REG|Mux45~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux45~16_combout\ & ((\bloco_Operativo|REG|Mux45~18_combout\))) # (!\bloco_Operativo|REG|Mux45~16_combout\ & 
-- (\bloco_Operativo|REG|Mux45~11_combout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux45~11_combout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux45~18_combout\,
	datad => \bloco_Operativo|REG|Mux45~16_combout\,
	combout => \bloco_Operativo|REG|Mux45~19_combout\);

-- Location: LCCOMB_X21_Y24_N8
\bloco_Operativo|REG|Mux45~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux45~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux45~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux45~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux45~9_combout\,
	datad => \bloco_Operativo|REG|Mux45~19_combout\,
	combout => \bloco_Operativo|REG|Mux45~20_combout\);

-- Location: LCFF_X21_Y24_N9
\bloco_Operativo|B|actual_state[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux45~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(18));

-- Location: M4K_X26_Y24
\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:2:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCFF_X23_Y18_N13
\bloco_Operativo|RI|actual_state[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(2),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(18));

-- Location: LCFF_X29_Y25_N15
\bloco_Operativo|REG|actual_state[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[4][20]~regout\);

-- Location: LCCOMB_X29_Y25_N14
\bloco_Operativo|REG|Mux43~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~12_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16)) # ((\bloco_Operativo|REG|actual_state[6][20]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|actual_state[4][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[4][20]~regout\,
	datad => \bloco_Operativo|REG|actual_state[6][20]~regout\,
	combout => \bloco_Operativo|REG|Mux43~12_combout\);

-- Location: LCCOMB_X28_Y25_N28
\bloco_Operativo|REG|Mux43~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux43~12_combout\ & (\bloco_Operativo|REG|actual_state[7][20]~regout\)) # (!\bloco_Operativo|REG|Mux43~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[5][20]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|Mux43~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux43~12_combout\,
	datac => \bloco_Operativo|REG|actual_state[7][20]~regout\,
	datad => \bloco_Operativo|REG|actual_state[5][20]~regout\,
	combout => \bloco_Operativo|REG|Mux43~13_combout\);

-- Location: LCCOMB_X27_Y23_N22
\bloco_Operativo|REG|Mux43~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~16_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19)) # (\bloco_Operativo|REG|Mux43~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux43~15_combout\ & 
-- (!\bloco_Operativo|RI|actual_state\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux43~15_combout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|Mux43~13_combout\,
	combout => \bloco_Operativo|REG|Mux43~16_combout\);

-- Location: LCFF_X30_Y19_N3
\bloco_Operativo|REG|actual_state[12][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][20]~regout\);

-- Location: LCFF_X29_Y20_N17
\bloco_Operativo|REG|actual_state[14][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[14][20]~regout\);

-- Location: LCCOMB_X29_Y20_N26
\bloco_Operativo|REG|Mux43~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|actual_state[14][20]~regout\) # (\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[12][20]~regout\ & ((!\bloco_Operativo|RI|actual_state\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[12][20]~regout\,
	datac => \bloco_Operativo|REG|actual_state[14][20]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux43~17_combout\);

-- Location: LCCOMB_X25_Y20_N28
\bloco_Operativo|REG|Mux43~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~18_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux43~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][20]~regout\))) # (!\bloco_Operativo|REG|Mux43~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[13][20]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux43~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[13][20]~regout\,
	datab => \bloco_Operativo|REG|actual_state[15][20]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|Mux43~17_combout\,
	combout => \bloco_Operativo|REG|Mux43~18_combout\);

-- Location: LCFF_X34_Y23_N27
\bloco_Operativo|REG|actual_state[9][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[9][20]~regout\);

-- Location: LCCOMB_X35_Y23_N30
\bloco_Operativo|REG|actual_state[8][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[8][20]~feeder_combout\ = \bloco_Operativo|MUX2|saida[20]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	combout => \bloco_Operativo|REG|actual_state[8][20]~feeder_combout\);

-- Location: LCFF_X35_Y23_N31
\bloco_Operativo|REG|actual_state[8][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[8][20]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][20]~regout\);

-- Location: LCCOMB_X34_Y23_N12
\bloco_Operativo|REG|Mux43~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~10_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[9][20]~regout\) # ((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (((!\bloco_Operativo|RI|actual_state\(17) & \bloco_Operativo|REG|actual_state[8][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[9][20]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|actual_state[8][20]~regout\,
	combout => \bloco_Operativo|REG|Mux43~10_combout\);

-- Location: LCCOMB_X33_Y23_N6
\bloco_Operativo|REG|Mux43~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux43~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][20]~regout\))) # (!\bloco_Operativo|REG|Mux43~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][20]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux43~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[10][20]~regout\,
	datac => \bloco_Operativo|REG|Mux43~10_combout\,
	datad => \bloco_Operativo|REG|actual_state[11][20]~regout\,
	combout => \bloco_Operativo|REG|Mux43~11_combout\);

-- Location: LCCOMB_X23_Y22_N16
\bloco_Operativo|REG|Mux43~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux43~16_combout\ & (\bloco_Operativo|REG|Mux43~18_combout\)) # (!\bloco_Operativo|REG|Mux43~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux43~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|Mux43~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux43~16_combout\,
	datac => \bloco_Operativo|REG|Mux43~18_combout\,
	datad => \bloco_Operativo|REG|Mux43~11_combout\,
	combout => \bloco_Operativo|REG|Mux43~19_combout\);

-- Location: LCCOMB_X25_Y23_N0
\bloco_Operativo|REG|Mux43~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[23][20]~regout\)) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|actual_state[19][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[23][20]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|actual_state[19][20]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux43~7_combout\);

-- Location: LCCOMB_X25_Y23_N18
\bloco_Operativo|REG|Mux43~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~8_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux43~7_combout\ & (\bloco_Operativo|REG|actual_state[31][20]~regout\)) # (!\bloco_Operativo|REG|Mux43~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[27][20]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux43~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[31][20]~regout\,
	datab => \bloco_Operativo|REG|actual_state[27][20]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|Mux43~7_combout\,
	combout => \bloco_Operativo|REG|Mux43~8_combout\);

-- Location: LCFF_X27_Y18_N19
\bloco_Operativo|REG|actual_state[30][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[20]~12_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][20]~regout\);

-- Location: LCCOMB_X25_Y18_N10
\bloco_Operativo|REG|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[26][20]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[18][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][20]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[26][20]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux43~0_combout\);

-- Location: LCCOMB_X27_Y18_N18
\bloco_Operativo|REG|Mux43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux43~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][20]~regout\))) # (!\bloco_Operativo|REG|Mux43~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][20]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[22][20]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[30][20]~regout\,
	datad => \bloco_Operativo|REG|Mux43~0_combout\,
	combout => \bloco_Operativo|REG|Mux43~1_combout\);

-- Location: LCCOMB_X29_Y18_N26
\bloco_Operativo|REG|Mux43~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~9_combout\ = (\bloco_Operativo|REG|Mux43~6_combout\ & (((\bloco_Operativo|REG|Mux43~8_combout\)) # (!\bloco_Operativo|RI|actual_state\(17)))) # (!\bloco_Operativo|REG|Mux43~6_combout\ & (\bloco_Operativo|RI|actual_state\(17) & 
-- ((\bloco_Operativo|REG|Mux43~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux43~6_combout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|Mux43~8_combout\,
	datad => \bloco_Operativo|REG|Mux43~1_combout\,
	combout => \bloco_Operativo|REG|Mux43~9_combout\);

-- Location: LCCOMB_X22_Y22_N16
\bloco_Operativo|REG|Mux43~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux43~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux43~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux43~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux43~19_combout\,
	datad => \bloco_Operativo|REG|Mux43~9_combout\,
	combout => \bloco_Operativo|REG|Mux43~20_combout\);

-- Location: LCFF_X22_Y22_N17
\bloco_Operativo|B|actual_state[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux43~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(20));

-- Location: M4K_X52_Y18
\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000220",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:2:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCFF_X22_Y20_N9
\bloco_Operativo|RI|actual_state[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(4),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(20));

-- Location: LCFF_X23_Y21_N17
\bloco_Operativo|RDM|actual_state[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RDM|actual_state\(19));

-- Location: LCCOMB_X22_Y21_N20
\bloco_Operativo|PC|actual_state[19]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[19]~45_combout\ = (\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(19)))) # (!\bloco_Controle|actual_state.s8~regout\ & (!\bloco_Operativo|ULA1|saida[0]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Operativo|ULAsaida|actual_state\(19),
	combout => \bloco_Operativo|PC|actual_state[19]~45_combout\);

-- Location: LCCOMB_X21_Y21_N30
\bloco_Operativo|PC|actual_state[19]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[19]~17_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (((\bloco_Operativo|PC|actual_state[19]~45_combout\)))) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~126_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[19]~45_combout\ & \bloco_Operativo|ULA1|Add0~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~126_combout\,
	datab => \bloco_Operativo|PC|actual_state[19]~45_combout\,
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|ULA1|Add0~127_combout\,
	combout => \bloco_Operativo|PC|actual_state[19]~17_combout\);

-- Location: LCCOMB_X21_Y21_N12
\bloco_Operativo|PC|actual_state[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[19]~feeder_combout\ = \bloco_Operativo|PC|actual_state[19]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[19]~17_combout\,
	combout => \bloco_Operativo|PC|actual_state[19]~feeder_combout\);

-- Location: LCFF_X21_Y21_N13
\bloco_Operativo|PC|actual_state[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[19]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(17),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(19));

-- Location: LCCOMB_X21_Y21_N6
\bloco_Operativo|MUXA|saida[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXA|saida[19]~13_combout\ = (\bloco_Controle|WideOr6~0_combout\ & (\bloco_Operativo|A|actual_state\(19))) # (!\bloco_Controle|WideOr6~0_combout\ & ((\bloco_Operativo|PC|actual_state\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|A|actual_state\(19),
	datab => \bloco_Controle|WideOr6~0_combout\,
	datad => \bloco_Operativo|PC|actual_state\(19),
	combout => \bloco_Operativo|MUXA|saida[19]~13_combout\);

-- Location: LCCOMB_X22_Y21_N10
\bloco_Operativo|ULA1|Add0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~126_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXB|saida[19]~19_combout\) # (\bloco_Operativo|MUXA|saida[19]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUXB|saida[19]~19_combout\,
	datab => \bloco_Operativo|MUXA|saida[19]~13_combout\,
	datad => \bloco_Operativo|ULA1|Add0~58_combout\,
	combout => \bloco_Operativo|ULA1|Add0~126_combout\);

-- Location: LCCOMB_X21_Y21_N24
\bloco_Operativo|ULA1|Add0~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~177_combout\ = (\bloco_Operativo|ULA1|Add0~126_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datac => \bloco_Operativo|ULA1|Add0~126_combout\,
	datad => \bloco_Operativo|ULA1|Add0~127_combout\,
	combout => \bloco_Operativo|ULA1|Add0~177_combout\);

-- Location: LCFF_X21_Y21_N25
\bloco_Operativo|ULAsaida|actual_state[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~177_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(19));

-- Location: LCCOMB_X23_Y21_N16
\bloco_Operativo|MUX2|saida[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX2|saida[19]~13_combout\ = (\bloco_Controle|actual_state.s4~regout\ & (\bloco_Operativo|RDM|actual_state\(19))) # (!\bloco_Controle|actual_state.s4~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s4~regout\,
	datac => \bloco_Operativo|RDM|actual_state\(19),
	datad => \bloco_Operativo|ULAsaida|actual_state\(19),
	combout => \bloco_Operativo|MUX2|saida[19]~13_combout\);

-- Location: LCFF_X23_Y24_N27
\bloco_Operativo|REG|actual_state[23][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][19]~regout\);

-- Location: LCFF_X23_Y24_N25
\bloco_Operativo|REG|actual_state[31][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[31][19]~regout\);

-- Location: LCCOMB_X23_Y24_N24
\bloco_Operativo|REG|Mux44~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~8_combout\ = (\bloco_Operativo|REG|Mux44~7_combout\ & (((\bloco_Operativo|REG|actual_state[31][19]~regout\) # (!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux44~7_combout\ & 
-- (\bloco_Operativo|REG|actual_state[23][19]~regout\ & ((\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux44~7_combout\,
	datab => \bloco_Operativo|REG|actual_state[23][19]~regout\,
	datac => \bloco_Operativo|REG|actual_state[31][19]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux44~8_combout\);

-- Location: LCFF_X31_Y16_N17
\bloco_Operativo|REG|actual_state[29][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][19]~regout\);

-- Location: LCFF_X30_Y16_N1
\bloco_Operativo|REG|actual_state[17][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[17][19]~regout\);

-- Location: LCFF_X31_Y16_N31
\bloco_Operativo|REG|actual_state[25][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][19]~regout\);

-- Location: LCCOMB_X31_Y16_N30
\bloco_Operativo|REG|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[25][19]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[17][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[17][19]~regout\,
	datac => \bloco_Operativo|REG|actual_state[25][19]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux44~0_combout\);

-- Location: LCCOMB_X31_Y16_N16
\bloco_Operativo|REG|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux44~0_combout\ & ((\bloco_Operativo|REG|actual_state[29][19]~regout\))) # (!\bloco_Operativo|REG|Mux44~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[21][19]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[21][19]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[29][19]~regout\,
	datad => \bloco_Operativo|REG|Mux44~0_combout\,
	combout => \bloco_Operativo|REG|Mux44~1_combout\);

-- Location: LCFF_X24_Y18_N9
\bloco_Operativo|REG|actual_state[28][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][19]~regout\);

-- Location: LCFF_X24_Y18_N27
\bloco_Operativo|REG|actual_state[24][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][19]~regout\);

-- Location: LCCOMB_X24_Y18_N10
\bloco_Operativo|REG|Mux44~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~5_combout\ = (\bloco_Operativo|REG|Mux44~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][19]~regout\) # ((!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux44~4_combout\ & 
-- (((\bloco_Operativo|RI|actual_state\(19) & \bloco_Operativo|REG|actual_state[24][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux44~4_combout\,
	datab => \bloco_Operativo|REG|actual_state[28][19]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(19),
	datad => \bloco_Operativo|REG|actual_state[24][19]~regout\,
	combout => \bloco_Operativo|REG|Mux44~5_combout\);

-- Location: LCFF_X25_Y19_N5
\bloco_Operativo|REG|actual_state[26][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][19]~regout\);

-- Location: LCFF_X25_Y19_N7
\bloco_Operativo|REG|actual_state[30][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][19]~regout\);

-- Location: LCCOMB_X25_Y19_N6
\bloco_Operativo|REG|Mux44~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~3_combout\ = (\bloco_Operativo|REG|Mux44~2_combout\ & (((\bloco_Operativo|REG|actual_state[30][19]~regout\) # (!\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|REG|Mux44~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[26][19]~regout\ & ((\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux44~2_combout\,
	datab => \bloco_Operativo|REG|actual_state[26][19]~regout\,
	datac => \bloco_Operativo|REG|actual_state[30][19]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux44~3_combout\);

-- Location: LCCOMB_X24_Y21_N2
\bloco_Operativo|REG|Mux44~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~6_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux44~3_combout\))) 
-- # (!\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|REG|Mux44~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux44~5_combout\,
	datac => \bloco_Operativo|REG|Mux44~3_combout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux44~6_combout\);

-- Location: LCCOMB_X24_Y21_N20
\bloco_Operativo|REG|Mux44~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~9_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux44~6_combout\ & (\bloco_Operativo|REG|Mux44~8_combout\)) # (!\bloco_Operativo|REG|Mux44~6_combout\ & ((\bloco_Operativo|REG|Mux44~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux44~8_combout\,
	datac => \bloco_Operativo|REG|Mux44~1_combout\,
	datad => \bloco_Operativo|REG|Mux44~6_combout\,
	combout => \bloco_Operativo|REG|Mux44~9_combout\);

-- Location: LCFF_X31_Y23_N11
\bloco_Operativo|REG|actual_state[11][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[11][19]~regout\);

-- Location: LCFF_X32_Y23_N1
\bloco_Operativo|REG|actual_state[10][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[10][19]~regout\);

-- Location: LCFF_X32_Y23_N3
\bloco_Operativo|REG|actual_state[8][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[8][19]~regout\);

-- Location: LCCOMB_X32_Y23_N2
\bloco_Operativo|REG|Mux44~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~12_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[10][19]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[8][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[10][19]~regout\,
	datac => \bloco_Operativo|REG|actual_state[8][19]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux44~12_combout\);

-- Location: LCCOMB_X31_Y23_N10
\bloco_Operativo|REG|Mux44~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux44~12_combout\ & ((\bloco_Operativo|REG|actual_state[11][19]~regout\))) # (!\bloco_Operativo|REG|Mux44~12_combout\ & 
-- (\bloco_Operativo|REG|actual_state[9][19]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux44~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[9][19]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[11][19]~regout\,
	datad => \bloco_Operativo|REG|Mux44~12_combout\,
	combout => \bloco_Operativo|REG|Mux44~13_combout\);

-- Location: LCCOMB_X29_Y22_N0
\bloco_Operativo|REG|actual_state[1][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[1][19]~feeder_combout\ = \bloco_Operativo|MUX2|saida[19]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	combout => \bloco_Operativo|REG|actual_state[1][19]~feeder_combout\);

-- Location: LCFF_X29_Y22_N1
\bloco_Operativo|REG|actual_state[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[1][19]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][19]~regout\);

-- Location: LCFF_X31_Y22_N19
\bloco_Operativo|REG|actual_state[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][19]~regout\);

-- Location: LCFF_X31_Y22_N25
\bloco_Operativo|REG|actual_state[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][19]~regout\);

-- Location: LCCOMB_X31_Y22_N24
\bloco_Operativo|REG|Mux44~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~14_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[2][19]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[0][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[2][19]~regout\,
	datac => \bloco_Operativo|REG|actual_state[0][19]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux44~14_combout\);

-- Location: LCCOMB_X30_Y22_N2
\bloco_Operativo|REG|Mux44~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~15_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux44~14_combout\ & (\bloco_Operativo|REG|actual_state[3][19]~regout\)) # (!\bloco_Operativo|REG|Mux44~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[1][19]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|REG|Mux44~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[3][19]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|actual_state[1][19]~regout\,
	datad => \bloco_Operativo|REG|Mux44~14_combout\,
	combout => \bloco_Operativo|REG|Mux44~15_combout\);

-- Location: LCCOMB_X24_Y21_N30
\bloco_Operativo|REG|Mux44~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~16_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux44~13_combout\) # ((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux44~15_combout\ 
-- & !\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|Mux44~13_combout\,
	datac => \bloco_Operativo|REG|Mux44~15_combout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux44~16_combout\);

-- Location: LCFF_X23_Y21_N15
\bloco_Operativo|REG|actual_state[15][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[15][19]~regout\);

-- Location: LCFF_X29_Y20_N7
\bloco_Operativo|REG|actual_state[13][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[13][19]~regout\);

-- Location: LCFF_X30_Y19_N21
\bloco_Operativo|REG|actual_state[12][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[19]~13_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[12][19]~regout\);

-- Location: LCCOMB_X31_Y20_N6
\bloco_Operativo|REG|Mux44~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~17_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[13][19]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[12][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[13][19]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(16),
	datad => \bloco_Operativo|REG|actual_state[12][19]~regout\,
	combout => \bloco_Operativo|REG|Mux44~17_combout\);

-- Location: LCCOMB_X23_Y21_N4
\bloco_Operativo|REG|Mux44~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~18_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux44~17_combout\ & ((\bloco_Operativo|REG|actual_state[15][19]~regout\))) # (!\bloco_Operativo|REG|Mux44~17_combout\ & 
-- (\bloco_Operativo|REG|actual_state[14][19]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux44~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[14][19]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[15][19]~regout\,
	datad => \bloco_Operativo|REG|Mux44~17_combout\,
	combout => \bloco_Operativo|REG|Mux44~18_combout\);

-- Location: LCCOMB_X24_Y21_N12
\bloco_Operativo|REG|Mux44~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~19_combout\ = (\bloco_Operativo|REG|Mux44~16_combout\ & (((\bloco_Operativo|REG|Mux44~18_combout\) # (!\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|REG|Mux44~16_combout\ & 
-- (\bloco_Operativo|REG|Mux44~11_combout\ & ((\bloco_Operativo|RI|actual_state\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux44~11_combout\,
	datab => \bloco_Operativo|REG|Mux44~16_combout\,
	datac => \bloco_Operativo|REG|Mux44~18_combout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux44~19_combout\);

-- Location: LCCOMB_X24_Y21_N6
\bloco_Operativo|REG|Mux44~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux44~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux44~9_combout\)) # (!\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux44~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(20),
	datac => \bloco_Operativo|REG|Mux44~9_combout\,
	datad => \bloco_Operativo|REG|Mux44~19_combout\,
	combout => \bloco_Operativo|REG|Mux44~20_combout\);

-- Location: LCFF_X24_Y21_N7
\bloco_Operativo|B|actual_state[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux44~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(19));

-- Location: M4K_X26_Y20
\bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000143",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:2:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCFF_X22_Y20_N3
\bloco_Operativo|RI|actual_state[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|Mem|memoria_1:2:memoria_i|altsyncram_component|auto_generated|q_a\(3),
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(19));

-- Location: LCCOMB_X32_Y21_N14
\bloco_Operativo|REG|Mux37~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~10_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17)) # ((\bloco_Operativo|REG|actual_state[9][26]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(16) & 
-- (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[8][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|RI|actual_state\(17),
	datac => \bloco_Operativo|REG|actual_state[9][26]~regout\,
	datad => \bloco_Operativo|REG|actual_state[8][26]~regout\,
	combout => \bloco_Operativo|REG|Mux37~10_combout\);

-- Location: LCCOMB_X32_Y19_N26
\bloco_Operativo|REG|Mux37~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~11_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux37~10_combout\ & ((\bloco_Operativo|REG|actual_state[11][26]~regout\))) # (!\bloco_Operativo|REG|Mux37~10_combout\ & 
-- (\bloco_Operativo|REG|actual_state[10][26]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux37~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[10][26]~regout\,
	datab => \bloco_Operativo|REG|actual_state[11][26]~regout\,
	datac => \bloco_Operativo|RI|actual_state\(17),
	datad => \bloco_Operativo|REG|Mux37~10_combout\,
	combout => \bloco_Operativo|REG|Mux37~11_combout\);

-- Location: LCCOMB_X28_Y24_N2
\bloco_Operativo|REG|Mux37~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~12_combout\ = (\bloco_Operativo|RI|actual_state\(16) & (((\bloco_Operativo|RI|actual_state\(17))))) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|RI|actual_state\(17) & 
-- (\bloco_Operativo|REG|actual_state[6][26]~regout\)) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|actual_state[4][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|actual_state[6][26]~regout\,
	datac => \bloco_Operativo|REG|actual_state[4][26]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(17),
	combout => \bloco_Operativo|REG|Mux37~12_combout\);

-- Location: LCFF_X28_Y25_N21
\bloco_Operativo|REG|actual_state[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[7][26]~regout\);

-- Location: LCCOMB_X28_Y25_N20
\bloco_Operativo|REG|Mux37~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~13_combout\ = (\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux37~12_combout\ & (\bloco_Operativo|REG|actual_state[7][26]~regout\)) # (!\bloco_Operativo|REG|Mux37~12_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[5][26]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|Mux37~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(16),
	datab => \bloco_Operativo|REG|Mux37~12_combout\,
	datac => \bloco_Operativo|REG|actual_state[7][26]~regout\,
	datad => \bloco_Operativo|REG|actual_state[5][26]~regout\,
	combout => \bloco_Operativo|REG|Mux37~13_combout\);

-- Location: LCCOMB_X28_Y22_N18
\bloco_Operativo|REG|actual_state[3][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[3][26]~feeder_combout\ = \bloco_Operativo|MUX2|saida[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	combout => \bloco_Operativo|REG|actual_state[3][26]~feeder_combout\);

-- Location: LCFF_X28_Y22_N19
\bloco_Operativo|REG|actual_state[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[3][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[3][26]~regout\);

-- Location: LCCOMB_X28_Y22_N8
\bloco_Operativo|REG|actual_state[2][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[2][26]~feeder_combout\ = \bloco_Operativo|MUX2|saida[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	combout => \bloco_Operativo|REG|actual_state[2][26]~feeder_combout\);

-- Location: LCFF_X28_Y22_N9
\bloco_Operativo|REG|actual_state[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[2][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[2][26]~regout\);

-- Location: LCFF_X29_Y23_N1
\bloco_Operativo|REG|actual_state[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[1][26]~regout\);

-- Location: LCCOMB_X28_Y23_N16
\bloco_Operativo|REG|actual_state[0][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|actual_state[0][26]~feeder_combout\ = \bloco_Operativo|MUX2|saida[26]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	combout => \bloco_Operativo|REG|actual_state[0][26]~feeder_combout\);

-- Location: LCFF_X28_Y23_N17
\bloco_Operativo|REG|actual_state[0][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|actual_state[0][26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|REG|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[0][26]~regout\);

-- Location: LCCOMB_X28_Y23_N6
\bloco_Operativo|REG|Mux37~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~14_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|RI|actual_state\(16))))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & 
-- (\bloco_Operativo|REG|actual_state[1][26]~regout\)) # (!\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|actual_state[0][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[1][26]~regout\,
	datac => \bloco_Operativo|REG|actual_state[0][26]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(16),
	combout => \bloco_Operativo|REG|Mux37~14_combout\);

-- Location: LCCOMB_X28_Y22_N4
\bloco_Operativo|REG|Mux37~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~15_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux37~14_combout\ & (\bloco_Operativo|REG|actual_state[3][26]~regout\)) # (!\bloco_Operativo|REG|Mux37~14_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[2][26]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux37~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|actual_state[3][26]~regout\,
	datac => \bloco_Operativo|REG|actual_state[2][26]~regout\,
	datad => \bloco_Operativo|REG|Mux37~14_combout\,
	combout => \bloco_Operativo|REG|Mux37~15_combout\);

-- Location: LCCOMB_X27_Y24_N28
\bloco_Operativo|REG|Mux37~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~16_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19)) # ((\bloco_Operativo|REG|Mux37~13_combout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (!\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|Mux37~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux37~13_combout\,
	datad => \bloco_Operativo|REG|Mux37~15_combout\,
	combout => \bloco_Operativo|REG|Mux37~16_combout\);

-- Location: LCCOMB_X27_Y24_N2
\bloco_Operativo|REG|Mux37~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~19_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux37~16_combout\ & (\bloco_Operativo|REG|Mux37~18_combout\)) # (!\bloco_Operativo|REG|Mux37~16_combout\ & 
-- ((\bloco_Operativo|REG|Mux37~11_combout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|Mux37~18_combout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux37~11_combout\,
	datad => \bloco_Operativo|REG|Mux37~16_combout\,
	combout => \bloco_Operativo|REG|Mux37~19_combout\);

-- Location: LCFF_X24_Y20_N23
\bloco_Operativo|REG|actual_state[19][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[19][26]~regout\);

-- Location: LCFF_X23_Y24_N9
\bloco_Operativo|REG|actual_state[23][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[23][26]~regout\);

-- Location: LCCOMB_X23_Y24_N8
\bloco_Operativo|REG|Mux37~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~7_combout\ = (\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|RI|actual_state\(18))))) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|RI|actual_state\(18) & 
-- ((\bloco_Operativo|REG|actual_state[23][26]~regout\))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|actual_state[19][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[19][26]~regout\,
	datac => \bloco_Operativo|REG|actual_state[23][26]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(18),
	combout => \bloco_Operativo|REG|Mux37~7_combout\);

-- Location: LCCOMB_X27_Y24_N4
\bloco_Operativo|REG|Mux37~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~8_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux37~7_combout\ & (\bloco_Operativo|REG|actual_state[31][26]~regout\)) # (!\bloco_Operativo|REG|Mux37~7_combout\ & 
-- ((\bloco_Operativo|REG|actual_state[27][26]~regout\))))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux37~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[31][26]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(19),
	datac => \bloco_Operativo|REG|Mux37~7_combout\,
	datad => \bloco_Operativo|REG|actual_state[27][26]~regout\,
	combout => \bloco_Operativo|REG|Mux37~8_combout\);

-- Location: LCFF_X27_Y18_N1
\bloco_Operativo|REG|actual_state[30][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[30][26]~regout\);

-- Location: LCFF_X27_Y18_N3
\bloco_Operativo|REG|actual_state[26][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[26][26]~regout\);

-- Location: LCCOMB_X27_Y18_N2
\bloco_Operativo|REG|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~0_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- ((\bloco_Operativo|REG|actual_state[26][26]~regout\))) # (!\bloco_Operativo|RI|actual_state\(19) & (\bloco_Operativo|REG|actual_state[18][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[18][26]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[26][26]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux37~0_combout\);

-- Location: LCCOMB_X27_Y18_N0
\bloco_Operativo|REG|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~1_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux37~0_combout\ & ((\bloco_Operativo|REG|actual_state[30][26]~regout\))) # (!\bloco_Operativo|REG|Mux37~0_combout\ & 
-- (\bloco_Operativo|REG|actual_state[22][26]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[22][26]~regout\,
	datac => \bloco_Operativo|REG|actual_state[30][26]~regout\,
	datad => \bloco_Operativo|REG|Mux37~0_combout\,
	combout => \bloco_Operativo|REG|Mux37~1_combout\);

-- Location: LCFF_X24_Y18_N25
\bloco_Operativo|REG|actual_state[24][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[24][26]~regout\);

-- Location: LCFF_X23_Y18_N17
\bloco_Operativo|REG|actual_state[16][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[16][26]~regout\);

-- Location: LCCOMB_X23_Y18_N16
\bloco_Operativo|REG|Mux37~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~4_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|RI|actual_state\(19) & 
-- (\bloco_Operativo|REG|actual_state[24][26]~regout\)) # (!\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|actual_state[16][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|actual_state[24][26]~regout\,
	datac => \bloco_Operativo|REG|actual_state[16][26]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux37~4_combout\);

-- Location: LCFF_X22_Y17_N21
\bloco_Operativo|REG|actual_state[20][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[20][26]~regout\);

-- Location: LCFF_X22_Y17_N27
\bloco_Operativo|REG|actual_state[28][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[28][26]~regout\);

-- Location: LCCOMB_X22_Y17_N20
\bloco_Operativo|REG|Mux37~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~5_combout\ = (\bloco_Operativo|RI|actual_state\(18) & ((\bloco_Operativo|REG|Mux37~4_combout\ & ((\bloco_Operativo|REG|actual_state[28][26]~regout\))) # (!\bloco_Operativo|REG|Mux37~4_combout\ & 
-- (\bloco_Operativo|REG|actual_state[20][26]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(18) & (\bloco_Operativo|REG|Mux37~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(18),
	datab => \bloco_Operativo|REG|Mux37~4_combout\,
	datac => \bloco_Operativo|REG|actual_state[20][26]~regout\,
	datad => \bloco_Operativo|REG|actual_state[28][26]~regout\,
	combout => \bloco_Operativo|REG|Mux37~5_combout\);

-- Location: LCFF_X27_Y17_N9
\bloco_Operativo|REG|actual_state[25][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[25][26]~regout\);

-- Location: LCFF_X27_Y17_N27
\bloco_Operativo|REG|actual_state[29][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[29][26]~regout\);

-- Location: LCFF_X28_Y17_N29
\bloco_Operativo|REG|actual_state[21][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \bloco_Operativo|MUX2|saida[26]~6_combout\,
	aclr => \reset~clkctrl_outclk\,
	sload => VCC,
	ena => \bloco_Operativo|REG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|REG|actual_state[21][26]~regout\);

-- Location: LCCOMB_X28_Y17_N28
\bloco_Operativo|REG|Mux37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~2_combout\ = (\bloco_Operativo|RI|actual_state\(18) & (((\bloco_Operativo|REG|actual_state[21][26]~regout\) # (\bloco_Operativo|RI|actual_state\(19))))) # (!\bloco_Operativo|RI|actual_state\(18) & 
-- (\bloco_Operativo|REG|actual_state[17][26]~regout\ & ((!\bloco_Operativo|RI|actual_state\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|REG|actual_state[17][26]~regout\,
	datab => \bloco_Operativo|RI|actual_state\(18),
	datac => \bloco_Operativo|REG|actual_state[21][26]~regout\,
	datad => \bloco_Operativo|RI|actual_state\(19),
	combout => \bloco_Operativo|REG|Mux37~2_combout\);

-- Location: LCCOMB_X27_Y17_N26
\bloco_Operativo|REG|Mux37~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~3_combout\ = (\bloco_Operativo|RI|actual_state\(19) & ((\bloco_Operativo|REG|Mux37~2_combout\ & ((\bloco_Operativo|REG|actual_state[29][26]~regout\))) # (!\bloco_Operativo|REG|Mux37~2_combout\ & 
-- (\bloco_Operativo|REG|actual_state[25][26]~regout\)))) # (!\bloco_Operativo|RI|actual_state\(19) & (((\bloco_Operativo|REG|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(19),
	datab => \bloco_Operativo|REG|actual_state[25][26]~regout\,
	datac => \bloco_Operativo|REG|actual_state[29][26]~regout\,
	datad => \bloco_Operativo|REG|Mux37~2_combout\,
	combout => \bloco_Operativo|REG|Mux37~3_combout\);

-- Location: LCCOMB_X28_Y21_N30
\bloco_Operativo|REG|Mux37~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~6_combout\ = (\bloco_Operativo|RI|actual_state\(17) & (\bloco_Operativo|RI|actual_state\(16))) # (!\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|RI|actual_state\(16) & ((\bloco_Operativo|REG|Mux37~3_combout\))) # 
-- (!\bloco_Operativo|RI|actual_state\(16) & (\bloco_Operativo|REG|Mux37~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|RI|actual_state\(16),
	datac => \bloco_Operativo|REG|Mux37~5_combout\,
	datad => \bloco_Operativo|REG|Mux37~3_combout\,
	combout => \bloco_Operativo|REG|Mux37~6_combout\);

-- Location: LCCOMB_X27_Y24_N26
\bloco_Operativo|REG|Mux37~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~9_combout\ = (\bloco_Operativo|RI|actual_state\(17) & ((\bloco_Operativo|REG|Mux37~6_combout\ & (\bloco_Operativo|REG|Mux37~8_combout\)) # (!\bloco_Operativo|REG|Mux37~6_combout\ & ((\bloco_Operativo|REG|Mux37~1_combout\))))) # 
-- (!\bloco_Operativo|RI|actual_state\(17) & (((\bloco_Operativo|REG|Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|RI|actual_state\(17),
	datab => \bloco_Operativo|REG|Mux37~8_combout\,
	datac => \bloco_Operativo|REG|Mux37~1_combout\,
	datad => \bloco_Operativo|REG|Mux37~6_combout\,
	combout => \bloco_Operativo|REG|Mux37~9_combout\);

-- Location: LCCOMB_X27_Y24_N16
\bloco_Operativo|REG|Mux37~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|REG|Mux37~20_combout\ = (\bloco_Operativo|RI|actual_state\(20) & ((\bloco_Operativo|REG|Mux37~9_combout\))) # (!\bloco_Operativo|RI|actual_state\(20) & (\bloco_Operativo|REG|Mux37~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|REG|Mux37~19_combout\,
	datac => \bloco_Operativo|RI|actual_state\(20),
	datad => \bloco_Operativo|REG|Mux37~9_combout\,
	combout => \bloco_Operativo|REG|Mux37~20_combout\);

-- Location: LCFF_X27_Y24_N17
\bloco_Operativo|B|actual_state[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|REG|Mux37~20_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|B|actual_state\(26));

-- Location: M4K_X26_Y25
\bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./initMem/mips.hex",
	init_file_layout => "port_a",
	logical_ram_name => "blocoOperativo:bloco_Operativo|memoria:Mem|memoriaFPGA:\memoria_1:3:memoria_i|altsyncram:altsyncram_component|altsyncram_gmd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \bloco_Controle|actual_state.s5~regout\,
	clk0 => \clock~clkctrl_outclk\,
	portadatain => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y20_N16
\bloco_Operativo|RI|actual_state[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|RI|actual_state[26]~feeder_combout\ = \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|Mem|memoria_1:3:memoria_i|altsyncram_component|auto_generated|q_a\(2),
	combout => \bloco_Operativo|RI|actual_state[26]~feeder_combout\);

-- Location: LCFF_X22_Y20_N17
\bloco_Operativo|RI|actual_state[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|RI|actual_state[26]~feeder_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Controle|ALT_INV_actual_state.s0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|RI|actual_state\(26));

-- Location: LCCOMB_X18_Y22_N20
\bloco_Controle|next_state.s2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Controle|next_state.s2~0_combout\ = (\bloco_Operativo|RI|actual_state\(26) & (\bloco_Controle|actual_state.s1~regout\ & \bloco_Controle|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|RI|actual_state\(26),
	datac => \bloco_Controle|actual_state.s1~regout\,
	datad => \bloco_Controle|Equal1~0_combout\,
	combout => \bloco_Controle|next_state.s2~0_combout\);

-- Location: LCFF_X18_Y22_N21
\bloco_Controle|actual_state.s2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Controle|next_state.s2~0_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Controle|actual_state.s2~regout\);

-- Location: LCCOMB_X17_Y22_N18
\bloco_Operativo|MUXB|saida[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[0]~2_combout\ = (\bloco_Controle|actual_state.s0~regout\ & (\bloco_Controle|actual_state.s2~regout\ & (\bloco_Operativo|RI|actual_state\(0) & !\bloco_Controle|actual_state.s1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s0~regout\,
	datab => \bloco_Controle|actual_state.s2~regout\,
	datac => \bloco_Operativo|RI|actual_state\(0),
	datad => \bloco_Controle|actual_state.s1~regout\,
	combout => \bloco_Operativo|MUXB|saida[0]~2_combout\);

-- Location: LCCOMB_X17_Y22_N0
\bloco_Operativo|MUXB|saida[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUXB|saida[0]~4_combout\ = (\bloco_Operativo|MUXB|saida[0]~2_combout\) # ((\bloco_Operativo|B|actual_state\(0) & (!\bloco_Controle|actual_state.s2~regout\ & \bloco_Operativo|MUXB|saida[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|B|actual_state\(0),
	datab => \bloco_Operativo|MUXB|saida[0]~2_combout\,
	datac => \bloco_Controle|actual_state.s2~regout\,
	datad => \bloco_Operativo|MUXB|saida[0]~3_combout\,
	combout => \bloco_Operativo|MUXB|saida[0]~4_combout\);

-- Location: LCCOMB_X17_Y23_N30
\bloco_Operativo|ULA1|Add0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~59_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXB|saida[0]~4_combout\) # (\bloco_Operativo|MUXA|saida[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|MUXB|saida[0]~4_combout\,
	datac => \bloco_Operativo|MUXA|saida[0]~0_combout\,
	datad => \bloco_Operativo|ULA1|Add0~58_combout\,
	combout => \bloco_Operativo|ULA1|Add0~59_combout\);

-- Location: LCCOMB_X17_Y23_N14
\bloco_Operativo|MUX3|saida[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX3|saida[0]~2_combout\ = (\bloco_Operativo|ULAsaida|actual_state\(0) & \bloco_Controle|actual_state.s8~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULAsaida|actual_state\(0),
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|MUX3|saida[0]~2_combout\);

-- Location: LCCOMB_X17_Y23_N28
\bloco_Operativo|MUX3|saida[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX3|saida[0]~3_combout\ = (\bloco_Operativo|ULA1|saida[0]~8_combout\ & (\bloco_Operativo|operacao_ULA|Operacao[2]~1_combout\ & ((\bloco_Operativo|ULA1|LessThan0~62_combout\)))) # (!\bloco_Operativo|ULA1|saida[0]~8_combout\ & 
-- (((\bloco_Operativo|ULA1|Add0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datab => \bloco_Operativo|operacao_ULA|Operacao[2]~1_combout\,
	datac => \bloco_Operativo|ULA1|Add0~63_combout\,
	datad => \bloco_Operativo|ULA1|LessThan0~62_combout\,
	combout => \bloco_Operativo|MUX3|saida[0]~3_combout\);

-- Location: LCCOMB_X17_Y23_N24
\bloco_Operativo|MUX3|saida[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|MUX3|saida[0]~4_combout\ = (\bloco_Operativo|MUX3|saida[0]~2_combout\) # ((!\bloco_Operativo|MUX3|Equal2~0_combout\ & ((\bloco_Operativo|ULA1|Add0~59_combout\) # (\bloco_Operativo|MUX3|saida[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|MUX3|Equal2~0_combout\,
	datab => \bloco_Operativo|ULA1|Add0~59_combout\,
	datac => \bloco_Operativo|MUX3|saida[0]~2_combout\,
	datad => \bloco_Operativo|MUX3|saida[0]~3_combout\,
	combout => \bloco_Operativo|MUX3|saida[0]~4_combout\);

-- Location: LCFF_X17_Y23_N25
\bloco_Operativo|PC|actual_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|MUX3|saida[0]~4_combout\,
	aclr => \reset~clkctrl_outclk\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(0));

-- Location: LCCOMB_X19_Y24_N10
\bloco_Operativo|PC|actual_state[12]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[12]~38_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(12))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULAsaida|actual_state\(12),
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|PC|actual_state[12]~38_combout\);

-- Location: LCCOMB_X19_Y24_N28
\bloco_Operativo|PC|actual_state[12]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[12]~10_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (((\bloco_Operativo|PC|actual_state[12]~38_combout\)))) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~105_combout\) # 
-- ((\bloco_Operativo|ULA1|Add0~106_combout\ & \bloco_Operativo|PC|actual_state[12]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|ULA1|Add0~105_combout\,
	datac => \bloco_Operativo|ULA1|Add0~106_combout\,
	datad => \bloco_Operativo|PC|actual_state[12]~38_combout\,
	combout => \bloco_Operativo|PC|actual_state[12]~10_combout\);

-- Location: LCCOMB_X19_Y24_N12
\bloco_Operativo|PC|actual_state[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[12]~feeder_combout\ = \bloco_Operativo|PC|actual_state[12]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[12]~10_combout\,
	combout => \bloco_Operativo|PC|actual_state[12]~feeder_combout\);

-- Location: LCFF_X19_Y24_N13
\bloco_Operativo|PC|actual_state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[12]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(10),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(12));

-- Location: LCCOMB_X22_Y21_N22
\bloco_Operativo|ULA1|Add0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~111_combout\ = (\bloco_Operativo|ULA1|Add0~58_combout\ & ((\bloco_Operativo|MUXA|saida[14]~18_combout\) # (\bloco_Operativo|MUXB|saida[14]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|MUXA|saida[14]~18_combout\,
	datac => \bloco_Operativo|MUXB|saida[14]~27_combout\,
	datad => \bloco_Operativo|ULA1|Add0~58_combout\,
	combout => \bloco_Operativo|ULA1|Add0~111_combout\);

-- Location: LCCOMB_X22_Y21_N0
\bloco_Operativo|ULA1|Add0~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|ULA1|Add0~172_combout\ = (\bloco_Operativo|ULA1|Add0~111_combout\) # ((!\bloco_Operativo|ULA1|saida[0]~8_combout\ & \bloco_Operativo|ULA1|Add0~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULA1|Add0~111_combout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Operativo|ULA1|Add0~112_combout\,
	combout => \bloco_Operativo|ULA1|Add0~172_combout\);

-- Location: LCFF_X22_Y21_N1
\bloco_Operativo|ULAsaida|actual_state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|ULA1|Add0~172_combout\,
	aclr => \reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|ULAsaida|actual_state\(14));

-- Location: LCCOMB_X22_Y21_N14
\bloco_Operativo|PC|actual_state[14]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[14]~40_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(14))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bloco_Operativo|ULAsaida|actual_state\(14),
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Controle|actual_state.s8~regout\,
	combout => \bloco_Operativo|PC|actual_state[14]~40_combout\);

-- Location: LCCOMB_X22_Y21_N28
\bloco_Operativo|PC|actual_state[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[14]~12_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (((\bloco_Operativo|PC|actual_state[14]~40_combout\)))) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~111_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[14]~40_combout\ & \bloco_Operativo|ULA1|Add0~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|ULA1|Add0~111_combout\,
	datac => \bloco_Operativo|PC|actual_state[14]~40_combout\,
	datad => \bloco_Operativo|ULA1|Add0~112_combout\,
	combout => \bloco_Operativo|PC|actual_state[14]~12_combout\);

-- Location: LCCOMB_X22_Y21_N16
\bloco_Operativo|PC|actual_state[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[14]~feeder_combout\ = \bloco_Operativo|PC|actual_state[14]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[14]~12_combout\,
	combout => \bloco_Operativo|PC|actual_state[14]~feeder_combout\);

-- Location: LCFF_X22_Y21_N17
\bloco_Operativo|PC|actual_state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[14]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(12),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(14));

-- Location: LCCOMB_X19_Y18_N28
\bloco_Operativo|PC|actual_state[15]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[15]~41_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(15))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|ULAsaida|actual_state\(15),
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|PC|actual_state[15]~41_combout\);

-- Location: LCCOMB_X19_Y18_N0
\bloco_Operativo|PC|actual_state[15]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[15]~13_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|PC|actual_state[15]~41_combout\)) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~114_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[15]~41_combout\ & \bloco_Operativo|ULA1|Add0~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|PC|actual_state[15]~41_combout\,
	datac => \bloco_Operativo|ULA1|Add0~114_combout\,
	datad => \bloco_Operativo|ULA1|Add0~115_combout\,
	combout => \bloco_Operativo|PC|actual_state[15]~13_combout\);

-- Location: LCCOMB_X19_Y18_N12
\bloco_Operativo|PC|actual_state[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[15]~feeder_combout\ = \bloco_Operativo|PC|actual_state[15]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[15]~13_combout\,
	combout => \bloco_Operativo|PC|actual_state[15]~feeder_combout\);

-- Location: LCFF_X19_Y18_N13
\bloco_Operativo|PC|actual_state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[15]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(13),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(15));

-- Location: LCCOMB_X21_Y21_N0
\bloco_Operativo|PC|actual_state[20]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[20]~18_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|PC|actual_state[20]~46_combout\)) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~129_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[20]~46_combout\ & \bloco_Operativo|ULA1|Add0~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|PC|actual_state[20]~46_combout\,
	datab => \bloco_Operativo|ULA1|Add0~129_combout\,
	datac => \bloco_Controle|actual_state.s8~regout\,
	datad => \bloco_Operativo|ULA1|Add0~130_combout\,
	combout => \bloco_Operativo|PC|actual_state[20]~18_combout\);

-- Location: LCCOMB_X21_Y21_N26
\bloco_Operativo|PC|actual_state[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[20]~feeder_combout\ = \bloco_Operativo|PC|actual_state[20]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[20]~18_combout\,
	combout => \bloco_Operativo|PC|actual_state[20]~feeder_combout\);

-- Location: LCFF_X21_Y21_N27
\bloco_Operativo|PC|actual_state[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[20]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(18),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(20));

-- Location: LCCOMB_X21_Y23_N14
\bloco_Operativo|PC|actual_state[21]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[21]~47_combout\ = (\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULAsaida|actual_state\(21)))) # (!\bloco_Controle|actual_state.s8~regout\ & (!\bloco_Operativo|ULA1|saida[0]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	datad => \bloco_Operativo|ULAsaida|actual_state\(21),
	combout => \bloco_Operativo|PC|actual_state[21]~47_combout\);

-- Location: LCCOMB_X20_Y23_N30
\bloco_Operativo|PC|actual_state[21]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[21]~19_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (((\bloco_Operativo|PC|actual_state[21]~47_combout\)))) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~132_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[21]~47_combout\ & \bloco_Operativo|ULA1|Add0~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Operativo|ULA1|Add0~132_combout\,
	datab => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|PC|actual_state[21]~47_combout\,
	datad => \bloco_Operativo|ULA1|Add0~133_combout\,
	combout => \bloco_Operativo|PC|actual_state[21]~19_combout\);

-- Location: LCCOMB_X20_Y23_N2
\bloco_Operativo|PC|actual_state[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[21]~feeder_combout\ = \bloco_Operativo|PC|actual_state[21]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[21]~19_combout\,
	combout => \bloco_Operativo|PC|actual_state[21]~feeder_combout\);

-- Location: LCFF_X20_Y23_N3
\bloco_Operativo|PC|actual_state[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[21]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(19),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(21));

-- Location: LCCOMB_X17_Y20_N14
\bloco_Operativo|PC|actual_state[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[26]~52_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (\bloco_Operativo|ULAsaida|actual_state\(26))) # (!\bloco_Controle|actual_state.s8~regout\ & ((!\bloco_Operativo|ULA1|saida[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datac => \bloco_Operativo|ULAsaida|actual_state\(26),
	datad => \bloco_Operativo|ULA1|saida[0]~8_combout\,
	combout => \bloco_Operativo|PC|actual_state[26]~52_combout\);

-- Location: LCCOMB_X17_Y20_N18
\bloco_Operativo|PC|actual_state[26]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[26]~24_combout\ = (\bloco_Controle|actual_state.s8~regout\ & (((\bloco_Operativo|PC|actual_state[26]~52_combout\)))) # (!\bloco_Controle|actual_state.s8~regout\ & ((\bloco_Operativo|ULA1|Add0~147_combout\) # 
-- ((\bloco_Operativo|PC|actual_state[26]~52_combout\ & \bloco_Operativo|ULA1|Add0~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bloco_Controle|actual_state.s8~regout\,
	datab => \bloco_Operativo|ULA1|Add0~147_combout\,
	datac => \bloco_Operativo|PC|actual_state[26]~52_combout\,
	datad => \bloco_Operativo|ULA1|Add0~148_combout\,
	combout => \bloco_Operativo|PC|actual_state[26]~24_combout\);

-- Location: LCCOMB_X17_Y20_N10
\bloco_Operativo|PC|actual_state[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[26]~feeder_combout\ = \bloco_Operativo|PC|actual_state[26]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[26]~24_combout\,
	combout => \bloco_Operativo|PC|actual_state[26]~feeder_combout\);

-- Location: LCFF_X17_Y20_N11
\bloco_Operativo|PC|actual_state[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[26]~feeder_combout\,
	sdata => \bloco_Operativo|RI|actual_state\(24),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Controle|actual_state.s9~regout\,
	ena => \bloco_Operativo|cPC~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(26));

-- Location: LCCOMB_X20_Y20_N26
\bloco_Operativo|PC|actual_state[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[28]~feeder_combout\ = \bloco_Operativo|PC|actual_state[28]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[28]~26_combout\,
	combout => \bloco_Operativo|PC|actual_state[28]~feeder_combout\);

-- Location: LCFF_X20_Y20_N27
\bloco_Operativo|PC|actual_state[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[28]~feeder_combout\,
	sdata => \bloco_Operativo|ULAsaida|actual_state\(28),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Operativo|MUX3|Equal2~0_combout\,
	ena => \bloco_Operativo|PC|actual_state[28]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(28));

-- Location: LCCOMB_X20_Y20_N20
\bloco_Operativo|PC|actual_state[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[30]~feeder_combout\ = \bloco_Operativo|PC|actual_state[30]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[30]~28_combout\,
	combout => \bloco_Operativo|PC|actual_state[30]~feeder_combout\);

-- Location: LCFF_X20_Y20_N21
\bloco_Operativo|PC|actual_state[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[30]~feeder_combout\,
	sdata => \bloco_Operativo|ULAsaida|actual_state\(30),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Operativo|MUX3|Equal2~0_combout\,
	ena => \bloco_Operativo|PC|actual_state[28]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(30));

-- Location: LCCOMB_X21_Y20_N12
\bloco_Operativo|PC|actual_state[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bloco_Operativo|PC|actual_state[31]~feeder_combout\ = \bloco_Operativo|PC|actual_state[31]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bloco_Operativo|PC|actual_state[31]~29_combout\,
	combout => \bloco_Operativo|PC|actual_state[31]~feeder_combout\);

-- Location: LCFF_X21_Y20_N13
\bloco_Operativo|PC|actual_state[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \bloco_Operativo|PC|actual_state[31]~feeder_combout\,
	sdata => \bloco_Operativo|ULAsaida|actual_state\(31),
	aclr => \reset~clkctrl_outclk\,
	sload => \bloco_Operativo|MUX3|Equal2~0_combout\,
	ena => \bloco_Operativo|PC|actual_state[28]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bloco_Operativo|PC|actual_state\(31));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(0),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(0));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(1),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(2),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(2));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(3),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(3));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(4),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(4));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(5),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(5));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(6),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(6));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(7),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(7));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(8),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(8));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(9),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(9));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(10),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(10));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(11),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(11));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(12),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(12));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(13),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(13));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(14),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(14));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(15),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(15));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(16),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(16));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(17),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(17));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(18),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(18));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(19),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(19));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(20),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(20));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(21),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(21));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(22),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(22));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(23),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(23));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(24),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(24));

-- Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(25),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(25));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(26),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(26));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(27),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(27));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(28),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(28));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(29),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(29));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(30),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(30));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\gpio[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \bloco_Operativo|PC|actual_state\(31),
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => gpio(31));
END structure;


