Analysis & Synthesis report for DE0_Default
Sat Nov 12 13:47:24 2011
Quartus II Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram
 17. Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated
 18. Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component
 19. Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated
 20. Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1
 21. Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr12
 22. Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13
 23. Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14
 24. Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr15
 25. Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr16
 26. Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2
 27. Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3
 28. Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4|altsyncram:altsyncram_component|altsyncram_2da1:auto_generated
 29. Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5|altsyncram:altsyncram_component|altsyncram_vca1:auto_generated
 30. Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6|altsyncram:altsyncram_component|altsyncram_uca1:auto_generated
 31. Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated
 32. Source assignments for PLL_Reconfig_TOP:inst|rom_1:inst4|altsyncram:altsyncram_component|altsyncram_2da1:auto_generated
 33. Source assignments for PLL_Reconfig_TOP:inst|rom_2:inst5|altsyncram:altsyncram_component|altsyncram_vca1:auto_generated
 34. Source assignments for PLL_Reconfig_TOP:inst|rom_3:inst6|altsyncram:altsyncram_component|altsyncram_uca1:auto_generated
 35. Source assignments for PLL_Reconfig_TOP:inst|rom_4:inst7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated
 36. Source assignments for PLL_Reconfig_TOP:inst|the_pll:inst8|altpll:altpll_component|the_pll_altpll:auto_generated
 37. Source assignments for AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated
 38. Parameter Settings for User Entity Instance: AllStore:inst2|FIFO:inst|scfifo:scfifo_component
 39. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 40. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 41. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 42. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 43. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 44. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 45. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 46. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 47. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 48. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 49. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 50. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 51. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 52. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 53. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 54. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 55. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 56. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 57. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 58. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 59. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 60. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 61. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 62. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 63. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 64. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 65. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 66. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 67. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 68. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 69. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component
 70. Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component
 71. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component
 72. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4
 73. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_add_sub:add_sub5
 74. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_add_sub:add_sub6
 75. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_compare:cmpr7
 76. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1
 77. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr12
 78. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13
 79. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14
 80. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr15
 81. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr16
 82. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2
 83. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3
 84. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_decode:decode11
 85. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_muxer:u3|lpm_mux:lpm_mux_component
 86. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component
 90. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12
 91. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|rom_1:inst4|altsyncram:altsyncram_component
 92. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|rom_2:inst5|altsyncram:altsyncram_component
 93. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|rom_3:inst6|altsyncram:altsyncram_component
 94. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|rom_4:inst7|altsyncram:altsyncram_component
 95. Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|the_pll:inst8|altpll:altpll_component
 96. Parameter Settings for User Entity Instance: UartPLL:inst19|altpll:altpll_component
 97. Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component
 98. Parameter Settings for User Entity Instance: 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component
 99. Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component
100. Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component
101. Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component
102. Parameter Settings for User Entity Instance: RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component
103. Parameter Settings for Inferred Entity Instance: AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0
104. scfifo Parameter Settings by Entity Instance
105. lpm_shiftreg Parameter Settings by Entity Instance
106. altpll Parameter Settings by Entity Instance
107. altsyncram Parameter Settings by Entity Instance
108. Port Connectivity Checks: "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2"
109. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 12 13:47:24 2011            ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SP 0.08 SJ Full Version ;
; Revision Name                      ; DE0_Default                                      ;
; Top-level Entity Name              ; Block1                                           ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 1,204                                            ;
;     Total combinational functions  ; 977                                              ;
;     Dedicated logic registers      ; 654                                              ;
; Total registers                    ; 654                                              ;
; Total pins                         ; 108                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 263,312                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 3                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Option                                                                     ; Setting      ; Default Value      ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Device                                                                     ; EP3C16F484C6 ;                    ;
; Top-level entity name                                                      ; Block1       ; DE0_Default        ;
; Family name                                                                ; Cyclone III  ; Stratix II         ;
; Preserve fewer node names                                                  ; Off          ; On                 ;
; Verilog Show LMF Mapping Messages                                          ; Off          ;                    ;
; State Machine Processing                                                   ; One-Hot      ; Auto               ;
; Safe State Machine                                                         ; On           ; Off                ;
; Parallel Synthesis                                                         ; On           ; Off                ;
; Power-Up Don't Care                                                        ; Off          ; On                 ;
; Remove Redundant Logic Cells                                               ; On           ; Off                ;
; Optimization Technique                                                     ; Speed        ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On           ; Off                ;
; Type of Retiming Performed During Resynthesis                              ; Full         ;                    ;
; Resynthesis Optimization Effort                                            ; Normal       ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal       ;                    ;
; Use Generated Physical Constraints File                                    ; Off          ;                    ;
; Auto Shift Register Replacement                                            ; Off          ; Auto               ;
; Auto RAM to Logic Cell Conversion                                          ; On           ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; On           ; Off                ;
; PowerPlay Power Optimization                                               ; Extra effort ; Normal compilation ;
; HDL message level                                                          ; Level3       ; Level2             ;
; Analysis & Synthesis Message Level                                         ; High         ; Medium             ;
; Use smart compilation                                                      ; Off          ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On           ; On                 ;
; Enable compact report table                                                ; Off          ; Off                ;
; Restructure Multiplexers                                                   ; Auto         ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off          ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off          ; Off                ;
; Verilog Version                                                            ; Verilog_2001 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993    ; VHDL_1993          ;
; Extract Verilog State Machines                                             ; On           ; On                 ;
; Extract VHDL State Machines                                                ; On           ; On                 ;
; Ignore Verilog initial constructs                                          ; Off          ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000         ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250          ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On           ; On                 ;
; DSP Block Balancing                                                        ; Auto         ; Auto               ;
; NOT Gate Push-Back                                                         ; On           ; On                 ;
; Remove Duplicate Registers                                                 ; On           ; On                 ;
; Ignore CARRY Buffers                                                       ; Off          ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off          ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off          ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off          ; Off                ;
; Ignore LCELL Buffers                                                       ; Off          ; Off                ;
; Ignore SOFT Buffers                                                        ; On           ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off          ; Off                ;
; Carry Chain Length                                                         ; 70           ; 70                 ;
; Auto Carry Chains                                                          ; On           ; On                 ;
; Auto Open-Drain Pins                                                       ; On           ; On                 ;
; Auto ROM Replacement                                                       ; On           ; On                 ;
; Auto RAM Replacement                                                       ; On           ; On                 ;
; Auto DSP Block Replacement                                                 ; On           ; On                 ;
; Auto Clock Enable Replacement                                              ; On           ; On                 ;
; Strict RAM Replacement                                                     ; Off          ; Off                ;
; Allow Synchronous Control Signals                                          ; On           ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off          ; Off                ;
; Auto RAM Block Balancing                                                   ; On           ; On                 ;
; Auto Resource Sharing                                                      ; Off          ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off          ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off          ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On           ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off          ; Off                ;
; Timing-Driven Synthesis                                                    ; On           ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On           ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off          ; Off                ;
; Synchronization Register Chain Length                                      ; 2            ; 2                  ;
; Suppress Register Optimization Related Messages                            ; Off          ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100          ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100          ; 100                ;
; Clock MUX Protection                                                       ; On           ; On                 ;
; Auto Gated Clock Conversion                                                ; Off          ; Off                ;
; Block Design Naming                                                        ; Auto         ; Auto               ;
; SDC constraint protection                                                  ; Off          ; Off                ;
; Synthesis Effort                                                           ; Auto         ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On           ; On                 ;
; Disable Register Merging Across Hierarchies                                ; Auto         ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On           ; On                 ;
+----------------------------------------------------------------------------+--------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+--------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ;
+--------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+
; trigclrdelay.v                             ; yes             ; User Verilog HDL File                  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v                             ;
; altpll_reconfig_TOP/control_sm.v           ; yes             ; User Verilog HDL File                  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/control_sm.v           ;
; altpll_reconfig_TOP/pll_reconfig_circuit.v ; yes             ; User Wizard-Generated File             ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v ;
; altpll_reconfig_TOP/rom_1.v                ; yes             ; User Wizard-Generated File             ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_1.v                ;
; altpll_reconfig_TOP/rom_2.v                ; yes             ; User Wizard-Generated File             ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_2.v                ;
; altpll_reconfig_TOP/rom_3.v                ; yes             ; User Wizard-Generated File             ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_3.v                ;
; altpll_reconfig_TOP/rom_4.v                ; yes             ; User Wizard-Generated File             ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_4.v                ;
; altpll_reconfig_TOP/rom_muxer.v            ; yes             ; User Wizard-Generated File             ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_muxer.v            ;
; altpll_reconfig_TOP/the_pll.v              ; yes             ; User Wizard-Generated File             ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/the_pll.v              ;
; 16Trig.bdf                                 ; yes             ; User Block Diagram/Schematic File      ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/16Trig.bdf                                 ;
; CLKD16.v                                   ; yes             ; User Verilog HDL File                  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v                                   ;
; altpll_reconfig_TOP/altpll_reconfig_rom.v  ; yes             ; User Verilog HDL File                  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/altpll_reconfig_rom.v  ;
; altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf   ; yes             ; User Block Diagram/Schematic File      ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf   ;
; V/SEG7_LUT.v                               ; yes             ; User Verilog HDL File                  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/V/SEG7_LUT.v                               ;
; Block1.bdf                                 ; yes             ; User Block Diagram/Schematic File      ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf                                 ;
; ShiftReg.v                                 ; yes             ; User Wizard-Generated File             ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/ShiftReg.v                                 ;
; ASignal.bdf                                ; yes             ; User Block Diagram/Schematic File      ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/ASignal.bdf                                ;
; QSignal.bdf                                ; yes             ; User Block Diagram/Schematic File      ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/QSignal.bdf                                ;
; Cross.v                                    ; yes             ; User Verilog HDL File                  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Cross.v                                    ;
; FIFO.v                                     ; yes             ; User Wizard-Generated File             ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v                                     ;
; Trig.v                                     ; yes             ; User Verilog HDL File                  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Trig.v                                     ;
; QTrig.bdf                                  ; yes             ; User Block Diagram/Schematic File      ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/QTrig.bdf                                  ;
; Decode24.v                                 ; yes             ; User Wizard-Generated File             ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode24.v                                 ;
; OutputConTroller.v                         ; yes             ; User Verilog HDL File                  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v                         ;
; core.v                                     ; yes             ; User Verilog HDL File                  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v                                     ;
; Myuart.v                                   ; yes             ; User Verilog HDL File                  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v                                   ;
; UartPLL.v                                  ; yes             ; User Wizard-Generated File             ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/UartPLL.v                                  ;
; AllStore.bdf                               ; yes             ; User Block Diagram/Schematic File      ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf                               ;
; MyRx.v                                     ; yes             ; User Verilog HDL File                  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v                                     ;
; Decode.v                                   ; yes             ; User Verilog HDL File                  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v                                   ;
; TestOutput.v                               ; yes             ; User Verilog HDL File                  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/TestOutput.v                               ;
; RandomSeq.bdf                              ; yes             ; User Block Diagram/Schematic File      ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf                              ;
; LED_SW.v                                   ; yes             ; User Verilog HDL File                  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/LED_SW.v                                   ;
; scfifo.tdf                                 ; yes             ; Megafunction                           ; d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf                      ;
; db/scfifo_h0c1.tdf                         ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf                         ;
; db/a_dpfifo_ku81.tdf                       ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf                       ;
; db/altsyncram_t1g1.tdf                     ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf                     ;
; db/cmpr_ms8.tdf                            ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cmpr_ms8.tdf                            ;
; db/cntr_3ob.tdf                            ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_3ob.tdf                            ;
; db/cntr_go7.tdf                            ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf                            ;
; db/cntr_4ob.tdf                            ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_4ob.tdf                            ;
; 21mux.bdf                                  ; yes             ; Megafunction                           ; d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf                     ;
; lpm_shiftreg.tdf                           ; yes             ; Megafunction                           ; d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf                ;
; altpll.tdf                                 ; yes             ; Megafunction                           ; d:/altera/91/quartus/libraries/megafunctions/altpll.tdf                      ;
; db/the_pll_altpll.v                        ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v                        ;
; altsyncram.tdf                             ; yes             ; Megafunction                           ; d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf                  ;
; db/altsyncram_fv01.tdf                     ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_fv01.tdf                     ;
; lpm_add_sub.tdf                            ; yes             ; Megafunction                           ; d:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf                 ;
; db/add_sub_hpa.tdf                         ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/add_sub_hpa.tdf                         ;
; db/add_sub_k8a.tdf                         ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/add_sub_k8a.tdf                         ;
; lpm_compare.tdf                            ; yes             ; Megafunction                           ; d:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf                 ;
; db/cmpr_tnd.tdf                            ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cmpr_tnd.tdf                            ;
; lpm_counter.tdf                            ; yes             ; Megafunction                           ; d:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf                 ;
; db/cntr_30l.tdf                            ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_30l.tdf                            ;
; db/cntr_qij.tdf                            ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_qij.tdf                            ;
; db/cntr_sij.tdf                            ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_sij.tdf                            ;
; db/cntr_pij.tdf                            ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_pij.tdf                            ;
; db/cntr_9cj.tdf                            ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_9cj.tdf                            ;
; lpm_decode.tdf                             ; yes             ; Megafunction                           ; d:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf                  ;
; db/decode_2af.tdf                          ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_2af.tdf                          ;
; lpm_mux.tdf                                ; yes             ; Megafunction                           ; d:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf                     ;
; db/mux_6qc.tdf                             ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/mux_6qc.tdf                             ;
; db/altsyncram_2da1.tdf                     ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_2da1.tdf                     ;
; newpll_500msps.mif                         ; yes             ; Auto-Found Memory Initialization File  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/newpll_500msps.mif                         ;
; db/altsyncram_vca1.tdf                     ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_vca1.tdf                     ;
; newpll_200msps.mif                         ; yes             ; Auto-Found Memory Initialization File  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/newpll_200msps.mif                         ;
; db/altsyncram_uca1.tdf                     ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_uca1.tdf                     ;
; newpll_100msps.mif                         ; yes             ; Auto-Found Memory Initialization File  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/newpll_100msps.mif                         ;
; db/altsyncram_iba1.tdf                     ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_iba1.tdf                     ;
; newpll_50msps.mif                          ; yes             ; Auto-Found Memory Initialization File  ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/newpll_50msps.mif                          ;
; db/uartpll_altpll.v                        ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v                        ;
; db/decode_cdi.tdf                          ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf                          ;
; randomplls.v                               ; yes             ; Auto-Found Wizard-Generated File       ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v                               ;
; db/randomplls_altpll.v                     ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v                     ;
; db/altsyncram_sch3.tdf                     ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf                     ;
; db/decode_dra.tdf                          ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_dra.tdf                          ;
; db/mux_0pb.tdf                             ; yes             ; Auto-Generated Megafunction            ; Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/mux_0pb.tdf                             ;
+--------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimated Total logic elements              ; 1,204                         ;
;                                             ;                               ;
; Total combinational functions               ; 977                           ;
; Logic element usage by number of LUT inputs ;                               ;
;     -- 4 input functions                    ; 644                           ;
;     -- 3 input functions                    ; 133                           ;
;     -- <=2 input functions                  ; 200                           ;
;                                             ;                               ;
; Logic elements by mode                      ;                               ;
;     -- normal mode                          ; 890                           ;
;     -- arithmetic mode                      ; 87                            ;
;                                             ;                               ;
; Total registers                             ; 654                           ;
;     -- Dedicated logic registers            ; 654                           ;
;     -- I/O registers                        ; 0                             ;
;                                             ;                               ;
; I/O pins                                    ; 108                           ;
; Total memory bits                           ; 263312                        ;
; Total PLLs                                  ; 3                             ;
; Maximum fan-out node                        ; AllStore:inst2|21mux:inst16|5 ;
; Maximum fan-out                             ; 566                           ;
; Total fan-out                               ; 16814                         ;
; Average fan-out                             ; 7.10                          ;
+---------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Block1                                                                                     ; 977 (2)           ; 654 (1)      ; 263312      ; 0            ; 0       ; 0         ; 108  ; 0            ; |Block1                                                                                                                                                                                                            ; work         ;
;    |16Trig:inst4|                                                                           ; 87 (2)            ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4                                                                                                                                                                                               ;              ;
;       |Decode24:inst5|                                                                      ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|Decode24:inst5                                                                                                                                                                                ;              ;
;          |lpm_decode:lpm_decode_component|                                                  ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component                                                                                                                                                ;              ;
;             |decode_cdi:auto_generated|                                                     ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated                                                                                                                      ;              ;
;       |QTrig:inst10|                                                                        ; 21 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10                                                                                                                                                                                  ;              ;
;          |Decode24:inst4|                                                                   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4                                                                                                                                                                   ;              ;
;             |lpm_decode:lpm_decode_component|                                               ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component                                                                                                                                   ;              ;
;                |decode_cdi:auto_generated|                                                  ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated                                                                                                         ;              ;
;          |trig:inst1|                                                                       ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1                                                                                                                                                                       ;              ;
;          |trig:inst2|                                                                       ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2                                                                                                                                                                       ;              ;
;          |trig:inst3|                                                                       ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3                                                                                                                                                                       ;              ;
;          |trig:inst|                                                                        ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst                                                                                                                                                                        ;              ;
;       |QTrig:inst7|                                                                         ; 20 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7                                                                                                                                                                                   ;              ;
;          |Decode24:inst4|                                                                   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4                                                                                                                                                                    ;              ;
;             |lpm_decode:lpm_decode_component|                                               ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component                                                                                                                                    ;              ;
;                |decode_cdi:auto_generated|                                                  ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated                                                                                                          ;              ;
;          |trig:inst1|                                                                       ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1                                                                                                                                                                        ;              ;
;          |trig:inst2|                                                                       ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2                                                                                                                                                                        ;              ;
;          |trig:inst3|                                                                       ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3                                                                                                                                                                        ;              ;
;          |trig:inst|                                                                        ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst                                                                                                                                                                         ;              ;
;       |QTrig:inst8|                                                                         ; 20 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8                                                                                                                                                                                   ;              ;
;          |Decode24:inst4|                                                                   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4                                                                                                                                                                    ;              ;
;             |lpm_decode:lpm_decode_component|                                               ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component                                                                                                                                    ;              ;
;                |decode_cdi:auto_generated|                                                  ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated                                                                                                          ;              ;
;          |trig:inst1|                                                                       ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1                                                                                                                                                                        ;              ;
;          |trig:inst2|                                                                       ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2                                                                                                                                                                        ;              ;
;          |trig:inst3|                                                                       ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3                                                                                                                                                                        ;              ;
;          |trig:inst|                                                                        ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst                                                                                                                                                                         ;              ;
;       |QTrig:inst9|                                                                         ; 20 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9                                                                                                                                                                                   ;              ;
;          |Decode24:inst4|                                                                   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4                                                                                                                                                                    ;              ;
;             |lpm_decode:lpm_decode_component|                                               ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component                                                                                                                                    ;              ;
;                |decode_cdi:auto_generated|                                                  ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated                                                                                                          ;              ;
;          |trig:inst1|                                                                       ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1                                                                                                                                                                        ;              ;
;          |trig:inst2|                                                                       ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2                                                                                                                                                                        ;              ;
;          |trig:inst3|                                                                       ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3                                                                                                                                                                        ;              ;
;          |trig:inst|                                                                        ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst                                                                                                                                                                         ;              ;
;    |AllStore:inst2|                                                                         ; 164 (1)           ; 182 (0)      ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2                                                                                                                                                                                             ;              ;
;       |21mux:inst16|                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|21mux:inst16                                                                                                                                                                                ;              ;
;       |FIFO:inst|                                                                           ; 162 (0)           ; 54 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst                                                                                                                                                                                   ;              ;
;          |scfifo:scfifo_component|                                                          ; 162 (0)           ; 54 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component                                                                                                                                                           ;              ;
;             |scfifo_h0c1:auto_generated|                                                    ; 162 (5)           ; 54 (1)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated                                                                                                                                ;              ;
;                |a_dpfifo_ku81:dpfifo|                                                       ; 157 (25)          ; 53 (17)      ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo                                                                                                           ;              ;
;                   |altsyncram_t1g1:FIFOram|                                                 ; 100 (0)           ; 4 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram                                                                                   ;              ;
;                      |altsyncram:ram_block1a0|                                              ; 100 (0)           ; 4 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0                                                           ; work         ;
;                         |altsyncram_sch3:auto_generated|                                    ; 100 (0)           ; 4 (4)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated                            ;              ;
;                            |decode_dra:decode2|                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|decode_dra:decode2         ;              ;
;                            |mux_0pb:mux3|                                                   ; 96 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3               ;              ;
;                   |cntr_3ob:rd_ptr_msb|                                                     ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb                                                                                       ;              ;
;                   |cntr_4ob:wr_ptr|                                                         ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr                                                                                           ;              ;
;                   |cntr_go7:usedw_counter|                                                  ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter                                                                                    ;              ;
;       |QSignal:inst3|                                                                       ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3                                                                                                                                                                               ;              ;
;          |ASignal:inst5|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;          |ASignal:inst6|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;          |ASignal:inst7|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;          |ASignal:inst8|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;       |QSignal:inst4|                                                                       ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4                                                                                                                                                                               ;              ;
;          |ASignal:inst5|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;          |ASignal:inst6|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;          |ASignal:inst7|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;          |ASignal:inst8|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;       |QSignal:inst5|                                                                       ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5                                                                                                                                                                               ;              ;
;          |ASignal:inst5|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;          |ASignal:inst6|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;          |ASignal:inst7|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;          |ASignal:inst8|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;       |QSignal:inst6|                                                                       ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6                                                                                                                                                                               ;              ;
;          |ASignal:inst5|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;          |ASignal:inst6|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;          |ASignal:inst7|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;          |ASignal:inst8|                                                                    ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8                                                                                                                                                                 ;              ;
;             |ShiftReg:inst1|                                                                ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1                                                                                                                                                  ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                              ;              ;
;             |ShiftReg:inst|                                                                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst                                                                                                                                                   ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                               ;              ;
;    |CLKD16:inst10|                                                                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|CLKD16:inst10                                                                                                                                                                                              ;              ;
;    |CLKD16:inst12|                                                                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|CLKD16:inst12                                                                                                                                                                                              ;              ;
;    |CLKD16:inst21|                                                                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|CLKD16:inst21                                                                                                                                                                                              ;              ;
;    |CLKD16:inst22|                                                                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|CLKD16:inst22                                                                                                                                                                                              ;              ;
;    |CLKD16:inst23|                                                                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|CLKD16:inst23                                                                                                                                                                                              ;              ;
;    |CLKD16:inst5|                                                                           ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|CLKD16:inst5                                                                                                                                                                                               ;              ;
;    |Decode:inst3|                                                                           ; 18 (18)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|Decode:inst3                                                                                                                                                                                               ;              ;
;    |MyRx:inst1|                                                                             ; 37 (37)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|MyRx:inst1                                                                                                                                                                                                 ;              ;
;    |MyUart:inst15|                                                                          ; 28 (28)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|MyUart:inst15                                                                                                                                                                                              ;              ;
;    |OutputController:inst13|                                                                ; 337 (337)         ; 142 (142)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|OutputController:inst13                                                                                                                                                                                    ;              ;
;    |PLL_Reconfig_TOP:inst|                                                                  ; 158 (0)           ; 100 (0)      ; 1168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst                                                                                                                                                                                      ;              ;
;       |altpll_reconfig_rom:inst|                                                            ; 158 (0)           ; 100 (0)      ; 1168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst                                                                                                                                                             ;              ;
;          |control_sm:u12|                                                                   ; 13 (13)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12                                                                                                                                              ;              ;
;          |pll_reconfig_circuit:u2|                                                          ; 142 (0)           ; 89 (0)       ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2                                                                                                                                     ;              ;
;             |pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component| ; 142 (85)          ; 89 (46)      ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component                                                       ;              ;
;                |altsyncram:altsyncram4|                                                     ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4                                ;              ;
;                   |altsyncram_fv01:auto_generated|                                          ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated ;              ;
;                |lpm_counter:cntr12|                                                         ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr12                                    ;              ;
;                   |cntr_30l:auto_generated|                                                 ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr12|cntr_30l:auto_generated            ;              ;
;                |lpm_counter:cntr13|                                                         ; 7 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13                                    ;              ;
;                   |cntr_qij:auto_generated|                                                 ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13|cntr_qij:auto_generated            ;              ;
;                |lpm_counter:cntr14|                                                         ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14                                    ;              ;
;                   |cntr_sij:auto_generated|                                                 ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14|cntr_sij:auto_generated            ;              ;
;                |lpm_counter:cntr15|                                                         ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr15                                    ;              ;
;                   |cntr_pij:auto_generated|                                                 ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr15|cntr_pij:auto_generated            ;              ;
;                |lpm_counter:cntr16|                                                         ; 18 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr16                                    ;              ;
;                   |cntr_30l:auto_generated|                                                 ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr16|cntr_30l:auto_generated            ;              ;
;                |lpm_counter:cntr2|                                                          ; 9 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2                                     ;              ;
;                   |cntr_9cj:auto_generated|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2|cntr_9cj:auto_generated             ;              ;
;          |rom_1:u4|                                                                         ; 1 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4                                                                                                                                                    ;              ;
;             |altsyncram:altsyncram_component|                                               ; 1 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4|altsyncram:altsyncram_component                                                                                                                    ;              ;
;                |altsyncram_2da1:auto_generated|                                             ; 1 (1)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4|altsyncram:altsyncram_component|altsyncram_2da1:auto_generated                                                                                     ;              ;
;          |rom_2:u5|                                                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5                                                                                                                                                    ;              ;
;             |altsyncram:altsyncram_component|                                               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5|altsyncram:altsyncram_component                                                                                                                    ;              ;
;                |altsyncram_vca1:auto_generated|                                             ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5|altsyncram:altsyncram_component|altsyncram_vca1:auto_generated                                                                                     ;              ;
;          |rom_3:u6|                                                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6                                                                                                                                                    ;              ;
;             |altsyncram:altsyncram_component|                                               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6|altsyncram:altsyncram_component                                                                                                                    ;              ;
;                |altsyncram_uca1:auto_generated|                                             ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6|altsyncram:altsyncram_component|altsyncram_uca1:auto_generated                                                                                     ;              ;
;          |rom_4:u7|                                                                         ; 0 (0)             ; 1 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7                                                                                                                                                    ;              ;
;             |altsyncram:altsyncram_component|                                               ; 0 (0)             ; 1 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component                                                                                                                    ;              ;
;                |altsyncram_iba1:auto_generated|                                             ; 0 (0)             ; 1 (1)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated                                                                                     ;              ;
;          |rom_muxer:u3|                                                                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_muxer:u3                                                                                                                                                ;              ;
;             |lpm_mux:lpm_mux_component|                                                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_muxer:u3|lpm_mux:lpm_mux_component                                                                                                                      ;              ;
;                |mux_6qc:auto_generated|                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_muxer:u3|lpm_mux:lpm_mux_component|mux_6qc:auto_generated                                                                                               ;              ;
;          |the_pll:u1|                                                                       ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1                                                                                                                                                  ;              ;
;             |altpll:altpll_component|                                                       ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component                                                                                                                          ;              ;
;                |the_pll_altpll:auto_generated|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated                                                                                            ;              ;
;    |RandomSeq:inst8|                                                                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8                                                                                                                                                                                            ;              ;
;       |RandomPLLs:inst|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8|RandomPLLs:inst                                                                                                                                                                            ;              ;
;          |altpll:altpll_component|                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component                                                                                                                                                    ;              ;
;             |RandomPLLs_altpll:auto_generated|                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated                                                                                                                   ;              ;
;       |TestOutput:inst4|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|RandomSeq:inst8|TestOutput:inst4                                                                                                                                                                           ;              ;
;    |SEG7_LUT:inst28|                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|SEG7_LUT:inst28                                                                                                                                                                                            ;              ;
;    |SEG7_LUT:inst29|                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|SEG7_LUT:inst29                                                                                                                                                                                            ;              ;
;    |SEG7_LUT:inst42|                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|SEG7_LUT:inst42                                                                                                                                                                                            ;              ;
;    |SEG7_LUT:inst43|                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|SEG7_LUT:inst43                                                                                                                                                                                            ;              ;
;    |TrigClrDelay:inst25|                                                                    ; 69 (69)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|TrigClrDelay:inst25                                                                                                                                                                                        ;              ;
;    |UartPLL:inst19|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|UartPLL:inst19                                                                                                                                                                                             ;              ;
;       |altpll:altpll_component|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|UartPLL:inst19|altpll:altpll_component                                                                                                                                                                     ;              ;
;          |UartPLL_altpll:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated                                                                                                                                       ;              ;
;    |core:inst14|                                                                            ; 24 (24)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|core:inst14                                                                                                                                                                                                ;              ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; Name                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ALTSYNCRAM                            ; M9K  ; Simple Dual Port ; 2048         ; 128          ; 2048         ; 128          ; 262144 ; None               ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 144          ; 1            ; --           ; --           ; 144    ; None               ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4|altsyncram:altsyncram_component|altsyncram_2da1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; ROM              ; 256          ; 1            ; --           ; --           ; 256    ; NewPLL_500MSPS.mif ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5|altsyncram:altsyncram_component|altsyncram_vca1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; ROM              ; 256          ; 1            ; --           ; --           ; 256    ; NewPLL_200MSPS.mif ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6|altsyncram:altsyncram_component|altsyncram_uca1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; ROM              ; 256          ; 1            ; --           ; --           ; 256    ; NewPLL_100MSPS.mif ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated|ALTSYNCRAM                                                                                     ; AUTO ; ROM              ; 256          ; 1            ; --           ; --           ; 256    ; NewPLL_50MSPS.mif  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state                                   ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; state.state_6 ; state.state_5 ; state.state_4 ; state.state_3 ; state.state_2 ; state.state_1 ; state.state_0 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; state.state_0 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; state.state_1 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; state.state_2 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; state.state_3 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; state.state_4 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; state.state_5 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; state.state_6 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_state                                                  ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|idle_state                                                    ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|reconfig_wait_state                                           ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|reconfig_post_state                                           ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|reconfig_seq_data_state                                       ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|C0_data_state                                                 ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|C1_data_state                                                 ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|C2_data_state                                                 ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|C3_data_state                                                 ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|C4_data_state                                                 ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr15|cntr_pij:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|configupdate3_state                                           ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|configupdate_state                                            ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1                                           ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state.state_1                                                                                                                                        ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state.state_4                                                                                                                                        ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|rom_data_state                                                ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[7] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[6] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14|cntr_sij:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|reset_state                                                   ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|rom_last_state                                                ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|rom_second_last_state                                         ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|reconfig_seq_ena_state                                        ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|C0_ena_state                                                  ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|C1_ena_state                                                  ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|C2_ena_state                                                  ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|C3_ena_state                                                  ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|C4_ena_state                                                  ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|rom_first_state                                               ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|rom_second_state                                              ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[0]  ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[0]                                             ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[1]  ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[1]                                             ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[2]  ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[2]                                             ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[3]  ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[3]                                             ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[4]  ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[4]                                             ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[5]  ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[5]                                             ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[6] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[6] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[6]  ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[6]                                             ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr16|cntr_30l:auto_generated|counter_reg_bit[7] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[7] ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[7]  ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom2[7]                                             ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|configupdate2_state                                           ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state.state_0                                                                                                                                        ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state.state_2                                                                                                                                        ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state.state_3                                                                                                                                        ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state.state_5                                                                                                                                        ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state.state_6                                                                                                                                        ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|rom_init_state                                                ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|reconfig_counter_state                                        ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|reconfig_init_state                                           ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|tmp_seq_ena_state                                             ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom[0]                                              ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom[1]                                              ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom[2]                                              ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom[3]                                              ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom[4]                                              ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom[5]                                              ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom[6]                                              ; no                                                               ; yes                                        ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|addr_from_rom[7]                                              ; no                                                               ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL_Reconfig_TOP:inst|rom_4:inst7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated|rden_a_store                                                                                                        ; Lost fanout                                                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|rom_3:inst6|altsyncram:altsyncram_component|altsyncram_uca1:auto_generated|rden_a_store                                                                                                        ; Lost fanout                                                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|rom_2:inst5|altsyncram:altsyncram_component|altsyncram_vca1:auto_generated|rden_a_store                                                                                                        ; Lost fanout                                                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|rom_1:inst4|altsyncram:altsyncram_component|altsyncram_2da1:auto_generated|rden_a_store                                                                                                        ; Lost fanout                                                                                                                                                                              ;
; TrigClrDelay:inst25|tdelay[11]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|counter_param_latch_reg[0..2]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|counter_type_latch_reg[0..3]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data8[0]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data9[0]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data10[0]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data11[0]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data12[0]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data13[0]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data14[0]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data15[0]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data16[0]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_init_nominal_state                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_init_state                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_first_nominal_state                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_first_state                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data17[0]                                               ; Lost fanout                                                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data7[0]                                                ; Lost fanout                                                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data6[0]                                                ; Lost fanout                                                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data5[0]                                                ; Lost fanout                                                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data4[0]                                                ; Lost fanout                                                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data3[0]                                                ; Lost fanout                                                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data2[0]                                                ; Lost fanout                                                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data1[0]                                                ; Lost fanout                                                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data0[0]                                                ; Lost fanout                                                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|write_init_nominal_state                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|write_init_state                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4|altsyncram:altsyncram_component|altsyncram_2da1:auto_generated|rden_a_store                                                                                  ; Merged with PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated|rden_a_store                                          ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5|altsyncram:altsyncram_component|altsyncram_vca1:auto_generated|rden_a_store                                                                                  ; Merged with PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated|rden_a_store                                          ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6|altsyncram:altsyncram_component|altsyncram_uca1:auto_generated|rden_a_store                                                                                  ; Merged with PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated|rden_a_store                                          ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|write_data_state                                                ; Merged with PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_data_nominal_state ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|write_nominal_state                                             ; Merged with PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_data_nominal_state ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_data_state                                                 ; Merged with PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_data_nominal_state ;
; MyRx:inst1|state[3]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_data_nominal_state                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_last_nominal_state                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_last_state                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[0..4] ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[0..7] ; Stuck at GND due to stuck port clock                                                                                                                                                     ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg17[0]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg0[0]                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg1[0]                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg2[0]                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg3[0]                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg4[0]                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg5[0]                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg6[0]                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg7[0]                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg8[0]                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg9[0]                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg10[0]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg11[0]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg12[0]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg13[0]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg14[0]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg15[0]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg16[0]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state~4                                                                                                                                                ; Lost fanout                                                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state~5                                                                                                                                                ; Lost fanout                                                                                                                                                                              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state~6                                                                                                                                                ; Lost fanout                                                                                                                                                                              ;
; core:inst14|state[0]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|wren_a_store                         ; Lost fanout                                                                                                                                                                              ;
; Total Number of Removed Registers = 82                                                                                                                                                                               ;                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_data_nominal_state  ; Stuck at GND              ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[7], ;
;                                                                                                                                                                               ; due to stuck port data_in ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg17[0],                                               ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg1[0],                                                ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg2[0],                                                ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg3[0],                                                ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg4[0],                                                ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg5[0],                                                ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg6[0],                                                ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg7[0],                                                ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg8[0],                                                ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg10[0],                                               ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg11[0],                                               ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg12[0],                                               ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg13[0],                                               ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg14[0],                                               ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg15[0],                                               ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg16[0]                                                ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|write_init_nominal_state ; Stuck at GND              ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[4], ;
;                                                                                                                                                                               ; due to stuck port data_in ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[3], ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[2], ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[1], ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[0], ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[6], ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[5], ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[4], ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[3], ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[2], ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[1], ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[0]  ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_init_nominal_state  ; Stuck at GND              ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_first_nominal_state,                                     ;
;                                                                                                                                                                               ; due to stuck port data_in ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg0[0],                                                ;
;                                                                                                                                                                               ;                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg9[0]                                                 ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_init_state          ; Stuck at GND              ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_first_state                                              ;
;                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 654   ;
; Number of registers using Synchronous Clear  ; 68    ;
; Number of registers using Synchronous Load   ; 47    ;
; Number of registers using Asynchronous Clear ; 188   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 322   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Decode:inst3|TrigEN                                                                                                                                              ; 4       ;
; core:inst14|state[3]                                                                                                                                             ; 14      ;
; MyUart:inst15|Tx                                                                                                                                                 ; 2       ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|reset_state ; 2       ;
; MyUart:inst15|store[0]                                                                                                                                           ; 1       ;
; MyUart:inst15|store[3]                                                                                                                                           ; 1       ;
; MyUart:inst15|store[1]                                                                                                                                           ; 1       ;
; MyUart:inst15|store[2]                                                                                                                                           ; 1       ;
; MyUart:inst15|store[4]                                                                                                                                           ; 1       ;
; MyUart:inst15|store[7]                                                                                                                                           ; 1       ;
; MyUart:inst15|store[5]                                                                                                                                           ; 1       ;
; MyUart:inst15|store[6]                                                                                                                                           ; 1       ;
; TrigClrDelay:inst25|tdelay[2]                                                                                                                                    ; 1       ;
; TrigClrDelay:inst25|tdelay[5]                                                                                                                                    ; 1       ;
; TrigClrDelay:inst25|tdelay[6]                                                                                                                                    ; 1       ;
; OutputController:inst13|tDataIn[48]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[40]                                                                                                                              ; 1       ;
; OutputController:inst13|tIndex[0]                                                                                                                                ; 32      ;
; OutputController:inst13|tDataIn[32]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[56]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[72]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[80]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[64]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[88]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[8]                                                                                                                               ; 1       ;
; OutputController:inst13|tDataIn[16]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[0]                                                                                                                               ; 1       ;
; OutputController:inst13|tDataIn[24]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[112]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[104]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[96]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[120]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[51]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[83]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[19]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[115]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[75]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[43]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[11]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[107]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[35]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[67]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[3]                                                                                                                               ; 1       ;
; OutputController:inst13|tDataIn[99]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[91]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[59]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[27]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[123]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[41]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[73]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[9]                                                                                                                               ; 1       ;
; OutputController:inst13|tDataIn[105]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[81]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[49]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[17]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[113]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[65]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[33]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[1]                                                                                                                               ; 1       ;
; OutputController:inst13|tDataIn[97]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[57]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[89]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[25]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[121]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[52]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[44]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[36]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[60]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[76]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[84]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[68]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[92]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[12]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[20]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[4]                                                                                                                               ; 1       ;
; OutputController:inst13|tDataIn[28]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[116]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[108]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[100]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[124]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[86]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[78]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[70]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[94]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[46]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[54]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[38]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[62]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[22]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[14]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[6]                                                                                                                               ; 1       ;
; OutputController:inst13|tDataIn[30]                                                                                                                              ; 1       ;
; OutputController:inst13|tDataIn[110]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[118]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[102]                                                                                                                             ; 1       ;
; OutputController:inst13|tDataIn[126]                                                                                                                             ; 1       ;
; Total number of inverted registers = 96                                                                                                                          ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Block1|TrigClrDelay:inst25|state[3]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Block1|16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3] ;
; 3:1                ; 48 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |Block1|OutputController:inst13|tDataIn[58]         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Block1|TrigClrDelay:inst25|delaytime[5]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Block1|MyRx:inst1|ReadyDelay[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Block1|MyUart:inst15|index[2]                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Block1|MyRx:inst1|state[1]                         ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |Block1|MyRx:inst1|num[1]                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |Block1|core:inst14|timecalc[3]                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |Block1|core:inst14|state[2]                        ;
; 17:1               ; 8 bits    ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |Block1|OutputController:inst13|DataOut[1]          ;
; 3:1                ; 80 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; Yes        ; |Block1|OutputController:inst13|tDataIn[89]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                      ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                       ;
+---------------------------------+--------------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C104  ; -    ; -                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component ;
+---------------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value       ; From ; To                                                                                                             ;
+---------------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED               ; NEVER_ALLOW ; -    ; -                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL             ; C106        ; -    ; -                                                                                                              ;
; PLL_SCAN_RECONFIG_COUNTER_REMAP_LCELL ; 2           ; -    ; le_comb10                                                                                                      ;
; PLL_SCAN_RECONFIG_COUNTER_REMAP_LCELL ; 0           ; -    ; le_comb8                                                                                                       ;
; PLL_SCAN_RECONFIG_COUNTER_REMAP_LCELL ; 1           ; -    ; le_comb9                                                                                                       ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; idle_state                                                                                                     ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; read_data_nominal_state                                                                                        ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; read_data_state                                                                                                ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; read_first_nominal_state                                                                                       ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; read_first_state                                                                                               ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; read_init_nominal_state                                                                                        ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; read_init_state                                                                                                ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; read_last_nominal_state                                                                                        ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; read_last_state                                                                                                ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; reconfig_counter_state                                                                                         ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; reconfig_init_state                                                                                            ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; reconfig_post_state                                                                                            ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; reconfig_seq_data_state                                                                                        ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; reconfig_seq_ena_state                                                                                         ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; reconfig_wait_state                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH        ; -    ; reset_state                                                                                                    ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; rom_data_state                                                                                                 ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; rom_first_state                                                                                                ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; rom_init_state                                                                                                 ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; rom_last_state                                                                                                 ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; rom_second_last_state                                                                                          ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; rom_second_state                                                                                               ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; write_nominal_state                                                                                            ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; write_data_state                                                                                               ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; write_init_nominal_state                                                                                       ;
; POWER_UP_LEVEL                        ; LOW         ; -    ; write_init_state                                                                                               ;
+---------------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1 ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                 ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                  ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr12 ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                  ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                   ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13 ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                  ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                   ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14 ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                  ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                   ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr15 ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                  ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                   ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr16 ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                  ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                   ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2 ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                 ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                  ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3 ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                 ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                  ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4|altsyncram:altsyncram_component|altsyncram_2da1:auto_generated ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                    ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                     ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5|altsyncram:altsyncram_component|altsyncram_vca1:auto_generated ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                    ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                     ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6|altsyncram:altsyncram_component|altsyncram_uca1:auto_generated ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                    ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                     ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                    ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                     ;
+---------------------------------+--------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|rom_1:inst4|altsyncram:altsyncram_component|altsyncram_2da1:auto_generated ;
+---------------------------------+--------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                              ;
+---------------------------------+--------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                               ;
+---------------------------------+--------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|rom_2:inst5|altsyncram:altsyncram_component|altsyncram_vca1:auto_generated ;
+---------------------------------+--------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                              ;
+---------------------------------+--------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                               ;
+---------------------------------+--------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|rom_3:inst6|altsyncram:altsyncram_component|altsyncram_uca1:auto_generated ;
+---------------------------------+--------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                              ;
+---------------------------------+--------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                               ;
+---------------------------------+--------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|rom_4:inst7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated ;
+---------------------------------+--------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                              ;
+---------------------------------+--------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                               ;
+---------------------------------+--------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLL_Reconfig_TOP:inst|the_pll:inst8|altpll:altpll_component|the_pll_altpll:auto_generated ;
+---------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                    ;
+---------------------------+-------+------+-----------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C104  ; -    ; -                                                                     ;
+---------------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated ;
+---------------------------------+--------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value        ; From ; To                                                                                                                                             ;
+---------------------------------+--------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; EXTRA_EFFORT ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|FIFO:inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                  ;
+-------------------------+-------------+-------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                        ;
; lpm_width               ; 128         ; Signed Integer                                        ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                        ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                               ;
; ALMOST_FULL_VALUE       ; 1020        ; Signed Integer                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                               ;
; USE_EAB                 ; ON          ; Untyped                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED      ; 9           ; Untyped                                               ;
; CBXI_PARAMETER          ; scfifo_h0c1 ; Untyped                                               ;
+-------------------------+-------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                     ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                            ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                            ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                     ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                      ;
; LPM_DIRECTION          ; RIGHT       ; Untyped                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component ;
+-------------------------------+--------------------+---------------------------------------------------------------------------+
; Parameter Name                ; Value              ; Type                                                                      ;
+-------------------------------+--------------------+---------------------------------------------------------------------------+
; OPERATION_MODE                ; ZERO_DELAY_BUFFER  ; Untyped                                                                   ;
; PLL_TYPE                      ; AUTO               ; Untyped                                                                   ;
; QUALIFY_CONF_DONE             ; OFF                ; Untyped                                                                   ;
; COMPENSATE_CLOCK              ; CLK4               ; Untyped                                                                   ;
; SCAN_CHAIN                    ; LONG               ; Untyped                                                                   ;
; PRIMARY_CLOCK                 ; INCLK0             ; Untyped                                                                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000              ; Signed Integer                                                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                  ; Untyped                                                                   ;
; GATE_LOCK_SIGNAL              ; NO                 ; Untyped                                                                   ;
; GATE_LOCK_COUNTER             ; 0                  ; Untyped                                                                   ;
; LOCK_HIGH                     ; 1                  ; Untyped                                                                   ;
; LOCK_LOW                      ; 1                  ; Untyped                                                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                  ; Untyped                                                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                  ; Untyped                                                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                ; Untyped                                                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                ; Untyped                                                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                ; Untyped                                                                   ;
; SKIP_VCO                      ; OFF                ; Untyped                                                                   ;
; SWITCH_OVER_COUNTER           ; 0                  ; Untyped                                                                   ;
; SWITCH_OVER_TYPE              ; AUTO               ; Untyped                                                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0            ; Untyped                                                                   ;
; BANDWIDTH                     ; 0                  ; Untyped                                                                   ;
; BANDWIDTH_TYPE                ; AUTO               ; Untyped                                                                   ;
; SPREAD_FREQUENCY              ; 0                  ; Untyped                                                                   ;
; DOWN_SPREAD                   ; 0                  ; Untyped                                                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                ; Untyped                                                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                ; Untyped                                                                   ;
; CLK9_MULTIPLY_BY              ; 0                  ; Untyped                                                                   ;
; CLK8_MULTIPLY_BY              ; 0                  ; Untyped                                                                   ;
; CLK7_MULTIPLY_BY              ; 0                  ; Untyped                                                                   ;
; CLK6_MULTIPLY_BY              ; 0                  ; Untyped                                                                   ;
; CLK5_MULTIPLY_BY              ; 1                  ; Untyped                                                                   ;
; CLK4_MULTIPLY_BY              ; 20                 ; Signed Integer                                                            ;
; CLK3_MULTIPLY_BY              ; 5                  ; Signed Integer                                                            ;
; CLK2_MULTIPLY_BY              ; 5                  ; Signed Integer                                                            ;
; CLK1_MULTIPLY_BY              ; 10                 ; Signed Integer                                                            ;
; CLK0_MULTIPLY_BY              ; 10                 ; Signed Integer                                                            ;
; CLK9_DIVIDE_BY                ; 0                  ; Untyped                                                                   ;
; CLK8_DIVIDE_BY                ; 0                  ; Untyped                                                                   ;
; CLK7_DIVIDE_BY                ; 0                  ; Untyped                                                                   ;
; CLK6_DIVIDE_BY                ; 0                  ; Untyped                                                                   ;
; CLK5_DIVIDE_BY                ; 1                  ; Untyped                                                                   ;
; CLK4_DIVIDE_BY                ; 7                  ; Signed Integer                                                            ;
; CLK3_DIVIDE_BY                ; 2                  ; Signed Integer                                                            ;
; CLK2_DIVIDE_BY                ; 2                  ; Signed Integer                                                            ;
; CLK1_DIVIDE_BY                ; 1                  ; Signed Integer                                                            ;
; CLK0_DIVIDE_BY                ; 1                  ; Signed Integer                                                            ;
; CLK9_PHASE_SHIFT              ; 0                  ; Untyped                                                                   ;
; CLK8_PHASE_SHIFT              ; 0                  ; Untyped                                                                   ;
; CLK7_PHASE_SHIFT              ; 0                  ; Untyped                                                                   ;
; CLK6_PHASE_SHIFT              ; 0                  ; Untyped                                                                   ;
; CLK5_PHASE_SHIFT              ; 0                  ; Untyped                                                                   ;
; CLK4_PHASE_SHIFT              ; 0                  ; Untyped                                                                   ;
; CLK3_PHASE_SHIFT              ; 4000               ; Untyped                                                                   ;
; CLK2_PHASE_SHIFT              ; 0                  ; Untyped                                                                   ;
; CLK1_PHASE_SHIFT              ; 1000               ; Untyped                                                                   ;
; CLK0_PHASE_SHIFT              ; 0                  ; Untyped                                                                   ;
; CLK5_TIME_DELAY               ; 0                  ; Untyped                                                                   ;
; CLK4_TIME_DELAY               ; 0                  ; Untyped                                                                   ;
; CLK3_TIME_DELAY               ; 0                  ; Untyped                                                                   ;
; CLK2_TIME_DELAY               ; 0                  ; Untyped                                                                   ;
; CLK1_TIME_DELAY               ; 0                  ; Untyped                                                                   ;
; CLK0_TIME_DELAY               ; 0                  ; Untyped                                                                   ;
; CLK9_DUTY_CYCLE               ; 50                 ; Untyped                                                                   ;
; CLK8_DUTY_CYCLE               ; 50                 ; Untyped                                                                   ;
; CLK7_DUTY_CYCLE               ; 50                 ; Untyped                                                                   ;
; CLK6_DUTY_CYCLE               ; 50                 ; Untyped                                                                   ;
; CLK5_DUTY_CYCLE               ; 50                 ; Untyped                                                                   ;
; CLK4_DUTY_CYCLE               ; 50                 ; Signed Integer                                                            ;
; CLK3_DUTY_CYCLE               ; 50                 ; Signed Integer                                                            ;
; CLK2_DUTY_CYCLE               ; 50                 ; Signed Integer                                                            ;
; CLK1_DUTY_CYCLE               ; 50                 ; Signed Integer                                                            ;
; CLK0_DUTY_CYCLE               ; 50                 ; Signed Integer                                                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                                                   ;
; LOCK_WINDOW_UI                ;  0.05              ; Untyped                                                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED             ; Untyped                                                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED             ; Untyped                                                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED             ; Untyped                                                                   ;
; DPA_MULTIPLY_BY               ; 0                  ; Untyped                                                                   ;
; DPA_DIVIDE_BY                 ; 1                  ; Untyped                                                                   ;
; DPA_DIVIDER                   ; 0                  ; Untyped                                                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                  ; Untyped                                                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                  ; Untyped                                                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                  ; Untyped                                                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                  ; Untyped                                                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                  ; Untyped                                                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                  ; Untyped                                                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                  ; Untyped                                                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                  ; Untyped                                                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                  ; Untyped                                                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                  ; Untyped                                                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                  ; Untyped                                                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                  ; Untyped                                                                   ;
; EXTCLK3_TIME_DELAY            ; 0                  ; Untyped                                                                   ;
; EXTCLK2_TIME_DELAY            ; 0                  ; Untyped                                                                   ;
; EXTCLK1_TIME_DELAY            ; 0                  ; Untyped                                                                   ;
; EXTCLK0_TIME_DELAY            ; 0                  ; Untyped                                                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                 ; Untyped                                                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                 ; Untyped                                                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                 ; Untyped                                                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                 ; Untyped                                                                   ;
; VCO_MULTIPLY_BY               ; 0                  ; Untyped                                                                   ;
; VCO_DIVIDE_BY                 ; 0                  ; Untyped                                                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                  ; Untyped                                                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                  ; Untyped                                                                   ;
; VCO_MIN                       ; 0                  ; Untyped                                                                   ;
; VCO_MAX                       ; 0                  ; Untyped                                                                   ;
; VCO_CENTER                    ; 0                  ; Untyped                                                                   ;
; PFD_MIN                       ; 0                  ; Untyped                                                                   ;
; PFD_MAX                       ; 0                  ; Untyped                                                                   ;
; M_INITIAL                     ; 0                  ; Untyped                                                                   ;
; M                             ; 0                  ; Untyped                                                                   ;
; N                             ; 1                  ; Untyped                                                                   ;
; M2                            ; 1                  ; Untyped                                                                   ;
; N2                            ; 1                  ; Untyped                                                                   ;
; SS                            ; 1                  ; Untyped                                                                   ;
; C0_HIGH                       ; 0                  ; Untyped                                                                   ;
; C1_HIGH                       ; 0                  ; Untyped                                                                   ;
; C2_HIGH                       ; 0                  ; Untyped                                                                   ;
; C3_HIGH                       ; 0                  ; Untyped                                                                   ;
; C4_HIGH                       ; 0                  ; Untyped                                                                   ;
; C5_HIGH                       ; 0                  ; Untyped                                                                   ;
; C6_HIGH                       ; 0                  ; Untyped                                                                   ;
; C7_HIGH                       ; 0                  ; Untyped                                                                   ;
; C8_HIGH                       ; 0                  ; Untyped                                                                   ;
; C9_HIGH                       ; 0                  ; Untyped                                                                   ;
; C0_LOW                        ; 0                  ; Untyped                                                                   ;
; C1_LOW                        ; 0                  ; Untyped                                                                   ;
; C2_LOW                        ; 0                  ; Untyped                                                                   ;
; C3_LOW                        ; 0                  ; Untyped                                                                   ;
; C4_LOW                        ; 0                  ; Untyped                                                                   ;
; C5_LOW                        ; 0                  ; Untyped                                                                   ;
; C6_LOW                        ; 0                  ; Untyped                                                                   ;
; C7_LOW                        ; 0                  ; Untyped                                                                   ;
; C8_LOW                        ; 0                  ; Untyped                                                                   ;
; C9_LOW                        ; 0                  ; Untyped                                                                   ;
; C0_INITIAL                    ; 0                  ; Untyped                                                                   ;
; C1_INITIAL                    ; 0                  ; Untyped                                                                   ;
; C2_INITIAL                    ; 0                  ; Untyped                                                                   ;
; C3_INITIAL                    ; 0                  ; Untyped                                                                   ;
; C4_INITIAL                    ; 0                  ; Untyped                                                                   ;
; C5_INITIAL                    ; 0                  ; Untyped                                                                   ;
; C6_INITIAL                    ; 0                  ; Untyped                                                                   ;
; C7_INITIAL                    ; 0                  ; Untyped                                                                   ;
; C8_INITIAL                    ; 0                  ; Untyped                                                                   ;
; C9_INITIAL                    ; 0                  ; Untyped                                                                   ;
; C0_MODE                       ; BYPASS             ; Untyped                                                                   ;
; C1_MODE                       ; BYPASS             ; Untyped                                                                   ;
; C2_MODE                       ; BYPASS             ; Untyped                                                                   ;
; C3_MODE                       ; BYPASS             ; Untyped                                                                   ;
; C4_MODE                       ; BYPASS             ; Untyped                                                                   ;
; C5_MODE                       ; BYPASS             ; Untyped                                                                   ;
; C6_MODE                       ; BYPASS             ; Untyped                                                                   ;
; C7_MODE                       ; BYPASS             ; Untyped                                                                   ;
; C8_MODE                       ; BYPASS             ; Untyped                                                                   ;
; C9_MODE                       ; BYPASS             ; Untyped                                                                   ;
; C0_PH                         ; 0                  ; Untyped                                                                   ;
; C1_PH                         ; 0                  ; Untyped                                                                   ;
; C2_PH                         ; 0                  ; Untyped                                                                   ;
; C3_PH                         ; 0                  ; Untyped                                                                   ;
; C4_PH                         ; 0                  ; Untyped                                                                   ;
; C5_PH                         ; 0                  ; Untyped                                                                   ;
; C6_PH                         ; 0                  ; Untyped                                                                   ;
; C7_PH                         ; 0                  ; Untyped                                                                   ;
; C8_PH                         ; 0                  ; Untyped                                                                   ;
; C9_PH                         ; 0                  ; Untyped                                                                   ;
; L0_HIGH                       ; 1                  ; Untyped                                                                   ;
; L1_HIGH                       ; 1                  ; Untyped                                                                   ;
; G0_HIGH                       ; 1                  ; Untyped                                                                   ;
; G1_HIGH                       ; 1                  ; Untyped                                                                   ;
; G2_HIGH                       ; 1                  ; Untyped                                                                   ;
; G3_HIGH                       ; 1                  ; Untyped                                                                   ;
; E0_HIGH                       ; 1                  ; Untyped                                                                   ;
; E1_HIGH                       ; 1                  ; Untyped                                                                   ;
; E2_HIGH                       ; 1                  ; Untyped                                                                   ;
; E3_HIGH                       ; 1                  ; Untyped                                                                   ;
; L0_LOW                        ; 1                  ; Untyped                                                                   ;
; L1_LOW                        ; 1                  ; Untyped                                                                   ;
; G0_LOW                        ; 1                  ; Untyped                                                                   ;
; G1_LOW                        ; 1                  ; Untyped                                                                   ;
; G2_LOW                        ; 1                  ; Untyped                                                                   ;
; G3_LOW                        ; 1                  ; Untyped                                                                   ;
; E0_LOW                        ; 1                  ; Untyped                                                                   ;
; E1_LOW                        ; 1                  ; Untyped                                                                   ;
; E2_LOW                        ; 1                  ; Untyped                                                                   ;
; E3_LOW                        ; 1                  ; Untyped                                                                   ;
; L0_INITIAL                    ; 1                  ; Untyped                                                                   ;
; L1_INITIAL                    ; 1                  ; Untyped                                                                   ;
; G0_INITIAL                    ; 1                  ; Untyped                                                                   ;
; G1_INITIAL                    ; 1                  ; Untyped                                                                   ;
; G2_INITIAL                    ; 1                  ; Untyped                                                                   ;
; G3_INITIAL                    ; 1                  ; Untyped                                                                   ;
; E0_INITIAL                    ; 1                  ; Untyped                                                                   ;
; E1_INITIAL                    ; 1                  ; Untyped                                                                   ;
; E2_INITIAL                    ; 1                  ; Untyped                                                                   ;
; E3_INITIAL                    ; 1                  ; Untyped                                                                   ;
; L0_MODE                       ; BYPASS             ; Untyped                                                                   ;
; L1_MODE                       ; BYPASS             ; Untyped                                                                   ;
; G0_MODE                       ; BYPASS             ; Untyped                                                                   ;
; G1_MODE                       ; BYPASS             ; Untyped                                                                   ;
; G2_MODE                       ; BYPASS             ; Untyped                                                                   ;
; G3_MODE                       ; BYPASS             ; Untyped                                                                   ;
; E0_MODE                       ; BYPASS             ; Untyped                                                                   ;
; E1_MODE                       ; BYPASS             ; Untyped                                                                   ;
; E2_MODE                       ; BYPASS             ; Untyped                                                                   ;
; E3_MODE                       ; BYPASS             ; Untyped                                                                   ;
; L0_PH                         ; 0                  ; Untyped                                                                   ;
; L1_PH                         ; 0                  ; Untyped                                                                   ;
; G0_PH                         ; 0                  ; Untyped                                                                   ;
; G1_PH                         ; 0                  ; Untyped                                                                   ;
; G2_PH                         ; 0                  ; Untyped                                                                   ;
; G3_PH                         ; 0                  ; Untyped                                                                   ;
; E0_PH                         ; 0                  ; Untyped                                                                   ;
; E1_PH                         ; 0                  ; Untyped                                                                   ;
; E2_PH                         ; 0                  ; Untyped                                                                   ;
; E3_PH                         ; 0                  ; Untyped                                                                   ;
; M_PH                          ; 0                  ; Untyped                                                                   ;
; C1_USE_CASC_IN                ; OFF                ; Untyped                                                                   ;
; C2_USE_CASC_IN                ; OFF                ; Untyped                                                                   ;
; C3_USE_CASC_IN                ; OFF                ; Untyped                                                                   ;
; C4_USE_CASC_IN                ; OFF                ; Untyped                                                                   ;
; C5_USE_CASC_IN                ; OFF                ; Untyped                                                                   ;
; C6_USE_CASC_IN                ; OFF                ; Untyped                                                                   ;
; C7_USE_CASC_IN                ; OFF                ; Untyped                                                                   ;
; C8_USE_CASC_IN                ; OFF                ; Untyped                                                                   ;
; C9_USE_CASC_IN                ; OFF                ; Untyped                                                                   ;
; CLK0_COUNTER                  ; G0                 ; Untyped                                                                   ;
; CLK1_COUNTER                  ; G0                 ; Untyped                                                                   ;
; CLK2_COUNTER                  ; G0                 ; Untyped                                                                   ;
; CLK3_COUNTER                  ; G0                 ; Untyped                                                                   ;
; CLK4_COUNTER                  ; G0                 ; Untyped                                                                   ;
; CLK5_COUNTER                  ; G0                 ; Untyped                                                                   ;
; CLK6_COUNTER                  ; E0                 ; Untyped                                                                   ;
; CLK7_COUNTER                  ; E1                 ; Untyped                                                                   ;
; CLK8_COUNTER                  ; E2                 ; Untyped                                                                   ;
; CLK9_COUNTER                  ; E3                 ; Untyped                                                                   ;
; L0_TIME_DELAY                 ; 0                  ; Untyped                                                                   ;
; L1_TIME_DELAY                 ; 0                  ; Untyped                                                                   ;
; G0_TIME_DELAY                 ; 0                  ; Untyped                                                                   ;
; G1_TIME_DELAY                 ; 0                  ; Untyped                                                                   ;
; G2_TIME_DELAY                 ; 0                  ; Untyped                                                                   ;
; G3_TIME_DELAY                 ; 0                  ; Untyped                                                                   ;
; E0_TIME_DELAY                 ; 0                  ; Untyped                                                                   ;
; E1_TIME_DELAY                 ; 0                  ; Untyped                                                                   ;
; E2_TIME_DELAY                 ; 0                  ; Untyped                                                                   ;
; E3_TIME_DELAY                 ; 0                  ; Untyped                                                                   ;
; M_TIME_DELAY                  ; 0                  ; Untyped                                                                   ;
; N_TIME_DELAY                  ; 0                  ; Untyped                                                                   ;
; EXTCLK3_COUNTER               ; E3                 ; Untyped                                                                   ;
; EXTCLK2_COUNTER               ; E2                 ; Untyped                                                                   ;
; EXTCLK1_COUNTER               ; E1                 ; Untyped                                                                   ;
; EXTCLK0_COUNTER               ; E0                 ; Untyped                                                                   ;
; ENABLE0_COUNTER               ; L0                 ; Untyped                                                                   ;
; ENABLE1_COUNTER               ; L0                 ; Untyped                                                                   ;
; CHARGE_PUMP_CURRENT           ; 2                  ; Untyped                                                                   ;
; LOOP_FILTER_R                 ;  1.000000          ; Untyped                                                                   ;
; LOOP_FILTER_C                 ; 5                  ; Untyped                                                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999               ; Untyped                                                                   ;
; LOOP_FILTER_R_BITS            ; 9999               ; Untyped                                                                   ;
; LOOP_FILTER_C_BITS            ; 9999               ; Untyped                                                                   ;
; VCO_POST_SCALE                ; 0                  ; Untyped                                                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                  ; Untyped                                                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                  ; Untyped                                                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                  ; Untyped                                                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III        ; Untyped                                                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY  ; Untyped                                                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY  ; Untyped                                                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY  ; Untyped                                                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY  ; Untyped                                                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_CLK0                     ; PORT_USED          ; Untyped                                                                   ;
; PORT_CLK1                     ; PORT_USED          ; Untyped                                                                   ;
; PORT_CLK2                     ; PORT_USED          ; Untyped                                                                   ;
; PORT_CLK3                     ; PORT_USED          ; Untyped                                                                   ;
; PORT_CLK4                     ; PORT_USED          ; Untyped                                                                   ;
; PORT_CLK5                     ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_CLK6                     ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_CLK7                     ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_CLK8                     ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_CLK9                     ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_SCANDATA                 ; PORT_USED          ; Untyped                                                                   ;
; PORT_SCANDATAOUT              ; PORT_USED          ; Untyped                                                                   ;
; PORT_SCANDONE                 ; PORT_USED          ; Untyped                                                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY  ; Untyped                                                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY  ; Untyped                                                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_INCLK1                   ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_INCLK0                   ; PORT_USED          ; Untyped                                                                   ;
; PORT_FBIN                     ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_PLLENA                   ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_ARESET                   ; PORT_USED          ; Untyped                                                                   ;
; PORT_PFDENA                   ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_SCANCLK                  ; PORT_USED          ; Untyped                                                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY  ; Untyped                                                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY  ; Untyped                                                                   ;
; PORT_LOCKED                   ; PORT_USED          ; Untyped                                                                   ;
; PORT_CONFIGUPDATE             ; PORT_USED          ; Untyped                                                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY  ; Untyped                                                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_SCANCLKENA               ; PORT_USED          ; Untyped                                                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED        ; Untyped                                                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY  ; Untyped                                                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY  ; Untyped                                                                   ;
; M_TEST_SOURCE                 ; 5                  ; Untyped                                                                   ;
; C0_TEST_SOURCE                ; 5                  ; Untyped                                                                   ;
; C1_TEST_SOURCE                ; 5                  ; Untyped                                                                   ;
; C2_TEST_SOURCE                ; 5                  ; Untyped                                                                   ;
; C3_TEST_SOURCE                ; 5                  ; Untyped                                                                   ;
; C4_TEST_SOURCE                ; 5                  ; Untyped                                                                   ;
; C5_TEST_SOURCE                ; 5                  ; Untyped                                                                   ;
; C6_TEST_SOURCE                ; 5                  ; Untyped                                                                   ;
; C7_TEST_SOURCE                ; 5                  ; Untyped                                                                   ;
; C8_TEST_SOURCE                ; 5                  ; Untyped                                                                   ;
; C9_TEST_SOURCE                ; 5                  ; Untyped                                                                   ;
; CBXI_PARAMETER                ; the_pll_altpll     ; Untyped                                                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO               ; Untyped                                                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                  ; Untyped                                                                   ;
; WIDTH_CLOCK                   ; 5                  ; Signed Integer                                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                  ; Untyped                                                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                ; Untyped                                                                   ;
; DEVICE_FAMILY                 ; Cyclone III        ; Untyped                                                                   ;
; SCAN_CHAIN_MIF_FILE           ; NewPLL_500MSPS.mif ; Untyped                                                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS             ; ON                 ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS          ; OFF                ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS           ; ON                 ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                ; IGNORE_CASCADE                                                            ;
+-------------------------------+--------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4 ;
+------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                                                                                                          ;
+------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                                                                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                         ; Untyped                                                                                                                       ;
; WIDTH_A                            ; 1                                                   ; Signed Integer                                                                                                                ;
; WIDTHAD_A                          ; 8                                                   ; Signed Integer                                                                                                                ;
; NUMWORDS_A                         ; 144                                                 ; Signed Integer                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                                       ;
; WIDTH_B                            ; 1                                                   ; Untyped                                                                                                                       ;
; WIDTHAD_B                          ; 1                                                   ; Untyped                                                                                                                       ;
; NUMWORDS_B                         ; 1                                                   ; Untyped                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Signed Integer                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                                                                                                       ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                                       ;
; INIT_FILE                          ; ../altpll_reconfig_rom_restored/the_pll_500_mhz.mif ; Untyped                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III                                         ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_fv01                                     ; Untyped                                                                                                                       ;
+------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_add_sub:add_sub5 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_hpa ; Untyped                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_add_sub:add_sub6 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_k8a ; Untyped                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_compare:cmpr7 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8           ; Signed Integer                                                                                                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                      ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                      ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                      ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                           ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER         ; cmpr_tnd    ; Untyped                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                               ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                               ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                               ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                                                                                      ;
; LPM_MODULUS            ; 144         ; Signed Integer                                                                                                                                                               ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_30l    ; Untyped                                                                                                                                                                      ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr12 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                                ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                                                                                       ;
; LPM_MODULUS            ; 144         ; Signed Integer                                                                                                                                                                ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                                                       ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                                                       ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                            ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                            ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                       ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                       ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER         ; cntr_30l    ; Untyped                                                                                                                                                                       ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                ;
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                                ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                                                                                       ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                                                                       ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                                                       ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                                                       ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                            ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                            ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                       ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                       ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER         ; cntr_qij    ; Untyped                                                                                                                                                                       ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                                ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                                                                                       ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                                                                       ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                                                       ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                                                       ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                            ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                            ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                       ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                       ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER         ; cntr_sij    ; Untyped                                                                                                                                                                       ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr15 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                ;
; LPM_WIDTH              ; 5           ; Signed Integer                                                                                                                                                                ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                                                                                       ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                                                                       ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                                                       ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                                                       ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                            ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                            ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                       ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                       ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER         ; cntr_pij    ; Untyped                                                                                                                                                                       ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr16 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                                ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                                                                                       ;
; LPM_MODULUS            ; 144         ; Signed Integer                                                                                                                                                                ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                                                       ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                                                       ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                            ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                            ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                       ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                       ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER         ; cntr_30l    ; Untyped                                                                                                                                                                       ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                               ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                                                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_9cj    ; Untyped                                                                                                                                                                      ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                               ;
; LPM_WIDTH              ; 5           ; Signed Integer                                                                                                                                                               ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                                                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                                                                                                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                                                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_pij    ; Untyped                                                                                                                                                                      ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_decode:decode11 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3           ; Signed Integer                                                                                                                                                                 ;
; LPM_DECODES            ; 5           ; Signed Integer                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                        ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                        ;
; CBXI_PARAMETER         ; decode_2af  ; Untyped                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_muxer:u3|lpm_mux:lpm_mux_component ;
+------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH              ; 1           ; Signed Integer                                                                              ;
; LPM_SIZE               ; 8           ; Signed Integer                                                                              ;
; LPM_WIDTHS             ; 3           ; Signed Integer                                                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                     ;
; CBXI_PARAMETER         ; mux_6qc     ; Untyped                                                                                     ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                     ;
+------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; NewPLL_500MSPS.mif   ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_2da1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; NewPLL_200MSPS.mif   ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_vca1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; NewPLL_100MSPS.mif   ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_uca1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; NewPLL_50MSPS.mif    ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_iba1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; state_0        ; 000   ; Unsigned Binary                                                                   ;
; state_1        ; 001   ; Unsigned Binary                                                                   ;
; state_2        ; 010   ; Unsigned Binary                                                                   ;
; state_3        ; 011   ; Unsigned Binary                                                                   ;
; state_4        ; 100   ; Unsigned Binary                                                                   ;
; state_5        ; 101   ; Unsigned Binary                                                                   ;
; state_6        ; 110   ; Unsigned Binary                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|rom_1:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 1                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; NewPLL_500MSPS.mif   ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_2da1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|rom_2:inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 1                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; NewPLL_200MSPS.mif   ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_vca1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|rom_3:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 1                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; NewPLL_100MSPS.mif   ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_uca1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|rom_4:inst7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 1                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; NewPLL_50MSPS.mif    ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_iba1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Reconfig_TOP:inst|the_pll:inst8|altpll:altpll_component ;
+-------------------------------+--------------------+-----------------------------------------------------+
; Parameter Name                ; Value              ; Type                                                ;
+-------------------------------+--------------------+-----------------------------------------------------+
; OPERATION_MODE                ; ZERO_DELAY_BUFFER  ; Untyped                                             ;
; PLL_TYPE                      ; AUTO               ; Untyped                                             ;
; QUALIFY_CONF_DONE             ; OFF                ; Untyped                                             ;
; COMPENSATE_CLOCK              ; CLK4               ; Untyped                                             ;
; SCAN_CHAIN                    ; LONG               ; Untyped                                             ;
; PRIMARY_CLOCK                 ; INCLK0             ; Untyped                                             ;
; INCLK0_INPUT_FREQUENCY        ; 20000              ; Signed Integer                                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                  ; Untyped                                             ;
; GATE_LOCK_SIGNAL              ; NO                 ; Untyped                                             ;
; GATE_LOCK_COUNTER             ; 0                  ; Untyped                                             ;
; LOCK_HIGH                     ; 1                  ; Untyped                                             ;
; LOCK_LOW                      ; 1                  ; Untyped                                             ;
; VALID_LOCK_MULTIPLIER         ; 1                  ; Untyped                                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                  ; Untyped                                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                ; Untyped                                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                ; Untyped                                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                ; Untyped                                             ;
; SKIP_VCO                      ; OFF                ; Untyped                                             ;
; SWITCH_OVER_COUNTER           ; 0                  ; Untyped                                             ;
; SWITCH_OVER_TYPE              ; AUTO               ; Untyped                                             ;
; FEEDBACK_SOURCE               ; EXTCLK0            ; Untyped                                             ;
; BANDWIDTH                     ; 0                  ; Untyped                                             ;
; BANDWIDTH_TYPE                ; AUTO               ; Untyped                                             ;
; SPREAD_FREQUENCY              ; 0                  ; Untyped                                             ;
; DOWN_SPREAD                   ; 0                  ; Untyped                                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                ; Untyped                                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                ; Untyped                                             ;
; CLK9_MULTIPLY_BY              ; 0                  ; Untyped                                             ;
; CLK8_MULTIPLY_BY              ; 0                  ; Untyped                                             ;
; CLK7_MULTIPLY_BY              ; 0                  ; Untyped                                             ;
; CLK6_MULTIPLY_BY              ; 0                  ; Untyped                                             ;
; CLK5_MULTIPLY_BY              ; 1                  ; Untyped                                             ;
; CLK4_MULTIPLY_BY              ; 20                 ; Signed Integer                                      ;
; CLK3_MULTIPLY_BY              ; 5                  ; Signed Integer                                      ;
; CLK2_MULTIPLY_BY              ; 5                  ; Signed Integer                                      ;
; CLK1_MULTIPLY_BY              ; 10                 ; Signed Integer                                      ;
; CLK0_MULTIPLY_BY              ; 10                 ; Signed Integer                                      ;
; CLK9_DIVIDE_BY                ; 0                  ; Untyped                                             ;
; CLK8_DIVIDE_BY                ; 0                  ; Untyped                                             ;
; CLK7_DIVIDE_BY                ; 0                  ; Untyped                                             ;
; CLK6_DIVIDE_BY                ; 0                  ; Untyped                                             ;
; CLK5_DIVIDE_BY                ; 1                  ; Untyped                                             ;
; CLK4_DIVIDE_BY                ; 7                  ; Signed Integer                                      ;
; CLK3_DIVIDE_BY                ; 2                  ; Signed Integer                                      ;
; CLK2_DIVIDE_BY                ; 2                  ; Signed Integer                                      ;
; CLK1_DIVIDE_BY                ; 1                  ; Signed Integer                                      ;
; CLK0_DIVIDE_BY                ; 1                  ; Signed Integer                                      ;
; CLK9_PHASE_SHIFT              ; 0                  ; Untyped                                             ;
; CLK8_PHASE_SHIFT              ; 0                  ; Untyped                                             ;
; CLK7_PHASE_SHIFT              ; 0                  ; Untyped                                             ;
; CLK6_PHASE_SHIFT              ; 0                  ; Untyped                                             ;
; CLK5_PHASE_SHIFT              ; 0                  ; Untyped                                             ;
; CLK4_PHASE_SHIFT              ; 0                  ; Untyped                                             ;
; CLK3_PHASE_SHIFT              ; 4000               ; Untyped                                             ;
; CLK2_PHASE_SHIFT              ; 0                  ; Untyped                                             ;
; CLK1_PHASE_SHIFT              ; 1000               ; Untyped                                             ;
; CLK0_PHASE_SHIFT              ; 0                  ; Untyped                                             ;
; CLK5_TIME_DELAY               ; 0                  ; Untyped                                             ;
; CLK4_TIME_DELAY               ; 0                  ; Untyped                                             ;
; CLK3_TIME_DELAY               ; 0                  ; Untyped                                             ;
; CLK2_TIME_DELAY               ; 0                  ; Untyped                                             ;
; CLK1_TIME_DELAY               ; 0                  ; Untyped                                             ;
; CLK0_TIME_DELAY               ; 0                  ; Untyped                                             ;
; CLK9_DUTY_CYCLE               ; 50                 ; Untyped                                             ;
; CLK8_DUTY_CYCLE               ; 50                 ; Untyped                                             ;
; CLK7_DUTY_CYCLE               ; 50                 ; Untyped                                             ;
; CLK6_DUTY_CYCLE               ; 50                 ; Untyped                                             ;
; CLK5_DUTY_CYCLE               ; 50                 ; Untyped                                             ;
; CLK4_DUTY_CYCLE               ; 50                 ; Signed Integer                                      ;
; CLK3_DUTY_CYCLE               ; 50                 ; Signed Integer                                      ;
; CLK2_DUTY_CYCLE               ; 50                 ; Signed Integer                                      ;
; CLK1_DUTY_CYCLE               ; 50                 ; Signed Integer                                      ;
; CLK0_DUTY_CYCLE               ; 50                 ; Signed Integer                                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                             ;
; LOCK_WINDOW_UI                ;  0.05              ; Untyped                                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED             ; Untyped                                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED             ; Untyped                                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED             ; Untyped                                             ;
; DPA_MULTIPLY_BY               ; 0                  ; Untyped                                             ;
; DPA_DIVIDE_BY                 ; 1                  ; Untyped                                             ;
; DPA_DIVIDER                   ; 0                  ; Untyped                                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                  ; Untyped                                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                  ; Untyped                                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                  ; Untyped                                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                  ; Untyped                                             ;
; EXTCLK3_DIVIDE_BY             ; 1                  ; Untyped                                             ;
; EXTCLK2_DIVIDE_BY             ; 1                  ; Untyped                                             ;
; EXTCLK1_DIVIDE_BY             ; 1                  ; Untyped                                             ;
; EXTCLK0_DIVIDE_BY             ; 1                  ; Untyped                                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                  ; Untyped                                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                  ; Untyped                                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                  ; Untyped                                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                  ; Untyped                                             ;
; EXTCLK3_TIME_DELAY            ; 0                  ; Untyped                                             ;
; EXTCLK2_TIME_DELAY            ; 0                  ; Untyped                                             ;
; EXTCLK1_TIME_DELAY            ; 0                  ; Untyped                                             ;
; EXTCLK0_TIME_DELAY            ; 0                  ; Untyped                                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                 ; Untyped                                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                 ; Untyped                                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                 ; Untyped                                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                 ; Untyped                                             ;
; VCO_MULTIPLY_BY               ; 0                  ; Untyped                                             ;
; VCO_DIVIDE_BY                 ; 0                  ; Untyped                                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                  ; Untyped                                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                  ; Untyped                                             ;
; VCO_MIN                       ; 0                  ; Untyped                                             ;
; VCO_MAX                       ; 0                  ; Untyped                                             ;
; VCO_CENTER                    ; 0                  ; Untyped                                             ;
; PFD_MIN                       ; 0                  ; Untyped                                             ;
; PFD_MAX                       ; 0                  ; Untyped                                             ;
; M_INITIAL                     ; 0                  ; Untyped                                             ;
; M                             ; 0                  ; Untyped                                             ;
; N                             ; 1                  ; Untyped                                             ;
; M2                            ; 1                  ; Untyped                                             ;
; N2                            ; 1                  ; Untyped                                             ;
; SS                            ; 1                  ; Untyped                                             ;
; C0_HIGH                       ; 0                  ; Untyped                                             ;
; C1_HIGH                       ; 0                  ; Untyped                                             ;
; C2_HIGH                       ; 0                  ; Untyped                                             ;
; C3_HIGH                       ; 0                  ; Untyped                                             ;
; C4_HIGH                       ; 0                  ; Untyped                                             ;
; C5_HIGH                       ; 0                  ; Untyped                                             ;
; C6_HIGH                       ; 0                  ; Untyped                                             ;
; C7_HIGH                       ; 0                  ; Untyped                                             ;
; C8_HIGH                       ; 0                  ; Untyped                                             ;
; C9_HIGH                       ; 0                  ; Untyped                                             ;
; C0_LOW                        ; 0                  ; Untyped                                             ;
; C1_LOW                        ; 0                  ; Untyped                                             ;
; C2_LOW                        ; 0                  ; Untyped                                             ;
; C3_LOW                        ; 0                  ; Untyped                                             ;
; C4_LOW                        ; 0                  ; Untyped                                             ;
; C5_LOW                        ; 0                  ; Untyped                                             ;
; C6_LOW                        ; 0                  ; Untyped                                             ;
; C7_LOW                        ; 0                  ; Untyped                                             ;
; C8_LOW                        ; 0                  ; Untyped                                             ;
; C9_LOW                        ; 0                  ; Untyped                                             ;
; C0_INITIAL                    ; 0                  ; Untyped                                             ;
; C1_INITIAL                    ; 0                  ; Untyped                                             ;
; C2_INITIAL                    ; 0                  ; Untyped                                             ;
; C3_INITIAL                    ; 0                  ; Untyped                                             ;
; C4_INITIAL                    ; 0                  ; Untyped                                             ;
; C5_INITIAL                    ; 0                  ; Untyped                                             ;
; C6_INITIAL                    ; 0                  ; Untyped                                             ;
; C7_INITIAL                    ; 0                  ; Untyped                                             ;
; C8_INITIAL                    ; 0                  ; Untyped                                             ;
; C9_INITIAL                    ; 0                  ; Untyped                                             ;
; C0_MODE                       ; BYPASS             ; Untyped                                             ;
; C1_MODE                       ; BYPASS             ; Untyped                                             ;
; C2_MODE                       ; BYPASS             ; Untyped                                             ;
; C3_MODE                       ; BYPASS             ; Untyped                                             ;
; C4_MODE                       ; BYPASS             ; Untyped                                             ;
; C5_MODE                       ; BYPASS             ; Untyped                                             ;
; C6_MODE                       ; BYPASS             ; Untyped                                             ;
; C7_MODE                       ; BYPASS             ; Untyped                                             ;
; C8_MODE                       ; BYPASS             ; Untyped                                             ;
; C9_MODE                       ; BYPASS             ; Untyped                                             ;
; C0_PH                         ; 0                  ; Untyped                                             ;
; C1_PH                         ; 0                  ; Untyped                                             ;
; C2_PH                         ; 0                  ; Untyped                                             ;
; C3_PH                         ; 0                  ; Untyped                                             ;
; C4_PH                         ; 0                  ; Untyped                                             ;
; C5_PH                         ; 0                  ; Untyped                                             ;
; C6_PH                         ; 0                  ; Untyped                                             ;
; C7_PH                         ; 0                  ; Untyped                                             ;
; C8_PH                         ; 0                  ; Untyped                                             ;
; C9_PH                         ; 0                  ; Untyped                                             ;
; L0_HIGH                       ; 1                  ; Untyped                                             ;
; L1_HIGH                       ; 1                  ; Untyped                                             ;
; G0_HIGH                       ; 1                  ; Untyped                                             ;
; G1_HIGH                       ; 1                  ; Untyped                                             ;
; G2_HIGH                       ; 1                  ; Untyped                                             ;
; G3_HIGH                       ; 1                  ; Untyped                                             ;
; E0_HIGH                       ; 1                  ; Untyped                                             ;
; E1_HIGH                       ; 1                  ; Untyped                                             ;
; E2_HIGH                       ; 1                  ; Untyped                                             ;
; E3_HIGH                       ; 1                  ; Untyped                                             ;
; L0_LOW                        ; 1                  ; Untyped                                             ;
; L1_LOW                        ; 1                  ; Untyped                                             ;
; G0_LOW                        ; 1                  ; Untyped                                             ;
; G1_LOW                        ; 1                  ; Untyped                                             ;
; G2_LOW                        ; 1                  ; Untyped                                             ;
; G3_LOW                        ; 1                  ; Untyped                                             ;
; E0_LOW                        ; 1                  ; Untyped                                             ;
; E1_LOW                        ; 1                  ; Untyped                                             ;
; E2_LOW                        ; 1                  ; Untyped                                             ;
; E3_LOW                        ; 1                  ; Untyped                                             ;
; L0_INITIAL                    ; 1                  ; Untyped                                             ;
; L1_INITIAL                    ; 1                  ; Untyped                                             ;
; G0_INITIAL                    ; 1                  ; Untyped                                             ;
; G1_INITIAL                    ; 1                  ; Untyped                                             ;
; G2_INITIAL                    ; 1                  ; Untyped                                             ;
; G3_INITIAL                    ; 1                  ; Untyped                                             ;
; E0_INITIAL                    ; 1                  ; Untyped                                             ;
; E1_INITIAL                    ; 1                  ; Untyped                                             ;
; E2_INITIAL                    ; 1                  ; Untyped                                             ;
; E3_INITIAL                    ; 1                  ; Untyped                                             ;
; L0_MODE                       ; BYPASS             ; Untyped                                             ;
; L1_MODE                       ; BYPASS             ; Untyped                                             ;
; G0_MODE                       ; BYPASS             ; Untyped                                             ;
; G1_MODE                       ; BYPASS             ; Untyped                                             ;
; G2_MODE                       ; BYPASS             ; Untyped                                             ;
; G3_MODE                       ; BYPASS             ; Untyped                                             ;
; E0_MODE                       ; BYPASS             ; Untyped                                             ;
; E1_MODE                       ; BYPASS             ; Untyped                                             ;
; E2_MODE                       ; BYPASS             ; Untyped                                             ;
; E3_MODE                       ; BYPASS             ; Untyped                                             ;
; L0_PH                         ; 0                  ; Untyped                                             ;
; L1_PH                         ; 0                  ; Untyped                                             ;
; G0_PH                         ; 0                  ; Untyped                                             ;
; G1_PH                         ; 0                  ; Untyped                                             ;
; G2_PH                         ; 0                  ; Untyped                                             ;
; G3_PH                         ; 0                  ; Untyped                                             ;
; E0_PH                         ; 0                  ; Untyped                                             ;
; E1_PH                         ; 0                  ; Untyped                                             ;
; E2_PH                         ; 0                  ; Untyped                                             ;
; E3_PH                         ; 0                  ; Untyped                                             ;
; M_PH                          ; 0                  ; Untyped                                             ;
; C1_USE_CASC_IN                ; OFF                ; Untyped                                             ;
; C2_USE_CASC_IN                ; OFF                ; Untyped                                             ;
; C3_USE_CASC_IN                ; OFF                ; Untyped                                             ;
; C4_USE_CASC_IN                ; OFF                ; Untyped                                             ;
; C5_USE_CASC_IN                ; OFF                ; Untyped                                             ;
; C6_USE_CASC_IN                ; OFF                ; Untyped                                             ;
; C7_USE_CASC_IN                ; OFF                ; Untyped                                             ;
; C8_USE_CASC_IN                ; OFF                ; Untyped                                             ;
; C9_USE_CASC_IN                ; OFF                ; Untyped                                             ;
; CLK0_COUNTER                  ; G0                 ; Untyped                                             ;
; CLK1_COUNTER                  ; G0                 ; Untyped                                             ;
; CLK2_COUNTER                  ; G0                 ; Untyped                                             ;
; CLK3_COUNTER                  ; G0                 ; Untyped                                             ;
; CLK4_COUNTER                  ; G0                 ; Untyped                                             ;
; CLK5_COUNTER                  ; G0                 ; Untyped                                             ;
; CLK6_COUNTER                  ; E0                 ; Untyped                                             ;
; CLK7_COUNTER                  ; E1                 ; Untyped                                             ;
; CLK8_COUNTER                  ; E2                 ; Untyped                                             ;
; CLK9_COUNTER                  ; E3                 ; Untyped                                             ;
; L0_TIME_DELAY                 ; 0                  ; Untyped                                             ;
; L1_TIME_DELAY                 ; 0                  ; Untyped                                             ;
; G0_TIME_DELAY                 ; 0                  ; Untyped                                             ;
; G1_TIME_DELAY                 ; 0                  ; Untyped                                             ;
; G2_TIME_DELAY                 ; 0                  ; Untyped                                             ;
; G3_TIME_DELAY                 ; 0                  ; Untyped                                             ;
; E0_TIME_DELAY                 ; 0                  ; Untyped                                             ;
; E1_TIME_DELAY                 ; 0                  ; Untyped                                             ;
; E2_TIME_DELAY                 ; 0                  ; Untyped                                             ;
; E3_TIME_DELAY                 ; 0                  ; Untyped                                             ;
; M_TIME_DELAY                  ; 0                  ; Untyped                                             ;
; N_TIME_DELAY                  ; 0                  ; Untyped                                             ;
; EXTCLK3_COUNTER               ; E3                 ; Untyped                                             ;
; EXTCLK2_COUNTER               ; E2                 ; Untyped                                             ;
; EXTCLK1_COUNTER               ; E1                 ; Untyped                                             ;
; EXTCLK0_COUNTER               ; E0                 ; Untyped                                             ;
; ENABLE0_COUNTER               ; L0                 ; Untyped                                             ;
; ENABLE1_COUNTER               ; L0                 ; Untyped                                             ;
; CHARGE_PUMP_CURRENT           ; 2                  ; Untyped                                             ;
; LOOP_FILTER_R                 ;  1.000000          ; Untyped                                             ;
; LOOP_FILTER_C                 ; 5                  ; Untyped                                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999               ; Untyped                                             ;
; LOOP_FILTER_R_BITS            ; 9999               ; Untyped                                             ;
; LOOP_FILTER_C_BITS            ; 9999               ; Untyped                                             ;
; VCO_POST_SCALE                ; 0                  ; Untyped                                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                  ; Untyped                                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                  ; Untyped                                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                  ; Untyped                                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III        ; Untyped                                             ;
; PORT_CLKENA0                  ; PORT_UNUSED        ; Untyped                                             ;
; PORT_CLKENA1                  ; PORT_UNUSED        ; Untyped                                             ;
; PORT_CLKENA2                  ; PORT_UNUSED        ; Untyped                                             ;
; PORT_CLKENA3                  ; PORT_UNUSED        ; Untyped                                             ;
; PORT_CLKENA4                  ; PORT_UNUSED        ; Untyped                                             ;
; PORT_CLKENA5                  ; PORT_UNUSED        ; Untyped                                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY  ; Untyped                                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY  ; Untyped                                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY  ; Untyped                                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY  ; Untyped                                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED        ; Untyped                                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED        ; Untyped                                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED        ; Untyped                                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED        ; Untyped                                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED        ; Untyped                                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED        ; Untyped                                             ;
; PORT_CLK0                     ; PORT_USED          ; Untyped                                             ;
; PORT_CLK1                     ; PORT_USED          ; Untyped                                             ;
; PORT_CLK2                     ; PORT_USED          ; Untyped                                             ;
; PORT_CLK3                     ; PORT_USED          ; Untyped                                             ;
; PORT_CLK4                     ; PORT_USED          ; Untyped                                             ;
; PORT_CLK5                     ; PORT_UNUSED        ; Untyped                                             ;
; PORT_CLK6                     ; PORT_UNUSED        ; Untyped                                             ;
; PORT_CLK7                     ; PORT_UNUSED        ; Untyped                                             ;
; PORT_CLK8                     ; PORT_UNUSED        ; Untyped                                             ;
; PORT_CLK9                     ; PORT_UNUSED        ; Untyped                                             ;
; PORT_SCANDATA                 ; PORT_USED          ; Untyped                                             ;
; PORT_SCANDATAOUT              ; PORT_USED          ; Untyped                                             ;
; PORT_SCANDONE                 ; PORT_USED          ; Untyped                                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY  ; Untyped                                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY  ; Untyped                                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED        ; Untyped                                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED        ; Untyped                                             ;
; PORT_INCLK1                   ; PORT_UNUSED        ; Untyped                                             ;
; PORT_INCLK0                   ; PORT_USED          ; Untyped                                             ;
; PORT_FBIN                     ; PORT_UNUSED        ; Untyped                                             ;
; PORT_PLLENA                   ; PORT_UNUSED        ; Untyped                                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED        ; Untyped                                             ;
; PORT_ARESET                   ; PORT_USED          ; Untyped                                             ;
; PORT_PFDENA                   ; PORT_UNUSED        ; Untyped                                             ;
; PORT_SCANCLK                  ; PORT_USED          ; Untyped                                             ;
; PORT_SCANACLR                 ; PORT_UNUSED        ; Untyped                                             ;
; PORT_SCANREAD                 ; PORT_UNUSED        ; Untyped                                             ;
; PORT_SCANWRITE                ; PORT_UNUSED        ; Untyped                                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY  ; Untyped                                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY  ; Untyped                                             ;
; PORT_LOCKED                   ; PORT_USED          ; Untyped                                             ;
; PORT_CONFIGUPDATE             ; PORT_USED          ; Untyped                                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY  ; Untyped                                             ;
; PORT_PHASEDONE                ; PORT_UNUSED        ; Untyped                                             ;
; PORT_PHASESTEP                ; PORT_UNUSED        ; Untyped                                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED        ; Untyped                                             ;
; PORT_SCANCLKENA               ; PORT_USED          ; Untyped                                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED        ; Untyped                                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY  ; Untyped                                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY  ; Untyped                                             ;
; M_TEST_SOURCE                 ; 5                  ; Untyped                                             ;
; C0_TEST_SOURCE                ; 5                  ; Untyped                                             ;
; C1_TEST_SOURCE                ; 5                  ; Untyped                                             ;
; C2_TEST_SOURCE                ; 5                  ; Untyped                                             ;
; C3_TEST_SOURCE                ; 5                  ; Untyped                                             ;
; C4_TEST_SOURCE                ; 5                  ; Untyped                                             ;
; C5_TEST_SOURCE                ; 5                  ; Untyped                                             ;
; C6_TEST_SOURCE                ; 5                  ; Untyped                                             ;
; C7_TEST_SOURCE                ; 5                  ; Untyped                                             ;
; C8_TEST_SOURCE                ; 5                  ; Untyped                                             ;
; C9_TEST_SOURCE                ; 5                  ; Untyped                                             ;
; CBXI_PARAMETER                ; the_pll_altpll     ; Untyped                                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO               ; Untyped                                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                  ; Untyped                                             ;
; WIDTH_CLOCK                   ; 5                  ; Signed Integer                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                  ; Untyped                                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                ; Untyped                                             ;
; DEVICE_FAMILY                 ; Cyclone III        ; Untyped                                             ;
; SCAN_CHAIN_MIF_FILE           ; NewPLL_500MSPS.mif ; Untyped                                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                ; Untyped                                             ;
; AUTO_CARRY_CHAINS             ; ON                 ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS           ; ON                 ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                ; IGNORE_CASCADE                                      ;
+-------------------------------+--------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartPLL:inst19|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------+
; Parameter Name                ; Value             ; Type                            ;
+-------------------------------+-------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                         ;
; PLL_TYPE                      ; AUTO              ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                         ;
; LOCK_LOW                      ; 1                 ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                         ;
; SKIP_VCO                      ; OFF               ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                         ;
; BANDWIDTH                     ; 0                 ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                  ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 217               ; Signed Integer                  ;
; CLK0_DIVIDE_BY                ; 434               ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; VCO_MIN                       ; 0                 ; Untyped                         ;
; VCO_MAX                       ; 0                 ; Untyped                         ;
; VCO_CENTER                    ; 0                 ; Untyped                         ;
; PFD_MIN                       ; 0                 ; Untyped                         ;
; PFD_MAX                       ; 0                 ; Untyped                         ;
; M_INITIAL                     ; 0                 ; Untyped                         ;
; M                             ; 0                 ; Untyped                         ;
; N                             ; 1                 ; Untyped                         ;
; M2                            ; 1                 ; Untyped                         ;
; N2                            ; 1                 ; Untyped                         ;
; SS                            ; 1                 ; Untyped                         ;
; C0_HIGH                       ; 0                 ; Untyped                         ;
; C1_HIGH                       ; 0                 ; Untyped                         ;
; C2_HIGH                       ; 0                 ; Untyped                         ;
; C3_HIGH                       ; 0                 ; Untyped                         ;
; C4_HIGH                       ; 0                 ; Untyped                         ;
; C5_HIGH                       ; 0                 ; Untyped                         ;
; C6_HIGH                       ; 0                 ; Untyped                         ;
; C7_HIGH                       ; 0                 ; Untyped                         ;
; C8_HIGH                       ; 0                 ; Untyped                         ;
; C9_HIGH                       ; 0                 ; Untyped                         ;
; C0_LOW                        ; 0                 ; Untyped                         ;
; C1_LOW                        ; 0                 ; Untyped                         ;
; C2_LOW                        ; 0                 ; Untyped                         ;
; C3_LOW                        ; 0                 ; Untyped                         ;
; C4_LOW                        ; 0                 ; Untyped                         ;
; C5_LOW                        ; 0                 ; Untyped                         ;
; C6_LOW                        ; 0                 ; Untyped                         ;
; C7_LOW                        ; 0                 ; Untyped                         ;
; C8_LOW                        ; 0                 ; Untyped                         ;
; C9_LOW                        ; 0                 ; Untyped                         ;
; C0_INITIAL                    ; 0                 ; Untyped                         ;
; C1_INITIAL                    ; 0                 ; Untyped                         ;
; C2_INITIAL                    ; 0                 ; Untyped                         ;
; C3_INITIAL                    ; 0                 ; Untyped                         ;
; C4_INITIAL                    ; 0                 ; Untyped                         ;
; C5_INITIAL                    ; 0                 ; Untyped                         ;
; C6_INITIAL                    ; 0                 ; Untyped                         ;
; C7_INITIAL                    ; 0                 ; Untyped                         ;
; C8_INITIAL                    ; 0                 ; Untyped                         ;
; C9_INITIAL                    ; 0                 ; Untyped                         ;
; C0_MODE                       ; BYPASS            ; Untyped                         ;
; C1_MODE                       ; BYPASS            ; Untyped                         ;
; C2_MODE                       ; BYPASS            ; Untyped                         ;
; C3_MODE                       ; BYPASS            ; Untyped                         ;
; C4_MODE                       ; BYPASS            ; Untyped                         ;
; C5_MODE                       ; BYPASS            ; Untyped                         ;
; C6_MODE                       ; BYPASS            ; Untyped                         ;
; C7_MODE                       ; BYPASS            ; Untyped                         ;
; C8_MODE                       ; BYPASS            ; Untyped                         ;
; C9_MODE                       ; BYPASS            ; Untyped                         ;
; C0_PH                         ; 0                 ; Untyped                         ;
; C1_PH                         ; 0                 ; Untyped                         ;
; C2_PH                         ; 0                 ; Untyped                         ;
; C3_PH                         ; 0                 ; Untyped                         ;
; C4_PH                         ; 0                 ; Untyped                         ;
; C5_PH                         ; 0                 ; Untyped                         ;
; C6_PH                         ; 0                 ; Untyped                         ;
; C7_PH                         ; 0                 ; Untyped                         ;
; C8_PH                         ; 0                 ; Untyped                         ;
; C9_PH                         ; 0                 ; Untyped                         ;
; L0_HIGH                       ; 1                 ; Untyped                         ;
; L1_HIGH                       ; 1                 ; Untyped                         ;
; G0_HIGH                       ; 1                 ; Untyped                         ;
; G1_HIGH                       ; 1                 ; Untyped                         ;
; G2_HIGH                       ; 1                 ; Untyped                         ;
; G3_HIGH                       ; 1                 ; Untyped                         ;
; E0_HIGH                       ; 1                 ; Untyped                         ;
; E1_HIGH                       ; 1                 ; Untyped                         ;
; E2_HIGH                       ; 1                 ; Untyped                         ;
; E3_HIGH                       ; 1                 ; Untyped                         ;
; L0_LOW                        ; 1                 ; Untyped                         ;
; L1_LOW                        ; 1                 ; Untyped                         ;
; G0_LOW                        ; 1                 ; Untyped                         ;
; G1_LOW                        ; 1                 ; Untyped                         ;
; G2_LOW                        ; 1                 ; Untyped                         ;
; G3_LOW                        ; 1                 ; Untyped                         ;
; E0_LOW                        ; 1                 ; Untyped                         ;
; E1_LOW                        ; 1                 ; Untyped                         ;
; E2_LOW                        ; 1                 ; Untyped                         ;
; E3_LOW                        ; 1                 ; Untyped                         ;
; L0_INITIAL                    ; 1                 ; Untyped                         ;
; L1_INITIAL                    ; 1                 ; Untyped                         ;
; G0_INITIAL                    ; 1                 ; Untyped                         ;
; G1_INITIAL                    ; 1                 ; Untyped                         ;
; G2_INITIAL                    ; 1                 ; Untyped                         ;
; G3_INITIAL                    ; 1                 ; Untyped                         ;
; E0_INITIAL                    ; 1                 ; Untyped                         ;
; E1_INITIAL                    ; 1                 ; Untyped                         ;
; E2_INITIAL                    ; 1                 ; Untyped                         ;
; E3_INITIAL                    ; 1                 ; Untyped                         ;
; L0_MODE                       ; BYPASS            ; Untyped                         ;
; L1_MODE                       ; BYPASS            ; Untyped                         ;
; G0_MODE                       ; BYPASS            ; Untyped                         ;
; G1_MODE                       ; BYPASS            ; Untyped                         ;
; G2_MODE                       ; BYPASS            ; Untyped                         ;
; G3_MODE                       ; BYPASS            ; Untyped                         ;
; E0_MODE                       ; BYPASS            ; Untyped                         ;
; E1_MODE                       ; BYPASS            ; Untyped                         ;
; E2_MODE                       ; BYPASS            ; Untyped                         ;
; E3_MODE                       ; BYPASS            ; Untyped                         ;
; L0_PH                         ; 0                 ; Untyped                         ;
; L1_PH                         ; 0                 ; Untyped                         ;
; G0_PH                         ; 0                 ; Untyped                         ;
; G1_PH                         ; 0                 ; Untyped                         ;
; G2_PH                         ; 0                 ; Untyped                         ;
; G3_PH                         ; 0                 ; Untyped                         ;
; E0_PH                         ; 0                 ; Untyped                         ;
; E1_PH                         ; 0                 ; Untyped                         ;
; E2_PH                         ; 0                 ; Untyped                         ;
; E3_PH                         ; 0                 ; Untyped                         ;
; M_PH                          ; 0                 ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                         ;
; CBXI_PARAMETER                ; UartPLL_altpll    ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                         ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                  ;
+-------------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; LPM_WIDTH              ; 2           ; Signed Integer                                                                ;
; LPM_DECODES            ; 4           ; Signed Integer                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                       ;
; CBXI_PARAMETER         ; decode_cdi  ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component ;
+------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                              ;
+------------------------+-------------+-------------------------------------------------------------------+
; LPM_WIDTH              ; 2           ; Signed Integer                                                    ;
; LPM_DECODES            ; 4           ; Signed Integer                                                    ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                    ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                           ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                           ;
; CBXI_PARAMETER         ; decode_cdi  ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                    ;
+------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; LPM_WIDTH              ; 2           ; Signed Integer                                                                ;
; LPM_DECODES            ; 4           ; Signed Integer                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                       ;
; CBXI_PARAMETER         ; decode_cdi  ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; LPM_WIDTH              ; 2           ; Signed Integer                                                                ;
; LPM_DECODES            ; 4           ; Signed Integer                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                       ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                       ;
; CBXI_PARAMETER         ; decode_cdi  ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component ;
+------------------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------------+
; LPM_WIDTH              ; 2           ; Signed Integer                                                                 ;
; LPM_DECODES            ; 4           ; Signed Integer                                                                 ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                 ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                        ;
; CBXI_PARAMETER         ; decode_cdi  ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component ;
+-------------------------------+--------------------+-------------------------------------------------+
; Parameter Name                ; Value              ; Type                                            ;
+-------------------------------+--------------------+-------------------------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS ; Untyped                                         ;
; PLL_TYPE                      ; AUTO               ; Untyped                                         ;
; QUALIFY_CONF_DONE             ; OFF                ; Untyped                                         ;
; COMPENSATE_CLOCK              ; CLK3               ; Untyped                                         ;
; SCAN_CHAIN                    ; LONG               ; Untyped                                         ;
; PRIMARY_CLOCK                 ; INCLK0             ; Untyped                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000              ; Signed Integer                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                  ; Untyped                                         ;
; GATE_LOCK_SIGNAL              ; NO                 ; Untyped                                         ;
; GATE_LOCK_COUNTER             ; 0                  ; Untyped                                         ;
; LOCK_HIGH                     ; 1                  ; Untyped                                         ;
; LOCK_LOW                      ; 1                  ; Untyped                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                  ; Untyped                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                  ; Untyped                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                ; Untyped                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                ; Untyped                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                ; Untyped                                         ;
; SKIP_VCO                      ; OFF                ; Untyped                                         ;
; SWITCH_OVER_COUNTER           ; 0                  ; Untyped                                         ;
; SWITCH_OVER_TYPE              ; AUTO               ; Untyped                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0            ; Untyped                                         ;
; BANDWIDTH                     ; 0                  ; Untyped                                         ;
; BANDWIDTH_TYPE                ; AUTO               ; Untyped                                         ;
; SPREAD_FREQUENCY              ; 0                  ; Untyped                                         ;
; DOWN_SPREAD                   ; 0                  ; Untyped                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                ; Untyped                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                 ; Untyped                                         ;
; CLK9_MULTIPLY_BY              ; 0                  ; Untyped                                         ;
; CLK8_MULTIPLY_BY              ; 0                  ; Untyped                                         ;
; CLK7_MULTIPLY_BY              ; 0                  ; Untyped                                         ;
; CLK6_MULTIPLY_BY              ; 0                  ; Untyped                                         ;
; CLK5_MULTIPLY_BY              ; 1                  ; Untyped                                         ;
; CLK4_MULTIPLY_BY              ; 1                  ; Untyped                                         ;
; CLK3_MULTIPLY_BY              ; 1                  ; Signed Integer                                  ;
; CLK2_MULTIPLY_BY              ; 1                  ; Signed Integer                                  ;
; CLK1_MULTIPLY_BY              ; 1                  ; Signed Integer                                  ;
; CLK0_MULTIPLY_BY              ; 2                  ; Signed Integer                                  ;
; CLK9_DIVIDE_BY                ; 0                  ; Untyped                                         ;
; CLK8_DIVIDE_BY                ; 0                  ; Untyped                                         ;
; CLK7_DIVIDE_BY                ; 0                  ; Untyped                                         ;
; CLK6_DIVIDE_BY                ; 0                  ; Untyped                                         ;
; CLK5_DIVIDE_BY                ; 1                  ; Untyped                                         ;
; CLK4_DIVIDE_BY                ; 1                  ; Untyped                                         ;
; CLK3_DIVIDE_BY                ; 20                 ; Signed Integer                                  ;
; CLK2_DIVIDE_BY                ; 20000              ; Signed Integer                                  ;
; CLK1_DIVIDE_BY                ; 50                 ; Signed Integer                                  ;
; CLK0_DIVIDE_BY                ; 5                  ; Signed Integer                                  ;
; CLK9_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK8_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK7_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK6_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK5_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK4_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK3_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK2_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK1_PHASE_SHIFT              ; 500000             ; Untyped                                         ;
; CLK0_PHASE_SHIFT              ; 0                  ; Untyped                                         ;
; CLK5_TIME_DELAY               ; 0                  ; Untyped                                         ;
; CLK4_TIME_DELAY               ; 0                  ; Untyped                                         ;
; CLK3_TIME_DELAY               ; 0                  ; Untyped                                         ;
; CLK2_TIME_DELAY               ; 0                  ; Untyped                                         ;
; CLK1_TIME_DELAY               ; 0                  ; Untyped                                         ;
; CLK0_TIME_DELAY               ; 0                  ; Untyped                                         ;
; CLK9_DUTY_CYCLE               ; 50                 ; Untyped                                         ;
; CLK8_DUTY_CYCLE               ; 50                 ; Untyped                                         ;
; CLK7_DUTY_CYCLE               ; 50                 ; Untyped                                         ;
; CLK6_DUTY_CYCLE               ; 50                 ; Untyped                                         ;
; CLK5_DUTY_CYCLE               ; 50                 ; Untyped                                         ;
; CLK4_DUTY_CYCLE               ; 50                 ; Untyped                                         ;
; CLK3_DUTY_CYCLE               ; 50                 ; Signed Integer                                  ;
; CLK2_DUTY_CYCLE               ; 50                 ; Signed Integer                                  ;
; CLK1_DUTY_CYCLE               ; 50                 ; Signed Integer                                  ;
; CLK0_DUTY_CYCLE               ; 50                 ; Signed Integer                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                                         ;
; LOCK_WINDOW_UI                ;  0.05              ; Untyped                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED             ; Untyped                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED             ; Untyped                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED             ; Untyped                                         ;
; DPA_MULTIPLY_BY               ; 0                  ; Untyped                                         ;
; DPA_DIVIDE_BY                 ; 1                  ; Untyped                                         ;
; DPA_DIVIDER                   ; 0                  ; Untyped                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                  ; Untyped                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                  ; Untyped                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                  ; Untyped                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                  ; Untyped                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                  ; Untyped                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                  ; Untyped                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                  ; Untyped                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                  ; Untyped                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                  ; Untyped                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                  ; Untyped                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                  ; Untyped                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                  ; Untyped                                         ;
; EXTCLK3_TIME_DELAY            ; 0                  ; Untyped                                         ;
; EXTCLK2_TIME_DELAY            ; 0                  ; Untyped                                         ;
; EXTCLK1_TIME_DELAY            ; 0                  ; Untyped                                         ;
; EXTCLK0_TIME_DELAY            ; 0                  ; Untyped                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                 ; Untyped                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                 ; Untyped                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                 ; Untyped                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                 ; Untyped                                         ;
; VCO_MULTIPLY_BY               ; 0                  ; Untyped                                         ;
; VCO_DIVIDE_BY                 ; 0                  ; Untyped                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                  ; Untyped                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                  ; Untyped                                         ;
; VCO_MIN                       ; 0                  ; Untyped                                         ;
; VCO_MAX                       ; 0                  ; Untyped                                         ;
; VCO_CENTER                    ; 0                  ; Untyped                                         ;
; PFD_MIN                       ; 0                  ; Untyped                                         ;
; PFD_MAX                       ; 0                  ; Untyped                                         ;
; M_INITIAL                     ; 0                  ; Untyped                                         ;
; M                             ; 0                  ; Untyped                                         ;
; N                             ; 1                  ; Untyped                                         ;
; M2                            ; 1                  ; Untyped                                         ;
; N2                            ; 1                  ; Untyped                                         ;
; SS                            ; 1                  ; Untyped                                         ;
; C0_HIGH                       ; 0                  ; Untyped                                         ;
; C1_HIGH                       ; 0                  ; Untyped                                         ;
; C2_HIGH                       ; 0                  ; Untyped                                         ;
; C3_HIGH                       ; 0                  ; Untyped                                         ;
; C4_HIGH                       ; 0                  ; Untyped                                         ;
; C5_HIGH                       ; 0                  ; Untyped                                         ;
; C6_HIGH                       ; 0                  ; Untyped                                         ;
; C7_HIGH                       ; 0                  ; Untyped                                         ;
; C8_HIGH                       ; 0                  ; Untyped                                         ;
; C9_HIGH                       ; 0                  ; Untyped                                         ;
; C0_LOW                        ; 0                  ; Untyped                                         ;
; C1_LOW                        ; 0                  ; Untyped                                         ;
; C2_LOW                        ; 0                  ; Untyped                                         ;
; C3_LOW                        ; 0                  ; Untyped                                         ;
; C4_LOW                        ; 0                  ; Untyped                                         ;
; C5_LOW                        ; 0                  ; Untyped                                         ;
; C6_LOW                        ; 0                  ; Untyped                                         ;
; C7_LOW                        ; 0                  ; Untyped                                         ;
; C8_LOW                        ; 0                  ; Untyped                                         ;
; C9_LOW                        ; 0                  ; Untyped                                         ;
; C0_INITIAL                    ; 0                  ; Untyped                                         ;
; C1_INITIAL                    ; 0                  ; Untyped                                         ;
; C2_INITIAL                    ; 0                  ; Untyped                                         ;
; C3_INITIAL                    ; 0                  ; Untyped                                         ;
; C4_INITIAL                    ; 0                  ; Untyped                                         ;
; C5_INITIAL                    ; 0                  ; Untyped                                         ;
; C6_INITIAL                    ; 0                  ; Untyped                                         ;
; C7_INITIAL                    ; 0                  ; Untyped                                         ;
; C8_INITIAL                    ; 0                  ; Untyped                                         ;
; C9_INITIAL                    ; 0                  ; Untyped                                         ;
; C0_MODE                       ; BYPASS             ; Untyped                                         ;
; C1_MODE                       ; BYPASS             ; Untyped                                         ;
; C2_MODE                       ; BYPASS             ; Untyped                                         ;
; C3_MODE                       ; BYPASS             ; Untyped                                         ;
; C4_MODE                       ; BYPASS             ; Untyped                                         ;
; C5_MODE                       ; BYPASS             ; Untyped                                         ;
; C6_MODE                       ; BYPASS             ; Untyped                                         ;
; C7_MODE                       ; BYPASS             ; Untyped                                         ;
; C8_MODE                       ; BYPASS             ; Untyped                                         ;
; C9_MODE                       ; BYPASS             ; Untyped                                         ;
; C0_PH                         ; 0                  ; Untyped                                         ;
; C1_PH                         ; 0                  ; Untyped                                         ;
; C2_PH                         ; 0                  ; Untyped                                         ;
; C3_PH                         ; 0                  ; Untyped                                         ;
; C4_PH                         ; 0                  ; Untyped                                         ;
; C5_PH                         ; 0                  ; Untyped                                         ;
; C6_PH                         ; 0                  ; Untyped                                         ;
; C7_PH                         ; 0                  ; Untyped                                         ;
; C8_PH                         ; 0                  ; Untyped                                         ;
; C9_PH                         ; 0                  ; Untyped                                         ;
; L0_HIGH                       ; 1                  ; Untyped                                         ;
; L1_HIGH                       ; 1                  ; Untyped                                         ;
; G0_HIGH                       ; 1                  ; Untyped                                         ;
; G1_HIGH                       ; 1                  ; Untyped                                         ;
; G2_HIGH                       ; 1                  ; Untyped                                         ;
; G3_HIGH                       ; 1                  ; Untyped                                         ;
; E0_HIGH                       ; 1                  ; Untyped                                         ;
; E1_HIGH                       ; 1                  ; Untyped                                         ;
; E2_HIGH                       ; 1                  ; Untyped                                         ;
; E3_HIGH                       ; 1                  ; Untyped                                         ;
; L0_LOW                        ; 1                  ; Untyped                                         ;
; L1_LOW                        ; 1                  ; Untyped                                         ;
; G0_LOW                        ; 1                  ; Untyped                                         ;
; G1_LOW                        ; 1                  ; Untyped                                         ;
; G2_LOW                        ; 1                  ; Untyped                                         ;
; G3_LOW                        ; 1                  ; Untyped                                         ;
; E0_LOW                        ; 1                  ; Untyped                                         ;
; E1_LOW                        ; 1                  ; Untyped                                         ;
; E2_LOW                        ; 1                  ; Untyped                                         ;
; E3_LOW                        ; 1                  ; Untyped                                         ;
; L0_INITIAL                    ; 1                  ; Untyped                                         ;
; L1_INITIAL                    ; 1                  ; Untyped                                         ;
; G0_INITIAL                    ; 1                  ; Untyped                                         ;
; G1_INITIAL                    ; 1                  ; Untyped                                         ;
; G2_INITIAL                    ; 1                  ; Untyped                                         ;
; G3_INITIAL                    ; 1                  ; Untyped                                         ;
; E0_INITIAL                    ; 1                  ; Untyped                                         ;
; E1_INITIAL                    ; 1                  ; Untyped                                         ;
; E2_INITIAL                    ; 1                  ; Untyped                                         ;
; E3_INITIAL                    ; 1                  ; Untyped                                         ;
; L0_MODE                       ; BYPASS             ; Untyped                                         ;
; L1_MODE                       ; BYPASS             ; Untyped                                         ;
; G0_MODE                       ; BYPASS             ; Untyped                                         ;
; G1_MODE                       ; BYPASS             ; Untyped                                         ;
; G2_MODE                       ; BYPASS             ; Untyped                                         ;
; G3_MODE                       ; BYPASS             ; Untyped                                         ;
; E0_MODE                       ; BYPASS             ; Untyped                                         ;
; E1_MODE                       ; BYPASS             ; Untyped                                         ;
; E2_MODE                       ; BYPASS             ; Untyped                                         ;
; E3_MODE                       ; BYPASS             ; Untyped                                         ;
; L0_PH                         ; 0                  ; Untyped                                         ;
; L1_PH                         ; 0                  ; Untyped                                         ;
; G0_PH                         ; 0                  ; Untyped                                         ;
; G1_PH                         ; 0                  ; Untyped                                         ;
; G2_PH                         ; 0                  ; Untyped                                         ;
; G3_PH                         ; 0                  ; Untyped                                         ;
; E0_PH                         ; 0                  ; Untyped                                         ;
; E1_PH                         ; 0                  ; Untyped                                         ;
; E2_PH                         ; 0                  ; Untyped                                         ;
; E3_PH                         ; 0                  ; Untyped                                         ;
; M_PH                          ; 0                  ; Untyped                                         ;
; C1_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C2_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C3_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C4_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C5_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C6_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C7_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C8_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; C9_USE_CASC_IN                ; OFF                ; Untyped                                         ;
; CLK0_COUNTER                  ; G0                 ; Untyped                                         ;
; CLK1_COUNTER                  ; G0                 ; Untyped                                         ;
; CLK2_COUNTER                  ; G0                 ; Untyped                                         ;
; CLK3_COUNTER                  ; G0                 ; Untyped                                         ;
; CLK4_COUNTER                  ; G0                 ; Untyped                                         ;
; CLK5_COUNTER                  ; G0                 ; Untyped                                         ;
; CLK6_COUNTER                  ; E0                 ; Untyped                                         ;
; CLK7_COUNTER                  ; E1                 ; Untyped                                         ;
; CLK8_COUNTER                  ; E2                 ; Untyped                                         ;
; CLK9_COUNTER                  ; E3                 ; Untyped                                         ;
; L0_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; L1_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; G0_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; G1_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; G2_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; G3_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; E0_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; E1_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; E2_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; E3_TIME_DELAY                 ; 0                  ; Untyped                                         ;
; M_TIME_DELAY                  ; 0                  ; Untyped                                         ;
; N_TIME_DELAY                  ; 0                  ; Untyped                                         ;
; EXTCLK3_COUNTER               ; E3                 ; Untyped                                         ;
; EXTCLK2_COUNTER               ; E2                 ; Untyped                                         ;
; EXTCLK1_COUNTER               ; E1                 ; Untyped                                         ;
; EXTCLK0_COUNTER               ; E0                 ; Untyped                                         ;
; ENABLE0_COUNTER               ; L0                 ; Untyped                                         ;
; ENABLE1_COUNTER               ; L0                 ; Untyped                                         ;
; CHARGE_PUMP_CURRENT           ; 2                  ; Untyped                                         ;
; LOOP_FILTER_R                 ;  1.000000          ; Untyped                                         ;
; LOOP_FILTER_C                 ; 5                  ; Untyped                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999               ; Untyped                                         ;
; LOOP_FILTER_R_BITS            ; 9999               ; Untyped                                         ;
; LOOP_FILTER_C_BITS            ; 9999               ; Untyped                                         ;
; VCO_POST_SCALE                ; 0                  ; Untyped                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                  ; Untyped                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                  ; Untyped                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                  ; Untyped                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III        ; Untyped                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLK0                     ; PORT_USED          ; Untyped                                         ;
; PORT_CLK1                     ; PORT_USED          ; Untyped                                         ;
; PORT_CLK2                     ; PORT_USED          ; Untyped                                         ;
; PORT_CLK3                     ; PORT_USED          ; Untyped                                         ;
; PORT_CLK4                     ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLK5                     ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLK6                     ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLK7                     ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLK8                     ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLK9                     ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_INCLK1                   ; PORT_UNUSED        ; Untyped                                         ;
; PORT_INCLK0                   ; PORT_USED          ; Untyped                                         ;
; PORT_FBIN                     ; PORT_UNUSED        ; Untyped                                         ;
; PORT_PLLENA                   ; PORT_UNUSED        ; Untyped                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED        ; Untyped                                         ;
; PORT_ARESET                   ; PORT_UNUSED        ; Untyped                                         ;
; PORT_PFDENA                   ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED        ; Untyped                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_LOCKED                   ; PORT_USED          ; Untyped                                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED        ; Untyped                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_PHASEDONE                ; PORT_UNUSED        ; Untyped                                         ;
; PORT_PHASESTEP                ; PORT_UNUSED        ; Untyped                                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED        ; Untyped                                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED        ; Untyped                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED        ; Untyped                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY  ; Untyped                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY  ; Untyped                                         ;
; M_TEST_SOURCE                 ; 5                  ; Untyped                                         ;
; C0_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C1_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C2_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C3_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C4_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C5_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C6_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C7_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C8_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; C9_TEST_SOURCE                ; 5                  ; Untyped                                         ;
; CBXI_PARAMETER                ; RandomPLLs_altpll  ; Untyped                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO               ; Untyped                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                  ; Untyped                                         ;
; WIDTH_CLOCK                   ; 5                  ; Signed Integer                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                  ; Untyped                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                ; Untyped                                         ;
; DEVICE_FAMILY                 ; Cyclone III        ; Untyped                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED             ; Untyped                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                ; Untyped                                         ;
; AUTO_CARRY_CHAINS             ; ON                 ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS           ; ON                 ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                ; IGNORE_CASCADE                                  ;
+-------------------------------+--------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0 ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                                                ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT              ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 128                    ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 11                     ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 2048                   ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 128                    ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 11                     ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 2048                   ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                      ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; M9K                    ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ;                        ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_B                 ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 512                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; NORMAL                 ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                 ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III            ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_sch3        ; Untyped                                                                                                                             ;
+------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                  ;
+----------------------------+--------------------------------------------------+
; Name                       ; Value                                            ;
+----------------------------+--------------------------------------------------+
; Number of entity instances ; 1                                                ;
; Entity Instance            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                     ;
;     -- lpm_width           ; 128                                              ;
;     -- LPM_NUMWORDS        ; 2048                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                               ;
;     -- USE_EAB             ; ON                                               ;
+----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances ; 32                                                                                            ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
; Entity Instance            ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                                             ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 4                                                                                 ;
; Entity Instance               ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; ZERO_DELAY_BUFFER                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
; Entity Instance               ; PLL_Reconfig_TOP:inst|the_pll:inst8|altpll:altpll_component                       ;
;     -- OPERATION_MODE         ; ZERO_DELAY_BUFFER                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
; Entity Instance               ; UartPLL:inst19|altpll:altpll_component                                            ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
; Entity Instance               ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component                           ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                                                                ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                                                                                                          ;
; Entity Instance                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 144                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4|altsyncram:altsyncram_component                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5|altsyncram:altsyncram_component                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6|altsyncram:altsyncram_component                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; PLL_Reconfig_TOP:inst|rom_1:inst4|altsyncram:altsyncram_component                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; PLL_Reconfig_TOP:inst|rom_2:inst5|altsyncram:altsyncram_component                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; PLL_Reconfig_TOP:inst|rom_3:inst6|altsyncram:altsyncram_component                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; PLL_Reconfig_TOP:inst|rom_4:inst7|altsyncram:altsyncram_component                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 128                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 128                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2" ;
+---------------+--------+----------+----------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                        ;
+---------------+--------+----------+----------------------------------------------------------------+
; counter_param ; Input  ; Info     ; Stuck at GND                                                   ;
; counter_type  ; Input  ; Info     ; Stuck at GND                                                   ;
; data_in       ; Input  ; Info     ; Stuck at GND                                                   ;
; pll_areset_in ; Input  ; Info     ; Stuck at GND                                                   ;
; read_param    ; Input  ; Info     ; Stuck at GND                                                   ;
; write_param   ; Input  ; Info     ; Stuck at GND                                                   ;
; data_out      ; Output ; Info     ; Explicitly unconnected                                         ;
+---------------+--------+----------+----------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version
    Info: Processing started: Sat Nov 12 13:47:08 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Default -c DE0_Default
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file trigclrdelay.v
    Info: Found entity 1: TrigClrDelay
Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/altplls.v
    Info: Found entity 1: ALTPLLS
Info: Found 2 design units, including 2 entities, in source file altpll_reconfig_top/altrec.v
    Info: Found entity 1: ALTREC_pllrcfg_fj11
    Info: Found entity 2: ALTREC
Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/control_sm.v
    Info: Found entity 1: control_sm
Info: Found 2 design units, including 2 entities, in source file altpll_reconfig_top/pll_reconfig_circuit.v
    Info: Found entity 1: pll_reconfig_circuit_pllrcfg_go91
    Info: Found entity 2: pll_reconfig_circuit
Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/rom_1.v
    Info: Found entity 1: rom_1
Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/rom_2.v
    Info: Found entity 1: rom_2
Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/rom_3.v
    Info: Found entity 1: rom_3
Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/rom_4.v
    Info: Found entity 1: rom_4
Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/rom_muxer.v
    Info: Found entity 1: rom_muxer
Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/the_pll.v
    Info: Found entity 1: the_pll
Info: Found 1 design units, including 1 entities, in source file 16trig.bdf
    Info: Found entity 1: 16Trig
Info: Found 1 design units, including 1 entities, in source file clkd16.v
    Info: Found entity 1: CLKD16
Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/altpll_reconfig_rom.v
    Info: Found entity 1: altpll_reconfig_rom
Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/pll_reconfig_top.bdf
    Info: Found entity 1: PLL_Reconfig_TOP
Info: Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info: Found entity 1: SEG7_LUT
Info: Found 1 design units, including 1 entities, in source file tmppll.v
    Info: Found entity 1: TMPPLL
Info: Found 1 design units, including 1 entities, in source file block1.bdf
    Info: Found entity 1: Block1
Info: Found 1 design units, including 1 entities, in source file dshift.v
    Info: Found entity 1: DShift
Info: Found 1 design units, including 1 entities, in source file clkmaker.v
    Info: Found entity 1: CLKmaker
Info: Found 1 design units, including 1 entities, in source file shifts.bdf
    Info: Found entity 1: Shifts
Info: Found 1 design units, including 1 entities, in source file shiftreg.v
    Info: Found entity 1: ShiftReg
Info: Found 1 design units, including 1 entities, in source file asignal.bdf
    Info: Found entity 1: ASignal
Info: Found 1 design units, including 1 entities, in source file qsignal.bdf
    Info: Found entity 1: QSignal
Info: Found 1 design units, including 1 entities, in source file cross.v
    Info: Found entity 1: Cross
Info: Found 1 design units, including 1 entities, in source file fifo.v
    Info: Found entity 1: FIFO
Info: Found 1 design units, including 1 entities, in source file cmp.v
    Info: Found entity 1: CMP
Info: Found 1 design units, including 1 entities, in source file trig.v
    Info: Found entity 1: trig
Info: Found 1 design units, including 1 entities, in source file tmptop.bdf
    Info: Found entity 1: TMPTOP
Info: Found 1 design units, including 1 entities, in source file qtrig.bdf
    Info: Found entity 1: QTrig
Info: Found 1 design units, including 1 entities, in source file decode24.v
    Info: Found entity 1: Decode24
Info: Found 1 design units, including 1 entities, in source file outputcontroller.v
    Info: Found entity 1: OutputController
Info: Found 7 design units, including 7 entities, in source file uart.v
    Info: Found entity 1: uart_log_module
    Info: Found entity 2: uart_tx
    Info: Found entity 3: uart_rx_stimulus_source_character_source_rom_module
    Info: Found entity 4: uart_rx_stimulus_source
    Info: Found entity 5: uart_rx
    Info: Found entity 6: uart_regs
    Info: Found entity 7: uart
Info: Found 1 design units, including 1 entities, in source file core.v
    Info: Found entity 1: core
Info: Found 1 design units, including 1 entities, in source file signaltap.v
    Info: Found entity 1: SignalTap
Info: Found 1 design units, including 1 entities, in source file myuart.v
    Info: Found entity 1: MyUart
Info: Found 1 design units, including 1 entities, in source file uartpll.v
    Info: Found entity 1: UartPLL
Info: Found 1 design units, including 1 entities, in source file allstore.bdf
    Info: Found entity 1: AllStore
Info: Found 1 design units, including 1 entities, in source file myrx.v
    Info: Found entity 1: MyRx
Info: Found 1 design units, including 1 entities, in source file decode.v
    Info: Found entity 1: Decode
Info: Found 2 design units, including 2 entities, in source file altpll_recfg.v
    Info: Found entity 1: ALTPLL_RECFG_pllrcfg_hb61
    Info: Found entity 2: ALTPLL_RECFG
Info: Found 1 design units, including 1 entities, in source file trigreg.v
    Info: Found entity 1: TrigReg
Info: Found 1 design units, including 1 entities, in source file add_latch.v
    Info: Found entity 1: ADD_LATCH
Info: Found 1 design units, including 1 entities, in source file testoutput.v
    Info: Found entity 1: TestOutput
Info: Found 1 design units, including 1 entities, in source file randomseq.bdf
    Info: Found entity 1: RandomSeq
Info: Found 1 design units, including 1 entities, in source file led_sw.v
    Info: Found entity 1: LED_SW
Info: Found 1 design units, including 1 entities, in source file uarttop.bdf
    Info: Found entity 1: UartTop
Info: Found 0 design units, including 0 entities, in source file altpll_reconfig_top/clkmaker.v
Warning (10236): Verilog HDL Implicit Net warning at control_sm.v(31): created implicit net for "temp1"
Info: Elaborating entity "Block1" for the top level hierarchy
Info: Elaborating entity "AllStore" for hierarchy "AllStore:inst2"
Info: Elaborating entity "FIFO" for hierarchy "AllStore:inst2|FIFO:inst"
Info: Elaborating entity "scfifo" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "AllStore:inst2|FIFO:inst|scfifo:scfifo_component"
Info: Instantiated megafunction "AllStore:inst2|FIFO:inst|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "almost_full_value" = "1020"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info: Parameter "lpm_numwords" = "2048"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "128"
    Info: Parameter "lpm_widthu" = "11"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_h0c1.tdf
    Info: Found entity 1: scfifo_h0c1
Info: Elaborating entity "scfifo_h0c1" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ku81.tdf
    Info: Found entity 1: a_dpfifo_ku81
Info: Elaborating entity "a_dpfifo_ku81" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t1g1.tdf
    Info: Found entity 1: altsyncram_t1g1
Info: Elaborating entity "altsyncram_t1g1" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf
    Info: Found entity 1: cmpr_ms8
Info: Elaborating entity "cmpr_ms8" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cmpr_ms8:almost_full_comparer"
Info: Elaborating entity "cmpr_ms8" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cmpr_ms8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf
    Info: Found entity 1: cntr_3ob
Info: Elaborating entity "cntr_3ob" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf
    Info: Found entity 1: cntr_go7
Info: Elaborating entity "cntr_go7" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf
    Info: Found entity 1: cntr_4ob
Info: Elaborating entity "cntr_4ob" for hierarchy "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr"
Info: Elaborating entity "21mux" for hierarchy "AllStore:inst2|21mux:inst19"
Info: Elaborated megafunction instantiation "AllStore:inst2|21mux:inst19"
Info: Elaborating entity "QSignal" for hierarchy "AllStore:inst2|QSignal:inst3"
Info: Elaborating entity "ASignal" for hierarchy "AllStore:inst2|QSignal:inst3|ASignal:inst5"
Info: Elaborating entity "Cross" for hierarchy "AllStore:inst2|QSignal:inst3|ASignal:inst5|Cross:inst4"
Info: Elaborating entity "ShiftReg" for hierarchy "AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst"
Info: Elaborating entity "lpm_shiftreg" for hierarchy "AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component"
Info: Elaborated megafunction instantiation "AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component"
Info: Instantiated megafunction "AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component" with the following parameter:
    Info: Parameter "lpm_direction" = "RIGHT"
    Info: Parameter "lpm_type" = "LPM_SHIFTREG"
    Info: Parameter "lpm_width" = "4"
Info: Elaborating entity "PLL_Reconfig_TOP" for hierarchy "PLL_Reconfig_TOP:inst"
Info: Elaborating entity "altpll_reconfig_rom" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst"
Info: Elaborating entity "the_pll" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1"
Info: Elaborating entity "altpll" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "10"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "10"
    Info: Parameter "clk1_phase_shift" = "1000"
    Info: Parameter "clk2_divide_by" = "2"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "5"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "clk3_divide_by" = "2"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "5"
    Info: Parameter "clk3_phase_shift" = "4000"
    Info: Parameter "clk4_divide_by" = "7"
    Info: Parameter "clk4_duty_cycle" = "50"
    Info: Parameter "clk4_multiply_by" = "20"
    Info: Parameter "clk4_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK4"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=the_pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "ZERO_DELAY_BUFFER"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_USED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_USED"
    Info: Parameter "port_scanclkena" = "PORT_USED"
    Info: Parameter "port_scandata" = "PORT_USED"
    Info: Parameter "port_scandataout" = "PORT_USED"
    Info: Parameter "port_scandone" = "PORT_USED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_USED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
    Info: Parameter "scan_chain_mif_file" = "NewPLL_500MSPS.mif"
Info: Found 1 design units, including 1 entities, in source file db/the_pll_altpll.v
    Info: Found entity 1: the_pll_altpll
Info: Elaborating entity "the_pll_altpll" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated"
Info: Elaborating entity "pll_reconfig_circuit" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2"
Info: Elaborating entity "pll_reconfig_circuit_pllrcfg_go91" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component"
Warning (10036): Verilog HDL or VHDL warning at pll_reconfig_circuit.v(120): object "areset_init_state" assigned a value but never read
Info: Elaborating entity "altsyncram" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4" with the following parameter:
    Info: Parameter "init_file" = "../altpll_reconfig_rom_restored/the_pll_500_mhz.mif"
    Info: Parameter "numwords_a" = "144"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "width_a" = "1"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fv01.tdf
    Info: Found entity 1: altsyncram_fv01
Info: Elaborating entity "altsyncram_fv01" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|altsyncram:altsyncram4|altsyncram_fv01:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_add_sub:add_sub5"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_add_sub:add_sub5"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_add_sub:add_sub5" with the following parameter:
    Info: Parameter "lpm_width" = "9"
    Info: Parameter "lpm_type" = "lpm_add_sub"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_hpa.tdf
    Info: Found entity 1: add_sub_hpa
Info: Elaborating entity "add_sub_hpa" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_add_sub:add_sub5|add_sub_hpa:auto_generated"
Info: Elaborating entity "lpm_add_sub" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_add_sub:add_sub6"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_add_sub:add_sub6"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_add_sub:add_sub6" with the following parameter:
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_type" = "lpm_add_sub"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_k8a.tdf
    Info: Found entity 1: add_sub_k8a
Info: Elaborating entity "add_sub_k8a" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_add_sub:add_sub6|add_sub_k8a:auto_generated"
Info: Elaborating entity "lpm_compare" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_compare:cmpr7"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_compare:cmpr7"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_compare:cmpr7" with the following parameter:
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_tnd.tdf
    Info: Found entity 1: cmpr_tnd
Info: Elaborating entity "cmpr_tnd" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1" with the following parameter:
    Info: Parameter "lpm_direction" = "DOWN"
    Info: Parameter "lpm_modulus" = "144"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_30l.tdf
    Info: Found entity 1: cntr_30l
Info: Elaborating entity "cntr_30l" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13" with the following parameter:
    Info: Parameter "lpm_direction" = "DOWN"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_qij.tdf
    Info: Found entity 1: cntr_qij
Info: Elaborating entity "cntr_qij" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr13|cntr_qij:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14" with the following parameter:
    Info: Parameter "lpm_direction" = "DOWN"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_sij.tdf
    Info: Found entity 1: cntr_sij
Info: Elaborating entity "cntr_sij" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr14|cntr_sij:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr15"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr15"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr15" with the following parameter:
    Info: Parameter "lpm_direction" = "DOWN"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "5"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_pij.tdf
    Info: Found entity 1: cntr_pij
Info: Elaborating entity "cntr_pij" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr15|cntr_pij:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_9cj.tdf
    Info: Found entity 1: cntr_9cj
Info: Elaborating entity "cntr_9cj" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr2|cntr_9cj:auto_generated"
Info: Elaborating entity "lpm_decode" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_decode:decode11"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_decode:decode11"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_decode:decode11" with the following parameter:
    Info: Parameter "lpm_decodes" = "5"
    Info: Parameter "lpm_width" = "3"
    Info: Parameter "lpm_type" = "lpm_decode"
Info: Found 1 design units, including 1 entities, in source file db/decode_2af.tdf
    Info: Found entity 1: decode_2af
Info: Elaborating entity "decode_2af" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_decode:decode11|decode_2af:auto_generated"
Info: Elaborating entity "rom_muxer" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_muxer:u3"
Info: Elaborating entity "lpm_mux" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_muxer:u3|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_muxer:u3|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_muxer:u3|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "lpm_size" = "8"
    Info: Parameter "lpm_type" = "LPM_MUX"
    Info: Parameter "lpm_width" = "1"
    Info: Parameter "lpm_widths" = "3"
Info: Found 1 design units, including 1 entities, in source file db/mux_6qc.tdf
    Info: Found entity 1: mux_6qc
Info: Elaborating entity "mux_6qc" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_muxer:u3|lpm_mux:lpm_mux_component|mux_6qc:auto_generated"
Info: Elaborating entity "rom_1" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4"
Info: Elaborating entity "altsyncram" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4|altsyncram:altsyncram_component"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "NewPLL_500MSPS.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "1"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2da1.tdf
    Info: Found entity 1: altsyncram_2da1
Info: Elaborating entity "altsyncram_2da1" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4|altsyncram:altsyncram_component|altsyncram_2da1:auto_generated"
Info: Elaborating entity "rom_2" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5"
Info: Elaborating entity "altsyncram" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5|altsyncram:altsyncram_component"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "NewPLL_200MSPS.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "1"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vca1.tdf
    Info: Found entity 1: altsyncram_vca1
Info: Elaborating entity "altsyncram_vca1" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5|altsyncram:altsyncram_component|altsyncram_vca1:auto_generated"
Info: Elaborating entity "rom_3" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6"
Info: Elaborating entity "altsyncram" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6|altsyncram:altsyncram_component"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "NewPLL_100MSPS.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "1"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uca1.tdf
    Info: Found entity 1: altsyncram_uca1
Info: Elaborating entity "altsyncram_uca1" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6|altsyncram:altsyncram_component|altsyncram_uca1:auto_generated"
Info: Elaborating entity "rom_4" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7"
Info: Elaborating entity "altsyncram" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component"
Info: Instantiated megafunction "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "NewPLL_50MSPS.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "1"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_iba1.tdf
    Info: Found entity 1: altsyncram_iba1
Info: Elaborating entity "altsyncram_iba1" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated"
Info: Elaborating entity "control_sm" for hierarchy "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12"
Info (10035): Verilog HDL or VHDL information at control_sm.v(30): object "temp_1" declared but not used
Info: Elaborating entity "Decode" for hierarchy "Decode:inst3"
Info (10662): Verilog HDL Assignment information at Decode.v(38): truncated unsized constant literal with size 32 to size 2 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at Decode.v(41): size of case item expression (32) exceeds the size of the case expression (2)
Warning (10230): Verilog HDL assignment warning at Decode.v(43): truncated value with size 32 to match size of target (2)
Warning (10271): Verilog HDL Case Statement warning at Decode.v(45): size of case item expression (32) exceeds the size of the case expression (2)
Warning (10230): Verilog HDL assignment warning at Decode.v(47): truncated value with size 32 to match size of target (2)
Warning (10271): Verilog HDL Case Statement warning at Decode.v(49): size of case item expression (32) exceeds the size of the case expression (2)
Info (10662): Verilog HDL Assignment information at Decode.v(50): truncated unsized constant literal with size 32 to size 2 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at Decode.v(52): size of case item expression (32) exceeds the size of the case expression (2)
Info (10662): Verilog HDL Assignment information at Decode.v(53): truncated unsized constant literal with size 32 to size 2 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(61): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(63): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(65): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(70): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(71): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(72): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(73): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(74): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(75): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(89): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(93): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(97): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(102): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(106): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(109): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(112): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(116): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(117): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(118): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(119): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Decode.v(120): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10862): input port "CLR" at Decode.v(6) has no fan-out
Info: Elaborating entity "MyRx" for hierarchy "MyRx:inst1"
Info (10662): Verilog HDL Assignment information at MyRx.v(16): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10230): Verilog HDL assignment warning at MyRx.v(17): truncated value with size 32 to match size of target (4)
Info (10662): Verilog HDL Assignment information at MyRx.v(19): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at MyRx.v(23): size of case item expression (32) exceeds the size of the case expression (4)
Warning (10230): Verilog HDL assignment warning at MyRx.v(25): truncated value with size 32 to match size of target (4)
Info (10662): Verilog HDL Assignment information at MyRx.v(26): truncated unsized constant literal with size 32 to size 4 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at MyRx.v(29): size of case item expression (32) exceeds the size of the case expression (4)
Warning (10230): Verilog HDL assignment warning at MyRx.v(30): truncated value with size 32 to match size of target (4)
Warning (10271): Verilog HDL Case Statement warning at MyRx.v(33): size of case item expression (32) exceeds the size of the case expression (4)
Warning (10230): Verilog HDL assignment warning at MyRx.v(34): truncated value with size 32 to match size of target (4)
Warning (10271): Verilog HDL Case Statement warning at MyRx.v(36): size of case item expression (32) exceeds the size of the case expression (4)
Warning (10230): Verilog HDL assignment warning at MyRx.v(37): truncated value with size 32 to match size of target (4)
Warning (10271): Verilog HDL Case Statement warning at MyRx.v(39): size of case item expression (32) exceeds the size of the case expression (4)
Warning (10230): Verilog HDL assignment warning at MyRx.v(41): truncated value with size 12 to match size of target (8)
Info (10662): Verilog HDL Assignment information at MyRx.v(44): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at MyRx.v(45): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at MyRx.v(46): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at MyRx.v(48): truncated unsized constant literal with size 32 to size 4 with no loss of information
Warning (10230): Verilog HDL assignment warning at MyRx.v(49): truncated value with size 32 to match size of target (4)
Info (10662): Verilog HDL Assignment information at MyRx.v(53): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at MyRx.v(57): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at MyRx.v(58): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info: Elaborating entity "UartPLL" for hierarchy "UartPLL:inst19"
Info: Elaborating entity "altpll" for hierarchy "UartPLL:inst19|altpll:altpll_component"
Info: Elaborated megafunction instantiation "UartPLL:inst19|altpll:altpll_component"
Info: Instantiated megafunction "UartPLL:inst19|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "434"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "217"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=UartPLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "ON"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/uartpll_altpll.v
    Info: Found entity 1: UartPLL_altpll
Info: Elaborating entity "UartPLL_altpll" for hierarchy "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated"
Info: Elaborating entity "core" for hierarchy "core:inst14"
Info (10662): Verilog HDL Assignment information at core.v(29): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(34): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(39): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(40): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(45): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(50): truncated unsized constant literal with size 32 to size 4 with no loss of information
Warning (10230): Verilog HDL assignment warning at core.v(55): truncated value with size 32 to match size of target (4)
Info (10662): Verilog HDL Assignment information at core.v(58): truncated unsized constant literal with size 32 to size 4 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(67): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(69): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(75): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(77): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(83): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(85): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(91): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at core.v(93): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info: Elaborating entity "OutputController" for hierarchy "OutputController:inst13"
Warning (10230): Verilog HDL assignment warning at OutputConTroller.v(32): truncated value with size 128 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at OutputConTroller.v(33): truncated value with size 32 to match size of target (5)
Info (10662): Verilog HDL Assignment information at OutputConTroller.v(38): truncated unsized constant literal with size 32 to size 5 with no loss of information
Info (10662): Verilog HDL Assignment information at OutputConTroller.v(47): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at OutputConTroller.v(49): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at OutputConTroller.v(67): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at OutputConTroller.v(69): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info: Elaborating entity "MyUart" for hierarchy "MyUart:inst15"
Info (10662): Verilog HDL Assignment information at Myuart.v(14): truncated unsized constant literal with size 32 to size 5 with no loss of information
Info (10662): Verilog HDL Assignment information at Myuart.v(15): truncated unsized constant literal with size 32 to size 8 with no loss of information
Info (10662): Verilog HDL Assignment information at Myuart.v(16): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Myuart.v(17): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Myuart.v(29): truncated unsized constant literal with size 32 to size 5 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(32): size of case item expression (32) exceeds the size of the case expression (5)
Info (10662): Verilog HDL Assignment information at Myuart.v(32): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(33): size of case item expression (32) exceeds the size of the case expression (5)
Info (10662): Verilog HDL Assignment information at Myuart.v(33): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(34): size of case item expression (32) exceeds the size of the case expression (5)
Info (10662): Verilog HDL Assignment information at Myuart.v(34): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(35): size of case item expression (32) exceeds the size of the case expression (5)
Info (10662): Verilog HDL Assignment information at Myuart.v(35): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(36): size of case item expression (32) exceeds the size of the case expression (5)
Info (10662): Verilog HDL Assignment information at Myuart.v(36): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(37): size of case item expression (32) exceeds the size of the case expression (5)
Info (10662): Verilog HDL Assignment information at Myuart.v(37): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(38): size of case item expression (32) exceeds the size of the case expression (5)
Info (10662): Verilog HDL Assignment information at Myuart.v(38): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10271): Verilog HDL Case Statement warning at Myuart.v(39): size of case item expression (32) exceeds the size of the case expression (5)
Info (10662): Verilog HDL Assignment information at Myuart.v(39): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Myuart.v(44): truncated unsized constant literal with size 32 to size 5 with no loss of information
Warning (10230): Verilog HDL assignment warning at Myuart.v(46): truncated value with size 32 to match size of target (5)
Info (10662): Verilog HDL Assignment information at Myuart.v(49): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Myuart.v(50): truncated unsized constant literal with size 32 to size 5 with no loss of information
Info (10662): Verilog HDL Assignment information at Myuart.v(56): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Myuart.v(58): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info: Elaborating entity "TrigClrDelay" for hierarchy "TrigClrDelay:inst25"
Info (10662): Verilog HDL Assignment information at trigclrdelay.v(16): truncated unsized constant literal with size 32 to size 12 with no loss of information
Warning (10230): Verilog HDL assignment warning at trigclrdelay.v(28): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at trigclrdelay.v(38): truncated value with size 32 to match size of target (12)
Info (10662): Verilog HDL Assignment information at trigclrdelay.v(46): truncated unsized constant literal with size 32 to size 12 with no loss of information
Info (10662): Verilog HDL Assignment information at trigclrdelay.v(51): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at trigclrdelay.v(53): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info: Elaborating entity "16Trig" for hierarchy "16Trig:inst4"
Info: Elaborating entity "QTrig" for hierarchy "16Trig:inst4|QTrig:inst7"
Info: Elaborating entity "trig" for hierarchy "16Trig:inst4|QTrig:inst7|trig:inst"
Info (10662): Verilog HDL Assignment information at Trig.v(42): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Trig.v(47): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Trig.v(49): truncated unsized constant literal with size 32 to size 1 with no loss of information
Info (10662): Verilog HDL Assignment information at Trig.v(53): truncated unsized constant literal with size 32 to size 1 with no loss of information
Warning (10862): input port "wCMD[2]" at Trig.v(19) has no fan-out
Info: Elaborating entity "Decode24" for hierarchy "16Trig:inst4|QTrig:inst7|Decode24:inst4"
Info: Elaborating entity "lpm_decode" for hierarchy "16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component"
Info: Elaborated megafunction instantiation "16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component"
Info: Instantiated megafunction "16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component" with the following parameter:
    Info: Parameter "lpm_decodes" = "4"
    Info: Parameter "lpm_pipeline" = "1"
    Info: Parameter "lpm_type" = "LPM_DECODE"
    Info: Parameter "lpm_width" = "2"
Info: Found 1 design units, including 1 entities, in source file db/decode_cdi.tdf
    Info: Found entity 1: decode_cdi
Info: Elaborating entity "decode_cdi" for hierarchy "16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated"
Info: Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:inst28"
Info: Elaborating entity "LED_SW" for hierarchy "LED_SW:inst17"
Info: Elaborating entity "CLKD16" for hierarchy "CLKD16:inst21"
Warning (10230): Verilog HDL assignment warning at CLKD16.v(29): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "RandomSeq" for hierarchy "RandomSeq:inst8"
Info: Elaborating entity "TestOutput" for hierarchy "RandomSeq:inst8|TestOutput:inst4"
Warning: Using design file randomplls.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: RandomPLLs
Info: Elaborating entity "RandomPLLs" for hierarchy "RandomSeq:inst8|RandomPLLs:inst"
Info: Elaborating entity "altpll" for hierarchy "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component"
Info: Instantiated megafunction "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "5"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "50"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "500000"
    Info: Parameter "clk2_divide_by" = "20000"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "clk3_divide_by" = "20"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "1"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK3"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=RandomPLLs"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "ON"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/randomplls_altpll.v
    Info: Found entity 1: RandomPLLs_altpll
Info: Elaborating entity "RandomPLLs_altpll" for hierarchy "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated"
Warning (12010): Port "data" on the entity instantiation of "lpm_mux_component" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "sel" on the entity instantiation of "lpm_mux_component" is connected to a signal of width 2. The formal width of the signal in the module is 3.  The extra bits will be driven by GND.
Warning (14130): Reduced register "TrigClrDelay:inst25|tdelay[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|counter_param_latch_reg[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|counter_param_latch_reg[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|counter_param_latch_reg[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|counter_type_latch_reg[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|counter_type_latch_reg[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|counter_type_latch_reg[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|counter_type_latch_reg[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data8[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data9[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data10[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data11[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data12[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data13[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data14[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data15[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data16[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_init_nominal_state" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_init_state" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_first_nominal_state" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_first_state" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|write_init_nominal_state" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|write_init_state" with stuck data_in port to stuck value GND
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "PLL_Reconfig_TOP:inst|the_pll:inst8|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "PLL_Reconfig_TOP:inst|rom_4:inst7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "PLL_Reconfig_TOP:inst|rom_3:inst6|altsyncram:altsyncram_component|altsyncram_uca1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "PLL_Reconfig_TOP:inst|rom_2:inst5|altsyncram:altsyncram_component|altsyncram_vca1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "PLL_Reconfig_TOP:inst|rom_1:inst4|altsyncram:altsyncram_component|altsyncram_2da1:auto_generated|q_a[0]"
Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_1:u4|altsyncram:altsyncram_component|altsyncram_2da1:auto_generated|rden_a_store" merged to single register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated|rden_a_store"
    Info (13350): Duplicate register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_2:u5|altsyncram:altsyncram_component|altsyncram_vca1:auto_generated|rden_a_store" merged to single register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated|rden_a_store"
    Info (13350): Duplicate register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_3:u6|altsyncram:altsyncram_component|altsyncram_uca1:auto_generated|rden_a_store" merged to single register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|rom_4:u7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated|rden_a_store"
    Info (13350): Duplicate register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|write_data_state" merged to single register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_data_nominal_state"
    Info (13350): Duplicate register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|write_nominal_state" merged to single register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_data_nominal_state"
    Info (13350): Duplicate register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_data_state" merged to single register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_data_nominal_state"
Warning (14130): Reduced register "MyRx:inst1|state[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_data_nominal_state" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_last_nominal_state" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|read_last_state" with stuck data_in port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[4]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[4]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[3]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[3]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[2]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[2]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[1]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[1]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[7]" register due to stuck clock or clock enable
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[6]" register due to stuck clock or clock enable
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[5]" register due to stuck clock or clock enable
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[4]" register due to stuck clock or clock enable
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[3]" register due to stuck clock or clock enable
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[2]" register due to stuck clock or clock enable
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[1]" register due to stuck clock or clock enable
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[0]" register due to stuck clock or clock enable
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg17[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg17[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg0[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg0[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg1[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg1[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg2[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg2[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg3[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg3[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg4[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg4[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg5[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg5[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg6[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg6[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg7[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg7[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg8[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg8[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg9[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg9[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg10[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg10[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg11[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg11[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg12[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg12[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg13[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg13[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg14[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg14[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg15[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg15[0]" with stuck clock_enable port to stuck value GND
Warning (14110): No clock transition on "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg16[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|shift_reg16[0]" with stuck clock_enable port to stuck value GND
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer AllStore:inst2|21mux:inst16|5~synth
Info: State machine "|Block1|PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state" will be implemented as a safe state machine.
Warning (14130): Reduced register "core:inst14|state[0]" with stuck data_in port to stuck value GND
Info: Converted the following 1 logical RAM block slices to smaller depth
    Info: Converted the following logical RAM block "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ALTSYNCRAM" slices to smaller maximum block depth of 512
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a48"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a40"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a32"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a56"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a72"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a80"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a64"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a88"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a8"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a16"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a0"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a24"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a112"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a104"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a96"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a120"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a51"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a83"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a19"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a115"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a75"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a43"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a11"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a107"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a35"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a67"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a3"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a99"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a91"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a59"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a27"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a123"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a41"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a73"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a9"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a105"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a81"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a49"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a17"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a113"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a65"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a33"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a1"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a97"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a57"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a89"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a25"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a121"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a82"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a74"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a66"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a90"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a42"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a50"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a34"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a58"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a18"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a10"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a2"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a26"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a106"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a114"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a98"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a122"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a52"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a44"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a36"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a60"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a76"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a84"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a68"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a92"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a12"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a20"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a4"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a28"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a116"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a108"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a100"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a124"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a55"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a87"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a23"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a119"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a79"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a47"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a15"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a111"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a39"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a71"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a7"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a103"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a95"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a63"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a31"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a127"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a45"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a77"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a13"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a109"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a85"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a53"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a21"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a117"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a69"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a37"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a5"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a101"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a61"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a93"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a29"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a125"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a86"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a78"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a70"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a94"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a46"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a54"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a38"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a62"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a22"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a14"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a6"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a30"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a110"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a118"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a102"
        Info: RAM block slice "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|ram_block1a126"
Info: Elaborated megafunction instantiation "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0"
Info: Instantiated megafunction "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0" with the following parameter:
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "128"
    Info: Parameter "WIDTHAD_A" = "11"
    Info: Parameter "NUMWORDS_A" = "2048"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "BYTEENA_ACLR_A" = "NONE"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info: Parameter "WIDTH_B" = "128"
    Info: Parameter "WIDTHAD_B" = "11"
    Info: Parameter "NUMWORDS_B" = "2048"
    Info: Parameter "INDATA_REG_B" = "UNUSED"
    Info: Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "RDCONTROL_REG_B" = "CLOCK1"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "BYTEENA_REG_B" = "UNUSED"
    Info: Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_B" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info: Parameter "BYTEENA_ACLR_B" = "NONE"
    Info: Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_B" = "NORMAL"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "WIDTH_BYTEENA_B" = "1"
    Info: Parameter "RAM_BLOCK_TYPE" = "M9K"
    Info: Parameter "BYTE_SIZE" = "8"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info: Parameter "INIT_FILE" = ""
    Info: Parameter "INIT_FILE_LAYOUT" = "PORT_B"
    Info: Parameter "MAXIMUM_DEPTH" = "512"
    Info: Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info: Parameter "INSTANCE_NAME" = "UNUSED"
    Info: Parameter "ENABLE_ECC" = "FALSE"
    Info: Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info: Parameter "CLOCK_ENABLE_CORE_A" = "NORMAL"
    Info: Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
    Info: Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_WITH_NBE_READ"
    Info: Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_WITH_NBE_READ"
    Info: Parameter "CLOCK_ENABLE_ECC_STATUS" = "NORMAL"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sch3.tdf
    Info: Found entity 1: altsyncram_sch3
Info: Found 1 design units, including 1 entities, in source file db/decode_dra.tdf
    Info: Found entity 1: decode_dra
Info: Found 1 design units, including 1 entities, in source file db/mux_0pb.tdf
    Info: Found entity 1: mux_0pb
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 78 WYSIWYG logic cells and I/Os untouched
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0_DP" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at VCC
    Warning (13410): Pin "LED[3]" is stuck at GND
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register core:inst14|state[3] will power up to High
    Critical Warning (18010): Register OutputController:inst13|tIndex[4] will power up to Low
    Critical Warning (18010): Register OutputController:inst13|tIndex[1] will power up to Low
    Critical Warning (18010): Register OutputController:inst13|tIndex[2] will power up to Low
    Critical Warning (18010): Register OutputController:inst13|tIndex[3] will power up to Low
Info: 17 registers lost all their fanouts during netlist optimizations. The first 17 are displayed below.
    Info: Register "PLL_Reconfig_TOP:inst|rom_4:inst7|altsyncram:altsyncram_component|altsyncram_iba1:auto_generated|rden_a_store" lost all its fanouts during netlist optimizations.
    Info: Register "PLL_Reconfig_TOP:inst|rom_3:inst6|altsyncram:altsyncram_component|altsyncram_uca1:auto_generated|rden_a_store" lost all its fanouts during netlist optimizations.
    Info: Register "PLL_Reconfig_TOP:inst|rom_2:inst5|altsyncram:altsyncram_component|altsyncram_vca1:auto_generated|rden_a_store" lost all its fanouts during netlist optimizations.
    Info: Register "PLL_Reconfig_TOP:inst|rom_1:inst4|altsyncram:altsyncram_component|altsyncram_2da1:auto_generated|rden_a_store" lost all its fanouts during netlist optimizations.
    Info: Register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data17[0]" lost all its fanouts during netlist optimizations.
    Info: Register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data7[0]" lost all its fanouts during netlist optimizations.
    Info: Register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data6[0]" lost all its fanouts during netlist optimizations.
    Info: Register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data5[0]" lost all its fanouts during netlist optimizations.
    Info: Register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data4[0]" lost all its fanouts during netlist optimizations.
    Info: Register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data3[0]" lost all its fanouts during netlist optimizations.
    Info: Register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data2[0]" lost all its fanouts during netlist optimizations.
    Info: Register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|nominal_data0[0]" lost all its fanouts during netlist optimizations.
    Info: Register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state~4" lost all its fanouts during netlist optimizations.
    Info: Register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state~6" lost all its fanouts during netlist optimizations.
    Info: Register "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|wren_a_store" lost all its fanouts during netlist optimizations.
Info: Removed the following redundant logic cells
    Info (17048): Logic cell "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|cuda_combout_wire[0]"
    Info (17048): Logic cell "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|cuda_combout_wire[1]"
    Info (17048): Logic cell "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|cuda_combout_wire[2]"
Warning: PLL "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected
Warning: PLL "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|pll1" has parameter compensate_clock set to clock3 but port CLK[3] is not connected
Warning: PLL "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected
Info: Implemented 1849 device resources after synthesis - the final resource count might be different
    Info: Implemented 23 input pins
    Info: Implemented 85 output pins
    Info: Implemented 1221 logic cells
    Info: Implemented 517 RAM segments
    Info: Implemented 3 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 148 warnings
    Info: Peak virtual memory: 254 megabytes
    Info: Processing ended: Sat Nov 12 13:47:24 2011
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


