static irqreturn_t sirfsoc_timer_interrupt(int irq, void *dev_id)\r\n{\r\nstruct clock_event_device *ce = dev_id;\r\nWARN_ON(!(readl_relaxed(sirfsoc_timer_base + SIRFSOC_TIMER_STATUS) & BIT(0)));\r\nwritel_relaxed(BIT(0), sirfsoc_timer_base + SIRFSOC_TIMER_STATUS);\r\nce->event_handler(ce);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic cycle_t sirfsoc_timer_read(struct clocksource *cs)\r\n{\r\nu64 cycles;\r\nwritel_relaxed(SIRFSOC_TIMER_LATCH_BIT, sirfsoc_timer_base + SIRFSOC_TIMER_LATCH);\r\ncycles = readl_relaxed(sirfsoc_timer_base + SIRFSOC_TIMER_LATCHED_HI);\r\ncycles = (cycles << 32) | readl_relaxed(sirfsoc_timer_base + SIRFSOC_TIMER_LATCHED_LO);\r\nreturn cycles;\r\n}\r\nstatic int sirfsoc_timer_set_next_event(unsigned long delta,\r\nstruct clock_event_device *ce)\r\n{\r\nunsigned long now, next;\r\nwritel_relaxed(SIRFSOC_TIMER_LATCH_BIT, sirfsoc_timer_base + SIRFSOC_TIMER_LATCH);\r\nnow = readl_relaxed(sirfsoc_timer_base + SIRFSOC_TIMER_LATCHED_LO);\r\nnext = now + delta;\r\nwritel_relaxed(next, sirfsoc_timer_base + SIRFSOC_TIMER_MATCH_0);\r\nwritel_relaxed(SIRFSOC_TIMER_LATCH_BIT, sirfsoc_timer_base + SIRFSOC_TIMER_LATCH);\r\nnow = readl_relaxed(sirfsoc_timer_base + SIRFSOC_TIMER_LATCHED_LO);\r\nreturn next - now > delta ? -ETIME : 0;\r\n}\r\nstatic void sirfsoc_timer_set_mode(enum clock_event_mode mode,\r\nstruct clock_event_device *ce)\r\n{\r\nu32 val = readl_relaxed(sirfsoc_timer_base + SIRFSOC_TIMER_INT_EN);\r\nswitch (mode) {\r\ncase CLOCK_EVT_MODE_PERIODIC:\r\nWARN_ON(1);\r\nbreak;\r\ncase CLOCK_EVT_MODE_ONESHOT:\r\nwritel_relaxed(val | BIT(0), sirfsoc_timer_base + SIRFSOC_TIMER_INT_EN);\r\nbreak;\r\ncase CLOCK_EVT_MODE_SHUTDOWN:\r\nwritel_relaxed(val & ~BIT(0), sirfsoc_timer_base + SIRFSOC_TIMER_INT_EN);\r\nbreak;\r\ncase CLOCK_EVT_MODE_UNUSED:\r\ncase CLOCK_EVT_MODE_RESUME:\r\nbreak;\r\n}\r\n}\r\nstatic void sirfsoc_clocksource_suspend(struct clocksource *cs)\r\n{\r\nint i;\r\nwritel_relaxed(SIRFSOC_TIMER_LATCH_BIT, sirfsoc_timer_base + SIRFSOC_TIMER_LATCH);\r\nfor (i = 0; i < SIRFSOC_TIMER_REG_CNT; i++)\r\nsirfsoc_timer_reg_val[i] = readl_relaxed(sirfsoc_timer_base + sirfsoc_timer_reg_list[i]);\r\n}\r\nstatic void sirfsoc_clocksource_resume(struct clocksource *cs)\r\n{\r\nint i;\r\nfor (i = 0; i < SIRFSOC_TIMER_REG_CNT - 2; i++)\r\nwritel_relaxed(sirfsoc_timer_reg_val[i], sirfsoc_timer_base + sirfsoc_timer_reg_list[i]);\r\nwritel_relaxed(sirfsoc_timer_reg_val[SIRFSOC_TIMER_REG_CNT - 2], sirfsoc_timer_base + SIRFSOC_TIMER_COUNTER_LO);\r\nwritel_relaxed(sirfsoc_timer_reg_val[SIRFSOC_TIMER_REG_CNT - 1], sirfsoc_timer_base + SIRFSOC_TIMER_COUNTER_HI);\r\n}\r\nstatic u64 notrace sirfsoc_read_sched_clock(void)\r\n{\r\nreturn sirfsoc_timer_read(NULL);\r\n}\r\nstatic void __init sirfsoc_clockevent_init(void)\r\n{\r\nsirfsoc_clockevent.cpumask = cpumask_of(0);\r\nclockevents_config_and_register(&sirfsoc_clockevent, CLOCK_TICK_RATE,\r\n2, -2);\r\n}\r\nstatic void __init sirfsoc_prima2_timer_init(struct device_node *np)\r\n{\r\nunsigned long rate;\r\nstruct clk *clk;\r\nclk = clk_get_sys("io", NULL);\r\nBUG_ON(IS_ERR(clk));\r\nrate = clk_get_rate(clk);\r\nBUG_ON(rate < CLOCK_TICK_RATE);\r\nBUG_ON(rate % CLOCK_TICK_RATE);\r\nsirfsoc_timer_base = of_iomap(np, 0);\r\nif (!sirfsoc_timer_base)\r\npanic("unable to map timer cpu registers\n");\r\nsirfsoc_timer_irq.irq = irq_of_parse_and_map(np, 0);\r\nwritel_relaxed(rate / CLOCK_TICK_RATE / 2 - 1, sirfsoc_timer_base + SIRFSOC_TIMER_DIV);\r\nwritel_relaxed(0, sirfsoc_timer_base + SIRFSOC_TIMER_COUNTER_LO);\r\nwritel_relaxed(0, sirfsoc_timer_base + SIRFSOC_TIMER_COUNTER_HI);\r\nwritel_relaxed(BIT(0), sirfsoc_timer_base + SIRFSOC_TIMER_STATUS);\r\nBUG_ON(clocksource_register_hz(&sirfsoc_clocksource, CLOCK_TICK_RATE));\r\nsched_clock_register(sirfsoc_read_sched_clock, 64, CLOCK_TICK_RATE);\r\nBUG_ON(setup_irq(sirfsoc_timer_irq.irq, &sirfsoc_timer_irq));\r\nsirfsoc_clockevent_init();\r\n}
