<stg><name>imGreyNormalization</name>


<trans_list>

<trans id="751" from="1" to="2">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="2" to="3">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="3" to="4">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="4" to="5">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="5" to="20">
<condition id="262">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="5" to="6">
<condition id="264">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="6" to="7">
<condition id="265">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="6" to="19">
<condition id="267">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="7" to="8">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="8" to="9">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="9" to="10">
<condition id="271">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="9" to="19">
<condition id="273">
<or_exp><and_exp><literal name="tmp_8_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="10" to="11">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="11" to="12">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="12" to="13">
<condition id="277">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="12" to="19">
<condition id="279">
<or_exp><and_exp><literal name="tmp_8_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="13" to="14">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="14" to="15">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="15" to="16">
<condition id="283">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="15" to="19">
<condition id="285">
<or_exp><and_exp><literal name="tmp_8_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="16" to="17">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="17" to="18">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="18" to="6">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="19" to="5">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="20" to="21">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="21" to="22">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="22" to="23">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="23" to="24">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="24" to="25">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="25" to="26">
<condition id="301">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="26" to="27">
<condition id="302">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="26" to="173">
<condition id="303">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="27" to="28">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="28" to="29">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="29" to="30">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="30" to="31">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="31" to="32">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="32" to="33">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="33" to="34">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="34" to="35">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="35" to="36">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="36" to="37">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="37" to="38">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="38" to="39">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="39" to="40">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="40" to="41">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="41" to="42">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="42" to="43">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="43" to="44">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="44" to="45">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="45" to="46">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="46" to="47">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="47" to="48">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="48" to="49">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="49" to="50">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="50" to="51">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="51" to="52">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="52" to="53">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="53" to="54">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="54" to="55">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="55" to="56">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="56" to="57">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="57" to="58">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="58" to="59">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="59" to="60">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="60" to="61">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="61" to="62">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="62" to="63">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="63" to="64">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="64" to="65">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="65" to="66">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="66" to="67">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="67" to="68">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="68" to="69">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="69" to="70">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="70" to="71">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="71" to="72">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="72" to="73">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="73" to="74">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="74" to="75">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="75" to="76">
<condition id="353">
<or_exp><and_exp><literal name="tmp_18_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="75" to="173">
<condition id="354">
<or_exp><and_exp><literal name="tmp_18_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="76" to="77">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="77" to="78">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="78" to="79">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="79" to="80">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="80" to="81">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="81" to="82">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="82" to="83">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="83" to="84">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="84" to="85">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="85" to="86">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="86" to="87">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="87" to="88">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="88" to="89">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="89" to="90">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="90" to="91">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="91" to="92">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="92" to="93">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="93" to="94">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="94" to="95">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="95" to="96">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="96" to="97">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="97" to="98">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="98" to="99">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="99" to="100">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="100" to="101">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="101" to="102">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="102" to="103">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="103" to="104">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="104" to="105">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="105" to="106">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="106" to="107">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="107" to="108">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="108" to="109">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="109" to="110">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="110" to="111">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="111" to="112">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="112" to="113">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="113" to="114">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="114" to="115">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="115" to="116">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="116" to="117">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="117" to="118">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="118" to="119">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="119" to="120">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="120" to="121">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="121" to="122">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="122" to="123">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="123" to="124">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="124" to="125">
<condition id="404">
<or_exp><and_exp><literal name="tmp_18_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="124" to="173">
<condition id="405">
<or_exp><and_exp><literal name="tmp_18_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="125" to="126">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="126" to="127">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="127" to="128">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="128" to="129">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="129" to="130">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="130" to="131">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="131" to="132">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="132" to="133">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="133" to="134">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="134" to="135">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="135" to="136">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="136" to="137">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="137" to="138">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="138" to="139">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="139" to="140">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="140" to="141">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="141" to="142">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="142" to="143">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="143" to="144">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="144" to="145">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="145" to="146">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="146" to="147">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="147" to="148">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="148" to="149">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="149" to="150">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="150" to="151">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="151" to="152">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="152" to="153">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="153" to="154">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="154" to="155">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="155" to="156">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="156" to="157">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="157" to="158">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="158" to="159">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="159" to="160">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="160" to="161">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="161" to="162">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="162" to="163">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="163" to="164">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="164" to="165">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="165" to="166">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="166" to="167">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="167" to="168">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="168" to="169">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="169" to="170">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="170" to="171">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="171" to="172">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="172" to="173">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="173" to="174">
<condition id="455">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_18_1" val="1"/>
<literal name="tmp_18_2" val="1"/>
<literal name="tmp_18_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="173" to="25">
<condition id="508">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp><and_exp><literal name="tmp_18_1" val="0"/>
</and_exp><and_exp><literal name="tmp_18_2" val="0"/>
</and_exp><and_exp><literal name="tmp_18_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="174" to="175">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="175" to="176">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="176" to="177">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="177" to="178">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="178" to="179">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="179" to="180">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="180" to="181">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="181" to="182">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="182" to="183">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="183" to="184">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="184" to="185">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="185" to="186">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="186" to="187">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="187" to="188">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="188" to="189">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="189" to="190">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="190" to="191">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="191" to="192">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="192" to="193">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="193" to="194">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="194" to="195">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="195" to="196">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="196" to="197">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="197" to="198">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="198" to="199">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="199" to="200">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="200" to="201">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="201" to="202">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="202" to="203">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="203" to="204">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="204" to="205">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="205" to="206">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="206" to="207">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="207" to="208">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="208" to="209">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="209" to="210">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="210" to="211">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="211" to="212">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="212" to="213">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="213" to="214">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="214" to="215">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="215" to="216">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="216" to="217">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="217" to="218">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="218" to="219">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="219" to="220">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="220" to="221">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="221" to="222">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="222" to="26">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %imINPUT_addr = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="imINPUT_addr"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="21">
<![CDATA[
:3  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="225" st_id="2" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="21">
<![CDATA[
:3  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="226" st_id="3" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="21">
<![CDATA[
:3  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %imWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imWidth)

]]></Node>
<StgValue><ssdm name="imWidth_read"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %imHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imHeight)

]]></Node>
<StgValue><ssdm name="imHeight_read"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="21">
<![CDATA[
:3  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
:4  %max_4 = trunc i32 %imINPUT_load to i8

]]></Node>
<StgValue><ssdm name="max_4"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %row = phi i11 [ 0, %0 ], [ %row_2, %4 ]

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %max = phi i8 [ %max_4, %0 ], [ %max_1_lcssa, %4 ]

]]></Node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2  %min1 = phi i8 [ %max_4, %0 ], [ %min_1_lcssa, %4 ]

]]></Node>
<StgValue><ssdm name="min1"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3  %phi_mul = phi i64 [ 0, %0 ], [ %next_mul, %4 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="22" op_0_bw="64">
<![CDATA[
:4  %tmp_4 = trunc i64 %phi_mul to i22

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %next_mul = add i64 1200, %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="11">
<![CDATA[
:6  %tmp = sext i11 %row to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_1 = icmp slt i32 %tmp, %imHeight_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %row_2 = add i11 1, %row

]]></Node>
<StgValue><ssdm name="row_2"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_1, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str324) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str324)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1200, i32 600, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:1  %tmp_3_cast = sext i8 %min1 to i9

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:2  %tmp_4_cast = sext i8 %max to i9

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:3  %tmp_5 = sub i9 %tmp_4_cast, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="9">
<![CDATA[
.preheader.preheader:4  %tmp_2 = sext i9 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_6 = sitofp i32 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %col = phi i11 [ 0, %2 ], [ %col_2_3, %._crit_edge.3 ]

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %max_1 = phi i8 [ %max, %2 ], [ %max_2_3, %._crit_edge.3 ]

]]></Node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2  %min_1 = phi i8 [ %min1, %2 ], [ %min_2_3, %._crit_edge.3 ]

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 300, i64 150)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="11">
<![CDATA[
:4  %tmp_3 = sext i11 %col to i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_8 = icmp slt i32 %tmp_3, %imWidth_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_8, label %._crit_edge.0, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="22" op_0_bw="11">
<![CDATA[
._crit_edge.0:1  %tmp_4_cast3 = sext i11 %col to i22

]]></Node>
<StgValue><ssdm name="tmp_4_cast3"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge.0:2  %tmp_16 = add i22 %tmp_4, %tmp_4_cast3

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge.0:3  %tmp_22_cast = zext i22 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:4  %imOUTPUT_addr = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="imOUTPUT_addr"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.0:5  %imOUTPUT_load = load i32* %imOUTPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="263" st_id="7" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.0:5  %imOUTPUT_load = load i32* %imOUTPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="264" st_id="8" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.0:5  %imOUTPUT_load = load i32* %imOUTPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.0:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str425) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.0:5  %imOUTPUT_load = load i32* %imOUTPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.0:6  %tmp_21 = trunc i32 %imOUTPUT_load to i8

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.0:7  %tmp_11_cast = zext i8 %tmp_21 to i9

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.0:8  %tmp_12_cast = sext i8 %max_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0:9  %tmp_10 = icmp sgt i9 %tmp_11_cast, %tmp_12_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:10  %max_2 = select i1 %tmp_10, i8 %tmp_21, i8 %max_1

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.0:11  %tmp_151_cast = sext i8 %min_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0:12  %tmp_11 = icmp slt i9 %tmp_11_cast, %tmp_151_cast

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:13  %min_2 = select i1 %tmp_11, i8 %tmp_21, i8 %min_1

]]></Node>
<StgValue><ssdm name="min_2"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:14  %col_2_s = or i11 %col, 1

]]></Node>
<StgValue><ssdm name="col_2_s"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge.0:15  %tmp_7_1 = sext i11 %col_2_s to i32

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:16  %tmp_8_1 = icmp slt i32 %tmp_7_1, %imWidth_read

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:17  br i1 %tmp_8_1, label %._crit_edge.1, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="11">
<![CDATA[
._crit_edge.1:0  %tmp_10_1_cast = sext i11 %col_2_s to i22

]]></Node>
<StgValue><ssdm name="tmp_10_1_cast"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge.1:1  %tmp_22 = add i22 %tmp_4, %tmp_10_1_cast

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge.1:2  %tmp_25_cast = zext i22 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1:3  %imOUTPUT_addr_1 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="imOUTPUT_addr_1"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.1:4  %imOUTPUT_load_1 = load i32* %imOUTPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="284" st_id="10" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.1:4  %imOUTPUT_load_1 = load i32* %imOUTPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="285" st_id="11" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.1:4  %imOUTPUT_load_1 = load i32* %imOUTPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="286" st_id="12" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.1:4  %imOUTPUT_load_1 = load i32* %imOUTPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_1"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.1:5  %tmp_24 = trunc i32 %imOUTPUT_load_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.1:6  %tmp_11_1_cast = zext i8 %tmp_24 to i9

]]></Node>
<StgValue><ssdm name="tmp_11_1_cast"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.1:7  %tmp_12_1_cast = sext i8 %max_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_1_cast"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.1:8  %tmp_13_1 = icmp sgt i9 %tmp_11_1_cast, %tmp_12_1_cast

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.1:9  %max_2_1 = select i1 %tmp_13_1, i8 %tmp_24, i8 %max_2

]]></Node>
<StgValue><ssdm name="max_2_1"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.1:10  %tmp_15_1_cast = sext i8 %min_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_15_1_cast"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.1:11  %tmp_16_1 = icmp slt i9 %tmp_11_1_cast, %tmp_15_1_cast

]]></Node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.1:12  %min_2_1 = select i1 %tmp_16_1, i8 %tmp_24, i8 %min_2

]]></Node>
<StgValue><ssdm name="min_2_1"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.1:13  %col_2_1 = or i11 %col, 2

]]></Node>
<StgValue><ssdm name="col_2_1"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge.1:14  %tmp_7_2 = sext i11 %col_2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1:15  %tmp_8_2 = icmp slt i32 %tmp_7_2, %imWidth_read

]]></Node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:16  br i1 %tmp_8_2, label %._crit_edge.2, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="22" op_0_bw="11">
<![CDATA[
._crit_edge.2:0  %tmp_10_2_cast = sext i11 %col_2_1 to i22

]]></Node>
<StgValue><ssdm name="tmp_10_2_cast"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge.2:1  %tmp_25 = add i22 %tmp_4, %tmp_10_2_cast

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge.2:2  %tmp_27_cast = zext i22 %tmp_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.2:3  %imOUTPUT_addr_3 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="imOUTPUT_addr_3"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.2:4  %imOUTPUT_load_3 = load i32* %imOUTPUT_addr_3, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="304" st_id="13" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.2:4  %imOUTPUT_load_3 = load i32* %imOUTPUT_addr_3, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="305" st_id="14" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.2:4  %imOUTPUT_load_3 = load i32* %imOUTPUT_addr_3, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="306" st_id="15" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.2:4  %imOUTPUT_load_3 = load i32* %imOUTPUT_addr_3, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_3"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.2:5  %tmp_27 = trunc i32 %imOUTPUT_load_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.2:6  %tmp_11_2_cast = zext i8 %tmp_27 to i9

]]></Node>
<StgValue><ssdm name="tmp_11_2_cast"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.2:7  %tmp_12_2_cast = sext i8 %max_2_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_2_cast"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.2:8  %tmp_13_2 = icmp sgt i9 %tmp_11_2_cast, %tmp_12_2_cast

]]></Node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.2:9  %max_2_2 = select i1 %tmp_13_2, i8 %tmp_27, i8 %max_2_1

]]></Node>
<StgValue><ssdm name="max_2_2"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.2:10  %tmp_15_2_cast = sext i8 %min_2_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_15_2_cast"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.2:11  %tmp_16_2 = icmp slt i9 %tmp_11_2_cast, %tmp_15_2_cast

]]></Node>
<StgValue><ssdm name="tmp_16_2"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.2:12  %min_2_2 = select i1 %tmp_16_2, i8 %tmp_27, i8 %min_2_1

]]></Node>
<StgValue><ssdm name="min_2_2"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.2:13  %col_2_2 = or i11 %col, 3

]]></Node>
<StgValue><ssdm name="col_2_2"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge.2:14  %tmp_7_3 = sext i11 %col_2_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2:15  %tmp_8_3 = icmp slt i32 %tmp_7_3, %imWidth_read

]]></Node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:16  br i1 %tmp_8_3, label %._crit_edge.3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="22" op_0_bw="11">
<![CDATA[
._crit_edge.3:0  %tmp_10_3_cast = sext i11 %col_2_2 to i22

]]></Node>
<StgValue><ssdm name="tmp_10_3_cast"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge.3:1  %tmp_33 = add i22 %tmp_4, %tmp_10_3_cast

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge.3:2  %tmp_33_cast = zext i22 %tmp_33 to i64

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.3:3  %imOUTPUT_addr_7 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_33_cast

]]></Node>
<StgValue><ssdm name="imOUTPUT_addr_7"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.3:4  %imOUTPUT_load_7 = load i32* %imOUTPUT_addr_7, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_7"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.3:13  %col_2_3 = add i11 4, %col

]]></Node>
<StgValue><ssdm name="col_2_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="325" st_id="16" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.3:4  %imOUTPUT_load_7 = load i32* %imOUTPUT_addr_7, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="326" st_id="17" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.3:4  %imOUTPUT_load_7 = load i32* %imOUTPUT_addr_7, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="327" st_id="18" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="21">
<![CDATA[
._crit_edge.3:4  %imOUTPUT_load_7 = load i32* %imOUTPUT_addr_7, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_7"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge.3:5  %tmp_45 = trunc i32 %imOUTPUT_load_7 to i8

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.3:6  %tmp_11_3_cast = zext i8 %tmp_45 to i9

]]></Node>
<StgValue><ssdm name="tmp_11_3_cast"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.3:7  %tmp_12_3_cast = sext i8 %max_2_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_3_cast"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.3:8  %tmp_13_3 = icmp sgt i9 %tmp_11_3_cast, %tmp_12_3_cast

]]></Node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.3:9  %max_2_3 = select i1 %tmp_13_3, i8 %tmp_45, i8 %max_2_2

]]></Node>
<StgValue><ssdm name="max_2_3"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.3:10  %tmp_15_3_cast = sext i8 %min_2_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_15_3_cast"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.3:11  %tmp_16_3 = icmp slt i9 %tmp_11_3_cast, %tmp_15_3_cast

]]></Node>
<StgValue><ssdm name="tmp_16_3"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.3:12  %min_2_3 = select i1 %tmp_16_3, i8 %tmp_45, i8 %min_2_2

]]></Node>
<StgValue><ssdm name="min_2_3"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.3:14  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %min_1_lcssa = phi i8 [ %min_1, %3 ], [ %min_2, %._crit_edge.0 ], [ %min_2_1, %._crit_edge.1 ], [ %min_2_2, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="min_1_lcssa"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %max_1_lcssa = phi i8 [ %max_1, %3 ], [ %max_2, %._crit_edge.0 ], [ %max_2_1, %._crit_edge.1 ], [ %max_2_2, %._crit_edge.2 ]

]]></Node>
<StgValue><ssdm name="max_1_lcssa"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str324, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="341" st_id="20" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_6 = sitofp i32 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="342" st_id="21" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_6 = sitofp i32 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="343" st_id="22" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_6 = sitofp i32 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="344" st_id="23" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_6 = sitofp i32 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="8">
<![CDATA[
.preheader.preheader:0  %tmp_3_cast1 = sext i8 %min1 to i10

]]></Node>
<StgValue><ssdm name="tmp_3_cast1"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_6 = sitofp i32 %tmp_2 to double

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="348" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:0  %row_1 = phi i11 [ %row_3, %11 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader:1  %phi_mul1 = phi i64 [ %next_mul2, %11 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="22" op_0_bw="64">
<![CDATA[
.preheader:2  %tmp_13 = trunc i64 %phi_mul1 to i22

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:3  %next_mul2 = add i64 1200, %phi_mul1

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="11">
<![CDATA[
.preheader:4  %tmp_9 = sext i11 %row_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:5  %tmp_s = icmp slt i32 %tmp_9, %imHeight_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:6  %row_3 = add i11 1, %row_1

]]></Node>
<StgValue><ssdm name="row_3"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %tmp_s, label %5, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str526) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str526)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1200, i32 600, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="361" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %col_1 = phi i11 [ 0, %5 ], [ %col_3_3, %10 ]

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 300, i64 150)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="11">
<![CDATA[
:2  %tmp_14 = sext i11 %col_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_15 = icmp slt i32 %tmp_14, %imWidth_read

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_15, label %7, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="22" op_0_bw="11">
<![CDATA[
:1  %tmp_16_cast = sext i11 %col_1 to i22

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2  %tmp_28 = add i22 %tmp_16_cast, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="22">
<![CDATA[
:3  %tmp_28_cast = zext i22 %tmp_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %imOUTPUT_addr_2 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_28_cast

]]></Node>
<StgValue><ssdm name="imOUTPUT_addr_2"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="21">
<![CDATA[
:5  %imOUTPUT_load_2 = load i32* %imOUTPUT_addr_2, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="371" st_id="27" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="21">
<![CDATA[
:5  %imOUTPUT_load_2 = load i32* %imOUTPUT_addr_2, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="372" st_id="28" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="21">
<![CDATA[
:5  %imOUTPUT_load_2 = load i32* %imOUTPUT_addr_2, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="373" st_id="29" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="21">
<![CDATA[
:5  %imOUTPUT_load_2 = load i32* %imOUTPUT_addr_2, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_2"/></StgValue>
</operation>

<operation id="374" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="32">
<![CDATA[
:6  %tmp_29 = trunc i32 %imOUTPUT_load_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="375" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="8">
<![CDATA[
:7  %tmp_20_cast = zext i8 %tmp_29 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="376" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_17 = sub i10 %tmp_20_cast, %tmp_3_cast1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="377" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="10">
<![CDATA[
:9  %tmp_21_cast = sext i10 %tmp_17 to i18

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="378" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:10  %p_shl2 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_17, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="379" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:11  %tmp_18 = sub i18 %p_shl2, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="380" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="18">
<![CDATA[
:12  %tmp_32 = sext i18 %tmp_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="381" st_id="30" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
:13  %tmp_19 = sitofp i32 %tmp_32 to double

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="382" st_id="31" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
:13  %tmp_19 = sitofp i32 %tmp_32 to double

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="383" st_id="32" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
:13  %tmp_19 = sitofp i32 %tmp_32 to double

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="384" st_id="33" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
:13  %tmp_19 = sitofp i32 %tmp_32 to double

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="385" st_id="34" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
:13  %tmp_19 = sitofp i32 %tmp_32 to double

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="386" st_id="35" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
:13  %tmp_19 = sitofp i32 %tmp_32 to double

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="387" st_id="36" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="388" st_id="37" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="389" st_id="38" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="390" st_id="39" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="391" st_id="40" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="392" st_id="41" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="393" st_id="42" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="394" st_id="43" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="395" st_id="44" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="396" st_id="45" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="397" st_id="46" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="398" st_id="47" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="399" st_id="48" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="400" st_id="49" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="401" st_id="50" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="402" st_id="51" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="403" st_id="52" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="404" st_id="53" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="405" st_id="54" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="406" st_id="55" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="407" st_id="56" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="408" st_id="57" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="409" st_id="58" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="410" st_id="59" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="411" st_id="60" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="412" st_id="61" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="413" st_id="62" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="414" st_id="63" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="415" st_id="64" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="416" st_id="65" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="417" st_id="66" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_20 = fdiv double %tmp_19, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="418" st_id="67" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %x_assign = fadd double %tmp_20, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="419" st_id="68" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %x_assign = fadd double %tmp_20, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="420" st_id="69" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %x_assign = fadd double %tmp_20, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="421" st_id="70" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %x_assign = fadd double %tmp_20, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="422" st_id="71" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %x_assign = fadd double %tmp_20, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="423" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
:16  %p_Val2_s = bitcast double %x_assign to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="424" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:17  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="425" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="426" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="52" op_0_bw="64">
<![CDATA[
:19  %loc_V_1 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="427" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:20  %p_Result_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="428" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="112" op_0_bw="53">
<![CDATA[
:21  %tmp_i_i = zext i53 %p_Result_1 to i112

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="429" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="11">
<![CDATA[
:22  %tmp_i_i_i_cast = zext i11 %loc_V to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="430" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:23  %sh_assign = add i12 -1023, %tmp_i_i_i_cast

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="431" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:24  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="432" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %tmp_i_i_12 = sub i11 1023, %loc_V

]]></Node>
<StgValue><ssdm name="tmp_i_i_12"/></StgValue>
</operation>

<operation id="433" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="11">
<![CDATA[
:26  %tmp_i_i_cast = sext i11 %tmp_i_i_12 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast"/></StgValue>
</operation>

<operation id="434" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:27  %sh_assign_1 = select i1 %isNeg, i12 %tmp_i_i_cast, i12 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="435" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="12">
<![CDATA[
:28  %sh_assign_2_i_i_cast = sext i12 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_cast"/></StgValue>
</operation>

<operation id="436" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="112" op_0_bw="32">
<![CDATA[
:29  %tmp_67_i_i = zext i32 %sh_assign_2_i_i_cast to i112

]]></Node>
<StgValue><ssdm name="tmp_67_i_i"/></StgValue>
</operation>

<operation id="437" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="53" op_0_bw="32">
<![CDATA[
:30  %tmp_67_i_i_cast = zext i32 %sh_assign_2_i_i_cast to i53

]]></Node>
<StgValue><ssdm name="tmp_67_i_i_cast"/></StgValue>
</operation>

<operation id="438" st_id="72" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
:31  %tmp_68_i_i = lshr i53 %p_Result_1, %tmp_67_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_68_i_i"/></StgValue>
</operation>

<operation id="439" st_id="72" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
:32  %tmp_69_i_i = shl i112 %tmp_i_i, %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="tmp_69_i_i"/></StgValue>
</operation>

<operation id="440" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
:33  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_68_i_i, i32 52)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="441" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="1">
<![CDATA[
:34  %tmp_30 = zext i1 %tmp_43 to i8

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="442" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i112.i32.i32(i112 %tmp_69_i_i, i32 52, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="443" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:36  %p_Val2_3 = select i1 %isNeg, i8 %tmp_30, i8 %tmp_31

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="444" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:37  %p_Val2_i_i = sub i8 0, %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_i_i"/></StgValue>
</operation>

<operation id="445" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:38  %p_Val2_5 = select i1 %p_Result_s, i8 %p_Val2_i_i, i8 %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="446" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="25" op_0_bw="8">
<![CDATA[
:40  %tmp_24_cast = sext i8 %p_Val2_5 to i25

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="447" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
:41  %p_shl = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Val2_5, i16 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="448" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="25" op_0_bw="24">
<![CDATA[
:42  %p_shl_cast = sext i24 %p_shl to i25

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="449" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:43  %p_shl1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Val2_5, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="450" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="25" op_0_bw="16">
<![CDATA[
:44  %p_shl1_cast = sext i16 %p_shl1 to i25

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="451" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:45  %tmp8 = add i25 %p_shl1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="452" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:46  %tmp1 = add i25 %tmp_24_cast, %tmp8

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="453" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
:39  %tmp_23 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %p_Val2_5, i24 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="454" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="25">
<![CDATA[
:47  %tmp1_cast = sext i25 %tmp1 to i32

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="455" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_26 = add i32 %tmp_23, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="456" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:49  store i32 %tmp_26, i32* %imOUTPUT_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="457" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str627) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:49  store i32 %tmp_26, i32* %imOUTPUT_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:50  %col_3_s = or i11 %col_1, 1

]]></Node>
<StgValue><ssdm name="col_3_s"/></StgValue>
</operation>

<operation id="460" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="11">
<![CDATA[
:51  %tmp_17_1 = sext i11 %col_3_s to i32

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="461" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_18_1 = icmp slt i32 %tmp_17_1, %imWidth_read

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="462" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:53  br i1 %tmp_18_1, label %8, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="22" op_0_bw="11">
<![CDATA[
:0  %tmp_19_1_cast = sext i11 %col_3_s to i22

]]></Node>
<StgValue><ssdm name="tmp_19_1_cast"/></StgValue>
</operation>

<operation id="464" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:1  %tmp_34 = add i22 %tmp_19_1_cast, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="465" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="22">
<![CDATA[
:2  %tmp_34_cast = zext i22 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="466" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %imOUTPUT_addr_4 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="imOUTPUT_addr_4"/></StgValue>
</operation>

<operation id="467" st_id="75" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="21">
<![CDATA[
:4  %imOUTPUT_load_4 = load i32* %imOUTPUT_addr_4, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_4"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="468" st_id="76" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="21">
<![CDATA[
:4  %imOUTPUT_load_4 = load i32* %imOUTPUT_addr_4, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_4"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="469" st_id="77" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="21">
<![CDATA[
:4  %imOUTPUT_load_4 = load i32* %imOUTPUT_addr_4, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_4"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="470" st_id="78" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="21">
<![CDATA[
:4  %imOUTPUT_load_4 = load i32* %imOUTPUT_addr_4, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_4"/></StgValue>
</operation>

<operation id="471" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="32">
<![CDATA[
:5  %tmp_48 = trunc i32 %imOUTPUT_load_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="472" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_20_1_cast = zext i8 %tmp_48 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_1_cast"/></StgValue>
</operation>

<operation id="473" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp_21_1 = sub i10 %tmp_20_1_cast, %tmp_3_cast1

]]></Node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="474" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="10">
<![CDATA[
:8  %tmp_21_1_cast = sext i10 %tmp_21_1 to i18

]]></Node>
<StgValue><ssdm name="tmp_21_1_cast"/></StgValue>
</operation>

<operation id="475" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:9  %p_shl2_1 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_21_1, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl2_1"/></StgValue>
</operation>

<operation id="476" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:10  %tmp_22_1 = sub i18 %p_shl2_1, %tmp_21_1_cast

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="477" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="18">
<![CDATA[
:11  %tmp_23_s = sext i18 %tmp_22_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="478" st_id="79" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_1 = sitofp i32 %tmp_23_s to double

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="479" st_id="80" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_1 = sitofp i32 %tmp_23_s to double

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="480" st_id="81" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_1 = sitofp i32 %tmp_23_s to double

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="481" st_id="82" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_1 = sitofp i32 %tmp_23_s to double

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="482" st_id="83" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_1 = sitofp i32 %tmp_23_s to double

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="483" st_id="84" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_1 = sitofp i32 %tmp_23_s to double

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="484" st_id="85" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="485" st_id="86" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="486" st_id="87" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="487" st_id="88" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="488" st_id="89" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="489" st_id="90" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="490" st_id="91" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="491" st_id="92" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="492" st_id="93" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="493" st_id="94" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="494" st_id="95" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="495" st_id="96" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="496" st_id="97" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="497" st_id="98" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="498" st_id="99" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="499" st_id="100" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="500" st_id="101" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="501" st_id="102" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="502" st_id="103" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="503" st_id="104" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="504" st_id="105" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="505" st_id="106" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="506" st_id="107" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="507" st_id="108" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="508" st_id="109" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="509" st_id="110" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="510" st_id="111" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="511" st_id="112" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="512" st_id="113" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="513" st_id="114" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="514" st_id="115" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_1 = fdiv double %tmp_23_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="515" st_id="116" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %x_assign_1 = fadd double %tmp_24_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="516" st_id="117" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %x_assign_1 = fadd double %tmp_24_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="517" st_id="118" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %x_assign_1 = fadd double %tmp_24_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="518" st_id="119" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %x_assign_1 = fadd double %tmp_24_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="519" st_id="120" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %x_assign_1 = fadd double %tmp_24_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="520" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64">
<![CDATA[
:15  %p_Val2_6 = bitcast double %x_assign_1 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="521" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:16  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_6, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="522" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_6, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="523" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="52" op_0_bw="64">
<![CDATA[
:18  %loc_V_3 = trunc i64 %p_Val2_6 to i52

]]></Node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="524" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:19  %p_Result_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_3) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="525" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="112" op_0_bw="53">
<![CDATA[
:20  %tmp_i_i1 = zext i53 %p_Result_3 to i112

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="526" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="11">
<![CDATA[
:21  %tmp_i_i_i18_cast = zext i11 %loc_V_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i18_cast"/></StgValue>
</operation>

<operation id="527" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:22  %sh_assign_2 = add i12 -1023, %tmp_i_i_i18_cast

]]></Node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="528" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:23  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_2, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="529" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:24  %tmp_i_i1_13 = sub i11 1023, %loc_V_2

]]></Node>
<StgValue><ssdm name="tmp_i_i1_13"/></StgValue>
</operation>

<operation id="530" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="11">
<![CDATA[
:25  %tmp_i_i21_cast = sext i11 %tmp_i_i1_13 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i21_cast"/></StgValue>
</operation>

<operation id="531" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:26  %sh_assign_3 = select i1 %isNeg_1, i12 %tmp_i_i21_cast, i12 %sh_assign_2

]]></Node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="532" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="12">
<![CDATA[
:27  %sh_assign_2_i_i22_ca = sext i12 %sh_assign_3 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i22_ca"/></StgValue>
</operation>

<operation id="533" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="112" op_0_bw="32">
<![CDATA[
:28  %tmp_67_i_i1 = zext i32 %sh_assign_2_i_i22_ca to i112

]]></Node>
<StgValue><ssdm name="tmp_67_i_i1"/></StgValue>
</operation>

<operation id="534" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="53" op_0_bw="32">
<![CDATA[
:29  %tmp_67_i_i23_cast = zext i32 %sh_assign_2_i_i22_ca to i53

]]></Node>
<StgValue><ssdm name="tmp_67_i_i23_cast"/></StgValue>
</operation>

<operation id="535" st_id="121" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
:30  %tmp_68_i_i1 = lshr i53 %p_Result_3, %tmp_67_i_i23_cast

]]></Node>
<StgValue><ssdm name="tmp_68_i_i1"/></StgValue>
</operation>

<operation id="536" st_id="121" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
:31  %tmp_69_i_i1 = shl i112 %tmp_i_i1, %tmp_67_i_i1

]]></Node>
<StgValue><ssdm name="tmp_69_i_i1"/></StgValue>
</operation>

<operation id="537" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
:32  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_68_i_i1, i32 52)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="538" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="1">
<![CDATA[
:33  %tmp_35 = zext i1 %tmp_52 to i8

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="539" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i112.i32.i32(i112 %tmp_69_i_i1, i32 52, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="540" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:35  %p_Val2_9 = select i1 %isNeg_1, i8 %tmp_35, i8 %tmp_36

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="541" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  %p_Val2_i_i1 = sub i8 0, %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_i_i1"/></StgValue>
</operation>

<operation id="542" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:37  %p_Val2_11 = select i1 %p_Result_2, i8 %p_Val2_i_i1, i8 %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="543" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="25" op_0_bw="8">
<![CDATA[
:39  %tmp_28_1_cast7 = sext i8 %p_Val2_11 to i25

]]></Node>
<StgValue><ssdm name="tmp_28_1_cast7"/></StgValue>
</operation>

<operation id="544" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
:40  %p_shl_1 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Val2_11, i16 0)

]]></Node>
<StgValue><ssdm name="p_shl_1"/></StgValue>
</operation>

<operation id="545" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="25" op_0_bw="24">
<![CDATA[
:41  %p_shl_1_cast = sext i24 %p_shl_1 to i25

]]></Node>
<StgValue><ssdm name="p_shl_1_cast"/></StgValue>
</operation>

<operation id="546" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:42  %p_shl1_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Val2_11, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl1_1"/></StgValue>
</operation>

<operation id="547" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="25" op_0_bw="16">
<![CDATA[
:43  %p_shl1_1_cast = sext i16 %p_shl1_1 to i25

]]></Node>
<StgValue><ssdm name="p_shl1_1_cast"/></StgValue>
</operation>

<operation id="548" st_id="122" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:44  %tmp8_1 = add i25 %p_shl1_1_cast, %p_shl_1_cast

]]></Node>
<StgValue><ssdm name="tmp8_1"/></StgValue>
</operation>

<operation id="549" st_id="122" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:45  %tmp2 = add i25 %tmp_28_1_cast7, %tmp8_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="550" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
:38  %tmp_27_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %p_Val2_11, i24 0)

]]></Node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="551" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="25">
<![CDATA[
:46  %tmp2_cast = sext i25 %tmp2 to i32

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="552" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_30_1 = add i32 %tmp_27_1, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="553" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:48  store i32 %tmp_30_1, i32* %imOUTPUT_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="554" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:48  store i32 %tmp_30_1, i32* %imOUTPUT_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:49  %col_3_1 = or i11 %col_1, 2

]]></Node>
<StgValue><ssdm name="col_3_1"/></StgValue>
</operation>

<operation id="556" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="11">
<![CDATA[
:50  %tmp_17_2 = sext i11 %col_3_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="557" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_18_2 = icmp slt i32 %tmp_17_2, %imWidth_read

]]></Node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="558" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:52  br i1 %tmp_18_2, label %9, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="22" op_0_bw="11">
<![CDATA[
:0  %tmp_19_2_cast = sext i11 %col_3_1 to i22

]]></Node>
<StgValue><ssdm name="tmp_19_2_cast"/></StgValue>
</operation>

<operation id="560" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:1  %tmp_37 = add i22 %tmp_19_2_cast, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="561" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="22">
<![CDATA[
:2  %tmp_39_cast = zext i22 %tmp_37 to i64

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="562" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %imOUTPUT_addr_5 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="imOUTPUT_addr_5"/></StgValue>
</operation>

<operation id="563" st_id="124" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="21">
<![CDATA[
:4  %imOUTPUT_load_5 = load i32* %imOUTPUT_addr_5, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_5"/></StgValue>
</operation>

<operation id="564" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:49  %col_3_2 = or i11 %col_1, 3

]]></Node>
<StgValue><ssdm name="col_3_2"/></StgValue>
</operation>

<operation id="565" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="11">
<![CDATA[
:50  %tmp_17_3 = sext i11 %col_3_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="566" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_18_3 = icmp slt i32 %tmp_17_3, %imWidth_read

]]></Node>
<StgValue><ssdm name="tmp_18_3"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="567" st_id="125" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="21">
<![CDATA[
:4  %imOUTPUT_load_5 = load i32* %imOUTPUT_addr_5, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_5"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="568" st_id="126" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="21">
<![CDATA[
:4  %imOUTPUT_load_5 = load i32* %imOUTPUT_addr_5, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_5"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="569" st_id="127" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="21">
<![CDATA[
:4  %imOUTPUT_load_5 = load i32* %imOUTPUT_addr_5, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_5"/></StgValue>
</operation>

<operation id="570" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="32">
<![CDATA[
:5  %tmp_53 = trunc i32 %imOUTPUT_load_5 to i8

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="571" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_20_2_cast = zext i8 %tmp_53 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_2_cast"/></StgValue>
</operation>

<operation id="572" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp_21_2 = sub i10 %tmp_20_2_cast, %tmp_3_cast1

]]></Node>
<StgValue><ssdm name="tmp_21_2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="573" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="10">
<![CDATA[
:8  %tmp_21_2_cast = sext i10 %tmp_21_2 to i18

]]></Node>
<StgValue><ssdm name="tmp_21_2_cast"/></StgValue>
</operation>

<operation id="574" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:9  %p_shl2_2 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_21_2, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl2_2"/></StgValue>
</operation>

<operation id="575" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:10  %tmp_22_2 = sub i18 %p_shl2_2, %tmp_21_2_cast

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="576" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="18">
<![CDATA[
:11  %tmp_23_4 = sext i18 %tmp_22_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="577" st_id="128" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_2 = sitofp i32 %tmp_23_4 to double

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="578" st_id="129" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_2 = sitofp i32 %tmp_23_4 to double

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="579" st_id="130" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_2 = sitofp i32 %tmp_23_4 to double

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="580" st_id="131" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_2 = sitofp i32 %tmp_23_4 to double

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="581" st_id="132" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_2 = sitofp i32 %tmp_23_4 to double

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="582" st_id="133" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_2 = sitofp i32 %tmp_23_4 to double

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="583" st_id="134" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="584" st_id="135" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="585" st_id="136" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="586" st_id="137" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="587" st_id="138" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="588" st_id="139" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="589" st_id="140" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="590" st_id="141" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="591" st_id="142" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="592" st_id="143" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="593" st_id="144" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="594" st_id="145" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="595" st_id="146" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="596" st_id="147" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="597" st_id="148" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="598" st_id="149" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="599" st_id="150" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="600" st_id="151" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="601" st_id="152" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="602" st_id="153" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="603" st_id="154" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="604" st_id="155" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="605" st_id="156" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="606" st_id="157" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="607" st_id="158" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="608" st_id="159" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="609" st_id="160" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="610" st_id="161" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="611" st_id="162" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="612" st_id="163" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="613" st_id="164" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_2 = fdiv double %tmp_23_2, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="614" st_id="165" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %x_assign_2 = fadd double %tmp_24_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="615" st_id="166" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %x_assign_2 = fadd double %tmp_24_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="616" st_id="167" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %x_assign_2 = fadd double %tmp_24_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="617" st_id="168" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %x_assign_2 = fadd double %tmp_24_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="618" st_id="169" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %x_assign_2 = fadd double %tmp_24_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="619" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64">
<![CDATA[
:15  %p_Val2_12 = bitcast double %x_assign_2 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="620" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:16  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_12, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="621" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %loc_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_12, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>

<operation id="622" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="52" op_0_bw="64">
<![CDATA[
:18  %loc_V_5 = trunc i64 %p_Val2_12 to i52

]]></Node>
<StgValue><ssdm name="loc_V_5"/></StgValue>
</operation>

<operation id="623" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:19  %p_Result_5 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_5) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="624" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="112" op_0_bw="53">
<![CDATA[
:20  %tmp_i_i2 = zext i53 %p_Result_5 to i112

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="625" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="11">
<![CDATA[
:21  %tmp_i_i_i39_cast = zext i11 %loc_V_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i39_cast"/></StgValue>
</operation>

<operation id="626" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:22  %sh_assign_4 = add i12 -1023, %tmp_i_i_i39_cast

]]></Node>
<StgValue><ssdm name="sh_assign_4"/></StgValue>
</operation>

<operation id="627" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:23  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_4, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="628" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:24  %tmp_i_i2_14 = sub i11 1023, %loc_V_4

]]></Node>
<StgValue><ssdm name="tmp_i_i2_14"/></StgValue>
</operation>

<operation id="629" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="11">
<![CDATA[
:25  %tmp_i_i42_cast = sext i11 %tmp_i_i2_14 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i42_cast"/></StgValue>
</operation>

<operation id="630" st_id="170" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:26  %sh_assign_5 = select i1 %isNeg_2, i12 %tmp_i_i42_cast, i12 %sh_assign_4

]]></Node>
<StgValue><ssdm name="sh_assign_5"/></StgValue>
</operation>

<operation id="631" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="12">
<![CDATA[
:27  %sh_assign_2_i_i43_ca = sext i12 %sh_assign_5 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i43_ca"/></StgValue>
</operation>

<operation id="632" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="112" op_0_bw="32">
<![CDATA[
:28  %tmp_67_i_i2 = zext i32 %sh_assign_2_i_i43_ca to i112

]]></Node>
<StgValue><ssdm name="tmp_67_i_i2"/></StgValue>
</operation>

<operation id="633" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="53" op_0_bw="32">
<![CDATA[
:29  %tmp_67_i_i44_cast = zext i32 %sh_assign_2_i_i43_ca to i53

]]></Node>
<StgValue><ssdm name="tmp_67_i_i44_cast"/></StgValue>
</operation>

<operation id="634" st_id="170" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
:30  %tmp_68_i_i2 = lshr i53 %p_Result_5, %tmp_67_i_i44_cast

]]></Node>
<StgValue><ssdm name="tmp_68_i_i2"/></StgValue>
</operation>

<operation id="635" st_id="170" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
:31  %tmp_69_i_i2 = shl i112 %tmp_i_i2, %tmp_67_i_i2

]]></Node>
<StgValue><ssdm name="tmp_69_i_i2"/></StgValue>
</operation>

<operation id="636" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
:32  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_68_i_i2, i32 52)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="637" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="1">
<![CDATA[
:33  %tmp_38 = zext i1 %tmp_57 to i8

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="638" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i112.i32.i32(i112 %tmp_69_i_i2, i32 52, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="639" st_id="170" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:35  %p_Val2_15 = select i1 %isNeg_2, i8 %tmp_38, i8 %tmp_39

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="640" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="p_Result_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  %p_Val2_i_i2 = sub i8 0, %p_Val2_15

]]></Node>
<StgValue><ssdm name="p_Val2_i_i2"/></StgValue>
</operation>

<operation id="641" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:37  %p_Val2_17 = select i1 %p_Result_4, i8 %p_Val2_i_i2, i8 %p_Val2_15

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="642" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="25" op_0_bw="8">
<![CDATA[
:39  %tmp_28_2_cast6 = sext i8 %p_Val2_17 to i25

]]></Node>
<StgValue><ssdm name="tmp_28_2_cast6"/></StgValue>
</operation>

<operation id="643" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
:40  %p_shl_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Val2_17, i16 0)

]]></Node>
<StgValue><ssdm name="p_shl_2"/></StgValue>
</operation>

<operation id="644" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="25" op_0_bw="24">
<![CDATA[
:41  %p_shl_2_cast = sext i24 %p_shl_2 to i25

]]></Node>
<StgValue><ssdm name="p_shl_2_cast"/></StgValue>
</operation>

<operation id="645" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:42  %p_shl1_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Val2_17, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl1_2"/></StgValue>
</operation>

<operation id="646" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="25" op_0_bw="16">
<![CDATA[
:43  %p_shl1_2_cast = sext i16 %p_shl1_2 to i25

]]></Node>
<StgValue><ssdm name="p_shl1_2_cast"/></StgValue>
</operation>

<operation id="647" st_id="171" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:44  %tmp8_2 = add i25 %p_shl1_2_cast, %p_shl_2_cast

]]></Node>
<StgValue><ssdm name="tmp8_2"/></StgValue>
</operation>

<operation id="648" st_id="171" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:45  %tmp3 = add i25 %tmp_28_2_cast6, %tmp8_2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="649" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
:38  %tmp_27_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %p_Val2_17, i24 0)

]]></Node>
<StgValue><ssdm name="tmp_27_2"/></StgValue>
</operation>

<operation id="650" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="25">
<![CDATA[
:46  %tmp3_cast = sext i25 %tmp3 to i32

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="651" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_30_2 = add i32 %tmp_27_2, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="652" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:48  store i32 %tmp_30_2, i32* %imOUTPUT_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="653" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_18_1" val="1"/>
<literal name="tmp_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:48  store i32 %tmp_30_2, i32* %imOUTPUT_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_18_1" val="1"/>
<literal name="tmp_18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:52  br i1 %tmp_18_3, label %10, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_18_1" val="1"/>
<literal name="tmp_18_2" val="1"/>
<literal name="tmp_18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="22" op_0_bw="11">
<![CDATA[
:0  %tmp_19_3_cast = sext i11 %col_3_2 to i22

]]></Node>
<StgValue><ssdm name="tmp_19_3_cast"/></StgValue>
</operation>

<operation id="656" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_18_1" val="1"/>
<literal name="tmp_18_2" val="1"/>
<literal name="tmp_18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:1  %tmp_40 = add i22 %tmp_19_3_cast, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="657" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_18_1" val="1"/>
<literal name="tmp_18_2" val="1"/>
<literal name="tmp_18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="22">
<![CDATA[
:2  %tmp_44_cast = zext i22 %tmp_40 to i64

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="658" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_18_1" val="1"/>
<literal name="tmp_18_2" val="1"/>
<literal name="tmp_18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %imOUTPUT_addr_6 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="imOUTPUT_addr_6"/></StgValue>
</operation>

<operation id="659" st_id="173" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_18_1" val="1"/>
<literal name="tmp_18_2" val="1"/>
<literal name="tmp_18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="21">
<![CDATA[
:4  %imOUTPUT_load_6 = load i32* %imOUTPUT_addr_6, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_6"/></StgValue>
</operation>

<operation id="660" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_18_1" val="1"/>
<literal name="tmp_18_2" val="1"/>
<literal name="tmp_18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:49  %col_3_3 = add i11 4, %col_1

]]></Node>
<StgValue><ssdm name="col_3_3"/></StgValue>
</operation>

<operation id="661" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp><and_exp><literal name="tmp_18_1" val="0"/>
</and_exp><and_exp><literal name="tmp_18_2" val="0"/>
</and_exp><and_exp><literal name="tmp_18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str526, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="662" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp><and_exp><literal name="tmp_18_1" val="0"/>
</and_exp><and_exp><literal name="tmp_18_2" val="0"/>
</and_exp><and_exp><literal name="tmp_18_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="663" st_id="174" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="21">
<![CDATA[
:4  %imOUTPUT_load_6 = load i32* %imOUTPUT_addr_6, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_6"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="664" st_id="175" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="21">
<![CDATA[
:4  %imOUTPUT_load_6 = load i32* %imOUTPUT_addr_6, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_6"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="665" st_id="176" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="21">
<![CDATA[
:4  %imOUTPUT_load_6 = load i32* %imOUTPUT_addr_6, align 4

]]></Node>
<StgValue><ssdm name="imOUTPUT_load_6"/></StgValue>
</operation>

<operation id="666" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="32">
<![CDATA[
:5  %tmp_58 = trunc i32 %imOUTPUT_load_6 to i8

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="667" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="8">
<![CDATA[
:6  %tmp_20_3_cast = zext i8 %tmp_58 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_3_cast"/></StgValue>
</operation>

<operation id="668" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp_21_3 = sub i10 %tmp_20_3_cast, %tmp_3_cast1

]]></Node>
<StgValue><ssdm name="tmp_21_3"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="669" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="18" op_0_bw="10">
<![CDATA[
:8  %tmp_21_3_cast = sext i10 %tmp_21_3 to i18

]]></Node>
<StgValue><ssdm name="tmp_21_3_cast"/></StgValue>
</operation>

<operation id="670" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:9  %p_shl2_3 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_21_3, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl2_3"/></StgValue>
</operation>

<operation id="671" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:10  %tmp_22_3 = sub i18 %p_shl2_3, %tmp_21_3_cast

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="672" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="18">
<![CDATA[
:11  %tmp_23_5 = sext i18 %tmp_22_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="673" st_id="177" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_3 = sitofp i32 %tmp_23_5 to double

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="674" st_id="178" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_3 = sitofp i32 %tmp_23_5 to double

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="675" st_id="179" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_3 = sitofp i32 %tmp_23_5 to double

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="676" st_id="180" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_3 = sitofp i32 %tmp_23_5 to double

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="677" st_id="181" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_3 = sitofp i32 %tmp_23_5 to double

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="678" st_id="182" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_23_3 = sitofp i32 %tmp_23_5 to double

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="679" st_id="183" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="680" st_id="184" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="681" st_id="185" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="682" st_id="186" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="683" st_id="187" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="684" st_id="188" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="685" st_id="189" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="686" st_id="190" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="687" st_id="191" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="688" st_id="192" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="689" st_id="193" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="690" st_id="194" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="691" st_id="195" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="692" st_id="196" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="693" st_id="197" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="694" st_id="198" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="695" st_id="199" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="696" st_id="200" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="697" st_id="201" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="698" st_id="202" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="699" st_id="203" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="700" st_id="204" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="701" st_id="205" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="702" st_id="206" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="703" st_id="207" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="704" st_id="208" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="705" st_id="209" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="706" st_id="210" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="707" st_id="211" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="708" st_id="212" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="709" st_id="213" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_24_3 = fdiv double %tmp_23_3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="710" st_id="214" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %x_assign_3 = fadd double %tmp_24_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="711" st_id="215" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %x_assign_3 = fadd double %tmp_24_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="712" st_id="216" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %x_assign_3 = fadd double %tmp_24_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="713" st_id="217" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %x_assign_3 = fadd double %tmp_24_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="714" st_id="218" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %x_assign_3 = fadd double %tmp_24_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="715" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64">
<![CDATA[
:15  %p_Val2_18 = bitcast double %x_assign_3 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="716" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:16  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_18, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="717" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %loc_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_18, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_6"/></StgValue>
</operation>

<operation id="718" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="52" op_0_bw="64">
<![CDATA[
:18  %loc_V_7 = trunc i64 %p_Val2_18 to i52

]]></Node>
<StgValue><ssdm name="loc_V_7"/></StgValue>
</operation>

<operation id="719" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:19  %p_Result_7 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_7) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="720" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="112" op_0_bw="53">
<![CDATA[
:20  %tmp_i_i3 = zext i53 %p_Result_7 to i112

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="721" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="11">
<![CDATA[
:21  %tmp_i_i_i60_cast = zext i11 %loc_V_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i60_cast"/></StgValue>
</operation>

<operation id="722" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:22  %sh_assign_6 = add i12 -1023, %tmp_i_i_i60_cast

]]></Node>
<StgValue><ssdm name="sh_assign_6"/></StgValue>
</operation>

<operation id="723" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:23  %isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_6, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="724" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:24  %tmp_i_i3_15 = sub i11 1023, %loc_V_6

]]></Node>
<StgValue><ssdm name="tmp_i_i3_15"/></StgValue>
</operation>

<operation id="725" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="11">
<![CDATA[
:25  %tmp_i_i63_cast = sext i11 %tmp_i_i3_15 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i63_cast"/></StgValue>
</operation>

<operation id="726" st_id="219" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:26  %sh_assign_7 = select i1 %isNeg_3, i12 %tmp_i_i63_cast, i12 %sh_assign_6

]]></Node>
<StgValue><ssdm name="sh_assign_7"/></StgValue>
</operation>

<operation id="727" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="12">
<![CDATA[
:27  %sh_assign_2_i_i64_ca = sext i12 %sh_assign_7 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i64_ca"/></StgValue>
</operation>

<operation id="728" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="112" op_0_bw="32">
<![CDATA[
:28  %tmp_67_i_i3 = zext i32 %sh_assign_2_i_i64_ca to i112

]]></Node>
<StgValue><ssdm name="tmp_67_i_i3"/></StgValue>
</operation>

<operation id="729" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="53" op_0_bw="32">
<![CDATA[
:29  %tmp_67_i_i65_cast = zext i32 %sh_assign_2_i_i64_ca to i53

]]></Node>
<StgValue><ssdm name="tmp_67_i_i65_cast"/></StgValue>
</operation>

<operation id="730" st_id="219" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
:30  %tmp_68_i_i3 = lshr i53 %p_Result_7, %tmp_67_i_i65_cast

]]></Node>
<StgValue><ssdm name="tmp_68_i_i3"/></StgValue>
</operation>

<operation id="731" st_id="219" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
:31  %tmp_69_i_i3 = shl i112 %tmp_i_i3, %tmp_67_i_i3

]]></Node>
<StgValue><ssdm name="tmp_69_i_i3"/></StgValue>
</operation>

<operation id="732" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
:32  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_68_i_i3, i32 52)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="733" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="1">
<![CDATA[
:33  %tmp_41 = zext i1 %tmp_62 to i8

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="734" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i112.i32.i32(i112 %tmp_69_i_i3, i32 52, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="735" st_id="219" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:35  %p_Val2_21 = select i1 %isNeg_3, i8 %tmp_41, i8 %tmp_42

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="736" st_id="220" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="p_Result_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  %p_Val2_i_i3 = sub i8 0, %p_Val2_21

]]></Node>
<StgValue><ssdm name="p_Val2_i_i3"/></StgValue>
</operation>

<operation id="737" st_id="220" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:37  %p_Val2_23 = select i1 %p_Result_6, i8 %p_Val2_i_i3, i8 %p_Val2_21

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="738" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="25" op_0_bw="8">
<![CDATA[
:39  %tmp_28_3_cast5 = sext i8 %p_Val2_23 to i25

]]></Node>
<StgValue><ssdm name="tmp_28_3_cast5"/></StgValue>
</operation>

<operation id="739" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
:40  %p_shl_3 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Val2_23, i16 0)

]]></Node>
<StgValue><ssdm name="p_shl_3"/></StgValue>
</operation>

<operation id="740" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="25" op_0_bw="24">
<![CDATA[
:41  %p_shl_3_cast = sext i24 %p_shl_3 to i25

]]></Node>
<StgValue><ssdm name="p_shl_3_cast"/></StgValue>
</operation>

<operation id="741" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:42  %p_shl1_3 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Val2_23, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl1_3"/></StgValue>
</operation>

<operation id="742" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="25" op_0_bw="16">
<![CDATA[
:43  %p_shl1_3_cast = sext i16 %p_shl1_3 to i25

]]></Node>
<StgValue><ssdm name="p_shl1_3_cast"/></StgValue>
</operation>

<operation id="743" st_id="220" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:44  %tmp8_3 = add i25 %p_shl1_3_cast, %p_shl_3_cast

]]></Node>
<StgValue><ssdm name="tmp8_3"/></StgValue>
</operation>

<operation id="744" st_id="220" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:45  %tmp4 = add i25 %tmp_28_3_cast5, %tmp8_3

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="745" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
:38  %tmp_27_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %p_Val2_23, i24 0)

]]></Node>
<StgValue><ssdm name="tmp_27_3"/></StgValue>
</operation>

<operation id="746" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="25">
<![CDATA[
:46  %tmp4_cast = sext i25 %tmp4 to i32

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="747" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_30_3 = add i32 %tmp_27_3, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp_30_3"/></StgValue>
</operation>

<operation id="748" st_id="221" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:48  store i32 %tmp_30_3, i32* %imOUTPUT_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="749" st_id="222" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:48  store i32 %tmp_30_3, i32* %imOUTPUT_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
:50  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
