<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CDL Modules: cdl/inc/riscv_modules.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CDL Modules
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b89025be567f5b6d36b8bc23257fdaf4.html">cdl</a></li><li class="navelem"><a class="el" href="dir_af298877340144433539b3d17cce7a97.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">riscv_modules.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file for RISC-V implementations.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file for RISC-V implementations. </p>
<dl class="section copyright"><dt>Copyright</dt><dd>(C) 2016-2018, Gavin J Stark. All rights reserved.</dd>
<dd>
Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at <a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a>. Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. </dd></dl>
</div><h2 class="groupheader">Modules</h2>
<a class="anchor" id="a7b7128573082223ca2b1bef36485ce08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">module riscv_i32_debug </td>
          <td>(</td>
          <td class="paramtype">clock&#160;</td>
          <td class="paramname"><em>clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input bit&#160;</td>
          <td class="paramname"><em>reset_n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="apb_8h.html#structt__apb__request">t_apb_request</a>&#160;</td>
          <td class="paramname"><em>apb_request</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="apb_8h.html#structt__apb__response">t_apb_response</a>&#160;</td>
          <td class="paramname"><em>apb_response</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv_8h.html#structt__riscv__debug__mst">t_riscv_debug_mst</a>&#160;</td>
          <td class="paramname"><em>debug_mst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__debug__tgt">t_riscv_debug_tgt</a>&#160;</td>
          <td class="paramname"><em>debug_tgt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>System clock </td></tr>
    <tr><td class="paramname">reset_n</td><td>Active low reset </td></tr>
    <tr><td class="paramname">apb_request</td><td>APB request </td></tr>
    <tr><td class="paramname">apb_response</td><td>APB response </td></tr>
    <tr><td class="paramname">debug_mst</td><td>Debug master to PDMs </td></tr>
    <tr><td class="paramname">debug_tgt</td><td>Debug target from PDMs </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a5f4c9be480cb2fe7c1c94395ea08595f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">module riscv_i32_ifetch_debug </td>
          <td>(</td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__fetch__req">t_riscv_fetch_req</a>&#160;</td>
          <td class="paramname"><em>pipeline_ifetch_req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv_8h.html#structt__riscv__fetch__resp">t_riscv_fetch_resp</a>&#160;</td>
          <td class="paramname"><em>pipeline_ifetch_resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv__internal__types_8h.html#structt__riscv__i32__trace">t_riscv_i32_trace</a>&#160;</td>
          <td class="paramname"><em>pipeline_trace</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__pipeline__debug__control">t_riscv_pipeline_debug_control</a>&#160;</td>
          <td class="paramname"><em>debug_control</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv_8h.html#structt__riscv__pipeline__debug__response">t_riscv_pipeline_debug_response</a>&#160;</td>
          <td class="paramname"><em>debug_response</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv_8h.html#structt__riscv__fetch__req">t_riscv_fetch_req</a>&#160;</td>
          <td class="paramname"><em>ifetch_req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__fetch__resp">t_riscv_fetch_resp</a>&#160;</td>
          <td class="paramname"><em>ifetch_resp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c59c09ffdcd123fb34fe75c69d6cbcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">module riscv_i32_minimal </td>
          <td>(</td>
          <td class="paramtype">clock&#160;</td>
          <td class="paramname"><em>clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input bit&#160;</td>
          <td class="paramname"><em>reset_n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input bit&#160;</td>
          <td class="paramname"><em>proc_reset_n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__irqs">t_riscv_irqs</a>&#160;</td>
          <td class="paramname"><em>irqs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv_8h.html#structt__riscv__mem__access__req">t_riscv_mem_access_req</a>&#160;</td>
          <td class="paramname"><em>data_access_req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__mem__access__resp">t_riscv_mem_access_resp</a>&#160;</td>
          <td class="paramname"><em>data_access_resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="srams_8h.html#structt__sram__access__req">t_sram_access_req</a>&#160;</td>
          <td class="paramname"><em>sram_access_req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="srams_8h.html#structt__sram__access__resp">t_sram_access_resp</a>&#160;</td>
          <td class="paramname"><em>sram_access_resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__config">t_riscv_config</a>&#160;</td>
          <td class="paramname"><em>riscv_config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv__internal__types_8h.html#structt__riscv__i32__trace">t_riscv_i32_trace</a>&#160;</td>
          <td class="paramname"><em>trace</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqs</td><td>Interrupts in to the CPU </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a73ff81b4ea664156a0e9af917f015360"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">module riscv_i32_minimal_apb </td>
          <td>(</td>
          <td class="paramtype">clock&#160;</td>
          <td class="paramname"><em>clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input bit&#160;</td>
          <td class="paramname"><em>reset_n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__mem__access__req">t_riscv_mem_access_req</a>&#160;</td>
          <td class="paramname"><em>data_access_req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv_8h.html#structt__riscv__mem__access__resp">t_riscv_mem_access_resp</a>&#160;</td>
          <td class="paramname"><em>data_access_resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="apb_8h.html#structt__apb__request">t_apb_request</a>&#160;</td>
          <td class="paramname"><em>apb_request</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="apb_8h.html#structt__apb__response">t_apb_response</a>&#160;</td>
          <td class="paramname"><em>apb_response</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7f6fff72cbda0e7377b03b2de40d50bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">module riscv_i32_pipeline_debug </td>
          <td>(</td>
          <td class="paramtype">clock&#160;</td>
          <td class="paramname"><em>clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input bit&#160;</td>
          <td class="paramname"><em>reset_n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__debug__mst">t_riscv_debug_mst</a>&#160;</td>
          <td class="paramname"><em>debug_mst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv_8h.html#structt__riscv__debug__tgt">t_riscv_debug_tgt</a>&#160;</td>
          <td class="paramname"><em>debug_tgt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv_8h.html#structt__riscv__pipeline__debug__control">t_riscv_pipeline_debug_control</a>&#160;</td>
          <td class="paramname"><em>debug_control</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__pipeline__debug__response">t_riscv_pipeline_debug_response</a>&#160;</td>
          <td class="paramname"><em>debug_response</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input bit&#160;</td>
          <td class="paramname"><em>rv_select</em>[6]&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a37fbe3f52086aea5c51c3922539e6191"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">module riscv_i32_trace </td>
          <td>(</td>
          <td class="paramtype">clock&#160;</td>
          <td class="paramname"><em>clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input bit&#160;</td>
          <td class="paramname"><em>reset_n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv__internal__types_8h.html#structt__riscv__i32__trace">t_riscv_i32_trace</a>&#160;</td>
          <td class="paramname"><em>trace</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>Clock for the CPU </td></tr>
    <tr><td class="paramname">reset_n</td><td>Active low reset </td></tr>
    <tr><td class="paramname">trace</td><td>Trace signals </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a934dbc1bdbe8f48041020e7aac4a0949"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">module riscv_i32c_pipeline </td>
          <td>(</td>
          <td class="paramtype">clock&#160;</td>
          <td class="paramname"><em>clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input bit&#160;</td>
          <td class="paramname"><em>reset_n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__irqs">t_riscv_irqs</a>&#160;</td>
          <td class="paramname"><em>irqs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv_8h.html#structt__riscv__fetch__req">t_riscv_fetch_req</a>&#160;</td>
          <td class="paramname"><em>ifetch_req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__fetch__resp">t_riscv_fetch_resp</a>&#160;</td>
          <td class="paramname"><em>ifetch_resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv_8h.html#structt__riscv__mem__access__req">t_riscv_mem_access_req</a>&#160;</td>
          <td class="paramname"><em>dmem_access_req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__mem__access__resp">t_riscv_mem_access_resp</a>&#160;</td>
          <td class="paramname"><em>dmem_access_resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__controls">t_riscv_i32_coproc_controls</a>&#160;</td>
          <td class="paramname"><em>coproc_controls</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__response">t_riscv_i32_coproc_response</a>&#160;</td>
          <td class="paramname"><em>coproc_response</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__config">t_riscv_config</a>&#160;</td>
          <td class="paramname"><em>riscv_config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv__internal__types_8h.html#structt__riscv__i32__trace">t_riscv_i32_trace</a>&#160;</td>
          <td class="paramname"><em>trace</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">irqs</td><td>Interrupts in to the CPU </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a6ed7a084c45fdb0b100353d5a7996a97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">module riscv_i32c_pipeline3 </td>
          <td>(</td>
          <td class="paramtype">clock&#160;</td>
          <td class="paramname"><em>clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input bit&#160;</td>
          <td class="paramname"><em>reset_n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__irqs">t_riscv_irqs</a>&#160;</td>
          <td class="paramname"><em>irqs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv_8h.html#structt__riscv__fetch__req">t_riscv_fetch_req</a>&#160;</td>
          <td class="paramname"><em>ifetch_req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__fetch__resp">t_riscv_fetch_resp</a>&#160;</td>
          <td class="paramname"><em>ifetch_resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv_8h.html#structt__riscv__mem__access__req">t_riscv_mem_access_req</a>&#160;</td>
          <td class="paramname"><em>dmem_access_req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__mem__access__resp">t_riscv_mem_access_resp</a>&#160;</td>
          <td class="paramname"><em>dmem_access_resp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__controls">t_riscv_i32_coproc_controls</a>&#160;</td>
          <td class="paramname"><em>coproc_controls</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__response">t_riscv_i32_coproc_response</a>&#160;</td>
          <td class="paramname"><em>coproc_response</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="riscv_8h.html#structt__riscv__config">t_riscv_config</a>&#160;</td>
          <td class="paramname"><em>riscv_config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="riscv__internal__types_8h.html#structt__riscv__i32__trace">t_riscv_i32_trace</a>&#160;</td>
          <td class="paramname"><em>trace</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">irqs</td><td>Interrupts in to the CPU </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a060705c3fc71a055359c3977aca49272"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">module riscv_jtag_apb_dm </td>
          <td>(</td>
          <td class="paramtype">clock&#160;</td>
          <td class="paramname"><em>jtag_tck</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input bit&#160;</td>
          <td class="paramname"><em>reset_n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input bit&#160;</td>
          <td class="paramname"><em>ir</em>[5], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="jtag_8h.html#a42bb9d7923bb26b4a317a6d8a16344c3">t_jtag_action</a>&#160;</td>
          <td class="paramname"><em>dr_action</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input&#160;</td>
          <td class="paramname"><em>bitdr_in</em>[50], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output&#160;</td>
          <td class="paramname"><em>bitdr_tdi_mask</em>[50], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output&#160;</td>
          <td class="paramname"><em>bitdr_out</em>[50], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">clock&#160;</td>
          <td class="paramname"><em>apb_clock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">output <a class="el" href="apb_8h.html#structt__apb__request">t_apb_request</a>&#160;</td>
          <td class="paramname"><em>apb_request</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">input <a class="el" href="apb_8h.html#structt__apb__response">t_apb_response</a>&#160;</td>
          <td class="paramname"><em>apb_response</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">jtag_tck</td><td>JTAG TCK signal, used as a clock </td></tr>
    <tr><td class="paramname">reset_n</td><td>Reset that drives all the logic </td></tr>
    <tr><td class="paramname">ir</td><td>JTAG IR which is to be matched against t_jtag_addr </td></tr>
    <tr><td class="paramname">dr_action</td><td>Action to perform with DR (capture or update, else ignore) </td></tr>
    <tr><td class="paramname">bitdr_in</td><td>Data register in; used in update, replaced by dr_out in capture, shift </td></tr>
    <tr><td class="paramname">bitdr_tdi_mask</td><td>One-hot mask indicating which DR bit TDI should replace (depends on IR) </td></tr>
    <tr><td class="paramname">bitdr_out</td><td>Data register out; same as data register in, except during capture when it is replaced by correct data dependent on IR, or shift when it goes right by one </td></tr>
    <tr><td class="paramname">apb_clock</td><td>APB clock signal, asynchronous to JTAG TCK </td></tr>
    <tr><td class="paramname">apb_request</td><td>APB request out </td></tr>
    <tr><td class="paramname">apb_response</td><td>APB response </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Sep 30 2018 17:21:43 for CDL Modules by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
