# SystemVerilog Basics

This repository contains basic SystemVerilog examples created while learning VLSI Design Verification.

## Files
- hello_sv.sv : Simple SystemVerilog module with display statement

## Tools
- SystemVerilog

## Author
Charan | DV Fresher
