#:C19    
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 H.42
#Design Path Name:
#:N   hd_gen_module_map.ncd
#Current Working Directory:
#:D   F:\PT8612\VHDL\xilinx\SDHD_module_v2
#Part Type:
#:P  Xilinx xc2vp20 ff896 -6
#Date/Time:
#:T   Fri Jun 23 14:13:08 2006
#------------------------------
	#1
setattr main edit-mode no-logic-changes
	#2
select -k comp 'N2876'
	#3
unselect comp 'N2876'
	#4
select -k comp 'HD_Gen_Channel_1/video_generator_instance/active_video_filtering/chroma_filtering/c_lower_5_3'
	#5
unselect comp 'HD_Gen_Channel_1/video_generator_instance/active_video_filtering/chroma_filtering/c_lower_5_3'
	#6
select -k comp 'HD_Gen_Channel_1/video_generator_instance/active_video_filtering/chroma_filtering/c_lower_5_2'
	#7
unselect comp 'HD_Gen_Channel_1/video_generator_instance/active_video_filtering/chroma_filtering/c_lower_5_2'
	#8
select -k comp 'HD_Gen_Channel_1/video_generator_instance/active_video_filtering/chroma_filtering/c_lower_5_3'
	#9
unselect comp 'HD_Gen_Channel_1/video_generator_instance/active_video_filtering/chroma_filtering/c_lower_5_3'
	#10
select -k comp 'HD_Gen_Channel_1/video_generator_instance/active_video_filtering/chroma_filtering/c_lower_5_2'
	#11
unselect comp 'HD_Gen_Channel_1/video_generator_instance/active_video_filtering/chroma_filtering/c_lower_5_2'
	#12
select -k comp 'HD_Gen_Channel_1/video_generator_instance/active_video_filtering/chroma_filtering/c_lower_5_3'
	#13
unselect -all
	#14
unselect -all
	#15
unselect -all
	#16
select -k comp 'HD_Gen_Channel_1/video_generator_instance/active_video_filtering/chroma_filtering/c_lower_5_3'
	#17
unselect -all
	#18
select -k comp 'HD_Gen_Channel_1/video_generator_instance/active_video_filtering/chroma_filtering/c_lower_5_3'
	#19
select -k site 'SLICE_X89Y36'
	#20
place
