<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L466'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- TwoAddressInstructionPass.cpp - Two-Address instruction pass -------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file implements the TwoAddress instruction pass which is used</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// by most register allocators. Two-Address instructions are rewritten</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// from:</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     A = B op C</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// to:</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     A = B</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     A op= C</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Note that if a register allocator chooses to use this pass, that it</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// has to be capable of handling the non-SSA nature of these rewritten</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// virtual registers.</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// It is also worth noting that the duplicate operand of the two</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// address instruction is removed.</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/DenseMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallPtrSet.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Statistic.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/iterator_range.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Analysis/AliasAnalysis.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveInterval.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveIntervals.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveVariables.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineBasicBlock.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/Passes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/SlotIndexes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetOpcodes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetSubtargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Pass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CodeGen.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CommandLine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Target/TargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;iterator&gt;</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;utility&gt;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;twoaddressinstruction&quot;</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumTwoAddressInstrs, &quot;Number of two-address instructions&quot;);</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumCommuted        , &quot;Number of instructions commuted to coalesce&quot;);</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumAggrCommuted    , &quot;Number of instructions aggressively commuted&quot;);</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumConvertedTo3Addr, &quot;Number of instructions promoted to 3-address&quot;);</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumReSchedUps,       &quot;Number of instructions re-scheduled up&quot;);</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumReSchedDowns,     &quot;Number of instructions re-scheduled down&quot;);</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Temporary flag to disable rescheduling.</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>EnableRescheduling(&quot;twoaddr-reschedule&quot;,</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                   cl::desc(&quot;Coalesce copies by rescheduling (default=true)&quot;),</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                   cl::init(true), cl::Hidden);</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Limit the number of dataflow edges to traverse when evaluating the benefit</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// of commuting operands.</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;unsigned&gt; MaxDataFlowEdge(</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;dataflow-edge-limit&quot;, cl::Hidden, cl::init(3),</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;Maximum number of dataflow edges to traverse when evaluating &quot;</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>             &quot;the benefit of commuting operands&quot;));</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class TwoAddressInstructionPass : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineFunction *MF = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetInstrInfo *TII = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetRegisterInfo *TRI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const InstrItineraryData *InstrItins = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineRegisterInfo *MRI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LiveVariables *LV = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LiveIntervals *LIS = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AliasAnalysis *AA = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CodeGenOptLevel OptLevel = CodeGenOptLevel::None;</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The current basic block being processed.</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineBasicBlock *MBB = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Keep track the distance of a MI from the start of the current basic block.</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DenseMap&lt;MachineInstr*, unsigned&gt; DistanceMap;</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set of already processed instructions in the current block.</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SmallPtrSet&lt;MachineInstr*, 8&gt; Processed;</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A map from virtual registers to physical registers which are likely targets</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to be coalesced to due to copies from physical registers to virtual</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // registers. e.g. v1024 = move r0.</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DenseMap&lt;Register, Register&gt; SrcRegMap;</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A map from virtual registers to physical registers which are likely targets</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to be coalesced to due to copies to physical registers from virtual</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // registers. e.g. r1 = move v1024.</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DenseMap&lt;Register, Register&gt; DstRegMap;</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *getSingleDef(Register Reg, MachineBasicBlock *BB) const;</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isRevCopyChain(Register FromReg, Register ToReg, int Maxlen);</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool noUseAfterLastDef(Register Reg, unsigned Dist, unsigned &amp;LastDef);</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isCopyToReg(MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;DstReg,</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                   bool &amp;IsSrcPhys, bool &amp;IsDstPhys) const;</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isPlainlyKilled(const MachineInstr *MI, LiveRange &amp;LR) const;</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isPlainlyKilled(const MachineInstr *MI, Register Reg) const;</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isPlainlyKilled(const MachineOperand &amp;MO) const;</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isKilled(MachineInstr &amp;MI, Register Reg, bool allowFalsePositives) const;</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *findOnlyInterestingUse(Register Reg, MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       bool &amp;IsCopy, Register &amp;DstReg,</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       bool &amp;IsDstPhys) const;</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool regsAreCompatible(Register RegA, Register RegB) const;</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void removeMapRegEntry(const MachineOperand &amp;MO,</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         DenseMap&lt;Register, Register&gt; &amp;RegMap) const;</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void removeClobberedSrcRegMap(MachineInstr *MI);</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool regOverlapsSet(const SmallVectorImpl&lt;Register&gt; &amp;Set, Register Reg) const;</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isProfitableToCommute(Register RegA, Register RegB, Register RegC,</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             MachineInstr *MI, unsigned Dist);</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool commuteInstruction(MachineInstr *MI, unsigned DstIdx,</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          unsigned RegBIdx, unsigned RegCIdx, unsigned Dist);</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isProfitableToConv3Addr(Register RegA, Register RegB);</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool convertInstTo3Addr(MachineBasicBlock::iterator &amp;mi,</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          MachineBasicBlock::iterator &amp;nmi, Register RegA,</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          Register RegB, unsigned &amp;Dist);</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isDefTooClose(Register Reg, unsigned Dist, MachineInstr *MI);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool rescheduleMIBelowKill(MachineBasicBlock::iterator &amp;mi,</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             MachineBasicBlock::iterator &amp;nmi, Register Reg);</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool rescheduleKillAboveMI(MachineBasicBlock::iterator &amp;mi,</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             MachineBasicBlock::iterator &amp;nmi, Register Reg);</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryInstructionTransform(MachineBasicBlock::iterator &amp;mi,</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               MachineBasicBlock::iterator &amp;nmi,</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               unsigned SrcIdx, unsigned DstIdx,</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               unsigned &amp;Dist, bool shouldOnlyCommute);</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryInstructionCommute(MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             unsigned DstOpIdx,</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             unsigned BaseOpIdx,</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             bool BaseOpKilled,</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             unsigned Dist);</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void scanUses(Register DstReg);</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void processCopy(MachineInstr *MI);</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  using TiedPairList = SmallVector&lt;std::pair&lt;unsigned, unsigned&gt;, 4&gt;;</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  using TiedOperandMap = SmallDenseMap&lt;unsigned, TiedPairList&gt;;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool collectTiedOperands(MachineInstr *MI, TiedOperandMap&amp;);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void processTiedPairs(MachineInstr *MI, TiedPairList&amp;, unsigned &amp;Dist);</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void eliminateRegSequence(MachineBasicBlock::iterator&amp;);</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool processStatepoint(MachineInstr *MI, TiedOperandMap &amp;TiedOperands);</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID; // Pass identification, replacement for typeid</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>45.2k</pre></td><td class='code'><pre>  TwoAddressInstructionPass() : MachineFunctionPass(ID) {</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>45.2k</pre></td><td class='code'><pre>    initializeTwoAddressInstructionPassPass(*PassRegistry::getPassRegistry());</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>45.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>  void getAnalysisUsage(AnalysisUsage &amp;AU) const override {</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>    AU.setPreservesCFG();</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>    AU.addUsedIfAvailable&lt;AAResultsWrapperPass&gt;();</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>    AU.addUsedIfAvailable&lt;LiveVariables&gt;();</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>    AU.addPreserved&lt;LiveVariables&gt;();</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>    AU.addPreserved&lt;SlotIndexes&gt;();</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>    AU.addPreserved&lt;LiveIntervals&gt;();</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>    AU.addPreservedID(MachineLoopInfoID);</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>    AU.addPreservedID(MachineDominatorsID);</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>    MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Pass entry point.</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction&amp;) override;</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char TwoAddressInstructionPass::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char &amp;llvm::TwoAddressInstructionPassID = TwoAddressInstructionPass::ID;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_BEGIN</span>(TwoAddressInstructionPass, DEBUG_TYPE,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  static void *initialize##passName##PassOnce(PassRegistry &amp;Registry) {</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>                &quot;Two-Address instruction pass&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(AAResultsWrapperPass)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_END</span>(TwoAddressInstructionPass, DEBUG_TYPE,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  PassInfo *PI = new PassInfo(                                                 \</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>      name, arg, &amp;passName::ID,                                                \</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>      PassInfo::NormalCtor_t(callDefaultCtor&lt;passName&gt;), cfg, analysis);       \</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  Registry.registerPass(*PI, true);                                            \</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  return PI;                                                                   \</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  }                                                                            \</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                &quot;Two-Address instruction pass&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return the MachineInstr* if it is the single def of the Reg in current BB.</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>TwoAddressInstructionPass::getSingleDef(Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>                                        MachineBasicBlock *BB) const {</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  MachineInstr *Ret = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>180k</pre></td><td class='code'><pre>  for (MachineInstr &amp;DefMI : MRI-&gt;def_instructions(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180k</span>, <span class='None'>False</span>: <span class='covered-line'>66.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>180k</pre></td><td class='code'><pre>    if (DefMI.getParent() != BB || <div class='tooltip'>DefMI.isDebugValue()<span class='tooltip-content'>160k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.8k</span>, <span class='None'>False</span>: <span class='covered-line'>160k</span>]
  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:36</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>160k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L229'><span>229:9</span></a></span>) to (<span class='line-number'><a href='#L229'><span>229:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (229:9)
     Condition C2 --> (229:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>19.8k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>160k</pre></td><td class='code'><pre>    if (!Ret)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L231' href='#L231'><span>231:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105k</span>, <span class='None'>False</span>: <span class='covered-line'>54.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>      Ret = &amp;DefMI;</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>54.6k</pre></td><td class='code'><pre>    else if (Ret != &amp;DefMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54.6k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>54.6k</pre></td><td class='code'><pre>      return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>160k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>66.1k</pre></td><td class='code'><pre>  return Ret;</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check if there is a reversed copy chain from FromReg to ToReg:</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// %Tmp1 = copy %Tmp2;</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// %FromReg = copy %Tmp1;</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// %ToReg = add %FromReg ...</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// %Tmp2 = copy %ToReg;</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// MaxLen specifies the maximum length of the copy chain the func</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// can walk through.</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::isRevCopyChain(Register FromReg, Register ToReg,</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>                                               int Maxlen) {</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>  Register TmpReg = FromReg;</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  for (int i = 0; i &lt; Maxlen; <div class='tooltip'>i++<span class='tooltip-content'>19.6k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L249' href='#L249'><span>249:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120k</span>, <span class='None'>False</span>: <span class='covered-line'>119</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>    MachineInstr *Def = getSingleDef(TmpReg, MBB);</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>    if (!Def || <div class='tooltip'>!Def-&gt;isCopy()<span class='tooltip-content'>51.2k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L251' href='#L251'><span>251:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69.6k</span>, <span class='None'>False</span>: <span class='covered-line'>51.2k</span>]
  Branch (<span class='line-number'><a name='L251' href='#L251'><span>251:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.3k</span>, <span class='None'>False</span>: <span class='covered-line'>19.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L251'><span>251:9</span></a></span>) to (<span class='line-number'><a href='#L251'><span>251:31</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (251:9)
     Condition C2 --> (251:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>19.9k</pre></td><td class='code'><pre>    TmpReg = Def-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>19.9k</pre></td><td class='code'><pre>    if (TmpReg == ToReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L256' href='#L256'><span>256:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>240</span>, <span class='None'>False</span>: <span class='covered-line'>19.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>240</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>19.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>119</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if there are no intervening uses between the last instruction</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// in the MBB that defines the specified register and the two-address</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction which is being processed. It also returns the last def location</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// by reference.</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::noUseAfterLastDef(Register Reg, unsigned Dist,</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>                                                  unsigned &amp;LastDef) {</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  LastDef = 0;</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  unsigned LastUse = Dist;</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>411k</pre></td><td class='code'><pre>  for (MachineOperand &amp;MO : MRI-&gt;reg_operands(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L270' href='#L270'><span>270:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>411k</span>, <span class='None'>False</span>: <span class='covered-line'>120k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>411k</pre></td><td class='code'><pre>    MachineInstr *MI = MO.getParent();</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>411k</pre></td><td class='code'><pre>    if (MI-&gt;getParent() != MBB || <div class='tooltip'>MI-&gt;isDebugValue()<span class='tooltip-content'>391k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L272' href='#L272'><span>272:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.6k</span>, <span class='None'>False</span>: <span class='covered-line'>391k</span>]
  Branch (<span class='line-number'><a name='L272' href='#L272'><span>272:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>391k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L272'><span>272:9</span></a></span>) to (<span class='line-number'><a href='#L272'><span>272:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (272:9)
     Condition C2 --> (272:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>19.6k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>391k</pre></td><td class='code'><pre>    DenseMap&lt;MachineInstr*, unsigned&gt;::iterator DI = DistanceMap.find(MI);</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>391k</pre></td><td class='code'><pre>    if (DI == DistanceMap.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>391k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>391k</pre></td><td class='code'><pre>    if (MO.isUse() &amp;&amp; <div class='tooltip'>DI-&gt;second &lt; LastUse<span class='tooltip-content'>224k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L277' href='#L277'><span>277:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>224k</span>, <span class='None'>False</span>: <span class='covered-line'>167k</span>]
  Branch (<span class='line-number'><a name='L277' href='#L277'><span>277:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74.2k</span>, <span class='None'>False</span>: <span class='covered-line'>149k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L277'><span>277:9</span></a></span>) to (<span class='line-number'><a href='#L277'><span>277:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (277:9)
     Condition C2 --> (277:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>      LastUse = DI-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>391k</pre></td><td class='code'><pre>    if (MO.isDef() &amp;&amp; <div class='tooltip'>DI-&gt;second &gt; LastDef<span class='tooltip-content'>167k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>167k</span>, <span class='None'>False</span>: <span class='covered-line'>224k</span>]
  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>167k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L279'><span>279:9</span></a></span>) to (<span class='line-number'><a href='#L279'><span>279:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (279:9)
     Condition C2 --> (279:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>167k</pre></td><td class='code'><pre>      LastDef = DI-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>391k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>  return !(LastUse &gt; LastDef &amp;&amp; <div class='tooltip'>LastUse &lt; Dist<span class='tooltip-content'>66.6k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L283' href='#L283'><span>283:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66.6k</span>, <span class='None'>False</span>: <span class='covered-line'>53.6k</span>]
  Branch (<span class='line-number'><a name='L283' href='#L283'><span>283:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.2k</span>, <span class='None'>False</span>: <span class='covered-line'>51.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L283'><span>283:12</span></a></span>) to (<span class='line-number'><a href='#L283'><span>283:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (283:12)
     Condition C2 --> (283:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>120k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if the specified MI is a copy instruction or an extract_subreg</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction. It also returns the source and destination registers and</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// whether they are physical registers by reference.</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::isCopyToReg(MachineInstr &amp;MI, Register &amp;SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            Register &amp;DstReg, bool &amp;IsSrcPhys,</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>11.2M</pre></td><td class='code'><pre>                                            bool &amp;IsDstPhys) const {</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>11.2M</pre></td><td class='code'><pre>  SrcReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>11.2M</pre></td><td class='code'><pre>  DstReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>11.2M</pre></td><td class='code'><pre>  if (MI.isCopy()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L294' href='#L294'><span>294:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.56M</span>, <span class='None'>False</span>: <span class='covered-line'>7.68M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>3.56M</pre></td><td class='code'><pre>    DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>3.56M</pre></td><td class='code'><pre>    SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>7.68M</pre></td><td class='code'><pre>  } else if (MI.isInsertSubreg() || <div class='tooltip'>MI.isSubregToReg()<span class='tooltip-content'>7.57M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>116k</span>, <span class='None'>False</span>: <span class='covered-line'>7.57M</span>]
  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.8k</span>, <span class='None'>False</span>: <span class='covered-line'>7.52M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L297'><span>297:14</span></a></span>) to (<span class='line-number'><a href='#L297'><span>297:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (297:14)
     Condition C2 --> (297:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>    DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>    SrcReg = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>7.52M</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>7.52M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>7.52M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>3.73M</pre></td><td class='code'><pre>  IsSrcPhys = SrcReg.isPhysical();</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>3.73M</pre></td><td class='code'><pre>  IsDstPhys = DstReg.isPhysical();</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>3.73M</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>11.2M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::isPlainlyKilled(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>                                                LiveRange &amp;LR) const {</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This is to match the kill flag version where undefs don&apos;t have kill flags.</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>  if (!LR.hasAtLeastOneValue())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L312' href='#L312'><span>312:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>17.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>  SlotIndex useIdx = LIS-&gt;getInstructionIndex(*MI);</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>  LiveInterval::const_iterator I = LR.find(useIdx);</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>  assert(I != LR.end() &amp;&amp; &quot;Reg must be live-in to use.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>  return !I-&gt;end.isBlock() &amp;&amp; <div class='tooltip'>SlotIndex::isSameInstr(I-&gt;end, useIdx)<span class='tooltip-content'>17.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L318' href='#L318'><span>318:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.1k</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L318' href='#L318'><span>318:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.1k</span>, <span class='None'>False</span>: <span class='covered-line'>3.06k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L318'><span>318:10</span></a></span>) to (<span class='line-number'><a href='#L318'><span>318:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (318:10)
     Condition C2 --> (318:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Test if the given register value, which is used by the</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// given instruction, is killed by the given instruction.</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::isPlainlyKilled(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>4.11M</pre></td><td class='code'><pre>                                                Register Reg) const {</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Sometimes tryInstructionTransform() will add instructions and</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // test whether they can be folded before keeping them. In this case it</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sets a kill before recursively calling tryInstructionTransform() again.</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there is no interval available, we assume that this instruction is</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // one of those. A kill flag is manually inserted on the operand so the</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // check below will handle it.</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>4.11M</pre></td><td class='code'><pre>  if (LIS &amp;&amp; <div class='tooltip'>!LIS-&gt;isNotInMIMap(*MI)<span class='tooltip-content'>17.1k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.1k</span>, <span class='None'>False</span>: <span class='covered-line'>4.09M</span>]
  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.1k</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L331'><span>331:7</span></a></span>) to (<span class='line-number'><a href='#L331'><span>331:37</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (331:7)
     Condition C2 --> (331:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>    if (Reg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.0k</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>      return isPlainlyKilled(MI, LIS-&gt;getInterval(Reg));</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Reserved registers are considered always live.</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    if (MRI-&gt;isReserved(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>51</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>    <div class='tooltip'>return all_of(TRI-&gt;regunits(Reg), [&amp;](MCRegUnit U) <span class='tooltip-content'>51</span></div>{</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>      return isPlainlyKilled(MI, LIS-&gt;getRegUnit(U));</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>    });</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>4.09M</pre></td><td class='code'><pre>  return MI-&gt;killsRegister(Reg);</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>4.11M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Test if the register used by the given operand is killed by the operand&apos;s</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction.</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::isPlainlyKilled(</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>    const MachineOperand &amp;MO) const {</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>  return MO.isKill() || <div class='tooltip'>isPlainlyKilled(MO.getParent(), MO.getReg())<span class='tooltip-content'>137k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L349' href='#L349'><span>349:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>430k</span>, <span class='None'>False</span>: <span class='covered-line'>137k</span>]
  Branch (<span class='line-number'><a name='L349' href='#L349'><span>349:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.63k</span>, <span class='None'>False</span>: <span class='covered-line'>133k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L349'><span>349:10</span></a></span>) to (<span class='line-number'><a href='#L349'><span>349:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (349:10)
     Condition C2 --> (349:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Test if the given register value, which is used by the given</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction, is killed by the given instruction. This looks through</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// coalescable copies to see if the original value is potentially not killed.</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// For example, in this code:</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %reg1034 = copy %reg1024</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %reg1035 = copy killed %reg1025</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %reg1036 = add killed %reg1034, killed %reg1035</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// %reg1034 is not considered to be killed, since it is copied from a</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// register which is not killed. Treating it as not killed lets the</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// normal heuristics commute the (two-address) add, which lets</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// coalescing eliminate the extra copy.</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If allowFalsePositives is true then likely kills are treated as kills even</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// if it can&apos;t be proven that they are kills.</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::isKilled(MachineInstr &amp;MI, Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>629k</pre></td><td class='code'><pre>                                         bool allowFalsePositives) const {</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>629k</pre></td><td class='code'><pre>  MachineInstr *DefMI = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  while (true) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L372' href='#L372'><span>372:10</span></a></span>): [Folded - Ignored]
</pre></div></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All uses of physical registers are likely to be kills.</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>    if (Reg.isPhysical() &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>125k</span></div><div class='tooltip'>allowFalsePositives<span class='tooltip-content'>125k</span></div> || <div class='tooltip'>MRI-&gt;hasOneUse(Reg)<span class='tooltip-content'>21.5k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L374' href='#L374'><span>374:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125k</span>, <span class='None'>False</span>: <span class='covered-line'>687k</span>]
  Branch (<span class='line-number'><a name='L374' href='#L374'><span>374:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104k</span>, <span class='None'>False</span>: <span class='covered-line'>21.5k</span>]
  Branch (<span class='line-number'><a name='L374' href='#L374'><span>374:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.5k</span>, <span class='None'>False</span>: <span class='covered-line'>7.01k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L374'><span>374:9</span></a></span>) to (<span class='line-number'><a href='#L374'><span>374:73</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (374:9)
     Condition C2 --> (374:30)
     Condition C3 --> (374:53)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>118k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>694k</pre></td><td class='code'><pre>    if (!isPlainlyKilled(DefMI, Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L376' href='#L376'><span>376:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156k</span>, <span class='None'>False</span>: <span class='covered-line'>537k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>537k</pre></td><td class='code'><pre>    if (Reg.isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.01k</span>, <span class='None'>False</span>: <span class='covered-line'>530k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>7.01k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>530k</pre></td><td class='code'><pre>    MachineRegisterInfo::def_iterator Begin = MRI-&gt;def_begin(Reg);</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If there are multiple defs, we can&apos;t do a simple analysis, so just</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // go with what the kill flag says.</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>530k</pre></td><td class='code'><pre>    if (std::next(Begin) != MRI-&gt;def_end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L383' href='#L383'><span>383:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>182k</span>, <span class='None'>False</span>: <span class='covered-line'>347k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>182k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>347k</pre></td><td class='code'><pre>    DefMI = Begin-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>347k</pre></td><td class='code'><pre>    bool IsSrcPhys, IsDstPhys;</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>347k</pre></td><td class='code'><pre>    Register SrcReg, DstReg;</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the def is something other than a copy, then it isn&apos;t going to</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // be coalesced, so follow the kill flag.</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>347k</pre></td><td class='code'><pre>    if (!isCopyToReg(*DefMI, SrcReg, DstReg, IsSrcPhys, IsDstPhys))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L390' href='#L390'><span>390:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>163k</span>, <span class='None'>False</span>: <span class='covered-line'>184k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>184k</pre></td><td class='code'><pre>    Reg = SrcReg;</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>184k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>629k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if the specified MI uses the specified register as a two-address</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// use. If so, return the destination register by reference.</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>2.27M</pre></td><td class='code'><pre>static bool isTwoAddrUse(MachineInstr &amp;MI, Register Reg, Register &amp;DstReg) {</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>11.8M</pre></td><td class='code'><pre>  for (unsigned i = 0, NumOps = MI.getNumOperands(); i != NumOps; <div class='tooltip'>++i<span class='tooltip-content'>9.55M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L399' href='#L399'><span>399:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.2M</span>, <span class='None'>False</span>: <span class='covered-line'>1.60M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>10.2M</pre></td><td class='code'><pre>    const MachineOperand &amp;MO = MI.getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>10.2M</pre></td><td class='code'><pre>    if (!MO.isReg() || <div class='tooltip'>!MO.isUse()<span class='tooltip-content'>7.92M</span></div> || <div class='tooltip'>MO.getReg() != Reg<span class='tooltip-content'>5.58M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.88M</span>, <span class='None'>False</span>: <span class='covered-line'>2.33M</span>]
  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.29M</span>, <span class='None'>False</span>: <span class='covered-line'>7.92M</span>]
  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.33M</span>, <span class='None'>False</span>: <span class='covered-line'>5.58M</span>]
  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.25M</span>, <span class='None'>False</span>: <span class='covered-line'>2.33M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L401'><span>401:9</span></a></span>) to (<span class='line-number'><a href='#L401'><span>401:57</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (401:9)
     Condition C2 --> (401:24)
     Condition C3 --> (401:39)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>7.88M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>2.33M</pre></td><td class='code'><pre>    unsigned ti;</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>2.33M</pre></td><td class='code'><pre>    if (MI.isRegTiedToDefOperand(i, &amp;ti)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L404' href='#L404'><span>404:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>664k</span>, <span class='None'>False</span>: <span class='covered-line'>1.66M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>664k</pre></td><td class='code'><pre>      DstReg = MI.getOperand(ti).getReg();</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>664k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>664k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>2.33M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>1.60M</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>2.27M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Given a register, if all its uses are in the same basic block, return the</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// last use instruction if it&apos;s a copy or a two-address use.</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *TwoAddressInstructionPass::findOnlyInterestingUse(</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register Reg, MachineBasicBlock *MBB, bool &amp;IsCopy, Register &amp;DstReg,</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>2.67M</pre></td><td class='code'><pre>    bool &amp;IsDstPhys) const {</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>2.67M</pre></td><td class='code'><pre>  MachineOperand *UseOp = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>  for (MachineOperand &amp;MO : MRI-&gt;use_nodbg_operands(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L418' href='#L418'><span>418:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.26M</span>, <span class='None'>False</span>: <span class='covered-line'>2.54M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>    MachineInstr *MI = MO.getParent();</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>    if (MI-&gt;getParent() != MBB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L420' href='#L420'><span>420:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126k</span>, <span class='None'>False</span>: <span class='covered-line'>3.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>      return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>3.14M</pre></td><td class='code'><pre>    if (isPlainlyKilled(MI, Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L422' href='#L422'><span>422:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.54M</span>, <span class='None'>False</span>: <span class='covered-line'>596k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>2.54M</pre></td><td class='code'><pre>      UseOp = &amp;MO;</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>3.14M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>2.54M</pre></td><td class='code'><pre>  if (!UseOp)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L425' href='#L425'><span>425:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62.6k</span>, <span class='None'>False</span>: <span class='covered-line'>2.48M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>62.6k</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>2.48M</pre></td><td class='code'><pre>  MachineInstr &amp;UseMI = *UseOp-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>2.48M</pre></td><td class='code'><pre>  Register SrcReg;</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>2.48M</pre></td><td class='code'><pre>  bool IsSrcPhys;</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>2.48M</pre></td><td class='code'><pre>  if (isCopyToReg(UseMI, SrcReg, DstReg, IsSrcPhys, IsDstPhys)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L431' href='#L431'><span>431:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>558k</span>, <span class='None'>False</span>: <span class='covered-line'>1.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>558k</pre></td><td class='code'><pre>    IsCopy = true;</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>558k</pre></td><td class='code'><pre>    return &amp;UseMI;</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>558k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>1.92M</pre></td><td class='code'><pre>  IsDstPhys = false;</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>1.92M</pre></td><td class='code'><pre>  if (isTwoAddrUse(UseMI, Reg, DstReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L436' href='#L436'><span>436:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>485k</span>, <span class='None'>False</span>: <span class='covered-line'>1.44M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>485k</pre></td><td class='code'><pre>    IsDstPhys = DstReg.isPhysical();</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>485k</pre></td><td class='code'><pre>    return &amp;UseMI;</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>485k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>1.44M</pre></td><td class='code'><pre>  if (UseMI.isCommutable()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L440' href='#L440'><span>440:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>261k</span>, <span class='None'>False</span>: <span class='covered-line'>1.18M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>261k</pre></td><td class='code'><pre>    unsigned Src1 = TargetInstrInfo::CommuteAnyOperandIndex;</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>261k</pre></td><td class='code'><pre>    unsigned Src2 = UseOp-&gt;getOperandNo();</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>261k</pre></td><td class='code'><pre>    if (TII-&gt;findCommutedOpIndices(UseMI, Src1, Src2)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L443' href='#L443'><span>443:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>248k</span>, <span class='None'>False</span>: <span class='covered-line'>12.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>248k</pre></td><td class='code'><pre>      MachineOperand &amp;MO = UseMI.getOperand(Src1);</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>248k</pre></td><td class='code'><pre>      if (MO.isReg() &amp;&amp; <div class='tooltip'>MO.isUse()<span class='tooltip-content'>222k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L445' href='#L445'><span>445:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>222k</span>, <span class='None'>False</span>: <span class='covered-line'>26.1k</span>]
  Branch (<span class='line-number'><a name='L445' href='#L445'><span>445:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>222k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>248k</pre></td><td class='code'><pre>          <div class='tooltip'>isTwoAddrUse(UseMI, MO.getReg(), DstReg)<span class='tooltip-content'>222k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>97.1k</span>, <span class='None'>False</span>: <span class='covered-line'>125k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L445'><span>445:11</span></a></span>) to (<span class='line-number'><a href='#L445'><span>446:51</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (445:11)
     Condition C2 --> (445:25)
     Condition C3 --> (446:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>97.1k</pre></td><td class='code'><pre>        IsDstPhys = DstReg.isPhysical();</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>97.1k</pre></td><td class='code'><pre>        return &amp;UseMI;</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>97.1k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>248k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>261k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>1.34M</pre></td><td class='code'><pre>  return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>1.44M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return the physical register the specified virtual register might be mapped</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// to.</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MCRegister getMappedReg(Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>1.10M</pre></td><td class='code'><pre>                               DenseMap&lt;Register, Register&gt; &amp;RegMap) {</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>1.74M</pre></td><td class='code'><pre>  while (Reg.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L459' href='#L459'><span>459:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.44M</span>, <span class='None'>False</span>: <span class='covered-line'>296k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>1.44M</pre></td><td class='code'><pre>    DenseMap&lt;Register, Register&gt;::iterator SI = RegMap.find(Reg);</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>1.44M</pre></td><td class='code'><pre>    if (SI == RegMap.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L461' href='#L461'><span>461:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>812k</span>, <span class='None'>False</span>: <span class='covered-line'>633k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>812k</pre></td><td class='code'><pre>      return 0;</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>633k</pre></td><td class='code'><pre>    Reg = SI-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>633k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>  if (Reg.isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>296k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>    return Reg;</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if the two registers are equal or aliased.</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::regsAreCompatible(Register RegA,</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>886k</pre></td><td class='code'><pre>                                                  Register RegB) const {</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>886k</pre></td><td class='code'><pre>  if (RegA == RegB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L473' href='#L473'><span>473:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>172k</span>, <span class='None'>False</span>: <span class='covered-line'>713k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>172k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>713k</pre></td><td class='code'><pre>  if (!RegA || !RegB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L475' href='#L475'><span>475:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>713k</span>]
  Branch (<span class='line-number'><a name='L475' href='#L475'><span>475:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>643k</span>, <span class='None'>False</span>: <span class='covered-line'>69.6k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L475'><span>475:7</span></a></span>) to (<span class='line-number'><a href='#L475'><span>475:21</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (475:7)
     Condition C2 --> (475:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>643k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>69.6k</pre></td><td class='code'><pre>  return TRI-&gt;regsOverlap(RegA, RegB);</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>713k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// From RegMap remove entries mapped to a physical register which overlaps MO.</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void TwoAddressInstructionPass::removeMapRegEntry(</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>    const MachineOperand &amp;MO, DenseMap&lt;Register, Register&gt; &amp;RegMap) const {</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>  assert(</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>      (MO.isReg() || MO.isRegMask()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>      &quot;removeMapRegEntry must be called with a register or regmask operand.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; Srcs;</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>9.92M</pre></td><td class='code'><pre>  for (auto SI : RegMap) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L488' href='#L488'><span>488:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.92M</span>, <span class='None'>False</span>: <span class='covered-line'>2.52M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>9.92M</pre></td><td class='code'><pre>    Register ToReg = SI.second;</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>9.92M</pre></td><td class='code'><pre>    if (ToReg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L490' href='#L490'><span>490:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.29M</span>, <span class='None'>False</span>: <span class='covered-line'>3.63M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>6.29M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>3.63M</pre></td><td class='code'><pre>    if (MO.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L493' href='#L493'><span>493:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.56M</span>, <span class='None'>False</span>: <span class='covered-line'>69.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>3.56M</pre></td><td class='code'><pre>      Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>3.56M</pre></td><td class='code'><pre>      if (TRI-&gt;regsOverlap(ToReg, Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>338k</span>, <span class='None'>False</span>: <span class='covered-line'>3.22M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>338k</pre></td><td class='code'><pre>        Srcs.push_back(SI.first);</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>3.56M</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>69.1k</span></div><div class='tooltip'>MO.clobbersPhysReg(ToReg)<span class='tooltip-content'>69.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L497' href='#L497'><span>497:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56.5k</span>, <span class='None'>False</span>: <span class='covered-line'>12.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>56.5k</pre></td><td class='code'><pre>      Srcs.push_back(SI.first);</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>3.63M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>  for (auto SrcReg : Srcs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L501' href='#L501'><span>501:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>394k</span>, <span class='None'>False</span>: <span class='covered-line'>2.52M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>394k</pre></td><td class='code'><pre>    RegMap.erase(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If a physical register is clobbered, old entries mapped to it should be</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// deleted. For example</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///     %2:gr64 = COPY killed $rdx</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///     MUL64r %3:gr64, implicit-def $rax, implicit-def $rdx</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// After the MUL instruction, $rdx contains different value than in the COPY</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction. So %2 should not map to $rdx after MUL.</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>8.83M</pre></td><td class='code'><pre>void TwoAddressInstructionPass::removeClobberedSrcRegMap(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>8.83M</pre></td><td class='code'><pre>  if (MI-&gt;isCopy()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L514' href='#L514'><span>514:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.35M</span>, <span class='None'>False</span>: <span class='covered-line'>5.48M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If a virtual register is copied to its mapped physical register, it</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // doesn&apos;t change the potential coalescing between them, so we don&apos;t remove</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // entries mapped to the physical register. For example</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // %100 = COPY $r8</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //     ...</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // $r8  = COPY %100</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The first copy constructs SrcRegMap[%100] = $r8, the second copy doesn&apos;t</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // destroy the content of $r8, and should not impact SrcRegMap.</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>3.35M</pre></td><td class='code'><pre>    Register Dst = MI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>3.35M</pre></td><td class='code'><pre>    if (!Dst || Dst.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L526' href='#L526'><span>526:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.35M</span>]
  Branch (<span class='line-number'><a name='L526' href='#L526'><span>526:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.50M</span>, <span class='None'>False</span>: <span class='covered-line'>842k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L526'><span>526:9</span></a></span>) to (<span class='line-number'><a href='#L526'><span>526:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (526:9)
     Condition C2 --> (526:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>2.50M</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>842k</pre></td><td class='code'><pre>    Register Src = MI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>842k</pre></td><td class='code'><pre>    if (regsAreCompatible(Dst, getMappedReg(Src, SrcRegMap)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L530' href='#L530'><span>530:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>153k</span>, <span class='None'>False</span>: <span class='covered-line'>688k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>153k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>842k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>24.9M</pre></td><td class='code'><pre>  <div class='tooltip'>for (const MachineOperand &amp;MO : MI-&gt;operands())<span class='tooltip-content'>6.17M</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L534' href='#L534'><span>534:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.9M</span>, <span class='None'>False</span>: <span class='covered-line'>6.17M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>24.9M</pre></td><td class='code'><pre>    if (MO.isRegMask()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L535' href='#L535'><span>535:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110k</span>, <span class='None'>False</span>: <span class='covered-line'>24.8M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>      removeMapRegEntry(MO, SrcRegMap);</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>24.8M</pre></td><td class='code'><pre>    if (!MO.isReg() || <div class='tooltip'>!MO.isDef()<span class='tooltip-content'>17.1M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.68M</span>, <span class='None'>False</span>: <span class='covered-line'>17.1M</span>]
  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.2M</span>, <span class='None'>False</span>: <span class='covered-line'>5.87M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L539'><span>539:9</span></a></span>) to (<span class='line-number'><a href='#L539'><span>539:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (539:9)
     Condition C2 --> (539:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>18.9M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>5.87M</pre></td><td class='code'><pre>    Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>5.87M</pre></td><td class='code'><pre>    if (<div class='tooltip'>!Reg<span class='tooltip-content'>5.87M</span></div> || Reg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.4E</span>, <span class='None'>False</span>: <span class='covered-line'>5.87M</span>]
  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.45M</span>, <span class='None'>False</span>: <span class='covered-line'>2.41M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L542'><span>542:9</span></a></span>) to (<span class='line-number'><a href='#L542'><span>542:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (542:9)
     Condition C2 --> (542:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>3.45M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>2.41M</pre></td><td class='code'><pre>    removeMapRegEntry(MO, SrcRegMap);</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>2.41M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>6.17M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Returns true if Reg is equal or aliased to at least one register in Set.</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::regOverlapsSet(</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>339k</pre></td><td class='code'><pre>    const SmallVectorImpl&lt;Register&gt; &amp;Set, Register Reg) const {</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>339k</pre></td><td class='code'><pre>  for (unsigned R : Set)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L551' href='#L551'><span>551:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>327k</span>, <span class='None'>False</span>: <span class='covered-line'>320k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>327k</pre></td><td class='code'><pre>    if (TRI-&gt;regsOverlap(R, Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L552' href='#L552'><span>552:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.8k</span>, <span class='None'>False</span>: <span class='covered-line'>308k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>18.8k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>339k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if it&apos;s potentially profitable to commute the two-address</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction that&apos;s being processed.</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::isProfitableToCommute(Register RegA,</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                      Register RegB,</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                      Register RegC,</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                      MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>                                                      unsigned Dist) {</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  if (OptLevel == CodeGenOptLevel::None)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L565' href='#L565'><span>565:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>141k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Determine if it&apos;s profitable to commute this two address instruction. In</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // general, we want no uses between this instruction and the definition of</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the two-address register.</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // e.g.</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg1028 = EXTRACT_SUBREG killed %reg1027, 1</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg1029 = COPY %reg1028</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg1029 = SHR8ri %reg1029, 7, implicit dead %eflags</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // insert =&gt; %reg1030 = COPY %reg1028</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg1030 = ADD8rr killed %reg1028, killed %reg1029, implicit dead %eflags</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In this case, it might not be possible to coalesce the second COPY</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction if the first one is coalesced. So it would be profitable to</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // commute it:</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg1028 = EXTRACT_SUBREG killed %reg1027, 1</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg1029 = COPY %reg1028</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg1029 = SHR8ri %reg1029, 7, implicit dead %eflags</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // insert =&gt; %reg1030 = COPY %reg1029</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg1030 = ADD8rr killed %reg1029, killed %reg1028, implicit dead %eflags</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  if (!isPlainlyKilled(MI, RegC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L586' href='#L586'><span>586:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54.7k</span>, <span class='None'>False</span>: <span class='covered-line'>87.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>54.7k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Ok, we have something like:</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg1030 = ADD8rr killed %reg1028, killed %reg1029, implicit dead %eflags</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // let&apos;s see if it&apos;s worth commuting it.</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Look for situations like this:</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg1024 = MOV r1</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg1025 = MOV r0</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg1026 = ADD %reg1024, %reg1025</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // r0            = MOV %reg1026</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Commute the ADD to hopefully eliminate an otherwise unavoidable copy.</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>87.1k</pre></td><td class='code'><pre>  MCRegister ToRegA = getMappedReg(RegA, DstRegMap);</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>87.1k</pre></td><td class='code'><pre>  if (ToRegA) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L600' href='#L600'><span>600:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35.4k</span>, <span class='None'>False</span>: <span class='covered-line'>51.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>35.4k</pre></td><td class='code'><pre>    MCRegister FromRegB = getMappedReg(RegB, SrcRegMap);</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>35.4k</pre></td><td class='code'><pre>    MCRegister FromRegC = getMappedReg(RegC, SrcRegMap);</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>35.4k</pre></td><td class='code'><pre>    bool CompB = FromRegB &amp;&amp; <div class='tooltip'>regsAreCompatible(FromRegB, ToRegA)<span class='tooltip-content'>21.4k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L603' href='#L603'><span>603:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.4k</span>, <span class='None'>False</span>: <span class='covered-line'>13.9k</span>]
  Branch (<span class='line-number'><a name='L603' href='#L603'><span>603:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.8k</span>, <span class='None'>False</span>: <span class='covered-line'>7.63k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L603'><span>603:18</span></a></span>) to (<span class='line-number'><a href='#L603'><span>603:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (603:18)
     Condition C2 --> (603:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>35.4k</pre></td><td class='code'><pre>    bool CompC = FromRegC &amp;&amp; <div class='tooltip'>regsAreCompatible(FromRegC, ToRegA)<span class='tooltip-content'>17.6k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L604' href='#L604'><span>604:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.6k</span>, <span class='None'>False</span>: <span class='covered-line'>17.7k</span>]
  Branch (<span class='line-number'><a name='L604' href='#L604'><span>604:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.40k</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L604'><span>604:18</span></a></span>) to (<span class='line-number'><a href='#L604'><span>604:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (604:18)
     Condition C2 --> (604:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Compute if any of the following are true:</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // -RegB is not tied to a register and RegC is compatible with RegA.</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // -RegB is tied to the wrong physical register, but RegC is.</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // -RegB is tied to the wrong physical register, and RegC isn&apos;t tied.</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>35.4k</pre></td><td class='code'><pre>    if ((!FromRegB &amp;&amp; <div class='tooltip'>CompC<span class='tooltip-content'>13.9k</span></div>) || <div class='tooltip'>(<span class='tooltip-content'>33.5k</span></div><div class='tooltip'>FromRegB<span class='tooltip-content'>33.5k</span></div> &amp;&amp; <div class='tooltip'>!CompB<span class='tooltip-content'>21.4k</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>7.63k</span></div><div class='tooltip'>!FromRegC<span class='tooltip-content'>7.63k</span></div> || <div class='tooltip'>CompC<span class='tooltip-content'>6.28k</span></div>)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L610' href='#L610'><span>610:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.9k</span>, <span class='None'>False</span>: <span class='covered-line'>21.4k</span>]
  Branch (<span class='line-number'><a name='L610' href='#L610'><span>610:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.89k</span>, <span class='None'>False</span>: <span class='covered-line'>12.0k</span>]
  Branch (<span class='line-number'><a name='L610' href='#L610'><span>610:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.4k</span>, <span class='None'>False</span>: <span class='covered-line'>12.0k</span>]
  Branch (<span class='line-number'><a name='L610' href='#L610'><span>610:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.63k</span>, <span class='None'>False</span>: <span class='covered-line'>13.8k</span>]
  Branch (<span class='line-number'><a name='L610' href='#L610'><span>610:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.35k</span>, <span class='None'>False</span>: <span class='covered-line'>6.28k</span>]
  Branch (<span class='line-number'><a name='L610' href='#L610'><span>610:70</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.22k</span>, <span class='None'>False</span>: <span class='covered-line'>3.05k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L610'><span>610:9</span></a></span>) to (<span class='line-number'><a href='#L610'><span>610:77</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (610:10)
     Condition C2 --> (610:23)
     Condition C3 --> (610:34)
     Condition C4 --> (610:46)
     Condition C5 --> (610:57)
     Condition C6 --> (610:70)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { T,  F,  F,  -,  -,  -  = F      }
  2 { F,  -,  T,  F,  -,  -  = F      }
  3 { T,  T,  -,  -,  -,  -  = T      }
  4 { F,  -,  T,  T,  F,  F  = F      }
  5 { F,  -,  T,  T,  T,  -  = T      }
  6 { F,  -,  T,  T,  F,  T  = T      }

  C1-Pair: covered: (2,3)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: covered: (2,5)
  C5-Pair: covered: (4,5)
  C6-Pair: covered: (4,6)
  MC/DC Coverage for Expression: 83.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>6.47k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t compute if any of the following are true:</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // -RegC is not tied to a register and RegB is compatible with RegA.</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // -RegC is tied to the wrong physical register, but RegB is.</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // -RegC is tied to the wrong physical register, and RegB isn&apos;t tied.</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>28.9k</pre></td><td class='code'><pre>    if ((!FromRegC &amp;&amp; <div class='tooltip'>CompB<span class='tooltip-content'>16.4k</span></div>) || <div class='tooltip'>(<span class='tooltip-content'>23.4k</span></div><div class='tooltip'>FromRegC<span class='tooltip-content'>23.4k</span></div> &amp;&amp; <div class='tooltip'>!CompC<span class='tooltip-content'>12.5k</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>12.2k</span></div><div class='tooltip'>!FromRegB<span class='tooltip-content'>12.2k</span></div> || <div class='tooltip'>CompB<span class='tooltip-content'>11.0k</span></div>)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L616' href='#L616'><span>616:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.4k</span>, <span class='None'>False</span>: <span class='covered-line'>12.5k</span>]
  Branch (<span class='line-number'><a name='L616' href='#L616'><span>616:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.52k</span>, <span class='None'>False</span>: <span class='covered-line'>10.9k</span>]
  Branch (<span class='line-number'><a name='L616' href='#L616'><span>616:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.5k</span>, <span class='None'>False</span>: <span class='covered-line'>10.9k</span>]
  Branch (<span class='line-number'><a name='L616' href='#L616'><span>616:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.2k</span>, <span class='None'>False</span>: <span class='covered-line'>280</span>]
  Branch (<span class='line-number'><a name='L616' href='#L616'><span>616:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.16k</span>, <span class='None'>False</span>: <span class='covered-line'>11.0k</span>]
  Branch (<span class='line-number'><a name='L616' href='#L616'><span>616:70</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.02k</span>, <span class='None'>False</span>: <span class='covered-line'>3.05k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L616'><span>616:9</span></a></span>) to (<span class='line-number'><a href='#L616'><span>616:77</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (616:10)
     Condition C2 --> (616:23)
     Condition C3 --> (616:34)
     Condition C4 --> (616:46)
     Condition C5 --> (616:57)
     Condition C6 --> (616:70)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { T,  F,  F,  -,  -,  -  = F      }
  2 { F,  -,  T,  F,  -,  -  = F      }
  3 { T,  T,  -,  -,  -,  -  = T      }
  4 { F,  -,  T,  T,  F,  F  = F      }
  5 { F,  -,  T,  T,  T,  -  = T      }
  6 { F,  -,  T,  T,  F,  T  = T      }

  C1-Pair: covered: (2,3)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: covered: (2,5)
  C5-Pair: covered: (4,5)
  C6-Pair: covered: (4,6)
  MC/DC Coverage for Expression: 83.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>28.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there is a use of RegC between its last def (could be livein) and this</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction, then bail.</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>65.9k</pre></td><td class='code'><pre>  unsigned LastDefC = 0;</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>65.9k</pre></td><td class='code'><pre>  if (!noUseAfterLastDef(RegC, Dist, LastDefC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L623' href='#L623'><span>623:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.5k</span>, <span class='None'>False</span>: <span class='covered-line'>54.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there is a use of RegB between its last def (could be livein) and this</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction, then go ahead and make this transformation.</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>54.3k</pre></td><td class='code'><pre>  unsigned LastDefB = 0;</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>54.3k</pre></td><td class='code'><pre>  if (!noUseAfterLastDef(RegB, Dist, LastDefB))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L629' href='#L629'><span>629:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.69k</span>, <span class='None'>False</span>: <span class='covered-line'>50.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>3.69k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Look for situation like this:</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg101 = MOV %reg100</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg102 = ...</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg103 = ADD %reg102, %reg101</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ... = %reg103 ...</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg100 = MOV %reg103</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there is a reversed copy chain from reg101 to reg103, commute the ADD</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to eliminate an otherwise unavoidable copy.</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME:</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We can extend the logic further: If an pair of operands in an insn has</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // been merged, the insn could be regarded as a virtual copy, and the virtual</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // copy could also be used to construct a copy chain.</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // To more generally minimize register copies, ideally the logic of two addr</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction pass should be integrated with register allocation pass where</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // interference graph is available.</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>  if (isRevCopyChain(RegC, RegA, MaxDataFlowEdge))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L647' href='#L647'><span>647:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>50.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>  if (isRevCopyChain(RegB, RegA, MaxDataFlowEdge))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L650' href='#L650'><span>650:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>165</span>, <span class='None'>False</span>: <span class='covered-line'>50.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Look for other target specific commute preference.</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>  bool Commute;</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>  if (TII-&gt;hasCommutePreference(*MI, Commute))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L655' href='#L655'><span>655:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>50.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    return Commute;</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Since there are no intervening uses for both registers, then commute</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // if the def of RegC is closer. Its live interval is shorter.</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>50.3k</pre></td><td class='code'><pre>  return LastDefB &amp;&amp; <div class='tooltip'>LastDefC<span class='tooltip-content'>48.1k</span></div> &amp;&amp; <div class='tooltip'>LastDefC &gt; LastDefB<span class='tooltip-content'>47.7k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L660' href='#L660'><span>660:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48.1k</span>, <span class='None'>False</span>: <span class='covered-line'>2.18k</span>]
  Branch (<span class='line-number'><a name='L660' href='#L660'><span>660:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47.7k</span>, <span class='None'>False</span>: <span class='covered-line'>473</span>]
  Branch (<span class='line-number'><a name='L660' href='#L660'><span>660:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.1k</span>, <span class='None'>False</span>: <span class='covered-line'>23.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L660'><span>660:10</span></a></span>) to (<span class='line-number'><a href='#L660'><span>660:53</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (660:10)
     Condition C2 --> (660:22)
     Condition C3 --> (660:34)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Commute a two-address instruction and update the basic block, distance map,</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// and live variables if needed. Return true if it is successful.</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::commuteInstruction(MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                   unsigned DstIdx,</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                   unsigned RegBIdx,</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                   unsigned RegCIdx,</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>                                                   unsigned Dist) {</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>  Register RegC = MI-&gt;getOperand(RegCIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;2addr: COMMUTING  : &quot; &lt;&lt; *MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>17</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>11</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>50.6k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>  MachineInstr *NewMI = TII-&gt;commuteInstruction(*MI, false, RegBIdx, RegCIdx);</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>  if (NewMI == nullptr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L674' href='#L674'><span>674:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='None'>False</span>: <span class='covered-line'>50.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;2addr: COMMUTING FAILED!\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;2addr: COMMUTED TO: &quot; &lt;&lt; *NewMI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>17</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>11</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>50.4k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>  assert(NewMI == MI &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>         &quot;TargetInstrInfo::commuteInstruction() should not return a new &quot;</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>         &quot;instruction unless it was requested.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Update source register map.</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>  MCRegister FromRegC = getMappedReg(RegC, SrcRegMap);</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>  if (FromRegC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L686' href='#L686'><span>686:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.83k</span>, <span class='None'>False</span>: <span class='covered-line'>40.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>9.83k</pre></td><td class='code'><pre>    Register RegA = MI-&gt;getOperand(DstIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>9.83k</pre></td><td class='code'><pre>    SrcRegMap[RegA] = FromRegC;</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>9.83k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if it is profitable to convert the given 2-address instruction</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// to a 3-address one.</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::isProfitableToConv3Addr(Register RegA,</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>49.6k</pre></td><td class='code'><pre>                                                        Register RegB) {</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Look for situations like this:</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg1024 = MOV r1</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg1025 = MOV r0</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %reg1026 = ADD %reg1024, %reg1025</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // r2            = MOV %reg1026</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Turn ADD into a 3-address instruction to avoid a copy.</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>49.6k</pre></td><td class='code'><pre>  MCRegister FromRegB = getMappedReg(RegB, SrcRegMap);</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>49.6k</pre></td><td class='code'><pre>  if (!FromRegB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41.4k</span>, <span class='None'>False</span>: <span class='covered-line'>8.21k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>41.4k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>8.21k</pre></td><td class='code'><pre>  MCRegister ToRegA = getMappedReg(RegA, DstRegMap);</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>8.21k</pre></td><td class='code'><pre>  return (ToRegA &amp;&amp; <div class='tooltip'>!regsAreCompatible(FromRegB, ToRegA)<span class='tooltip-content'>4.65k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L708' href='#L708'><span>708:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.65k</span>, <span class='None'>False</span>: <span class='covered-line'>3.56k</span>]
  Branch (<span class='line-number'><a name='L708' href='#L708'><span>708:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.24k</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L708'><span>708:11</span></a></span>) to (<span class='line-number'><a href='#L708'><span>708:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (708:11)
     Condition C2 --> (708:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>49.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Convert the specified two-address instruction into a three address one.</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if this transformation was successful.</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::convertInstTo3Addr(</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock::iterator &amp;mi, MachineBasicBlock::iterator &amp;nmi,</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>    Register RegA, Register RegB, unsigned &amp;Dist) {</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>  MachineInstrSpan MIS(mi, MBB);</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>  MachineInstr *NewMI = TII-&gt;convertToThreeAddress(*mi, LV, LIS);</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>  if (!NewMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L718' href='#L718'><span>718:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.35k</span>, <span class='None'>False</span>: <span class='covered-line'>14.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;2addr: CONVERTING 2-ADDR: &quot; &lt;&lt; *mi);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>12</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>14.6k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;2addr:         TO 3-ADDR: &quot; &lt;&lt; *NewMI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>12</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>14.6k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the old instruction is debug value tracked, an update is required.</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  if (auto OldInstrNum = mi-&gt;peekDebugInstrNum()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L725' href='#L725'><span>725:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>14.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    assert(mi-&gt;getNumExplicitDefs() == 1);</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    assert(NewMI-&gt;getNumExplicitDefs() == 1);</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Find the old and new def location.</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    unsigned OldIdx = mi-&gt;defs().begin()-&gt;getOperandNo();</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    unsigned NewIdx = NewMI-&gt;defs().begin()-&gt;getOperandNo();</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Record that one def has been replaced by the other.</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    unsigned NewInstrNum = NewMI-&gt;getDebugInstrNum();</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    MF-&gt;makeDebugValueSubstitution(std::make_pair(OldInstrNum, OldIdx),</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>                                   std::make_pair(NewInstrNum, NewIdx));</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  MBB-&gt;erase(mi); // Nuke the old inst.</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : MIS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L741' href='#L741'><span>741:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.8k</span>, <span class='None'>False</span>: <span class='covered-line'>14.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>18.8k</pre></td><td class='code'><pre>    DistanceMap.insert(std::make_pair(&amp;MI, Dist++));</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  Dist--;</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  mi = NewMI;</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  nmi = std::next(mi);</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Update source and destination register maps.</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  SrcRegMap.erase(RegA);</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  DstRegMap.erase(RegB);</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Scan forward recursively for only uses, update maps if the use is a copy or</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// a two-address instruction.</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>1.91M</pre></td><td class='code'><pre>void TwoAddressInstructionPass::scanUses(Register DstReg) {</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>1.91M</pre></td><td class='code'><pre>  SmallVector&lt;Register, 4&gt; VirtRegPairs;</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>1.91M</pre></td><td class='code'><pre>  bool IsDstPhys;</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>1.91M</pre></td><td class='code'><pre>  bool IsCopy = false;</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>1.91M</pre></td><td class='code'><pre>  Register NewReg;</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>1.91M</pre></td><td class='code'><pre>  Register Reg = DstReg;</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>2.67M</pre></td><td class='code'><pre>  while (MachineInstr *UseMI =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L761' href='#L761'><span>761:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14M</span>, <span class='None'>False</span>: <span class='covered-line'>1.53M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>1.91M</pre></td><td class='code'><pre>             findOnlyInterestingUse(Reg, MBB, IsCopy, NewReg, IsDstPhys)) {</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>    if (IsCopy &amp;&amp; <div class='tooltip'>!Processed.insert(UseMI).second<span class='tooltip-content'>573k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L763' href='#L763'><span>763:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>157k</span>, <span class='None'>False</span>: <span class='covered-line'>983k</span>]
  Branch (<span class='line-number'><a name='L763' href='#L763'><span>763:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>573k</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
  Branch (<span class='line-number'><a name='L763' href='#L763'><span>763:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>157k</span>, <span class='None'>False</span>: <span class='covered-line'>415k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L763'><span>763:9</span></a></span>) to (<span class='line-number'><a href='#L763'><span>763:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (763:9)
     Condition C2 --> (763:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>983k</pre></td><td class='code'><pre>    DenseMap&lt;MachineInstr*, unsigned&gt;::iterator DI = DistanceMap.find(UseMI);</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>983k</pre></td><td class='code'><pre>    if (DI != DistanceMap.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L767' href='#L767'><span>767:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>983k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Earlier in the same MBB.Reached via a back edge.</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>983k</pre></td><td class='code'><pre>    if (IsDstPhys) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L771' href='#L771'><span>771:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>225k</span>, <span class='None'>False</span>: <span class='covered-line'>757k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>      VirtRegPairs.push_back(NewReg);</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>757k</pre></td><td class='code'><pre>    SrcRegMap[NewReg] = Reg;</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>757k</pre></td><td class='code'><pre>    VirtRegPairs.push_back(NewReg);</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>757k</pre></td><td class='code'><pre>    Reg = NewReg;</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>757k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>1.91M</pre></td><td class='code'><pre>  if (!VirtRegPairs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L780' href='#L780'><span>780:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>522k</span>, <span class='None'>False</span>: <span class='covered-line'>1.39M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>522k</pre></td><td class='code'><pre>    unsigned ToReg = VirtRegPairs.back();</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>522k</pre></td><td class='code'><pre>    VirtRegPairs.pop_back();</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>983k</pre></td><td class='code'><pre>    while (!VirtRegPairs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L783' href='#L783'><span>783:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>461k</span>, <span class='None'>False</span>: <span class='covered-line'>522k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>461k</pre></td><td class='code'><pre>      unsigned FromReg = VirtRegPairs.pop_back_val();</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>461k</pre></td><td class='code'><pre>      bool isNew = DstRegMap.insert(std::make_pair(FromReg, ToReg)).second;</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>461k</pre></td><td class='code'><pre>      if (!isNew)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L786' href='#L786'><span>786:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>227k</span>, <span class='None'>False</span>: <span class='covered-line'>233k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>        assert(DstRegMap[FromReg] == ToReg &amp;&amp;&quot;Can&apos;t map to two dst registers!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>461k</pre></td><td class='code'><pre>      ToReg = FromReg;</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>461k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>522k</pre></td><td class='code'><pre>    bool isNew = DstRegMap.insert(std::make_pair(DstReg, ToReg)).second;</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>522k</pre></td><td class='code'><pre>    if (!isNew)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L791' href='#L791'><span>791:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83.3k</span>, <span class='None'>False</span>: <span class='covered-line'>439k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>83.3k</pre></td><td class='code'><pre>      assert(DstRegMap[DstReg] == ToReg &amp;&amp; &quot;Can&apos;t map to two dst registers!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>522k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>1.91M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If the specified instruction is not yet processed, process it if it&apos;s a</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// copy. For a copy instruction, we find the physical registers the</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// source and destination registers might be mapped to. These are kept in</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// point-to maps used to determine future optimizations. e.g.</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// v1024 = mov r0</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// v1025 = mov r1</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// v1026 = add v1024, v1025</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// r1    = mov r1026</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If &apos;add&apos; is a two-address instruction, v1024, v1026 are both potentially</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// coalesced to r0 (from the input side). v1025 is mapped to r1. v1026 is</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// potentially joined with r1 on the output side. It&apos;s worthwhile to commute</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// &apos;add&apos; to eliminate a copy.</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>8.83M</pre></td><td class='code'><pre>void TwoAddressInstructionPass::processCopy(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>8.83M</pre></td><td class='code'><pre>  if (Processed.count(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L809' href='#L809'><span>809:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>415k</span>, <span class='None'>False</span>: <span class='covered-line'>8.42M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>415k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>8.42M</pre></td><td class='code'><pre>  bool IsSrcPhys, IsDstPhys;</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>8.42M</pre></td><td class='code'><pre>  Register SrcReg, DstReg;</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>8.42M</pre></td><td class='code'><pre>  if (!isCopyToReg(*MI, SrcReg, DstReg, IsSrcPhys, IsDstPhys))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L814' href='#L814'><span>814:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.43M</span>, <span class='None'>False</span>: <span class='covered-line'>2.98M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>5.43M</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>2.98M</pre></td><td class='code'><pre>  if (IsDstPhys &amp;&amp; <div class='tooltip'>!IsSrcPhys<span class='tooltip-content'>617k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L817' href='#L817'><span>817:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>617k</span>, <span class='None'>False</span>: <span class='covered-line'>2.37M</span>]
  Branch (<span class='line-number'><a name='L817' href='#L817'><span>817:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>617k</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L817'><span>817:7</span></a></span>) to (<span class='line-number'><a href='#L817'><span>817:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (817:7)
     Condition C2 --> (817:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>617k</pre></td><td class='code'><pre>    DstRegMap.insert(std::make_pair(SrcReg, DstReg));</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>2.37M</pre></td><td class='code'><pre>  } else if (!IsDstPhys &amp;&amp; <div class='tooltip'>IsSrcPhys<span class='tooltip-content'>2.37M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L819' href='#L819'><span>819:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.37M</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
  Branch (<span class='line-number'><a name='L819' href='#L819'><span>819:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.45M</span>, <span class='None'>False</span>: <span class='covered-line'>918k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L819'><span>819:14</span></a></span>) to (<span class='line-number'><a href='#L819'><span>819:37</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (819:14)
     Condition C2 --> (819:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>1.45M</pre></td><td class='code'><pre>    bool isNew = SrcRegMap.insert(std::make_pair(DstReg, SrcReg)).second;</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>1.45M</pre></td><td class='code'><pre>    if (!isNew)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L821' href='#L821'><span>821:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.45M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      assert(SrcRegMap[DstReg] == SrcReg &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>1.45M</pre></td><td class='code'><pre>             &quot;Can&apos;t map to two src physical registers!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>1.45M</pre></td><td class='code'><pre>    scanUses(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>1.45M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>2.98M</pre></td><td class='code'><pre>  Processed.insert(MI);</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>2.98M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If there is one more local instruction that reads &apos;Reg&apos; and it kills &apos;Reg,</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// consider moving the instruction below the kill instruction in order to</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// eliminate the need for the copy.</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::rescheduleMIBelowKill(</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock::iterator &amp;mi, MachineBasicBlock::iterator &amp;nmi,</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>417k</pre></td><td class='code'><pre>    Register Reg) {</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Bail immediately if we don&apos;t have LV or LIS available. We use them to find</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // kills efficiently.</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>417k</pre></td><td class='code'><pre>  if (!LV &amp;&amp; <div class='tooltip'>!LIS<span class='tooltip-content'>182</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L839' href='#L839'><span>839:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>182</span>, <span class='None'>False</span>: <span class='covered-line'>416k</span>]
  Branch (<span class='line-number'><a name='L839' href='#L839'><span>839:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>179</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L839'><span>839:7</span></a></span>) to (<span class='line-number'><a href='#L839'><span>839:18</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (839:7)
     Condition C2 --> (839:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='covered-line'><pre>416k</pre></td><td class='code'><pre>  MachineInstr *MI = &amp;*mi;</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>416k</pre></td><td class='code'><pre>  DenseMap&lt;MachineInstr*, unsigned&gt;::iterator DI = DistanceMap.find(MI);</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>416k</pre></td><td class='code'><pre>  if (DI == DistanceMap.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L844' href='#L844'><span>844:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>416k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Must be created from unfolded load. Don&apos;t waste time trying this.</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>416k</pre></td><td class='code'><pre>  MachineInstr *KillMI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>416k</pre></td><td class='code'><pre>  if (LIS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L849' href='#L849'><span>849:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.75k</span>, <span class='None'>False</span>: <span class='covered-line'>415k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>1.75k</pre></td><td class='code'><pre>    LiveInterval &amp;LI = LIS-&gt;getInterval(Reg);</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>1.75k</pre></td><td class='code'><pre>    assert(LI.end() != LI.begin() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>1.75k</pre></td><td class='code'><pre>           &quot;Reg should not have empty live interval.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>1.75k</pre></td><td class='code'><pre>    SlotIndex MBBEndIdx = LIS-&gt;getMBBEndIdx(MBB).getPrevSlot();</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>1.75k</pre></td><td class='code'><pre>    LiveInterval::const_iterator I = LI.find(MBBEndIdx);</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>1.75k</pre></td><td class='code'><pre>    if (I != LI.end() &amp;&amp; <div class='tooltip'>I-&gt;start &lt; MBBEndIdx<span class='tooltip-content'>4</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L856' href='#L856'><span>856:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.74k</span>]
  Branch (<span class='line-number'><a name='L856' href='#L856'><span>856:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L856'><span>856:9</span></a></span>) to (<span class='line-number'><a href='#L856'><span>856:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (856:9)
     Condition C2 --> (856:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>    --I;</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>1.74k</pre></td><td class='code'><pre>    KillMI = LIS-&gt;getInstructionFromIndex(I-&gt;end);</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>415k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>415k</pre></td><td class='code'><pre>    KillMI = LV-&gt;getVarInfo(Reg).findKill(MBB);</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>415k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>416k</pre></td><td class='code'><pre>  if (!KillMI || <div class='tooltip'>MI == KillMI<span class='tooltip-content'>405k</span></div> || <div class='tooltip'>KillMI-&gt;isCopy()<span class='tooltip-content'>67.5k</span></div> || <div class='tooltip'>KillMI-&gt;isCopyLike()<span class='tooltip-content'>64.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L864' href='#L864'><span>864:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.8k</span>, <span class='None'>False</span>: <span class='covered-line'>405k</span>]
  Branch (<span class='line-number'><a name='L864' href='#L864'><span>864:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>337k</span>, <span class='None'>False</span>: <span class='covered-line'>67.5k</span>]
  Branch (<span class='line-number'><a name='L864' href='#L864'><span>864:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.23k</span>, <span class='None'>False</span>: <span class='covered-line'>64.3k</span>]
  Branch (<span class='line-number'><a name='L864' href='#L864'><span>864:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>64.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L864'><span>864:7</span></a></span>) to (<span class='line-number'><a href='#L864'><span>864:74</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (864:7)
     Condition C2 --> (864:18)
     Condition C3 --> (864:34)
     Condition C4 --> (864:54)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t mess with copies, they may be coalesced later.</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>352k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>64.3k</pre></td><td class='code'><pre>  if (KillMI-&gt;hasUnmodeledSideEffects() || <div class='tooltip'>KillMI-&gt;isCall()<span class='tooltip-content'>64.1k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L868' href='#L868'><span>868:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>176</span>, <span class='None'>False</span>: <span class='covered-line'>64.1k</span>]
  Branch (<span class='line-number'><a name='L868' href='#L868'><span>868:44</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>64.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>64.3k</pre></td><td class='code'><pre>      <div class='tooltip'>KillMI-&gt;isBranch()<span class='tooltip-content'>64.1k</span></div> || <div class='tooltip'>KillMI-&gt;isTerminator()<span class='tooltip-content'>64.0k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L869' href='#L869'><span>869:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>64.0k</span>]
  Branch (<span class='line-number'><a name='L869' href='#L869'><span>869:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>64.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L868'><span>868:7</span></a></span>) to (<span class='line-number'><a href='#L868'><span>869:51</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (868:7)
     Condition C2 --> (868:44)
     Condition C3 --> (869:7)
     Condition C4 --> (869:29)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,3)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t move pass calls, etc.</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>232</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  Register DstReg;</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>64.0k</pre></td><td class='code'><pre>  if (isTwoAddrUse(*KillMI, Reg, DstReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L874' href='#L874'><span>874:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41.5k</span>, <span class='None'>False</span>: <span class='covered-line'>22.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>41.5k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>22.5k</pre></td><td class='code'><pre>  bool SeenStore = true;</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>22.5k</pre></td><td class='code'><pre>  if (!MI-&gt;isSafeToMove(AA, SeenStore))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L878' href='#L878'><span>878:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>778</span>, <span class='None'>False</span>: <span class='covered-line'>21.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>778</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='covered-line'><pre>21.7k</pre></td><td class='code'><pre>  if (TII-&gt;getInstrLatency(InstrItins, *MI) &gt; 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L881' href='#L881'><span>881:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>507</span>, <span class='None'>False</span>: <span class='covered-line'>21.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Needs more sophisticated heuristics.</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>507</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; Uses;</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; Kills;</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; Defs;</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>76.3k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;MO : MI-&gt;operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L888' href='#L888'><span>888:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76.3k</span>, <span class='None'>False</span>: <span class='covered-line'>21.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>76.3k</pre></td><td class='code'><pre>    if (!MO.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L889' href='#L889'><span>889:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.98k</span>, <span class='None'>False</span>: <span class='covered-line'>70.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>5.98k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>    Register MOReg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>70.3k</pre></td><td class='code'><pre>    if (!MOReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L892' href='#L892'><span>892:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174</span>, <span class='None'>False</span>: <span class='covered-line'>70.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>70.1k</pre></td><td class='code'><pre>    if (MO.isDef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L894' href='#L894'><span>894:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.2k</span>, <span class='None'>False</span>: <span class='covered-line'>43.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>26.2k</pre></td><td class='code'><pre>      Defs.push_back(MOReg);</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>43.9k</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>43.9k</pre></td><td class='code'><pre>      Uses.push_back(MOReg);</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>43.9k</pre></td><td class='code'><pre>      if (MOReg != Reg &amp;&amp; <div class='tooltip'>isPlainlyKilled(MO)<span class='tooltip-content'>21.7k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.7k</span>, <span class='None'>False</span>: <span class='covered-line'>22.2k</span>]
  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.77k</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L898'><span>898:11</span></a></span>) to (<span class='line-number'><a href='#L898'><span>898:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (898:11)
     Condition C2 --> (898:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>4.77k</pre></td><td class='code'><pre>        Kills.push_back(MOReg);</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>43.9k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>70.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Move the copies connected to MI down as well.</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator Begin = MI;</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator AfterMI = std::next(Begin);</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator End = AfterMI;</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>  while (<div class='tooltip'>End != MBB-&gt;end()<span class='tooltip-content'>21.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L907' href='#L907'><span>907:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>18.4E</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>    End = skipDebugInstructionsForward(End, MBB-&gt;end());</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>    if (End-&gt;isCopy() &amp;&amp; <div class='tooltip'>regOverlapsSet(Defs, End-&gt;getOperand(1).getReg())<span class='tooltip-content'>843</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L909' href='#L909'><span>909:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>843</span>, <span class='None'>False</span>: <span class='covered-line'>20.7k</span>]
  Branch (<span class='line-number'><a name='L909' href='#L909'><span>909:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>325</span>, <span class='None'>False</span>: <span class='covered-line'>518</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L909'><span>909:9</span></a></span>) to (<span class='line-number'><a href='#L909'><span>909:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (909:9)
     Condition C2 --> (909:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>      Defs.push_back(End-&gt;getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>    ++End;</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the reschedule will not break dependencies.</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  unsigned NumVisited = 0;</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator KillPos = KillMI;</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  ++KillPos;</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>41.0k</pre></td><td class='code'><pre>  for (MachineInstr &amp;OtherMI : make_range(End, KillPos)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L920' href='#L920'><span>920:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41.0k</span>, <span class='None'>False</span>: <span class='covered-line'>3.99k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Debug or pseudo instructions cannot be counted against the limit.</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>41.0k</pre></td><td class='code'><pre>    if (OtherMI.isDebugOrPseudoInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L922' href='#L922'><span>922:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>41.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>41.0k</pre></td><td class='code'><pre>    if (NumVisited &gt; 10)  // FIXME: Arbitrary limit to reduce compile time cost.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L924' href='#L924'><span>924:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>361</span>, <span class='None'>False</span>: <span class='covered-line'>40.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>361</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>40.7k</pre></td><td class='code'><pre>    ++NumVisited;</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>40.7k</pre></td><td class='code'><pre>    if (OtherMI.hasUnmodeledSideEffects() || <div class='tooltip'>OtherMI.isCall()<span class='tooltip-content'>40.7k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L927' href='#L927'><span>927:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>40.7k</span>]
  Branch (<span class='line-number'><a name='L927' href='#L927'><span>927:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>40.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>40.7k</pre></td><td class='code'><pre>        <div class='tooltip'>OtherMI.isBranch()<span class='tooltip-content'>40.6k</span></div> || <div class='tooltip'>OtherMI.isTerminator()<span class='tooltip-content'>40.6k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L928' href='#L928'><span>928:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>40.6k</span>]
  Branch (<span class='line-number'><a name='L928' href='#L928'><span>928:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>40.6k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L927'><span>927:9</span></a></span>) to (<span class='line-number'><a href='#L927'><span>928:53</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (927:9)
     Condition C2 --> (927:46)
     Condition C3 --> (928:9)
     Condition C4 --> (928:31)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Don&apos;t move pass calls, etc.</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>    <div class='tooltip'>for (const MachineOperand &amp;MO : OtherMI.operands())<span class='tooltip-content'>40.6k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L931' href='#L931'><span>931:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>132k</span>, <span class='None'>False</span>: <span class='covered-line'>23.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>      if (!MO.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L932' href='#L932'><span>932:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.1k</span>, <span class='None'>False</span>: <span class='covered-line'>115k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>      Register MOReg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>      if (!MOReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L935' href='#L935'><span>935:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.53k</span>, <span class='None'>False</span>: <span class='covered-line'>107k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>7.53k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>107k</pre></td><td class='code'><pre>      if (MO.isDef()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L937' href='#L937'><span>937:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.9k</span>, <span class='None'>False</span>: <span class='covered-line'>66.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>40.9k</pre></td><td class='code'><pre>        if (regOverlapsSet(Uses, MOReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L938' href='#L938'><span>938:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>527</span>, <span class='None'>False</span>: <span class='covered-line'>40.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Physical register use would be clobbered.</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>527</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>40.4k</pre></td><td class='code'><pre>        if (!MO.isDead() &amp;&amp; <div class='tooltip'>regOverlapsSet(Defs, MOReg)<span class='tooltip-content'>38.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L941' href='#L941'><span>941:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38.3k</span>, <span class='None'>False</span>: <span class='covered-line'>2.07k</span>]
  Branch (<span class='line-number'><a name='L941' href='#L941'><span>941:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>742</span>, <span class='None'>False</span>: <span class='covered-line'>37.6k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L941'><span>941:13</span></a></span>) to (<span class='line-number'><a href='#L941'><span>941:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (941:13)
     Condition C2 --> (941:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // May clobber a physical register def.</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // FIXME: This may be too conservative. It&apos;s ok if the instruction</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // is sunken completely below the use.</pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>742</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>66.9k</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>66.9k</pre></td><td class='code'><pre>        if (regOverlapsSet(Defs, MOReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L947' href='#L947'><span>947:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.0k</span>, <span class='None'>False</span>: <span class='covered-line'>54.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>54.9k</pre></td><td class='code'><pre>        bool isKill = isPlainlyKilled(MO);</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>54.9k</pre></td><td class='code'><pre>        if (MOReg != Reg &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>48.2k</span></div><div class='tooltip'>(<span class='tooltip-content'>48.2k</span></div><div class='tooltip'>isKill<span class='tooltip-content'>48.2k</span></div> &amp;&amp; <div class='tooltip'>regOverlapsSet(Uses, MOReg)<span class='tooltip-content'>20.7k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L950' href='#L950'><span>950:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48.2k</span>, <span class='None'>False</span>: <span class='covered-line'>6.73k</span>]
  Branch (<span class='line-number'><a name='L950' href='#L950'><span>950:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.7k</span>, <span class='None'>False</span>: <span class='covered-line'>27.4k</span>]
  Branch (<span class='line-number'><a name='L950' href='#L950'><span>950:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.66k</span>, <span class='None'>False</span>: <span class='covered-line'>19.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>48.2k</pre></td><td class='code'><pre>                             <div class='tooltip'>regOverlapsSet(Kills, MOReg)<span class='tooltip-content'>46.5k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L951' href='#L951'><span>951:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>46.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L950'><span>950:13</span></a></span>) to (<span class='line-number'><a href='#L950'><span>951:59</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (950:13)
     Condition C2 --> (950:31)
     Condition C3 --> (950:41)
     Condition C4 --> (951:30)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  F  = F      }
  3 { T,  T,  F,  F  = F      }
  4 { T,  T,  T,  -  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Don&apos;t want to extend other live ranges and update kills.</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>53.2k</pre></td><td class='code'><pre>        if (MOReg == Reg &amp;&amp; <div class='tooltip'>!isKill<span class='tooltip-content'>6.73k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L954' href='#L954'><span>954:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.73k</span>, <span class='None'>False</span>: <span class='covered-line'>46.5k</span>]
  Branch (<span class='line-number'><a name='L954' href='#L954'><span>954:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.90k</span>, <span class='None'>False</span>: <span class='covered-line'>4.83k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L954'><span>954:13</span></a></span>) to (<span class='line-number'><a href='#L954'><span>954:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (954:13)
     Condition C2 --> (954:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // We can&apos;t schedule across a use of the register in question.</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Ensure that if this is register in question, its the kill we expect.</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>        assert((MOReg != Reg || &amp;OtherMI == KillMI) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>               &quot;Found multiple kills of a register in a basic block&quot;);</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>107k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>40.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Move debug info as well.</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>  <div class='tooltip'>while (<span class='tooltip-content'>3.99k</span></div>Begin != MBB-&gt;begin() &amp;&amp; <div class='tooltip'>std::prev(Begin)-&gt;isDebugInstr()<span class='tooltip-content'>3.72k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L965' href='#L965'><span>965:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3.99k</span>]
  Branch (<span class='line-number'><a name='L965' href='#L965'><span>965:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.72k</span>, <span class='None'>False</span>: <span class='covered-line'>266</span>]
  Branch (<span class='line-number'><a name='L965' href='#L965'><span>965:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3.72k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L965'><span>965:10</span></a></span>) to (<span class='line-number'><a href='#L965'><span>965:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (965:10)
     Condition C2 --> (965:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    --Begin;</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>  nmi = End;</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator InsertPos = KillPos;</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>  if (LIS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L970' href='#L970'><span>970:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>3.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We have to move the copies (and any interleaved debug instructions)</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // first so that the MBB is still well-formed when calling handleMove().</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    for (MachineBasicBlock::iterator MBBI = AfterMI; MBBI != End;) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L973' href='#L973'><span>973:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      auto CopyMI = MBBI++;</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      MBB-&gt;splice(InsertPos, MBB, CopyMI);</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      if (!CopyMI-&gt;isDebugOrPseudoInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L976' href='#L976'><span>976:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>LIS-&gt;handleMove(*CopyMI)</span>;</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      InsertPos = CopyMI;</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    End = std::next(MachineBasicBlock::iterator(MI));</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Copies following MI may have been moved as well.</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>  MBB-&gt;splice(InsertPos, MBB, Begin, End);</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>  DistanceMap.erase(DI);</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Update live variables</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>  if (LIS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L988' href='#L988'><span>988:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>3.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    LIS-&gt;handleMove(*MI);</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>    LV-&gt;removeVirtualRegisterKilled(Reg, *KillMI);</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>    LV-&gt;addVirtualRegisterKilled(Reg, *MI);</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>3.98k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;\trescheduled below kill: &quot; &lt;&lt; *KillMI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>1</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3.99k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if the re-scheduling will put the given instruction too close</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// to the defs of its register dependencies.</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::isDefTooClose(Register Reg, unsigned Dist,</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>25.7k</pre></td><td class='code'><pre>                                              MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>39.2k</pre></td><td class='code'><pre>  for (MachineInstr &amp;DefMI : MRI-&gt;def_instructions(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1003' href='#L1003'><span>1003:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39.2k</span>, <span class='None'>False</span>: <span class='covered-line'>17.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>39.2k</pre></td><td class='code'><pre>    if (DefMI.getParent() != MBB || <div class='tooltip'>DefMI.isCopy()<span class='tooltip-content'>30.8k</span></div> || <div class='tooltip'>DefMI.isCopyLike()<span class='tooltip-content'>21.9k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1004' href='#L1004'><span>1004:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.42k</span>, <span class='None'>False</span>: <span class='covered-line'>30.8k</span>]
  Branch (<span class='line-number'><a name='L1004' href='#L1004'><span>1004:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.87k</span>, <span class='None'>False</span>: <span class='covered-line'>21.9k</span>]
  Branch (<span class='line-number'><a name='L1004' href='#L1004'><span>1004:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142</span>, <span class='None'>False</span>: <span class='covered-line'>21.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1004'><span>1004:9</span></a></span>) to (<span class='line-number'><a href='#L1004'><span>1004:73</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1004:9)
     Condition C2 --> (1004:37)
     Condition C3 --> (1004:55)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>21.7k</pre></td><td class='code'><pre>    if (&amp;DefMI == MI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1006' href='#L1006'><span>1006:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.35k</span>, <span class='None'>False</span>: <span class='covered-line'>20.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>      return true; // MI is defining something KillMI uses</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>20.4k</pre></td><td class='code'><pre>    DenseMap&lt;MachineInstr*, unsigned&gt;::iterator DDI = DistanceMap.find(&amp;DefMI);</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>20.4k</pre></td><td class='code'><pre>    if (DDI == DistanceMap.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1009' href='#L1009'><span>1009:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.62k</span>, <span class='None'>False</span>: <span class='covered-line'>13.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>6.62k</pre></td><td class='code'><pre>      return true;  // Below MI</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    unsigned DefDist = DDI-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    assert(Dist &gt; DefDist &amp;&amp; &quot;Visited def already?&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    if (TII-&gt;getInstrLatency(InstrItins, DefMI) &gt; (Dist - DefDist))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1013' href='#L1013'><span>1013:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>361</span>, <span class='None'>False</span>: <span class='covered-line'>13.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='covered-line'><pre>361</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>25.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If there is one more local instruction that reads &apos;Reg&apos; and it kills &apos;Reg,</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// consider moving the kill instruction above the current two-address</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction in order to eliminate the need for the copy.</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::rescheduleKillAboveMI(</pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock::iterator &amp;mi, MachineBasicBlock::iterator &amp;nmi,</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>398k</pre></td><td class='code'><pre>    Register Reg) {</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Bail immediately if we don&apos;t have LV or LIS available. We use them to find</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // kills efficiently.</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>398k</pre></td><td class='code'><pre>  if (!LV &amp;&amp; <div class='tooltip'>!LIS<span class='tooltip-content'>43</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1027' href='#L1027'><span>1027:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>398k</span>]
  Branch (<span class='line-number'><a name='L1027' href='#L1027'><span>1027:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1027'><span>1027:7</span></a></span>) to (<span class='line-number'><a href='#L1027'><span>1027:18</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1027:7)
     Condition C2 --> (1027:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>398k</pre></td><td class='code'><pre>  MachineInstr *MI = &amp;*mi;</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>398k</pre></td><td class='code'><pre>  DenseMap&lt;MachineInstr*, unsigned&gt;::iterator DI = DistanceMap.find(MI);</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>398k</pre></td><td class='code'><pre>  if (DI == DistanceMap.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1032' href='#L1032'><span>1032:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>398k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Must be created from unfolded load. Don&apos;t waste time trying this.</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>398k</pre></td><td class='code'><pre>  MachineInstr *KillMI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>398k</pre></td><td class='code'><pre>  if (LIS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1037' href='#L1037'><span>1037:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.70k</span>, <span class='None'>False</span>: <span class='covered-line'>396k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    LiveInterval &amp;LI = LIS-&gt;getInterval(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    assert(LI.end() != LI.begin() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>           &quot;Reg should not have empty live interval.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    SlotIndex MBBEndIdx = LIS-&gt;getMBBEndIdx(MBB).getPrevSlot();</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    LiveInterval::const_iterator I = LI.find(MBBEndIdx);</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    if (I != LI.end() &amp;&amp; <div class='tooltip'>I-&gt;start &lt; MBBEndIdx<span class='tooltip-content'>3</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1044' href='#L1044'><span>1044:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>1.70k</span>]
  Branch (<span class='line-number'><a name='L1044' href='#L1044'><span>1044:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1044'><span>1044:9</span></a></span>) to (<span class='line-number'><a href='#L1044'><span>1044:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1044:9)
     Condition C2 --> (1044:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    --I;</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    KillMI = LIS-&gt;getInstructionFromIndex(I-&gt;end);</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>396k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>396k</pre></td><td class='code'><pre>    KillMI = LV-&gt;getVarInfo(Reg).findKill(MBB);</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='covered-line'><pre>396k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>398k</pre></td><td class='code'><pre>  if (!KillMI || <div class='tooltip'>MI == KillMI<span class='tooltip-content'>392k</span></div> || <div class='tooltip'>KillMI-&gt;isCopy()<span class='tooltip-content'>58.3k</span></div> || <div class='tooltip'>KillMI-&gt;isCopyLike()<span class='tooltip-content'>56.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1052' href='#L1052'><span>1052:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.91k</span>, <span class='None'>False</span>: <span class='covered-line'>392k</span>]
  Branch (<span class='line-number'><a name='L1052' href='#L1052'><span>1052:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>334k</span>, <span class='None'>False</span>: <span class='covered-line'>58.3k</span>]
  Branch (<span class='line-number'><a name='L1052' href='#L1052'><span>1052:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.84k</span>, <span class='None'>False</span>: <span class='covered-line'>56.5k</span>]
  Branch (<span class='line-number'><a name='L1052' href='#L1052'><span>1052:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>56.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1052'><span>1052:7</span></a></span>) to (<span class='line-number'><a href='#L1052'><span>1052:74</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1052:7)
     Condition C2 --> (1052:18)
     Condition C3 --> (1052:34)
     Condition C4 --> (1052:54)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t mess with copies, they may be coalesced later.</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>341k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>56.4k</pre></td><td class='code'><pre>  Register DstReg;</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>56.4k</pre></td><td class='code'><pre>  if (isTwoAddrUse(*KillMI, Reg, DstReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1057' href='#L1057'><span>1057:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.2k</span>, <span class='None'>False</span>: <span class='covered-line'>16.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>40.2k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>  bool SeenStore = true;</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>  if (!KillMI-&gt;isSafeToMove(AA, SeenStore))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1061' href='#L1061'><span>1061:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>938</span>, <span class='None'>False</span>: <span class='covered-line'>15.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>15.3k</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; Uses;</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>15.3k</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; Kills;</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>15.3k</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; Defs;</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>15.3k</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; LiveDefs;</pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>44.6k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;MO : KillMI-&gt;operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1068' href='#L1068'><span>1068:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44.6k</span>, <span class='None'>False</span>: <span class='covered-line'>7.00k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>44.6k</pre></td><td class='code'><pre>    if (!MO.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1069' href='#L1069'><span>1069:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.65k</span>, <span class='None'>False</span>: <span class='covered-line'>41.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>2.65k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='covered-line'><pre>41.9k</pre></td><td class='code'><pre>    Register MOReg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>41.9k</pre></td><td class='code'><pre>    if (MO.isUse()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1072' href='#L1072'><span>1072:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.9k</span>, <span class='None'>False</span>: <span class='covered-line'>16.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>25.9k</pre></td><td class='code'><pre>      if (!MOReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>206</span>, <span class='None'>False</span>: <span class='covered-line'>25.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>25.7k</pre></td><td class='code'><pre>      if (isDefTooClose(MOReg, DI-&gt;second, MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1075' href='#L1075'><span>1075:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.33k</span>, <span class='None'>False</span>: <span class='covered-line'>17.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='covered-line'><pre>8.33k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>      bool isKill = isPlainlyKilled(MO);</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>      if (MOReg == Reg &amp;&amp; <div class='tooltip'>!isKill<span class='tooltip-content'>7.63k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1078' href='#L1078'><span>1078:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.63k</span>, <span class='None'>False</span>: <span class='covered-line'>9.78k</span>]
  Branch (<span class='line-number'><a name='L1078' href='#L1078'><span>1078:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.63k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1078'><span>1078:11</span></a></span>) to (<span class='line-number'><a href='#L1078'><span>1078:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1078:11)
     Condition C2 --> (1078:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>      Uses.push_back(MOReg);</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>      if (isKill &amp;&amp; <div class='tooltip'>MOReg != Reg<span class='tooltip-content'>15.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1081' href='#L1081'><span>1081:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.3k</span>, <span class='None'>False</span>: <span class='covered-line'>2.09k</span>]
  Branch (<span class='line-number'><a name='L1081' href='#L1081'><span>1081:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.68k</span>, <span class='None'>False</span>: <span class='covered-line'>7.63k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1081'><span>1081:11</span></a></span>) to (<span class='line-number'><a href='#L1081'><span>1081:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1081:11)
     Condition C2 --> (1081:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>7.68k</pre></td><td class='code'><pre>        Kills.push_back(MOReg);</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>16.0k</span></div><div class='tooltip'>MOReg.isPhysical()<span class='tooltip-content'>16.0k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1083' href='#L1083'><span>1083:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.31k</span>, <span class='None'>False</span>: <span class='covered-line'>14.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>      Defs.push_back(MOReg);</pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>      if (!MO.isDead())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1085' href='#L1085'><span>1085:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>602</span>, <span class='None'>False</span>: <span class='covered-line'>715</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>        LiveDefs.push_back(MOReg);</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>41.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the reschedule will not break depedencies.</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>7.00k</pre></td><td class='code'><pre>  unsigned NumVisited = 0;</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>7.00k</pre></td><td class='code'><pre>  for (MachineInstr &amp;OtherMI :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1092' href='#L1092'><span>1092:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.9k</span>, <span class='None'>False</span>: <span class='covered-line'>1.21k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>       make_range(mi, MachineBasicBlock::iterator(KillMI))) {</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Debug or pseudo instructions cannot be counted against the limit.</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>    if (OtherMI.isDebugOrPseudoInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1095' href='#L1095'><span>1095:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>29.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>29.9k</pre></td><td class='code'><pre>    if (NumVisited &gt; 10)  // FIXME: Arbitrary limit to reduce compile time cost.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1097' href='#L1097'><span>1097:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.38k</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>    ++NumVisited;</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>    if (OtherMI.hasUnmodeledSideEffects() || <div class='tooltip'>OtherMI.isCall()<span class='tooltip-content'>28.5k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1100' href='#L1100'><span>1100:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
  Branch (<span class='line-number'><a name='L1100' href='#L1100'><span>1100:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>        <div class='tooltip'>OtherMI.isBranch()<span class='tooltip-content'>28.5k</span></div> || <div class='tooltip'>OtherMI.isTerminator()<span class='tooltip-content'>28.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1101' href='#L1101'><span>1101:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
  Branch (<span class='line-number'><a name='L1101' href='#L1101'><span>1101:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1100'><span>1100:9</span></a></span>) to (<span class='line-number'><a href='#L1100'><span>1101:53</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1100:9)
     Condition C2 --> (1100:46)
     Condition C3 --> (1101:9)
     Condition C4 --> (1101:31)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Don&apos;t move pass calls, etc.</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>28.5k</pre></td><td class='code'><pre>    SmallVector&lt;Register, 2&gt; OtherDefs;</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>91.1k</pre></td><td class='code'><pre>    for (const MachineOperand &amp;MO : OtherMI.operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1105' href='#L1105'><span>1105:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91.1k</span>, <span class='None'>False</span>: <span class='covered-line'>24.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>91.1k</pre></td><td class='code'><pre>      if (!MO.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1106' href='#L1106'><span>1106:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.9k</span>, <span class='None'>False</span>: <span class='covered-line'>80.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>80.1k</pre></td><td class='code'><pre>      Register MOReg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>80.1k</pre></td><td class='code'><pre>      if (!MOReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1109' href='#L1109'><span>1109:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.34k</span>, <span class='None'>False</span>: <span class='covered-line'>78.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>78.7k</pre></td><td class='code'><pre>      if (MO.isUse()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1111' href='#L1111'><span>1111:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.0k</span>, <span class='None'>False</span>: <span class='covered-line'>29.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>        if (regOverlapsSet(Defs, MOReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1112' href='#L1112'><span>1112:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>49.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Moving KillMI can clobber the physical register if the def has</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // not been seen.</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>        if (regOverlapsSet(Kills, MOReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1116' href='#L1116'><span>1116:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.88k</span>, <span class='None'>False</span>: <span class='covered-line'>46.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Don&apos;t want to extend other live ranges and update kills.</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>2.88k</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>46.1k</pre></td><td class='code'><pre>        if (&amp;OtherMI != MI &amp;&amp; <div class='tooltip'>MOReg == Reg<span class='tooltip-content'>33.9k</span></div> &amp;&amp; <div class='tooltip'>!isPlainlyKilled(MO)<span class='tooltip-content'>747</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1119' href='#L1119'><span>1119:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.9k</span>, <span class='None'>False</span>: <span class='covered-line'>12.1k</span>]
  Branch (<span class='line-number'><a name='L1119' href='#L1119'><span>1119:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>747</span>, <span class='None'>False</span>: <span class='covered-line'>33.2k</span>]
  Branch (<span class='line-number'><a name='L1119' href='#L1119'><span>1119:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>747</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1119'><span>1119:13</span></a></span>) to (<span class='line-number'><a href='#L1119'><span>1119:67</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1119:13)
     Condition C2 --> (1119:31)
     Condition C3 --> (1119:47)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // We can&apos;t schedule across a use of the register in question.</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>747</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>46.1k</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>29.7k</pre></td><td class='code'><pre>        OtherDefs.push_back(MOReg);</pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>29.7k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>78.7k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>25.6k</pre></td><td class='code'><pre>    <div class='tooltip'>for (Register MOReg : OtherDefs)<span class='tooltip-content'>24.8k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1127' href='#L1127'><span>1127:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.6k</span>, <span class='None'>False</span>: <span class='covered-line'>24.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>25.6k</pre></td><td class='code'><pre>      if (regOverlapsSet(Uses, MOReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1128' href='#L1128'><span>1128:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>301</span>, <span class='None'>False</span>: <span class='covered-line'>25.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>301</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='covered-line'><pre>25.3k</pre></td><td class='code'><pre>      if (MOReg.isPhysical() &amp;&amp; <div class='tooltip'>regOverlapsSet(LiveDefs, MOReg)<span class='tooltip-content'>932</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1130' href='#L1130'><span>1130:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>932</span>, <span class='None'>False</span>: <span class='covered-line'>24.4k</span>]
  Branch (<span class='line-number'><a name='L1130' href='#L1130'><span>1130:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>406</span>, <span class='None'>False</span>: <span class='covered-line'>526</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1130'><span>1130:11</span></a></span>) to (<span class='line-number'><a href='#L1130'><span>1130:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1130:11)
     Condition C2 --> (1130:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Physical register def is seen.</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>24.9k</pre></td><td class='code'><pre>      llvm::erase(Defs, MOReg);</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='covered-line'><pre>24.9k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Move the old kill above MI, don&apos;t forget to move debug info as well.</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator InsertPos = mi;</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  while (InsertPos != MBB-&gt;begin() &amp;&amp; <div class='tooltip'>std::prev(InsertPos)-&gt;isDebugInstr()<span class='tooltip-content'>1.21k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1139' href='#L1139'><span>1139:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.21k</span>]
  Branch (<span class='line-number'><a name='L1139' href='#L1139'><span>1139:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21k</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
  Branch (<span class='line-number'><a name='L1139' href='#L1139'><span>1139:39</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.21k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1139'><span>1139:10</span></a></span>) to (<span class='line-number'><a href='#L1139'><span>1139:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1139:10)
     Condition C2 --> (1139:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>--InsertPos</span>;</pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator From = KillMI;</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator To = std::next(From);</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  while (std::prev(From)-&gt;isDebugInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1143' href='#L1143'><span>1143:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.21k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>--From</span>;</pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  MBB-&gt;splice(InsertPos, MBB, From, To);</pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  nmi = std::prev(InsertPos); // Backtrack so we process the moved instr.</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  DistanceMap.erase(DI);</pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Update live variables</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  if (LIS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1151' href='#L1151'><span>1151:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>1.20k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    LIS-&gt;handleMove(*KillMI);</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>    LV-&gt;removeVirtualRegisterKilled(Reg, *KillMI);</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>    LV-&gt;addVirtualRegisterKilled(Reg, *MI);</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;\trescheduled kill: &quot; &lt;&lt; *KillMI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>3</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>1.21k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>7.00k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Tries to commute the operand &apos;BaseOpIdx&apos; and some other operand in the</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// given machine instruction to improve opportunities for coalescing and</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// elimination of a register to register copy.</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// &apos;DstOpIdx&apos; specifies the index of MI def operand.</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// &apos;BaseOpKilled&apos; specifies if the register associated with &apos;BaseOpIdx&apos;</pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// operand is killed by the given instruction.</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// The &apos;Dist&apos; arguments provides the distance of MI from the start of the</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// current basic block and it is used to determine if it is profitable</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// to commute operands in the instruction.</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns true if the transformation happened. Otherwise, returns false.</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::tryInstructionCommute(MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                      unsigned DstOpIdx,</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                      unsigned BaseOpIdx,</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                      bool BaseOpKilled,</pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>                                                      unsigned Dist) {</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>  if (!MI-&gt;isCommutable())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1179' href='#L1179'><span>1179:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>306k</span>, <span class='None'>False</span>: <span class='covered-line'>161k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='covered-line'><pre>306k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>  bool MadeChange = false;</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>  Register DstOpReg = MI-&gt;getOperand(DstOpIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>  Register BaseOpReg = MI-&gt;getOperand(BaseOpIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>  unsigned OpsNum = MI-&gt;getDesc().getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>  unsigned OtherOpIdx = MI-&gt;getDesc().getNumDefs();</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='covered-line'><pre>606k</pre></td><td class='code'><pre>  for (; OtherOpIdx &lt; OpsNum; <div class='tooltip'>OtherOpIdx++<span class='tooltip-content'>445k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1187' href='#L1187'><span>1187:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>445k</span>, <span class='None'>False</span>: <span class='covered-line'>161k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The call of findCommutedOpIndices below only checks if BaseOpIdx</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // and OtherOpIdx are commutable, it does not really search for</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // other commutable operands and does not change the values of passed</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // variables.</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>    if (OtherOpIdx == BaseOpIdx || <div class='tooltip'>!MI-&gt;getOperand(OtherOpIdx).isReg()<span class='tooltip-content'>284k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1192' href='#L1192'><span>1192:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>161k</span>, <span class='None'>False</span>: <span class='covered-line'>284k</span>]
  Branch (<span class='line-number'><a name='L1192' href='#L1192'><span>1192:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.0k</span>, <span class='None'>False</span>: <span class='covered-line'>235k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>445k</pre></td><td class='code'><pre>        <div class='tooltip'>!TII-&gt;findCommutedOpIndices(*MI, BaseOpIdx, OtherOpIdx)<span class='tooltip-content'>235k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1193' href='#L1193'><span>1193:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77.0k</span>, <span class='None'>False</span>: <span class='covered-line'>158k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1192'><span>1192:9</span></a></span>) to (<span class='line-number'><a href='#L1192'><span>1193:64</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1192:9)
     Condition C2 --> (1192:36)
     Condition C3 --> (1193:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>287k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>    Register OtherOpReg = MI-&gt;getOperand(OtherOpIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>    bool AggressiveCommute = false;</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If OtherOp dies but BaseOp does not, swap the OtherOp and BaseOp</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // operands. This makes the live ranges of DstOp and OtherOp joinable.</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>    bool OtherOpKilled = isKilled(*MI, OtherOpReg, false);</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>    bool DoCommute = !BaseOpKilled &amp;&amp; <div class='tooltip'>OtherOpKilled<span class='tooltip-content'>46.6k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1202' href='#L1202'><span>1202:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.6k</span>, <span class='None'>False</span>: <span class='covered-line'>111k</span>]
  Branch (<span class='line-number'><a name='L1202' href='#L1202'><span>1202:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.2k</span>, <span class='None'>False</span>: <span class='covered-line'>30.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1202'><span>1202:22</span></a></span>) to (<span class='line-number'><a href='#L1202'><span>1202:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1202:22)
     Condition C2 --> (1202:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>    if (!DoCommute &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1204' href='#L1204'><span>1204:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>141k</span>, <span class='None'>False</span>: <span class='covered-line'>16.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>        <div class='tooltip'>isProfitableToCommute(DstOpReg, BaseOpReg, OtherOpReg, MI, Dist)<span class='tooltip-content'>141k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1205' href='#L1205'><span>1205:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.4k</span>, <span class='None'>False</span>: <span class='covered-line'>107k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1204'><span>1204:9</span></a></span>) to (<span class='line-number'><a href='#L1204'><span>1205:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1204:9)
     Condition C2 --> (1205:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>34.4k</pre></td><td class='code'><pre>      DoCommute = true;</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>34.4k</pre></td><td class='code'><pre>      AggressiveCommute = true;</pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>34.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If it&apos;s profitable to commute, try to do so.</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>    if (DoCommute &amp;&amp; commuteInstruction(MI, DstOpIdx, BaseOpIdx, OtherOpIdx,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1211' href='#L1211'><span>1211:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50.6k</span>, <span class='None'>False</span>: <span class='covered-line'>107k</span>]
  Branch (<span class='line-number'><a name='L1211' href='#L1211'><span>1211:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50.4k</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>                                        Dist)) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1211'><span>1211:9</span></a></span>) to (<span class='line-number'><a href='#L1211'><span>1212:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1211:9)
     Condition C2 --> (1211:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>      MadeChange = true;</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>      ++NumCommuted;</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>      if (AggressiveCommute)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1215' href='#L1215'><span>1215:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.2k</span>, <span class='None'>False</span>: <span class='covered-line'>16.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>34.2k</pre></td><td class='code'><pre>        ++NumAggrCommuted;</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // There might be more than two commutable operands, update BaseOp and</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // continue scanning.</pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: This assumes that the new instruction&apos;s operands are in the</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // same positions and were simply swapped.</pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>      BaseOpReg = OtherOpReg;</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>      BaseOpKilled = OtherOpKilled;</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Resamples OpsNum in case the number of operands was reduced. This</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // happens with X86.</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>      OpsNum = MI-&gt;getDesc().getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>50.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>  return MadeChange;</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// For the case where an instruction has a single pair of tied register</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// operands, attempt some transformations that may either eliminate the tied</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// operands or improve the opportunities for coalescing away the register copy.</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns true if no copy needs to be inserted to untie mi&apos;s operands</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// (either because they were untied, or because mi was rescheduled, and will</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// be visited again later). If the shouldOnlyCommute flag is true, only</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction commutation is attempted.</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>tryInstructionTransform(MachineBasicBlock::iterator &amp;mi,</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        MachineBasicBlock::iterator &amp;nmi,</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        unsigned SrcIdx, unsigned DstIdx,</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>475k</pre></td><td class='code'><pre>                        unsigned &amp;Dist, bool shouldOnlyCommute) {</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>475k</pre></td><td class='code'><pre>  if (OptLevel == CodeGenOptLevel::None)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1244' href='#L1244'><span>1244:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.04k</span>, <span class='None'>False</span>: <span class='covered-line'>467k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='covered-line'><pre>8.04k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>  MachineInstr &amp;MI = *mi;</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>  Register regA = MI.getOperand(DstIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>  Register regB = MI.getOperand(SrcIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>  assert(regB.isVirtual() &amp;&amp; &quot;cannot make instruction into two-address form&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>  bool regBKilled = isKilled(MI, regB, true);</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>  if (regA.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1254' href='#L1254'><span>1254:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>466k</span>, <span class='None'>False</span>: <span class='covered-line'>122</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>466k</pre></td><td class='code'><pre>    scanUses(regA);</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>  bool Commuted = tryInstructionCommute(&amp;MI, DstIdx, SrcIdx, regBKilled, Dist);</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the instruction is convertible to 3 Addr, instead</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of returning try 3 Addr transformation aggressively and</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // use this variable to check later. Because it might be better.</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For example, we can just use `leal (%rsi,%rdi), %eax` and `ret`</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instead of the following code.</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   addl     %esi, %edi</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   movl     %edi, %eax</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   ret</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>  if (Commuted &amp;&amp; <div class='tooltip'>!MI.isConvertibleTo3Addr()<span class='tooltip-content'>49.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1267' href='#L1267'><span>1267:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.5k</span>, <span class='None'>False</span>: <span class='covered-line'>417k</span>]
  Branch (<span class='line-number'><a name='L1267' href='#L1267'><span>1267:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.2k</span>, <span class='None'>False</span>: <span class='covered-line'>4.31k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1267'><span>1267:7</span></a></span>) to (<span class='line-number'><a href='#L1267'><span>1267:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1267:7)
     Condition C2 --> (1267:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>45.2k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>421k</pre></td><td class='code'><pre>  if (shouldOnlyCommute)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1270' href='#L1270'><span>1270:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>711</span>, <span class='None'>False</span>: <span class='covered-line'>421k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='covered-line'><pre>711</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there is one more use of regB later in the same MBB, consider</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // re-schedule this MI below it.</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='covered-line'><pre>421k</pre></td><td class='code'><pre>  if (!Commuted &amp;&amp; <div class='tooltip'>EnableRescheduling<span class='tooltip-content'>417k</span></div> &amp;&amp; <div class='tooltip'>rescheduleMIBelowKill(mi, nmi, regB)<span class='tooltip-content'>417k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1275' href='#L1275'><span>1275:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>417k</span>, <span class='None'>False</span>: <span class='covered-line'>3.97k</span>]
  Branch (<span class='line-number'><a name='L1275' href='#L1275'><span>1275:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>417k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1275' href='#L1275'><span>1275:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.99k</span>, <span class='None'>False</span>: <span class='covered-line'>413k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1275'><span>1275:7</span></a></span>) to (<span class='line-number'><a href='#L1275'><span>1275:78</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1275:7)
     Condition C2 --> (1275:20)
     Condition C3 --> (1275:42)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>    ++NumReSchedDowns;</pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we commuted, regB may have changed so we should re-sample it to avoid</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // confusing the three address conversion below.</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='covered-line'><pre>417k</pre></td><td class='code'><pre>  if (Commuted) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1282' href='#L1282'><span>1282:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.97k</span>, <span class='None'>False</span>: <span class='covered-line'>413k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='covered-line'><pre>3.97k</pre></td><td class='code'><pre>    regB = MI.getOperand(SrcIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>3.97k</pre></td><td class='code'><pre>    regBKilled = isKilled(MI, regB, true);</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='covered-line'><pre>3.97k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>417k</pre></td><td class='code'><pre>  if (MI.isConvertibleTo3Addr()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1287' href='#L1287'><span>1287:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62.4k</span>, <span class='None'>False</span>: <span class='covered-line'>354k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This instruction is potentially convertible to a true</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // three-address instruction.  Check if it is profitable.</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='covered-line'><pre>62.4k</pre></td><td class='code'><pre>    if (!regBKilled || <div class='tooltip'>isProfitableToConv3Addr(regA, regB)<span class='tooltip-content'>49.6k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1290' href='#L1290'><span>1290:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.7k</span>, <span class='None'>False</span>: <span class='covered-line'>49.6k</span>]
  Branch (<span class='line-number'><a name='L1290' href='#L1290'><span>1290:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.24k</span>, <span class='None'>False</span>: <span class='covered-line'>46.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1290'><span>1290:9</span></a></span>) to (<span class='line-number'><a href='#L1290'><span>1290:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1290:9)
     Condition C2 --> (1290:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Try to convert it.</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>      if (convertInstTo3Addr(mi, nmi, regA, regB, Dist)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1292' href='#L1292'><span>1292:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.6k</span>, <span class='None'>False</span>: <span class='covered-line'>1.35k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>        ++NumConvertedTo3Addr;</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>        return true; // Done with this instruction.</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>62.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return if it is commuted but 3 addr conversion is failed.</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>402k</pre></td><td class='code'><pre>  if (Commuted)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1300' href='#L1300'><span>1300:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.85k</span>, <span class='None'>False</span>: <span class='covered-line'>398k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>3.85k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If there is one more use of regB later in the same MBB, consider</pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // re-schedule it before this MI if it&apos;s legal.</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>398k</pre></td><td class='code'><pre>  <div class='tooltip'>if (<span class='tooltip-content'>398k</span></div><div class='tooltip'>EnableRescheduling<span class='tooltip-content'>398k</span></div> &amp;&amp; rescheduleKillAboveMI(mi, nmi, regB)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1305' href='#L1305'><span>1305:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>398k</span>, <span class='None'>False</span>: <span class='covered-line'>18.4E</span>]
  Branch (<span class='line-number'><a name='L1305' href='#L1305'><span>1305:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21k</span>, <span class='None'>False</span>: <span class='covered-line'>397k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1305'><span>1305:7</span></a></span>) to (<span class='line-number'><a href='#L1305'><span>1305:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1305:7)
     Condition C2 --> (1305:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    ++NumReSchedUps;</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this is an instruction with a load folded into it, try unfolding</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the load, e.g. avoid this:</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   movq %rdx, %rcx</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   addq (%rax), %rcx</pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in favor of this:</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   movq (%rax), %rcx</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   addq %rdx, %rcx</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // because it&apos;s preferable to schedule a load than a register copy.</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='covered-line'><pre>397k</pre></td><td class='code'><pre>  if (MI.mayLoad() &amp;&amp; <div class='tooltip'>!regBKilled<span class='tooltip-content'>42.8k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1318' href='#L1318'><span>1318:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.8k</span>, <span class='None'>False</span>: <span class='covered-line'>354k</span>]
  Branch (<span class='line-number'><a name='L1318' href='#L1318'><span>1318:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.60k</span>, <span class='None'>False</span>: <span class='covered-line'>39.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1318'><span>1318:7</span></a></span>) to (<span class='line-number'><a href='#L1318'><span>1318:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1318:7)
     Condition C2 --> (1318:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Determine if a load can be unfolded.</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>    unsigned LoadRegIndex;</pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>    unsigned NewOpc =</pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>      TII-&gt;getOpcodeAfterMemoryUnfold(MI.getOpcode(),</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>                                      /*UnfoldLoad=*/true,</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>                                      /*UnfoldStore=*/false,</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>                                      &amp;LoadRegIndex);</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>    if (NewOpc != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1326' href='#L1326'><span>1326:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.62k</span>, <span class='None'>False</span>: <span class='covered-line'>978</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>      const MCInstrDesc &amp;UnfoldMCID = TII-&gt;get(NewOpc);</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>      if (UnfoldMCID.getNumDefs() == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1328' href='#L1328'><span>1328:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.62k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Unfold the load.</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;2addr:   UNFOLDING: &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.62k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        const TargetRegisterClass *RC =</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>          TRI-&gt;getAllocatableClass(</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>            TII-&gt;getRegClass(UnfoldMCID, LoadRegIndex, TRI, *MF));</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        Register Reg = MRI-&gt;createVirtualRegister(RC);</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        SmallVector&lt;MachineInstr *, 2&gt; NewMIs;</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        if (!TII-&gt;unfoldMemoryOperand(*MF, MI, Reg,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1336' href='#L1336'><span>1336:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.62k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>                                      /*UnfoldLoad=*/true,</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>                                      /*UnfoldStore=*/false, NewMIs)) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;2addr: ABANDONING UNFOLD\n&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          return false;</span></pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span></pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        assert(NewMIs.size() == 2 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>               &quot;Unfolded a load into multiple instructions!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // The load was previously folded, so this is the only use.</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        NewMIs[1]-&gt;addRegisterKilled(Reg, TRI);</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Tentatively insert the instructions into the block so that they</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // look &quot;normal&quot; to the transformation logic.</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        MBB-&gt;insert(mi, NewMIs[0]);</pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        MBB-&gt;insert(mi, NewMIs[1]);</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        DistanceMap.insert(std::make_pair(NewMIs[0], Dist++));</pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        DistanceMap.insert(std::make_pair(NewMIs[1], Dist));</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;2addr:    NEW LOAD: &quot; &lt;&lt; *NewMIs[0]</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.62k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>                          &lt;&lt; &quot;2addr:    NEW INST: &quot; &lt;&lt; *NewMIs[1]);</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Transform the instruction, now that it no longer has a load.</pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        unsigned NewDstIdx = NewMIs[1]-&gt;findRegisterDefOperandIdx(regA);</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        unsigned NewSrcIdx = NewMIs[1]-&gt;findRegisterUseOperandIdx(regB);</pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        MachineBasicBlock::iterator NewMI = NewMIs[1];</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        bool TransformResult =</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>          tryInstructionTransform(NewMI, mi, NewSrcIdx, NewDstIdx, Dist, true);</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        (void)TransformResult;</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        assert(!TransformResult &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>               &quot;tryInstructionTransform() should return false.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>        if (NewMIs[1]-&gt;getOperand(NewSrcIdx).isKill()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1366' href='#L1366'><span>1366:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.25k</span>, <span class='None'>False</span>: <span class='covered-line'>368</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Success, or at least we made an improvement. Keep the unfolded</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // instructions and discard the original.</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='covered-line'><pre>2.25k</pre></td><td class='code'><pre>          if (LV) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1369' href='#L1369'><span>1369:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.25k</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>            for (const MachineOperand &amp;MO : MI.operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1370' href='#L1370'><span>1370:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.1k</span>, <span class='None'>False</span>: <span class='covered-line'>2.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>              if (MO.isReg() &amp;&amp; <div class='tooltip'>MO.getReg().isVirtual()<span class='tooltip-content'>12.0k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1371' href='#L1371'><span>1371:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.94k</span>, <span class='None'>False</span>: <span class='covered-line'>11.1k</span>]
  Branch (<span class='line-number'><a name='L1371' href='#L1371'><span>1371:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.0k</span>, <span class='None'>False</span>: <span class='covered-line'>5.08k</span>]
  Branch (<span class='line-number'><a name='L1371' href='#L1371'><span>1371:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.94k</span>, <span class='None'>False</span>: <span class='covered-line'>6.09k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1371'><span>1371:19</span></a></span>) to (<span class='line-number'><a href='#L1371'><span>1371:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1371:19)
     Condition C2 --> (1371:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>                if (MO.isUse()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1372' href='#L1372'><span>1372:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.69k</span>, <span class='None'>False</span>: <span class='covered-line'>2.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>3.69k</pre></td><td class='code'><pre>                  if (MO.isKill()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1373' href='#L1373'><span>1373:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>585</span>, <span class='None'>False</span>: <span class='covered-line'>3.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>585</pre></td><td class='code'><pre>                    if (NewMIs[0]-&gt;killsRegister(MO.getReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1374' href='#L1374'><span>1374:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>384</span>, <span class='None'>False</span>: <span class='covered-line'>201</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>384</pre></td><td class='code'><pre>                      LV-&gt;replaceKillInstruction(MO.getReg(), MI, *NewMIs[0]);</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>201</pre></td><td class='code'><pre>                    else {</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='covered-line'><pre>201</pre></td><td class='code'><pre>                      assert(NewMIs[1]-&gt;killsRegister(MO.getReg()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>201</pre></td><td class='code'><pre>                             &quot;Kill missing after load unfold!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>201</pre></td><td class='code'><pre>                      LV-&gt;replaceKillInstruction(MO.getReg(), MI, *NewMIs[1]);</pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='covered-line'><pre>201</pre></td><td class='code'><pre>                    }</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='covered-line'><pre>585</pre></td><td class='code'><pre>                  }</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>3.69k</pre></td><td class='code'><pre>                } else <div class='tooltip'>if (<span class='tooltip-content'>2.25k</span></div><div class='tooltip'>LV-&gt;removeVirtualRegisterDead(MO.getReg(), MI)<span class='tooltip-content'>2.25k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1382' href='#L1382'><span>1382:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                  if (NewMIs[1]-&gt;registerDefIsDead(MO.getReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1383' href='#L1383'><span>1383:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                    LV-&gt;addVirtualRegisterDead(MO.getReg(), *NewMIs[1]);</pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                  else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                    assert(NewMIs[0]-&gt;registerDefIsDead(MO.getReg()) &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                           &quot;Dead flag missing after load unfold!&quot;)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                    <span class='red'>LV-&gt;addVirtualRegisterDead(MO.getReg(), *NewMIs[0]);</span></pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                  }</span></pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                }</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>5.94k</pre></td><td class='code'><pre>              }</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>2.25k</pre></td><td class='code'><pre>            LV-&gt;addVirtualRegisterKilled(Reg, *NewMIs[1]);</pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>2.25k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>2.25k</pre></td><td class='code'><pre>          SmallVector&lt;Register, 4&gt; OrigRegs;</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>2.25k</pre></td><td class='code'><pre>          if (LIS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1397' href='#L1397'><span>1397:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            for (const MachineOperand &amp;MO : MI.operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1398' href='#L1398'><span>1398:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>              if (MO.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1399' href='#L1399'><span>1399:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                OrigRegs.push_back(MO.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>            LIS-&gt;RemoveMachineInstrFromMaps(MI);</pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='covered-line'><pre>2.25k</pre></td><td class='code'><pre>          MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='covered-line'><pre>2.25k</pre></td><td class='code'><pre>          DistanceMap.erase(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Update LiveIntervals.</pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>2.25k</pre></td><td class='code'><pre>          if (LIS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1410' href='#L1410'><span>1410:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>            MachineBasicBlock::iterator Begin(NewMIs[0]);</pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>            MachineBasicBlock::iterator End(NewMIs[1]);</pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>            LIS-&gt;repairIntervalsInRange(MBB, Begin, End, OrigRegs);</pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='covered-line'><pre>2.25k</pre></td><td class='code'><pre>          mi = NewMIs[1];</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='covered-line'><pre>2.25k</pre></td><td class='code'><pre>        } else {</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Transforming didn&apos;t eliminate the tie and didn&apos;t lead to an</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // improvement. Clean up the unfolded instructions and keep the</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // original.</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>          <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;2addr: ABANDONING UNFOLD\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>368</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>          NewMIs[0]-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>          NewMIs[1]-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>          DistanceMap.erase(NewMIs[0]);</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>          DistanceMap.erase(NewMIs[1]);</pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>          Dist--;</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='covered-line'><pre>397k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='covered-line'><pre>397k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Collect tied operands of MI that need to be handled.</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Rewrite trivial cases immediately.</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return true if any tied operands where found, including the trivial ones.</pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='covered-line'><pre>8.83M</pre></td><td class='code'><pre>collectTiedOperands(MachineInstr *MI, TiedOperandMap &amp;TiedOperands) {</pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='covered-line'><pre>8.83M</pre></td><td class='code'><pre>  bool AnyOps = false;</pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>8.83M</pre></td><td class='code'><pre>  unsigned NumOps = MI-&gt;getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>39.2M</pre></td><td class='code'><pre>  for (unsigned SrcIdx = 0; SrcIdx &lt; NumOps; <div class='tooltip'>++SrcIdx<span class='tooltip-content'>30.4M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1443' href='#L1443'><span>1443:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.4M</span>, <span class='None'>False</span>: <span class='covered-line'>8.83M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='covered-line'><pre>30.4M</pre></td><td class='code'><pre>    unsigned DstIdx = 0;</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='covered-line'><pre>30.4M</pre></td><td class='code'><pre>    if (!MI-&gt;isRegTiedToDefOperand(SrcIdx, &amp;DstIdx))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1445' href='#L1445'><span>1445:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.7M</span>, <span class='None'>False</span>: <span class='covered-line'>734k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>29.7M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='covered-line'><pre>734k</pre></td><td class='code'><pre>    AnyOps = true;</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='covered-line'><pre>734k</pre></td><td class='code'><pre>    MachineOperand &amp;SrcMO = MI-&gt;getOperand(SrcIdx);</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>734k</pre></td><td class='code'><pre>    MachineOperand &amp;DstMO = MI-&gt;getOperand(DstIdx);</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>734k</pre></td><td class='code'><pre>    Register SrcReg = SrcMO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='covered-line'><pre>734k</pre></td><td class='code'><pre>    Register DstReg = DstMO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Tied constraint already satisfied?</pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='covered-line'><pre>734k</pre></td><td class='code'><pre>    if (SrcReg == DstReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1453' href='#L1453'><span>1453:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.11k</span>, <span class='None'>False</span>: <span class='covered-line'>733k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='covered-line'><pre>733k</pre></td><td class='code'><pre>    assert(SrcReg &amp;&amp; SrcMO.isUse() &amp;&amp; &quot;two address instruction invalid&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Deal with undef uses immediately - simply rewrite the src operand.</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='covered-line'><pre>733k</pre></td><td class='code'><pre>    if (SrcMO.isUndef() &amp;&amp; <div class='tooltip'>!DstMO.getSubReg()<span class='tooltip-content'>256k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1459' href='#L1459'><span>1459:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>256k</span>, <span class='None'>False</span>: <span class='covered-line'>476k</span>]
  Branch (<span class='line-number'><a name='L1459' href='#L1459'><span>1459:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>256k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1459'><span>1459:9</span></a></span>) to (<span class='line-number'><a href='#L1459'><span>1459:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1459:9)
     Condition C2 --> (1459:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Constrain the DstReg register class if required.</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>      if (DstReg.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1461' href='#L1461'><span>1461:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>256k</span>, <span class='None'>False</span>: <span class='covered-line'>114</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>        const TargetRegisterClass *RC = MRI-&gt;getRegClass(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>        MRI-&gt;constrainRegClass(DstReg, RC);</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>      SrcMO.setReg(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>      SrcMO.setSubReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;\t\trewrite undef:\t&quot; &lt;&lt; *MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>29</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>14</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>476k</pre></td><td class='code'><pre>    TiedOperands[SrcReg].push_back(std::make_pair(SrcIdx, DstIdx));</pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='covered-line'><pre>476k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='covered-line'><pre>8.83M</pre></td><td class='code'><pre>  return AnyOps;</pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='covered-line'><pre>8.83M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Process a list of tied MI operands that all use the same source register.</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The tied pairs are of the form (SrcIdx, DstIdx).</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>TwoAddressInstructionPass::processTiedPairs(MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            TiedPairList &amp;TiedPairs,</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>                                            unsigned &amp;Dist) {</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  bool IsEarlyClobber = llvm::any_of(TiedPairs, [MI](auto const &amp;TP) {</pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    return MI-&gt;getOperand(TP.second).isEarlyClobber();</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  bool RemovedKillFlag = false;</pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  bool AllUsesCopied = true;</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  unsigned LastCopiedReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  SlotIndex LastCopyIdx;</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  Register RegB = 0;</pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  unsigned SubRegB = 0;</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  for (auto &amp;TP : TiedPairs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1491' href='#L1491'><span>1491:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>456k</span>, <span class='None'>False</span>: <span class='covered-line'>456k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    unsigned SrcIdx = TP.first;</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    unsigned DstIdx = TP.second;</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    const MachineOperand &amp;DstMO = MI-&gt;getOperand(DstIdx);</pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    Register RegA = DstMO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Grab RegB from the instruction because it may have changed if the</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // instruction was commuted.</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    RegB = MI-&gt;getOperand(SrcIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    SubRegB = MI-&gt;getOperand(SrcIdx).getSubReg();</pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    if (RegA == RegB) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1503' href='#L1503'><span>1503:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>456k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The register is tied to multiple destinations (or else we would</pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // not have continued this far), but this use of the register</pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // already matches the tied destination.  Leave it.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      AllUsesCopied = false;</span></pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      continue;</span></pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    LastCopiedReg = RegA;</pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    assert(RegB.isVirtual() &amp;&amp; &quot;cannot make instruction into two-address form&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // First, verify that we don&apos;t have a use of &quot;a&quot; in the instruction</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (a = b + a for example) because our transformation will not</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // work. This should never occur because we are in SSA form.</pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>2.66M</pre></td><td class='code'><pre>    <div class='tooltip'>for (unsigned i = 0; <span class='tooltip-content'>456k</span></div>i != MI-&gt;getNumOperands(); <div class='tooltip'>++i<span class='tooltip-content'>2.20M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1518' href='#L1518'><span>1518:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.20M</span>, <span class='None'>False</span>: <span class='covered-line'>456k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='covered-line'><pre>2.20M</pre></td><td class='code'><pre>      assert(i == DstIdx ||</pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>             !MI-&gt;getOperand(i).isReg() ||</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>             MI-&gt;getOperand(i).getReg() != RegA);</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Emit a copy.</pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    MachineInstrBuilder MIB = BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>                                      TII-&gt;get(TargetOpcode::COPY), RegA);</pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this operand is folding a truncation, the truncation now moves to the</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // copy so that the register classes remain valid for the operands.</pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    MIB.addReg(RegB, 0, SubRegB);</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    const TargetRegisterClass *RC = MRI-&gt;getRegClass(RegB);</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    if (SubRegB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1531' href='#L1531'><span>1531:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>278</span>, <span class='None'>False</span>: <span class='covered-line'>456k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>      if (RegA.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1532' href='#L1532'><span>1532:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>278</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>        assert(TRI-&gt;getMatchingSuperRegClass(RC, MRI-&gt;getRegClass(RegA),</pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>                                             SubRegB) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>               &quot;tied subregister must be a truncation&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // The superreg class will not be used to constrain the subreg class.</pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>        RC = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>      } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        assert(TRI-&gt;getMatchingSuperReg(RegA, SubRegB, MRI-&gt;getRegClass(RegB))</span></pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>               &amp;&amp; &quot;tied subregister must be a truncation&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Update DistanceMap.</pre></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    MachineBasicBlock::iterator PrevMI = MI;</pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    --PrevMI;</pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    DistanceMap.insert(std::make_pair(&amp;*PrevMI, Dist));</pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    DistanceMap[MI] = ++Dist;</pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    if (LIS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1550' href='#L1550'><span>1550:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.79k</span>, <span class='None'>False</span>: <span class='covered-line'>454k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>      LastCopyIdx = LIS-&gt;InsertMachineInstrInMaps(*PrevMI).getRegSlot();</pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>      SlotIndex endIdx =</pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>          LIS-&gt;getInstructionIndex(*MI).getRegSlot(IsEarlyClobber);</pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>      if (RegA.isVirtual()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1555' href='#L1555'><span>1555:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.76k</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>        LiveInterval &amp;LI = LIS-&gt;getInterval(RegA);</pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>        VNInfo *VNI = LI.getNextValue(LastCopyIdx, LIS-&gt;getVNInfoAllocator());</pre></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>        LI.addSegment(LiveRange::Segment(LastCopyIdx, endIdx, VNI));</pre></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>        for (auto &amp;S : LI.subranges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1559' href='#L1559'><span>1559:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>815</span>, <span class='None'>False</span>: <span class='covered-line'>1.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>          VNI = S.getNextValue(LastCopyIdx, LIS-&gt;getVNInfoAllocator());</pre></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>          S.addSegment(LiveRange::Segment(LastCopyIdx, endIdx, VNI));</pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>        for (MCRegUnit Unit : TRI-&gt;regunits(RegA)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1564' href='#L1564'><span>1564:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>          if (LiveRange *LR = LIS-&gt;getCachedRegUnit(Unit)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1565' href='#L1565'><span>1565:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            VNInfo *VNI =</pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                LR-&gt;getNextValue(LastCopyIdx, LIS-&gt;getVNInfoAllocator());</pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            LR-&gt;addSegment(LiveRange::Segment(LastCopyIdx, endIdx, VNI));</pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;\t\tprepend:\t&quot; &lt;&lt; *MIB);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>233</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>45</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>233</span>, <span class='None'>False</span>: <span class='covered-line'>456k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>188</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    MachineOperand &amp;MO = MI-&gt;getOperand(SrcIdx);</pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    assert(MO.isReg() &amp;&amp; MO.getReg() == RegB &amp;&amp; MO.isUse() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>           &quot;inconsistent operand info for 2-reg pass&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    if (isPlainlyKilled(MO)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1579' href='#L1579'><span>1579:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>387k</span>, <span class='None'>False</span>: <span class='covered-line'>69.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='covered-line'><pre>387k</pre></td><td class='code'><pre>      MO.setIsKill(false);</pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='covered-line'><pre>387k</pre></td><td class='code'><pre>      RemovedKillFlag = true;</pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='covered-line'><pre>387k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Make sure regA is a legal regclass for the SrcIdx operand.</pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    if (RegA.isVirtual() &amp;&amp; <div class='tooltip'>RegB.isVirtual()<span class='tooltip-content'>456k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1585' href='#L1585'><span>1585:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>456k</span>, <span class='None'>False</span>: <span class='covered-line'>246</span>]
  Branch (<span class='line-number'><a name='L1585' href='#L1585'><span>1585:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>456k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1585'><span>1585:9</span></a></span>) to (<span class='line-number'><a href='#L1585'><span>1585:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1585:9)
     Condition C2 --> (1585:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>      MRI-&gt;constrainRegClass(RegA, RC);</pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    MO.setReg(RegA);</pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The getMatchingSuper asserts guarantee that the register class projected</pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // by SubRegB is compatible with RegA with no subregister. So regardless of</pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // whether the dest oper writes a subreg, the source oper should not.</pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    MO.setSubReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  if (AllUsesCopied) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1594' href='#L1594'><span>1594:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>456k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    LaneBitmask RemainingUses = LaneBitmask::getNone();</pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Replace other (un-tied) uses of regB with LastCopiedReg.</pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='covered-line'><pre>1.24M</pre></td><td class='code'><pre>    for (MachineOperand &amp;MO : MI-&gt;all_uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1597' href='#L1597'><span>1597:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.24M</span>, <span class='None'>False</span>: <span class='covered-line'>456k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='covered-line'><pre>1.24M</pre></td><td class='code'><pre>      if (MO.getReg() == RegB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1598' href='#L1598'><span>1598:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.6k</span>, <span class='None'>False</span>: <span class='covered-line'>1.22M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='covered-line'><pre>16.6k</pre></td><td class='code'><pre>        if (MO.getSubReg() == SubRegB &amp;&amp; <div class='tooltip'>!IsEarlyClobber<span class='tooltip-content'>16.6k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1599' href='#L1599'><span>1599:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.6k</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L1599' href='#L1599'><span>1599:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.5k</span>, <span class='None'>False</span>: <span class='covered-line'>97</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1599'><span>1599:13</span></a></span>) to (<span class='line-number'><a href='#L1599'><span>1599:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1599:13)
     Condition C2 --> (1599:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>          if (isPlainlyKilled(MO)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1600' href='#L1600'><span>1600:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.13k</span>, <span class='None'>False</span>: <span class='covered-line'>15.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>            MO.setIsKill(false);</pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>            RemovedKillFlag = true;</pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>          MO.setReg(LastCopiedReg);</pre></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>          MO.setSubReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>        } else {</pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>          RemainingUses |= TRI-&gt;getSubRegIndexLaneMask(MO.getSubReg());</pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='covered-line'><pre>16.6k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='covered-line'><pre>1.24M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Update live variables for regB.</pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    if (RemovedKillFlag &amp;&amp; <div class='tooltip'>RemainingUses.none()<span class='tooltip-content'>387k</span></div> &amp;&amp; <div class='tooltip'>LV<span class='tooltip-content'>387k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1613' href='#L1613'><span>1613:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>387k</span>, <span class='None'>False</span>: <span class='covered-line'>69.2k</span>]
  Branch (<span class='line-number'><a name='L1613' href='#L1613'><span>1613:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>387k</span>, <span class='None'>False</span>: <span class='covered-line'>74</span>]
  Branch (<span class='line-number'><a name='L1613' href='#L1613'><span>1613:52</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>387k</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>        <div class='tooltip'>LV-&gt;getVarInfo(RegB).removeKill(*MI)<span class='tooltip-content'>387k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1614' href='#L1614'><span>1614:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>387k</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1613'><span>1613:9</span></a></span>) to (<span class='line-number'><a href='#L1613'><span>1614:45</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1613:9)
     Condition C2 --> (1613:28)
     Condition C3 --> (1613:52)
     Condition C4 --> (1614:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='covered-line'><pre>387k</pre></td><td class='code'><pre>      MachineBasicBlock::iterator PrevMI = MI;</pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='covered-line'><pre>387k</pre></td><td class='code'><pre>      --PrevMI;</pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='covered-line'><pre>387k</pre></td><td class='code'><pre>      LV-&gt;addVirtualRegisterKilled(RegB, *PrevMI);</pre></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='covered-line'><pre>387k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    if (RemovedKillFlag &amp;&amp; <div class='tooltip'>RemainingUses.none()<span class='tooltip-content'>387k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1620' href='#L1620'><span>1620:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>387k</span>, <span class='None'>False</span>: <span class='covered-line'>69.2k</span>]
  Branch (<span class='line-number'><a name='L1620' href='#L1620'><span>1620:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>387k</span>, <span class='None'>False</span>: <span class='covered-line'>74</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1620'><span>1620:9</span></a></span>) to (<span class='line-number'><a href='#L1620'><span>1620:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1620:9)
     Condition C2 --> (1620:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='covered-line'><pre>387k</pre></td><td class='code'><pre>      SrcRegMap[LastCopiedReg] = RegB;</pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Update LiveIntervals.</pre></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>    if (LIS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1624' href='#L1624'><span>1624:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.79k</span>, <span class='None'>False</span>: <span class='covered-line'>454k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>      SlotIndex UseIdx = LIS-&gt;getInstructionIndex(*MI);</pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>      auto Shrink = [=](LiveRange &amp;LR, LaneBitmask LaneMask) {</pre></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>        LiveRange::Segment *S = LR.getSegmentContaining(LastCopyIdx);</pre></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>        if (!S)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1628' href='#L1628'><span>1628:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.52k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>        if ((LaneMask &amp; RemainingUses).any())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1630' href='#L1630'><span>1630:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.52k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>        if (S-&gt;end.getBaseIndex() != UseIdx)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1632' href='#L1632'><span>1632:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>2.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>        S-&gt;end = LastCopyIdx;</pre></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='covered-line'><pre>2.52k</pre></td><td class='code'><pre>      };</pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>      LiveInterval &amp;LI = LIS-&gt;getInterval(RegB);</pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>      bool ShrinkLI = true;</pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>      for (auto &amp;S : LI.subranges())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1640' href='#L1640'><span>1640:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>735</span>, <span class='None'>False</span>: <span class='covered-line'>1.79k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='covered-line'><pre>735</pre></td><td class='code'><pre>        ShrinkLI &amp;= Shrink(S, S.LaneMask);</pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>      if (ShrinkLI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1642' href='#L1642'><span>1642:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.79k</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>        Shrink(LI, LaneBitmask::getAll());</pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  } else <div class='tooltip'><span class='red'>if (</span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>RemovedKillFlag</span><span class='tooltip-content'>0</span></div><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1645' href='#L1645'><span>1645:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Some tied uses of regB matched their destination registers, so</pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // regB is still used in this instruction, but a kill flag was</pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // removed from a different tied use of regB, so now we need to add</pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // a kill flag to one of the remaining uses of regB.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (MachineOperand &amp;MO : MI-&gt;all_uses()) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1650' href='#L1650'><span>1650:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>MO.getReg() == RegB</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1651' href='#L1651'><span>1651:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        MO.setIsKill(true);</span></pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        break;</span></pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// For every tied operand pair this function transforms statepoint from</pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    RegA = STATEPOINT ... RegB(tied-def N)</pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// to</pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    RegB = STATEPOINT ... RegB(tied-def N)</pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// and replaces all uses of RegA with RegB.</pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// No extra COPY instruction is necessary because tied use is killed at</pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// STATEPOINT.</pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool TwoAddressInstructionPass::processStatepoint(</pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    MachineInstr *MI, TiedOperandMap &amp;TiedOperands) {</pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  bool NeedCopy = false;</pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>  for (auto &amp;TO : TiedOperands) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1670' href='#L1670'><span>1670:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>    Register RegB = TO.first;</pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>    if (TO.second.size() != 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1672' href='#L1672'><span>1672:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>102</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      NeedCopy = true;</pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    unsigned SrcIdx = TO.second[0].first;</pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    unsigned DstIdx = TO.second[0].second;</pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    MachineOperand &amp;DstMO = MI-&gt;getOperand(DstIdx);</pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    Register RegA = DstMO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    assert(RegB == MI-&gt;getOperand(SrcIdx).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    if (RegA == RegB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1685' href='#L1685'><span>1685:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>102</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // CodeGenPrepare can sink pointer compare past statepoint, which</pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // breaks assumption that statepoint kills tied-use register when</pre></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // in SSA form (see note in IR/SafepointIRVerifier.cpp). Fall back</pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to generic tied register handling to avoid assertion failures.</pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Recompute LIS/LV information for new range here.</pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    if (LIS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1693' href='#L1693'><span>1693:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      const auto &amp;UseLI = LIS-&gt;getInterval(RegB);</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      const auto &amp;DefLI = LIS-&gt;getInterval(RegA);</pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      if (DefLI.overlaps(UseLI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1696' href='#L1696'><span>1696:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;LIS: &quot; &lt;&lt; printReg(RegB, TRI, 0)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                          &lt;&lt; &quot; UseLI overlaps with DefLI\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        NeedCopy = true;</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    } else if (LV &amp;&amp; <div class='tooltip'>LV-&gt;getVarInfo(RegB).findKill(MI-&gt;getParent()) != MI<span class='tooltip-content'>89</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1702' href='#L1702'><span>1702:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L1702' href='#L1702'><span>1702:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>87</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1702'><span>1702:16</span></a></span>) to (<span class='line-number'><a href='#L1702'><span>1702:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1702:16)
     Condition C2 --> (1702:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Note that MachineOperand::isKill does not work here, because it</pre></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // is set only on first register use in instruction and for statepoint</pre></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // tied-use register will usually be found in preceeding deopt bundle.</pre></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;LV: &quot; &lt;&lt; printReg(RegB, TRI, 0)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                        &lt;&lt; &quot; not killed by statepoint\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      NeedCopy = true;</pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    if (!MRI-&gt;constrainRegClass(RegB, MRI-&gt;getRegClass(RegA))) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1712' href='#L1712'><span>1712:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>98</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;MRI: couldn&apos;t constrain&quot; &lt;&lt; printReg(RegB, TRI, 0)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                        &lt;&lt; &quot; to register class of &quot; &lt;&lt; printReg(RegA, TRI, 0)</span></pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                        &lt;&lt; &apos;\n&apos;);</span></pre></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      NeedCopy = true;</span></pre></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      continue;</span></pre></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    MRI-&gt;replaceRegWith(RegA, RegB);</pre></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    if (LIS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1721' href='#L1721'><span>1721:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>97</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      VNInfo::Allocator &amp;A = LIS-&gt;getVNInfoAllocator();</pre></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      LiveInterval &amp;LI = LIS-&gt;getInterval(RegB);</pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      LiveInterval &amp;Other = LIS-&gt;getInterval(RegA);</pre></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      SmallVector&lt;VNInfo *&gt; NewVNIs;</pre></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      for (const VNInfo *VNI : Other.valnos) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1726' href='#L1726'><span>1726:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        assert(VNI-&gt;id == NewVNIs.size() &amp;&amp; &quot;assumed&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        NewVNIs.push_back(LI.createValueCopy(VNI, A));</pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      for (auto &amp;S : Other) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1730' href='#L1730'><span>1730:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        VNInfo *VNI = NewVNIs[S.valno-&gt;id];</pre></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        LiveRange::Segment NewSeg(S.start, S.end, VNI);</pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        LI.addSegment(NewSeg);</pre></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      LIS-&gt;removeInterval(RegA);</pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    if (LV) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1738' href='#L1738'><span>1738:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>      if (MI-&gt;getOperand(SrcIdx).isKill())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1739' href='#L1739'><span>1739:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>        LV-&gt;removeVirtualRegisterKilled(RegB, *MI);</pre></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>      LiveVariables::VarInfo &amp;SrcInfo = LV-&gt;getVarInfo(RegB);</pre></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>      LiveVariables::VarInfo &amp;DstInfo = LV-&gt;getVarInfo(RegA);</pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>      SrcInfo.AliveBlocks |= DstInfo.AliveBlocks;</pre></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>      DstInfo.AliveBlocks.clear();</pre></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>      for (auto *KillMI : DstInfo.Kills)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1745' href='#L1745'><span>1745:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89</span>, <span class='None'>False</span>: <span class='covered-line'>88</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>        LV-&gt;addVirtualRegisterKilled(RegB, *KillMI, false);</pre></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  return !NeedCopy;</pre></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Reduce two-address instructions to two operands.</pre></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>bool TwoAddressInstructionPass::runOnMachineFunction(MachineFunction &amp;Func) {</pre></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  MF = &amp;Func;</pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  const TargetMachine &amp;TM = MF-&gt;getTarget();</pre></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  MRI = &amp;MF-&gt;getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  TII = MF-&gt;getSubtarget().getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  TRI = MF-&gt;getSubtarget().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  InstrItins = MF-&gt;getSubtarget().getInstrItineraryData();</pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  LV = getAnalysisIfAvailable&lt;LiveVariables&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  LIS = getAnalysisIfAvailable&lt;LiveIntervals&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  if (auto *AAPass = getAnalysisIfAvailable&lt;AAResultsWrapperPass&gt;())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1762' href='#L1762'><span>1762:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>625k</span>, <span class='None'>False</span>: <span class='covered-line'>25.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='covered-line'><pre>625k</pre></td><td class='code'><pre>    AA = &amp;AAPass-&gt;getAAResults();</pre></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='covered-line'><pre>25.9k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='covered-line'><pre>25.9k</pre></td><td class='code'><pre>    AA = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  OptLevel = TM.getOptLevel();</pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Disable optimizations if requested. We cannot skip the whole pass as some</pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // fixups are necessary for correctness.</pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  if (skipFunction(Func.getFunction()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1769' href='#L1769'><span>1769:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.30k</span>, <span class='None'>False</span>: <span class='covered-line'>649k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    OptLevel = CodeGenOptLevel::None;</pre></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  bool MadeChange = false;</pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;********** REWRITING TWO-ADDR INSTRS **********\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>568</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>71</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>568</span>, <span class='None'>False</span>: <span class='covered-line'>650k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>497</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;********** Function: &quot; &lt;&lt; MF-&gt;getName() &lt;&lt; &apos;\n&apos;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>568</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>71</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>568</span>, <span class='None'>False</span>: <span class='covered-line'>650k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>497</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This pass takes the function out of SSA form.</pre></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  MRI-&gt;leaveSSA();</pre></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This pass will rewrite the tied-def to meet the RegConstraint.</pre></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  MF-&gt;getProperties()</pre></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>      .set(MachineFunctionProperties::Property::TiedOpsRewritten);</pre></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  TiedOperandMap TiedOperands;</pre></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='covered-line'><pre>893k</pre></td><td class='code'><pre>  for (MachineBasicBlock &amp;MBBI : *MF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1785' href='#L1785'><span>1785:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>893k</span>, <span class='None'>False</span>: <span class='covered-line'>651k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='covered-line'><pre>893k</pre></td><td class='code'><pre>    MBB = &amp;MBBI;</pre></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='covered-line'><pre>893k</pre></td><td class='code'><pre>    unsigned Dist = 0;</pre></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='covered-line'><pre>893k</pre></td><td class='code'><pre>    DistanceMap.clear();</pre></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='covered-line'><pre>893k</pre></td><td class='code'><pre>    SrcRegMap.clear();</pre></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='covered-line'><pre>893k</pre></td><td class='code'><pre>    DstRegMap.clear();</pre></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='covered-line'><pre>893k</pre></td><td class='code'><pre>    Processed.clear();</pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='covered-line'><pre>893k</pre></td><td class='code'><pre>    for (MachineBasicBlock::iterator mi = MBB-&gt;begin(), me = MBB-&gt;end();</pre></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='covered-line'><pre>9.73M</pre></td><td class='code'><pre>         mi != me; ) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1793' href='#L1793'><span>1793:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.84M</span>, <span class='None'>False</span>: <span class='covered-line'>893k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='covered-line'><pre>8.84M</pre></td><td class='code'><pre>      MachineBasicBlock::iterator nmi = std::next(mi);</pre></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Skip debug instructions.</pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='covered-line'><pre>8.84M</pre></td><td class='code'><pre>      if (mi-&gt;isDebugInstr()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1796' href='#L1796'><span>1796:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.10k</span>, <span class='None'>False</span>: <span class='covered-line'>8.83M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='covered-line'><pre>8.10k</pre></td><td class='code'><pre>        mi = nmi;</pre></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='covered-line'><pre>8.10k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='covered-line'><pre>8.10k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Expand REG_SEQUENCE instructions. This will position mi at the first</pre></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // expanded instruction.</pre></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='covered-line'><pre>8.83M</pre></td><td class='code'><pre>      if (mi-&gt;isRegSequence())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1803' href='#L1803'><span>1803:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140k</span>, <span class='None'>False</span>: <span class='covered-line'>8.69M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>        eliminateRegSequence(mi);</pre></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='covered-line'><pre>8.83M</pre></td><td class='code'><pre>      DistanceMap.insert(std::make_pair(&amp;*mi, ++Dist));</pre></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='covered-line'><pre>8.83M</pre></td><td class='code'><pre>      processCopy(&amp;*mi);</pre></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // First scan through all the tied register uses in this instruction</pre></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // and record a list of pairs of tied operands for each register.</pre></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='covered-line'><pre>8.83M</pre></td><td class='code'><pre>      if (!collectTiedOperands(&amp;*mi, TiedOperands)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1812' href='#L1812'><span>1812:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.10M</span>, <span class='None'>False</span>: <span class='covered-line'>731k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='covered-line'><pre>8.10M</pre></td><td class='code'><pre>        removeClobberedSrcRegMap(&amp;*mi);</pre></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='covered-line'><pre>8.10M</pre></td><td class='code'><pre>        mi = nmi;</pre></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='covered-line'><pre>8.10M</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='covered-line'><pre>8.10M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='covered-line'><pre>731k</pre></td><td class='code'><pre>      ++NumTwoAddressInstrs;</pre></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='covered-line'><pre>731k</pre></td><td class='code'><pre>      MadeChange = true;</pre></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='covered-line'><pre>731k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &apos;\t&apos; &lt;&lt; *mi);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>731k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>731k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>278</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>59</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>278</span>, <span class='None'>False</span>: <span class='covered-line'>731k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>219</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>731k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If the instruction has a single pair of tied operands, try some</pre></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // transformations that may either eliminate the tied operands or</pre></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // improve the opportunities for coalescing away the register copy.</pre></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='covered-line'><pre>731k</pre></td><td class='code'><pre>      if (TiedOperands.size() == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1825' href='#L1825'><span>1825:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>472k</span>, <span class='None'>False</span>: <span class='covered-line'>259k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='covered-line'><pre>472k</pre></td><td class='code'><pre>        SmallVectorImpl&lt;std::pair&lt;unsigned, unsigned&gt;&gt; &amp;TiedPairs</pre></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='covered-line'><pre>472k</pre></td><td class='code'><pre>          = TiedOperands.begin()-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='covered-line'><pre>472k</pre></td><td class='code'><pre>        if (TiedPairs.size() == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1828' href='#L1828'><span>1828:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>472k</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='covered-line'><pre>472k</pre></td><td class='code'><pre>          unsigned SrcIdx = TiedPairs[0].first;</pre></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='covered-line'><pre>472k</pre></td><td class='code'><pre>          unsigned DstIdx = TiedPairs[0].second;</pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='covered-line'><pre>472k</pre></td><td class='code'><pre>          Register SrcReg = mi-&gt;getOperand(SrcIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='covered-line'><pre>472k</pre></td><td class='code'><pre>          Register DstReg = mi-&gt;getOperand(DstIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='covered-line'><pre>472k</pre></td><td class='code'><pre>          if (SrcReg != DstReg &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1833' href='#L1833'><span>1833:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>472k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='covered-line'><pre>472k</pre></td><td class='code'><pre>              <div class='tooltip'>tryInstructionTransform(mi, nmi, SrcIdx, DstIdx, Dist, false)<span class='tooltip-content'>472k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1834' href='#L1834'><span>1834:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.8k</span>, <span class='None'>False</span>: <span class='covered-line'>452k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1833'><span>1833:15</span></a></span>) to (<span class='line-number'><a href='#L1833'><span>1834:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1833:15)
     Condition C2 --> (1834:15)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // The tied operands have been eliminated or shifted further down</pre></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // the block to ease elimination. Continue processing with &apos;nmi&apos;.</pre></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='covered-line'><pre>19.8k</pre></td><td class='code'><pre>            TiedOperands.clear();</pre></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='covered-line'><pre>19.8k</pre></td><td class='code'><pre>            removeClobberedSrcRegMap(&amp;*mi);</pre></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='covered-line'><pre>19.8k</pre></td><td class='code'><pre>            mi = nmi;</pre></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='covered-line'><pre>19.8k</pre></td><td class='code'><pre>            continue;</pre></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='covered-line'><pre>19.8k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='covered-line'><pre>472k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='covered-line'><pre>472k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='covered-line'><pre>711k</pre></td><td class='code'><pre>      if (mi-&gt;getOpcode() == TargetOpcode::STATEPOINT &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1845' href='#L1845'><span>1845:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>711k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='covered-line'><pre>711k</pre></td><td class='code'><pre>          <div class='tooltip'>processStatepoint(&amp;*mi, TiedOperands)<span class='tooltip-content'>48</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1846' href='#L1846'><span>1846:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1845'><span>1845:11</span></a></span>) to (<span class='line-number'><a href='#L1845'><span>1846:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1845:11)
     Condition C2 --> (1846:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>        TiedOperands.clear();</pre></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;\t\trewrite to:\t&quot; &lt;&lt; *mi);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>43</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>        mi = nmi;</pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Now iterate over the information collected above.</pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='covered-line'><pre>711k</pre></td><td class='code'><pre>      for (auto &amp;TO : TiedOperands) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1854' href='#L1854'><span>1854:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>456k</span>, <span class='None'>False</span>: <span class='covered-line'>711k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1855' href='#L1855'><pre>1855</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>        processTiedPairs(&amp;*mi, TO.second, Dist);</pre></td></tr><tr><td class='line-number'><a name='L1856' href='#L1856'><pre>1856</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;\t\trewrite to:\t&quot; &lt;&lt; *mi);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>233</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>45</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>233</span>, <span class='None'>False</span>: <span class='covered-line'>456k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>188</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1857' href='#L1857'><pre>1857</pre></a></td><td class='covered-line'><pre>456k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1858' href='#L1858'><pre>1858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1859' href='#L1859'><pre>1859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Rewrite INSERT_SUBREG as COPY now that we no longer need SSA form.</pre></td></tr><tr><td class='line-number'><a name='L1860' href='#L1860'><pre>1860</pre></a></td><td class='covered-line'><pre>711k</pre></td><td class='code'><pre>      if (mi-&gt;isInsertSubreg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1860' href='#L1860'><span>1860:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111k</span>, <span class='None'>False</span>: <span class='covered-line'>600k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1861' href='#L1861'><pre>1861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // From %reg = INSERT_SUBREG %reg, %subreg, subidx</pre></td></tr><tr><td class='line-number'><a name='L1862' href='#L1862'><pre>1862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // To   %reg:subidx = COPY %subreg</pre></td></tr><tr><td class='line-number'><a name='L1863' href='#L1863'><pre>1863</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>        unsigned SubIdx = mi-&gt;getOperand(3).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1864' href='#L1864'><pre>1864</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>        mi-&gt;removeOperand(3);</pre></td></tr><tr><td class='line-number'><a name='L1865' href='#L1865'><pre>1865</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>        assert(mi-&gt;getOperand(0).getSubReg() == 0 &amp;&amp; &quot;Unexpected subreg idx&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1866' href='#L1866'><pre>1866</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>        mi-&gt;getOperand(0).setSubReg(SubIdx);</pre></td></tr><tr><td class='line-number'><a name='L1867' href='#L1867'><pre>1867</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>        mi-&gt;getOperand(0).setIsUndef(mi-&gt;getOperand(1).isUndef());</pre></td></tr><tr><td class='line-number'><a name='L1868' href='#L1868'><pre>1868</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>        mi-&gt;removeOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1869' href='#L1869'><pre>1869</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>        mi-&gt;setDesc(TII-&gt;get(TargetOpcode::COPY));</pre></td></tr><tr><td class='line-number'><a name='L1870' href='#L1870'><pre>1870</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;\t\tconvert to:\t&quot; &lt;&lt; *mi);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>21</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>10</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>111k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1871' href='#L1871'><pre>1871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1872' href='#L1872'><pre>1872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Update LiveIntervals.</pre></td></tr><tr><td class='line-number'><a name='L1873' href='#L1873'><pre>1873</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>        if (LIS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1873' href='#L1873'><span>1873:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>530</span>, <span class='None'>False</span>: <span class='covered-line'>110k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1874' href='#L1874'><pre>1874</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>          Register Reg = mi-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1875' href='#L1875'><pre>1875</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>          LiveInterval &amp;LI = LIS-&gt;getInterval(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1876' href='#L1876'><pre>1876</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>          if (LI.hasSubRanges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1876' href='#L1876'><span>1876:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>366</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1877' href='#L1877'><pre>1877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // The COPY no longer defines subregs of %reg except for</pre></td></tr><tr><td class='line-number'><a name='L1878' href='#L1878'><pre>1878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // %reg.subidx.</pre></td></tr><tr><td class='line-number'><a name='L1879' href='#L1879'><pre>1879</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>            LaneBitmask LaneMask =</pre></td></tr><tr><td class='line-number'><a name='L1880' href='#L1880'><pre>1880</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>                TRI-&gt;getSubRegIndexLaneMask(mi-&gt;getOperand(0).getSubReg());</pre></td></tr><tr><td class='line-number'><a name='L1881' href='#L1881'><pre>1881</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>            SlotIndex Idx = LIS-&gt;getInstructionIndex(*mi).getRegSlot();</pre></td></tr><tr><td class='line-number'><a name='L1882' href='#L1882'><pre>1882</pre></a></td><td class='covered-line'><pre>436</pre></td><td class='code'><pre>            for (auto &amp;S : LI.subranges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1882' href='#L1882'><span>1882:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>436</span>, <span class='None'>False</span>: <span class='covered-line'>164</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1883' href='#L1883'><pre>1883</pre></a></td><td class='covered-line'><pre>436</pre></td><td class='code'><pre>              if ((S.LaneMask &amp; LaneMask).none()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1883' href='#L1883'><span>1883:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>272</span>, <span class='None'>False</span>: <span class='covered-line'>164</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1884' href='#L1884'><pre>1884</pre></a></td><td class='covered-line'><pre>272</pre></td><td class='code'><pre>                LiveRange::iterator DefSeg = S.FindSegmentContaining(Idx);</pre></td></tr><tr><td class='line-number'><a name='L1885' href='#L1885'><pre>1885</pre></a></td><td class='covered-line'><pre>272</pre></td><td class='code'><pre>                if (mi-&gt;getOperand(0).isUndef()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1885' href='#L1885'><span>1885:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>246</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1886' href='#L1886'><pre>1886</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>                  S.removeValNo(DefSeg-&gt;valno);</pre></td></tr><tr><td class='line-number'><a name='L1887' href='#L1887'><pre>1887</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>                } else {</pre></td></tr><tr><td class='line-number'><a name='L1888' href='#L1888'><pre>1888</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>                  LiveRange::iterator UseSeg = std::prev(DefSeg);</pre></td></tr><tr><td class='line-number'><a name='L1889' href='#L1889'><pre>1889</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>                  S.MergeValueNumberInto(DefSeg-&gt;valno, UseSeg-&gt;valno);</pre></td></tr><tr><td class='line-number'><a name='L1890' href='#L1890'><pre>1890</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>                }</pre></td></tr><tr><td class='line-number'><a name='L1891' href='#L1891'><pre>1891</pre></a></td><td class='covered-line'><pre>272</pre></td><td class='code'><pre>              }</pre></td></tr><tr><td class='line-number'><a name='L1892' href='#L1892'><pre>1892</pre></a></td><td class='covered-line'><pre>436</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L1893' href='#L1893'><pre>1893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1894' href='#L1894'><pre>1894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // The COPY no longer has a use of %reg.</pre></td></tr><tr><td class='line-number'><a name='L1895' href='#L1895'><pre>1895</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>            LIS-&gt;shrinkToUses(&amp;LI);</pre></td></tr><tr><td class='line-number'><a name='L1896' href='#L1896'><pre>1896</pre></a></td><td class='covered-line'><pre>366</pre></td><td class='code'><pre>          } else {</pre></td></tr><tr><td class='line-number'><a name='L1897' href='#L1897'><pre>1897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // The live interval for Reg did not have subranges but now it needs</pre></td></tr><tr><td class='line-number'><a name='L1898' href='#L1898'><pre>1898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // them because we have introduced a subreg def. Recompute it.</pre></td></tr><tr><td class='line-number'><a name='L1899' href='#L1899'><pre>1899</pre></a></td><td class='covered-line'><pre>366</pre></td><td class='code'><pre>            LIS-&gt;removeInterval(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1900' href='#L1900'><pre>1900</pre></a></td><td class='covered-line'><pre>366</pre></td><td class='code'><pre>            LIS-&gt;createAndComputeVirtRegInterval(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1901' href='#L1901'><pre>1901</pre></a></td><td class='covered-line'><pre>366</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1902' href='#L1902'><pre>1902</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1903' href='#L1903'><pre>1903</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1904' href='#L1904'><pre>1904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1905' href='#L1905'><pre>1905</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Clear TiedOperands here instead of at the top of the loop</pre></td></tr><tr><td class='line-number'><a name='L1906' href='#L1906'><pre>1906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // since most instructions do not have tied operands.</pre></td></tr><tr><td class='line-number'><a name='L1907' href='#L1907'><pre>1907</pre></a></td><td class='covered-line'><pre>711k</pre></td><td class='code'><pre>      TiedOperands.clear();</pre></td></tr><tr><td class='line-number'><a name='L1908' href='#L1908'><pre>1908</pre></a></td><td class='covered-line'><pre>711k</pre></td><td class='code'><pre>      removeClobberedSrcRegMap(&amp;*mi);</pre></td></tr><tr><td class='line-number'><a name='L1909' href='#L1909'><pre>1909</pre></a></td><td class='covered-line'><pre>711k</pre></td><td class='code'><pre>      mi = nmi;</pre></td></tr><tr><td class='line-number'><a name='L1910' href='#L1910'><pre>1910</pre></a></td><td class='covered-line'><pre>711k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1911' href='#L1911'><pre>1911</pre></a></td><td class='covered-line'><pre>893k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1912' href='#L1912'><pre>1912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1913' href='#L1913'><pre>1913</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>  return MadeChange;</pre></td></tr><tr><td class='line-number'><a name='L1914' href='#L1914'><pre>1914</pre></a></td><td class='covered-line'><pre>651k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1915' href='#L1915'><pre>1915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1916' href='#L1916'><pre>1916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Eliminate a REG_SEQUENCE instruction as part of the de-ssa process.</pre></td></tr><tr><td class='line-number'><a name='L1917' href='#L1917'><pre>1917</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1918' href='#L1918'><pre>1918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// The instruction is turned into a sequence of sub-register copies:</pre></td></tr><tr><td class='line-number'><a name='L1919' href='#L1919'><pre>1919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1920' href='#L1920'><pre>1920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %dst = REG_SEQUENCE %v1, ssub0, %v2, ssub1</pre></td></tr><tr><td class='line-number'><a name='L1921' href='#L1921'><pre>1921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1922' href='#L1922'><pre>1922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Becomes:</pre></td></tr><tr><td class='line-number'><a name='L1923' href='#L1923'><pre>1923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1924' href='#L1924'><pre>1924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   undef %dst:ssub0 = COPY %v1</pre></td></tr><tr><td class='line-number'><a name='L1925' href='#L1925'><pre>1925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %dst:ssub1 = COPY %v2</pre></td></tr><tr><td class='line-number'><a name='L1926' href='#L1926'><pre>1926</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void TwoAddressInstructionPass::</pre></td></tr><tr><td class='line-number'><a name='L1927' href='#L1927'><pre>1927</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>eliminateRegSequence(MachineBasicBlock::iterator &amp;MBBI) {</pre></td></tr><tr><td class='line-number'><a name='L1928' href='#L1928'><pre>1928</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  MachineInstr &amp;MI = *MBBI;</pre></td></tr><tr><td class='line-number'><a name='L1929' href='#L1929'><pre>1929</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1930' href='#L1930'><pre>1930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1931' href='#L1931'><pre>1931</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  SmallVector&lt;Register, 4&gt; OrigRegs;</pre></td></tr><tr><td class='line-number'><a name='L1932' href='#L1932'><pre>1932</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  VNInfo *DefVN = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1933' href='#L1933'><pre>1933</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  if (LIS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1933' href='#L1933'><span>1933:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>713</span>, <span class='None'>False</span>: <span class='covered-line'>139k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1934' href='#L1934'><pre>1934</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>    OrigRegs.push_back(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1935' href='#L1935'><pre>1935</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>    for (unsigned i = 1, e = MI.getNumOperands(); i &lt; e; <div class='tooltip'>i += 2<span class='tooltip-content'>2.87k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1935' href='#L1935'><span>1935:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.87k</span>, <span class='None'>False</span>: <span class='covered-line'>713</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1936' href='#L1936'><pre>1936</pre></a></td><td class='covered-line'><pre>2.87k</pre></td><td class='code'><pre>      OrigRegs.push_back(MI.getOperand(i).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1937' href='#L1937'><pre>1937</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>    if (LIS-&gt;hasInterval(DstReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1937' href='#L1937'><span>1937:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>713</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1938' href='#L1938'><pre>1938</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>      DefVN = LIS-&gt;getInterval(DstReg)</pre></td></tr><tr><td class='line-number'><a name='L1939' href='#L1939'><pre>1939</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>                  .Query(LIS-&gt;getInstructionIndex(MI))</pre></td></tr><tr><td class='line-number'><a name='L1940' href='#L1940'><pre>1940</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>                  .valueOut();</pre></td></tr><tr><td class='line-number'><a name='L1941' href='#L1941'><pre>1941</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1942' href='#L1942'><pre>1942</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1943' href='#L1943'><pre>1943</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1944' href='#L1944'><pre>1944</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  LaneBitmask UndefLanes = LaneBitmask::getNone();</pre></td></tr><tr><td class='line-number'><a name='L1945' href='#L1945'><pre>1945</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  bool DefEmitted = false;</pre></td></tr><tr><td class='line-number'><a name='L1946' href='#L1946'><pre>1946</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>  for (unsigned i = 1, e = MI.getNumOperands(); i &lt; e; <div class='tooltip'>i += 2<span class='tooltip-content'>428k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1946' href='#L1946'><span>1946:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>428k</span>, <span class='None'>False</span>: <span class='covered-line'>140k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1947' href='#L1947'><pre>1947</pre></a></td><td class='covered-line'><pre>428k</pre></td><td class='code'><pre>    MachineOperand &amp;UseMO = MI.getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L1948' href='#L1948'><pre>1948</pre></a></td><td class='covered-line'><pre>428k</pre></td><td class='code'><pre>    Register SrcReg = UseMO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1949' href='#L1949'><pre>1949</pre></a></td><td class='covered-line'><pre>428k</pre></td><td class='code'><pre>    unsigned SubIdx = MI.getOperand(i+1).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1950' href='#L1950'><pre>1950</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Nothing needs to be inserted for undef operands.</pre></td></tr><tr><td class='line-number'><a name='L1951' href='#L1951'><pre>1951</pre></a></td><td class='covered-line'><pre>428k</pre></td><td class='code'><pre>    if (UseMO.isUndef()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1951' href='#L1951'><span>1951:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.28k</span>, <span class='None'>False</span>: <span class='covered-line'>419k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1952' href='#L1952'><pre>1952</pre></a></td><td class='covered-line'><pre>9.28k</pre></td><td class='code'><pre>      UndefLanes |= TRI-&gt;getSubRegIndexLaneMask(SubIdx);</pre></td></tr><tr><td class='line-number'><a name='L1953' href='#L1953'><pre>1953</pre></a></td><td class='covered-line'><pre>9.28k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1954' href='#L1954'><pre>1954</pre></a></td><td class='covered-line'><pre>9.28k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1955' href='#L1955'><pre>1955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1956' href='#L1956'><pre>1956</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Defer any kill flag to the last operand using SrcReg. Otherwise, we</pre></td></tr><tr><td class='line-number'><a name='L1957' href='#L1957'><pre>1957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // might insert a COPY that uses SrcReg after is was killed.</pre></td></tr><tr><td class='line-number'><a name='L1958' href='#L1958'><pre>1958</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>    bool isKill = UseMO.isKill();</pre></td></tr><tr><td class='line-number'><a name='L1959' href='#L1959'><pre>1959</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>    if (isKill)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1959' href='#L1959'><span>1959:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>377k</span>, <span class='None'>False</span>: <span class='covered-line'>41.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1960' href='#L1960'><pre>1960</pre></a></td><td class='covered-line'><pre>913k</pre></td><td class='code'><pre>      <div class='tooltip'>for (unsigned j = i + 2; <span class='tooltip-content'>377k</span></div>j &lt; e; <div class='tooltip'>j += 2<span class='tooltip-content'>536k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1960' href='#L1960'><span>1960:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>578k</span>, <span class='None'>False</span>: <span class='covered-line'>335k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1961' href='#L1961'><pre>1961</pre></a></td><td class='covered-line'><pre>578k</pre></td><td class='code'><pre>        if (MI.getOperand(j).getReg() == SrcReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1961' href='#L1961'><span>1961:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.1k</span>, <span class='None'>False</span>: <span class='covered-line'>536k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1962' href='#L1962'><pre>1962</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>          MI.getOperand(j).setIsKill();</pre></td></tr><tr><td class='line-number'><a name='L1963' href='#L1963'><pre>1963</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>          UseMO.setIsKill(false);</pre></td></tr><tr><td class='line-number'><a name='L1964' href='#L1964'><pre>1964</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>          isKill = false;</pre></td></tr><tr><td class='line-number'><a name='L1965' href='#L1965'><pre>1965</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L1966' href='#L1966'><pre>1966</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1967' href='#L1967'><pre>1967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1968' href='#L1968'><pre>1968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Insert the sub-register copy.</pre></td></tr><tr><td class='line-number'><a name='L1969' href='#L1969'><pre>1969</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>    MachineInstr *CopyMI = BuildMI(*MI.getParent(), MI, MI.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1970' href='#L1970'><pre>1970</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>                                   TII-&gt;get(TargetOpcode::COPY))</pre></td></tr><tr><td class='line-number'><a name='L1971' href='#L1971'><pre>1971</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>                               .addReg(DstReg, RegState::Define, SubIdx)</pre></td></tr><tr><td class='line-number'><a name='L1972' href='#L1972'><pre>1972</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>                               .add(UseMO);</pre></td></tr><tr><td class='line-number'><a name='L1973' href='#L1973'><pre>1973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1974' href='#L1974'><pre>1974</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The first def needs an undef flag because there is no live register</pre></td></tr><tr><td class='line-number'><a name='L1975' href='#L1975'><pre>1975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // before it.</pre></td></tr><tr><td class='line-number'><a name='L1976' href='#L1976'><pre>1976</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>    if (!DefEmitted) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1976' href='#L1976'><span>1976:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140k</span>, <span class='None'>False</span>: <span class='covered-line'>278k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1977' href='#L1977'><pre>1977</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>      CopyMI-&gt;getOperand(0).setIsUndef(true);</pre></td></tr><tr><td class='line-number'><a name='L1978' href='#L1978'><pre>1978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Return an iterator pointing to the first inserted instr.</pre></td></tr><tr><td class='line-number'><a name='L1979' href='#L1979'><pre>1979</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>      MBBI = CopyMI;</pre></td></tr><tr><td class='line-number'><a name='L1980' href='#L1980'><pre>1980</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1981' href='#L1981'><pre>1981</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>    DefEmitted = true;</pre></td></tr><tr><td class='line-number'><a name='L1982' href='#L1982'><pre>1982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1983' href='#L1983'><pre>1983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Update LiveVariables&apos; kill info.</pre></td></tr><tr><td class='line-number'><a name='L1984' href='#L1984'><pre>1984</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>    if (LV &amp;&amp; <div class='tooltip'>isKill<span class='tooltip-content'>415k</span></div> &amp;&amp; <div class='tooltip'>!SrcReg.isPhysical()<span class='tooltip-content'>333k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1984' href='#L1984'><span>1984:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>415k</span>, <span class='None'>False</span>: <span class='covered-line'>3.58k</span>]
  Branch (<span class='line-number'><a name='L1984' href='#L1984'><span>1984:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>333k</span>, <span class='None'>False</span>: <span class='covered-line'>81.5k</span>]
  Branch (<span class='line-number'><a name='L1984' href='#L1984'><span>1984:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>333k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1984'><span>1984:9</span></a></span>) to (<span class='line-number'><a href='#L1984'><span>1984:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1984:9)
     Condition C2 --> (1984:15)
     Condition C3 --> (1984:25)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1985' href='#L1985'><pre>1985</pre></a></td><td class='covered-line'><pre>333k</pre></td><td class='code'><pre>      LV-&gt;replaceKillInstruction(SrcReg, MI, *CopyMI);</pre></td></tr><tr><td class='line-number'><a name='L1986' href='#L1986'><pre>1986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1987' href='#L1987'><pre>1987</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Inserted: &quot; &lt;&lt; *CopyMI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>694</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>24</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>694</span>, <span class='None'>False</span>: <span class='covered-line'>418k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>670</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1988' href='#L1988'><pre>1988</pre></a></td><td class='covered-line'><pre>419k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1989' href='#L1989'><pre>1989</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1990' href='#L1990'><pre>1990</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator EndMBBI =</pre></td></tr><tr><td class='line-number'><a name='L1991' href='#L1991'><pre>1991</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>      std::next(MachineBasicBlock::iterator(MI));</pre></td></tr><tr><td class='line-number'><a name='L1992' href='#L1992'><pre>1992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1993' href='#L1993'><pre>1993</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  if (!DefEmitted) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1993' href='#L1993'><span>1993:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>140k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1994' href='#L1994'><pre>1994</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>LLVM_DEBUG</span><span class='red'>(dbgs() &lt;&lt; &quot;Turned: &quot; &lt;&lt; MI &lt;&lt; &quot; into an IMPLICIT_DEF&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='red'>DEBUG_WITH_TYPE</span><span class='red'>(DEBUG_TYPE, X)</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>do </span><span class='red'>{ if (</span><span class='red'>::llvm::DebugFlag</span><span class='red'> &amp;&amp; </span><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='red'>) </span><span class='red'>{ X; }</span><span class='red'> \</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  } while (</span><span class='red'>false</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1995' href='#L1995'><pre>1995</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MI.setDesc(TII-&gt;get(TargetOpcode::IMPLICIT_DEF));</span></pre></td></tr><tr><td class='line-number'><a name='L1996' href='#L1996'><pre>1996</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (int j = MI.getNumOperands() - 1, ee = 0; </span><span class='red'>j &gt; ee</span><span class='red'>; </span><span class='red'>--j</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1996' href='#L1996'><span>1996:51</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1997' href='#L1997'><pre>1997</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>MI.removeOperand(j)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1998' href='#L1998'><pre>1998</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre><span class='red'>  }</span> else {</pre></td></tr><tr><td class='line-number'><a name='L1999' href='#L1999'><pre>1999</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>    if (LIS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1999' href='#L1999'><span>1999:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>713</span>, <span class='None'>False</span>: <span class='covered-line'>139k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2000' href='#L2000'><pre>2000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Force live interval recomputation if we moved to a partial definition</pre></td></tr><tr><td class='line-number'><a name='L2001' href='#L2001'><pre>2001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // of the register.  Undef flags must be propagate to uses of undefined</pre></td></tr><tr><td class='line-number'><a name='L2002' href='#L2002'><pre>2002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // subregister for accurate interval computation.</pre></td></tr><tr><td class='line-number'><a name='L2003' href='#L2003'><pre>2003</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>      if (UndefLanes.any() &amp;&amp; <div class='tooltip'>DefVN<span class='tooltip-content'>105</span></div> &amp;&amp; <div class='tooltip'>MRI-&gt;shouldTrackSubRegLiveness(DstReg)<span class='tooltip-content'>105</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2003' href='#L2003'><span>2003:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105</span>, <span class='None'>False</span>: <span class='covered-line'>608</span>]
  Branch (<span class='line-number'><a name='L2003' href='#L2003'><span>2003:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2003' href='#L2003'><span>2003:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2003'><span>2003:11</span></a></span>) to (<span class='line-number'><a href='#L2003'><span>2003:78</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2003:11)
     Condition C2 --> (2003:31)
     Condition C3 --> (2003:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L2004' href='#L2004'><pre>2004</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>        auto &amp;LI = LIS-&gt;getInterval(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2005' href='#L2005'><pre>2005</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>        for (MachineOperand &amp;UseOp : MRI-&gt;use_operands(DstReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2005' href='#L2005'><span>2005:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>168</span>, <span class='None'>False</span>: <span class='covered-line'>105</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2006' href='#L2006'><pre>2006</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>          unsigned SubReg = UseOp.getSubReg();</pre></td></tr><tr><td class='line-number'><a name='L2007' href='#L2007'><pre>2007</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>          if (UseOp.isUndef() || !SubReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2007' href='#L2007'><span>2007:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>168</span>]
  Branch (<span class='line-number'><a name='L2007' href='#L2007'><span>2007:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='None'>False</span>: <span class='covered-line'>76</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2007'><span>2007:15</span></a></span>) to (<span class='line-number'><a href='#L2007'><span>2007:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2007:15)
     Condition C2 --> (2007:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2008' href='#L2008'><pre>2008</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>            continue;</pre></td></tr><tr><td class='line-number'><a name='L2009' href='#L2009'><pre>2009</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>          auto *VN =</pre></td></tr><tr><td class='line-number'><a name='L2010' href='#L2010'><pre>2010</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>              LI.getVNInfoAt(LIS-&gt;getInstructionIndex(*UseOp.getParent()));</pre></td></tr><tr><td class='line-number'><a name='L2011' href='#L2011'><pre>2011</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>          if (DefVN != VN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2011' href='#L2011'><span>2011:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>76</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2012' href='#L2012'><pre>2012</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>            <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L2013' href='#L2013'><pre>2013</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>          LaneBitmask LaneMask = TRI-&gt;getSubRegIndexLaneMask(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L2014' href='#L2014'><pre>2014</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>          if ((UndefLanes &amp; LaneMask).any())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2014' href='#L2014'><span>2014:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>74</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2015' href='#L2015'><pre>2015</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>            UseOp.setIsUndef(true);</pre></td></tr><tr><td class='line-number'><a name='L2016' href='#L2016'><pre>2016</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2017' href='#L2017'><pre>2017</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>        LIS-&gt;removeInterval(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2018' href='#L2018'><pre>2018</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2019' href='#L2019'><pre>2019</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>      LIS-&gt;RemoveMachineInstrFromMaps(MI);</pre></td></tr><tr><td class='line-number'><a name='L2020' href='#L2020'><pre>2020</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2021' href='#L2021'><pre>2021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2022' href='#L2022'><pre>2022</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Eliminated: &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>171</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>10</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>171</span>, <span class='None'>False</span>: <span class='covered-line'>140k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>161</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2023' href='#L2023'><pre>2023</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2024' href='#L2024'><pre>2024</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2025' href='#L2025'><pre>2025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2026' href='#L2026'><pre>2026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Udpate LiveIntervals.</pre></td></tr><tr><td class='line-number'><a name='L2027' href='#L2027'><pre>2027</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>  if (LIS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2027' href='#L2027'><span>2027:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>713</span>, <span class='None'>False</span>: <span class='covered-line'>139k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2028' href='#L2028'><pre>2028</pre></a></td><td class='covered-line'><pre>713</pre></td><td class='code'><pre>    LIS-&gt;repairIntervalsInRange(MBB, MBBI, EndMBBI, OrigRegs);</pre></td></tr><tr><td class='line-number'><a name='L2029' href='#L2029'><pre>2029</pre></a></td><td class='covered-line'><pre>140k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>