m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/testbench/mentor
valtera_avalon_reset_source
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
DXx25 altera_common_sv_packages 13 verbosity_pkg 0 22 2[3AK:;E]bZZgQzmNCki32
!s110 1603289363
!i10b 1
!s100 j_BdRQWgI?J9:@BN85K602
I4UnKlY3DXjfTneYZV1>KW0
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_reset_source_sv_unit
S1
dC:/intelFPGA/19.1/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/testbench/mentor
w1603266627
8./../pcie_de_gen1_x8_ast128_tb/simulation/submodules/altera_avalon_reset_source.sv
F./../pcie_de_gen1_x8_ast128_tb/simulation/submodules/altera_avalon_reset_source.sv
L0 23
OV;L;10.5b;63
r1
!s85 0
31
!s108 1603289363.000000
!s107 ./../pcie_de_gen1_x8_ast128_tb/simulation/submodules/altera_avalon_reset_source.sv|
!s90 -reportprogress|300|-sv|./../pcie_de_gen1_x8_ast128_tb/simulation/submodules/altera_avalon_reset_source.sv|-L|altera_common_sv_packages|-work|pcie_de_gen1_x8_ast128_inst_reset_bfm|
!i113 1
o-sv -L altera_common_sv_packages -work pcie_de_gen1_x8_ast128_inst_reset_bfm
tCvgOpt 0
