# do SystemLogic_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/My_Program_Files/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/My_Program_Files/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/marc/Documents/Projects/Personal/CannedBytes/Hardware/Z80 Computer/Source/SystemLogic/SystemLogic.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:22:26 on Dec 30,2015
# vcom -reportprogress 300 -93 -work work C:/Users/marc/Documents/Projects/Personal/CannedBytes/Hardware/Z80 Computer/Source/SystemLogic/SystemLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SystemLogic
# -- Compiling architecture SystemLogic_rtl of SystemLogic
# End time: 10:22:26 on Dec 30,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.systemlogic(systemlogic_rtl)
# vsim work.systemlogic(systemlogic_rtl) 
# Start time: 10:22:38 on Dec 30,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.systemlogic(systemlogic_rtl)
# End time: 10:23:35 on Dec 30,2015, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
