#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fb3b0004950 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fb3b0005640 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
L_0x7fb3b0263008 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb3b010aff0_0 .net *"_ivl_3", 14 0, L_0x7fb3b0263008;  1 drivers
v0x7fb3b010b0b0_0 .var "a", 0 0;
v0x7fb3b010b150_0 .var "b", 0 0;
v0x7fb3b010b1e0_0 .var "c", 0 0;
v0x7fb3b010b270_0 .var "d", 0 0;
v0x7fb3b010b340_0 .var "e", 0 0;
v0x7fb3b010b3f0_0 .var/i "mismatch_count", 31 0;
v0x7fb3b010b480_0 .net "out", 24 0, L_0x7fb3b010c940;  1 drivers
L_0x7fb3b010c940 .concat [ 10 15 0 0], L_0x7fb3b010c480, L_0x7fb3b0263008;
S_0x7fb3b0007170 .scope module, "UUT" "top_module" 2 19, 3 1 0, S_0x7fb3b0004950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 10 "out";
L_0x7fb3b010b510 .functor XOR 1, v0x7fb3b010b0b0_0, v0x7fb3b010b150_0, C4<0>, C4<0>;
L_0x7fb3b010b640 .functor NOT 1, L_0x7fb3b010b510, C4<0>, C4<0>, C4<0>;
L_0x7fb3b010b6f0 .functor XOR 1, v0x7fb3b010b0b0_0, v0x7fb3b010b1e0_0, C4<0>, C4<0>;
L_0x7fb3b010b7a0 .functor NOT 1, L_0x7fb3b010b6f0, C4<0>, C4<0>, C4<0>;
L_0x7fb3b010b870 .functor XOR 1, v0x7fb3b010b0b0_0, v0x7fb3b010b270_0, C4<0>, C4<0>;
L_0x7fb3b010b9b0 .functor NOT 1, L_0x7fb3b010b870, C4<0>, C4<0>, C4<0>;
L_0x7fb3b010ba60 .functor XOR 1, v0x7fb3b010b0b0_0, v0x7fb3b010b340_0, C4<0>, C4<0>;
L_0x7fb3b010bb50 .functor NOT 1, L_0x7fb3b010ba60, C4<0>, C4<0>, C4<0>;
L_0x7fb3b010bc00 .functor XOR 1, v0x7fb3b010b150_0, v0x7fb3b010b1e0_0, C4<0>, C4<0>;
L_0x7fb3b010bcc0 .functor NOT 1, L_0x7fb3b010bc00, C4<0>, C4<0>, C4<0>;
L_0x7fb3b010bd50 .functor XOR 1, v0x7fb3b010b150_0, v0x7fb3b010b270_0, C4<0>, C4<0>;
L_0x7fb3b010bec0 .functor NOT 1, L_0x7fb3b010bd50, C4<0>, C4<0>, C4<0>;
L_0x7fb3b010bf30 .functor XOR 1, v0x7fb3b010b150_0, v0x7fb3b010b340_0, C4<0>, C4<0>;
L_0x7fb3b010c010 .functor NOT 1, L_0x7fb3b010bf30, C4<0>, C4<0>, C4<0>;
L_0x7fb3b010c0a0 .functor XOR 1, v0x7fb3b010b1e0_0, v0x7fb3b010b270_0, C4<0>, C4<0>;
L_0x7fb3b010bfa0 .functor NOT 1, L_0x7fb3b010c0a0, C4<0>, C4<0>, C4<0>;
L_0x7fb3b010c290 .functor XOR 1, v0x7fb3b010b1e0_0, v0x7fb3b010b340_0, C4<0>, C4<0>;
L_0x7fb3b010c410 .functor NOT 1, L_0x7fb3b010c290, C4<0>, C4<0>, C4<0>;
L_0x7fb3b010c780 .functor XOR 1, v0x7fb3b010b270_0, v0x7fb3b010b340_0, C4<0>, C4<0>;
L_0x7fb3b010c890 .functor NOT 1, L_0x7fb3b010c780, C4<0>, C4<0>, C4<0>;
v0x7fb3b0004ac0_0 .net *"_ivl_10", 0 0, L_0x7fb3b010b7a0;  1 drivers
v0x7fb3b0109da0_0 .net *"_ivl_14", 0 0, L_0x7fb3b010b870;  1 drivers
v0x7fb3b0109f80_0 .net *"_ivl_16", 0 0, L_0x7fb3b010b9b0;  1 drivers
v0x7fb3b010a010_0 .net *"_ivl_2", 0 0, L_0x7fb3b010b510;  1 drivers
v0x7fb3b010a0a0_0 .net *"_ivl_20", 0 0, L_0x7fb3b010ba60;  1 drivers
v0x7fb3b010a130_0 .net *"_ivl_22", 0 0, L_0x7fb3b010bb50;  1 drivers
v0x7fb3b010a1c0_0 .net *"_ivl_26", 0 0, L_0x7fb3b010bc00;  1 drivers
v0x7fb3b010a250_0 .net *"_ivl_28", 0 0, L_0x7fb3b010bcc0;  1 drivers
v0x7fb3b010a2e0_0 .net *"_ivl_32", 0 0, L_0x7fb3b010bd50;  1 drivers
v0x7fb3b010a370_0 .net *"_ivl_34", 0 0, L_0x7fb3b010bec0;  1 drivers
v0x7fb3b010a400_0 .net *"_ivl_38", 0 0, L_0x7fb3b010bf30;  1 drivers
v0x7fb3b010a4a0_0 .net *"_ivl_4", 0 0, L_0x7fb3b010b640;  1 drivers
v0x7fb3b010a550_0 .net *"_ivl_40", 0 0, L_0x7fb3b010c010;  1 drivers
v0x7fb3b010a600_0 .net *"_ivl_44", 0 0, L_0x7fb3b010c0a0;  1 drivers
v0x7fb3b010a6b0_0 .net *"_ivl_46", 0 0, L_0x7fb3b010bfa0;  1 drivers
v0x7fb3b010a760_0 .net *"_ivl_50", 0 0, L_0x7fb3b010c290;  1 drivers
v0x7fb3b010a810_0 .net *"_ivl_52", 0 0, L_0x7fb3b010c410;  1 drivers
v0x7fb3b010a9a0_0 .net *"_ivl_57", 0 0, L_0x7fb3b010c780;  1 drivers
v0x7fb3b010aa30_0 .net *"_ivl_59", 0 0, L_0x7fb3b010c890;  1 drivers
v0x7fb3b010aae0_0 .net *"_ivl_8", 0 0, L_0x7fb3b010b6f0;  1 drivers
v0x7fb3b010ab90_0 .net "a", 0 0, v0x7fb3b010b0b0_0;  1 drivers
v0x7fb3b010ac30_0 .net "b", 0 0, v0x7fb3b010b150_0;  1 drivers
v0x7fb3b010acd0_0 .net "c", 0 0, v0x7fb3b010b1e0_0;  1 drivers
v0x7fb3b010ad70_0 .net "d", 0 0, v0x7fb3b010b270_0;  1 drivers
v0x7fb3b010ae10_0 .net "e", 0 0, v0x7fb3b010b340_0;  1 drivers
v0x7fb3b010aeb0_0 .net "out", 9 0, L_0x7fb3b010c480;  1 drivers
LS_0x7fb3b010c480_0_0 .concat8 [ 1 1 1 1], L_0x7fb3b010c890, L_0x7fb3b010c410, L_0x7fb3b010bfa0, L_0x7fb3b010c010;
LS_0x7fb3b010c480_0_4 .concat8 [ 1 1 1 1], L_0x7fb3b010bec0, L_0x7fb3b010bcc0, L_0x7fb3b010bb50, L_0x7fb3b010b9b0;
LS_0x7fb3b010c480_0_8 .concat8 [ 1 1 0 0], L_0x7fb3b010b7a0, L_0x7fb3b010b640;
L_0x7fb3b010c480 .concat8 [ 4 4 2 0], LS_0x7fb3b010c480_0_0, LS_0x7fb3b010c480_0_4, LS_0x7fb3b010c480_0_8;
    .scope S_0x7fb3b0004950;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb3b010b3f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b340_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb3b010b480_0;
    %pushi/vec4 29201275, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 28 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b1, 1'b0, 1'b0, v0x7fb3b010b480_0, 25'b1101111011001001101111011 {0 0 0};
    %load/vec4 v0x7fb3b010b3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3b010b3f0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 33 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b340_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb3b010b480_0;
    %pushi/vec4 32472001, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 40 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, v0x7fb3b010b480_0, 25'b1111011110111101111000001 {0 0 0};
    %load/vec4 v0x7fb3b010b3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3b010b3f0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 45 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b340_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb3b010b480_0;
    %pushi/vec4 23386825, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 52 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, 1'b0, 1'b0, 1'b1, v0x7fb3b010b480_0, 25'b1011001001101101011001001 {0 0 0};
    %load/vec4 v0x7fb3b010b3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3b010b3f0_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 57 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b340_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb3b010b480_0;
    %pushi/vec4 30306403, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 64 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, 1'b1, 1'b1, v0x7fb3b010b480_0, 25'b1110011100111000001100011 {0 0 0};
    %load/vec4 v0x7fb3b010b3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3b010b3f0_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 69 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b340_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb3b010b480_0;
    %pushi/vec4 19314253, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 76 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, 1'b1, 1'b0, 1'b1, v0x7fb3b010b480_0, 25'b1001001101011011001001101 {0 0 0};
    %load/vec4 v0x7fb3b010b3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3b010b3f0_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 81 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b340_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb3b010b480_0;
    %pushi/vec4 19314253, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 88 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, 1'b1, 1'b0, 1'b1, v0x7fb3b010b480_0, 25'b1001001101011011001001101 {0 0 0};
    %load/vec4 v0x7fb3b010b3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3b010b3f0_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 93 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b340_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb3b010b480_0;
    %pushi/vec4 28120901, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 100 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b1, 1'b0, 1'b1, v0x7fb3b010b480_0, 25'b1101011010001011101000101 {0 0 0};
    %load/vec4 v0x7fb3b010b3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3b010b3f0_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 105 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb3b010b270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb3b010b340_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb3b010b480_0;
    %pushi/vec4 19314253, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 112 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, 1'b1, 1'b0, v0x7fb3b010b480_0, 25'b1001001101011011001001101 {0 0 0};
    %load/vec4 v0x7fb3b010b3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb3b010b3f0_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 117 "$display", "Test 7 passed!" {0 0 0};
T_0.15 ;
    %load/vec4 v0x7fb3b010b3f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 121 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 2 123 "$display", "%0d mismatches out of %0d total tests.", v0x7fb3b010b3f0_0, 32'sb00000000000000000000000000001000 {0 0 0};
T_0.17 ;
    %vpi_call 2 124 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Vector5_0_tb.v";
    "Self-calibration/modules/Vector5.v";
