{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749977726628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749977726628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 15 15:55:26 2025 " "Processing started: Sun Jun 15 15:55:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749977726628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977726628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly " "Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977726628 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "multiplier_module.qip " "Tcl Script File multiplier_module.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE multiplier_module.qip " "set_global_assignment -name QIP_FILE multiplier_module.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1749977726665 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1749977726665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749977726765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749977726765 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_interface.v(261) " "Verilog HDL information at uart_interface.v(261): always construct contains both blocking and non-blocking assignments" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 261 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749977730786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_interface.v 2 2 " "Found 2 design units, including 2 entities, in source file uart_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_interface " "Found entity 1: uart_interface" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730787 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_tx_module " "Found entity 2: uart_tx_module" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977730787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977730788 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frequency_counter.v(162) " "Verilog HDL information at frequency_counter.v(162): always construct contains both blocking and non-blocking assignments" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 162 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749977730788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_counter " "Found entity 1: frequency_counter" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977730788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977730789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 9 9 " "Found 9 design units, including 9 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730790 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_scale_adder " "Found entity 2: full_scale_adder" {  } { { "ALU.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730790 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_scale_subtract " "Found entity 3: full_scale_subtract" {  } { { "ALU.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730790 ""} { "Info" "ISGN_ENTITY_NAME" "4 bit_shift_right " "Found entity 4: bit_shift_right" {  } { { "ALU.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730790 ""} { "Info" "ISGN_ENTITY_NAME" "5 bit_shift_left " "Found entity 5: bit_shift_left" {  } { { "ALU.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730790 ""} { "Info" "ISGN_ENTITY_NAME" "6 bitwise_and " "Found entity 6: bitwise_and" {  } { { "ALU.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730790 ""} { "Info" "ISGN_ENTITY_NAME" "7 bitwise_or " "Found entity 7: bitwise_or" {  } { { "ALU.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730790 ""} { "Info" "ISGN_ENTITY_NAME" "8 complement_op " "Found entity 8: complement_op" {  } { { "ALU.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730790 ""} { "Info" "ISGN_ENTITY_NAME" "9 bitwise_xor " "Found entity 9: bitwise_xor" {  } { { "ALU.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977730790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_module.v 1 1 " "Found 1 design units, including 1 entities, in source file divider_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_module " "Found entity 1: divider_module" {  } { { "divider_module.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/divider_module.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977730790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_interpolate.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_interpolate.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_interpolate " "Found entity 1: pll_interpolate" {  } { { "pll_interpolate.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_interpolate.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977730791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rx_ext top_level.v(100) " "Verilog HDL Implicit Net warning at top_level.v(100): created implicit net for \"uart_rx_ext\"" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977730791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_1_locked_dummy top_level.v(143) " "Verilog HDL Implicit Net warning at top_level.v(143): created implicit net for \"pll_1_locked_dummy\"" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977730791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_2_locked_dummy top_level.v(149) " "Verilog HDL Implicit Net warning at top_level.v(149): created implicit net for \"pll_2_locked_dummy\"" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977730791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749977730831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_module " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_module\"" {  } { { "top_level.v" "control_module" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977730832 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "one_hot control_unit.v(54) " "Verilog HDL or VHDL warning at control_unit.v(54): object \"one_hot\" assigned a value but never read" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749977730834 "|top_level|control_unit:control_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cyc_o control_unit.v(30) " "Output port \"cyc_o\" at control_unit.v(30) has no driver" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749977730834 "|top_level|control_unit:control_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lock_o control_unit.v(32) " "Output port \"lock_o\" at control_unit.v(32) has no driver" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749977730834 "|top_level|control_unit:control_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tagn_o control_unit.v(37) " "Output port \"tagn_o\" at control_unit.v(37) has no driver" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749977730834 "|top_level|control_unit:control_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_module control_unit:control_module\|divider_module:divider_module_internal " "Elaborating entity \"divider_module\" for hierarchy \"control_unit:control_module\|divider_module:divider_module_internal\"" {  } { { "control_unit.v" "divider_module_internal" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977730838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider_module.v" "LPM_DIVIDE_component" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/divider_module.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977730850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider_module.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/divider_module.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977730850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977730850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977730850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977730850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 20 " "Parameter \"lpm_pipeline\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977730850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977730850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977730850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 44 " "Parameter \"lpm_widthn\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977730850 ""}  } { { "divider_module.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/divider_module.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749977730850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_85t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85t " "Found entity 1: lpm_divide_85t" {  } { { "db/lpm_divide_85t.tdf" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/lpm_divide_85t.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977730871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_85t control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_85t:auto_generated " "Elaborating entity \"lpm_divide_85t\" for hierarchy \"control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_85t:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977730872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_aai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_aai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_aai " "Found entity 1: sign_div_unsign_aai" {  } { { "db/sign_div_unsign_aai.tdf" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/sign_div_unsign_aai.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977730874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_aai control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_85t:auto_generated\|sign_div_unsign_aai:divider " "Elaborating entity \"sign_div_unsign_aai\" for hierarchy \"control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_85t:auto_generated\|sign_div_unsign_aai:divider\"" {  } { { "db/lpm_divide_85t.tdf" "divider" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/lpm_divide_85t.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977730874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_08f " "Found entity 1: alt_u_div_08f" {  } { { "db/alt_u_div_08f.tdf" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/alt_u_div_08f.tdf" 66 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977730947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_08f control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_85t:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_08f:divider " "Elaborating entity \"alt_u_div_08f\" for hierarchy \"control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_85t:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_08f:divider\"" {  } { { "db/sign_div_unsign_aai.tdf" "divider" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/sign_div_unsign_aai.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977730947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977730994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977730994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t3c control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_85t:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_08f:divider\|add_sub_t3c:add_sub_0 " "Elaborating entity \"add_sub_t3c\" for hierarchy \"control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_85t:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_08f:divider\|add_sub_t3c:add_sub_0\"" {  } { { "db/alt_u_div_08f.tdf" "add_sub_0" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/alt_u_div_08f.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977730994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977731015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977731015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_85t:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_08f:divider\|add_sub_u3c:add_sub_1 " "Elaborating entity \"add_sub_u3c\" for hierarchy \"control_unit:control_module\|divider_module:divider_module_internal\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_85t:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_08f:divider\|add_sub_u3c:add_sub_1\"" {  } { { "db/alt_u_div_08f.tdf" "add_sub_1" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/alt_u_div_08f.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977731015 ""}
{ "Warning" "WSGN_SEARCH_FILE" "double_dabble.v 1 1 " "Using design file double_dabble.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 double_dabble " "Found entity 1: double_dabble" {  } { { "double_dabble.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/double_dabble.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977731018 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749977731018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble control_unit:control_module\|double_dabble:decimal_converter " "Elaborating entity \"double_dabble\" for hierarchy \"control_unit:control_module\|double_dabble:decimal_converter\"" {  } { { "control_unit.v" "decimal_converter" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977731018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_interface uart_interface:uart_module " "Elaborating entity \"uart_interface\" for hierarchy \"uart_interface:uart_module\"" {  } { { "top_level.v" "uart_module" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977731020 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_read_buffer_internal uart_interface.v(49) " "Verilog HDL or VHDL warning at uart_interface.v(49): object \"uart_read_buffer_internal\" assigned a value but never read" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749977731021 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_indicator uart_interface.v(51) " "Verilog HDL or VHDL warning at uart_interface.v(51): object \"uart_status_indicator\" assigned a value but never read" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749977731021 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_frame_receive_complete uart_interface.v(60) " "Verilog HDL warning at uart_interface.v(60): object uart_frame_receive_complete used but never assigned" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 60 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1749977731021 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_parity_error_flag uart_interface.v(61) " "Verilog HDL warning at uart_interface.v(61): object uart_parity_error_flag used but never assigned" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1749977731021 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_rx_data_out uart_interface.v(63) " "Verilog HDL warning at uart_interface.v(63): object uart_rx_data_out used but never assigned" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 63 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1749977731021 "|top_level|uart_interface:uart_module"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_interface.v(132) " "Verilog HDL Case Statement information at uart_interface.v(132): all case item expressions in this case statement are onehot" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 132 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1749977731021 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "uart_interface.v(107) " "Verilog HDL Case Statement warning at uart_interface.v(107): can't check case statement for completeness because the case expression has too many possible states" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 107 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1749977731021 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "uart_interface.v(160) " "Verilog HDL Case Statement warning at uart_interface.v(160): can't check case statement for completeness because the case expression has too many possible states" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 160 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1749977731021 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_rx_data_out\[7..0\] 0 uart_interface.v(63) " "Net \"uart_rx_data_out\[7..0\]\" at uart_interface.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749977731021 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_frame_receive_complete 0 uart_interface.v(60) " "Net \"uart_frame_receive_complete\" at uart_interface.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749977731021 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_parity_error_flag 0 uart_interface.v(61) " "Net \"uart_parity_error_flag\" at uart_interface.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749977731021 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "err_o uart_interface.v(35) " "Output port \"err_o\" at uart_interface.v(35) has no driver" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749977731021 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rty_o uart_interface.v(36) " "Output port \"rty_o\" at uart_interface.v(36) has no driver" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749977731021 "|top_level|uart_interface:uart_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tagn_o uart_interface.v(40) " "Output port \"tagn_o\" at uart_interface.v(40) has no driver" {  } { { "uart_interface.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749977731021 "|top_level|uart_interface:uart_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_module uart_interface:uart_module\|uart_tx_module:tx_module " "Elaborating entity \"uart_tx_module\" for hierarchy \"uart_interface:uart_module\|uart_tx_module:tx_module\"" {  } { { "uart_interface.v" "tx_module" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977731021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_counter frequency_counter:counter_module " "Elaborating entity \"frequency_counter\" for hierarchy \"frequency_counter:counter_module\"" {  } { { "top_level.v" "counter_module" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977731022 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "frequency_counter.v(83) " "Verilog HDL Case Statement warning at frequency_counter.v(83): can't check case statement for completeness because the case expression has too many possible states" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 83 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1749977731023 "|top_level|frequency_counter:counter_module"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "frequency_counter.v(95) " "Verilog HDL Case Statement warning at frequency_counter.v(95): can't check case statement for completeness because the case expression has too many possible states" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 95 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1749977731023 "|top_level|frequency_counter:counter_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "register_window frequency_counter.v(43) " "Output port \"register_window\" at frequency_counter.v(43) has no driver" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749977731023 "|top_level|frequency_counter:counter_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "status\[0\] frequency_counter.v(45) " "Output port \"status\[0\]\" at frequency_counter.v(45) has no driver" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749977731023 "|top_level|frequency_counter:counter_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "err_o frequency_counter.v(37) " "Output port \"err_o\" at frequency_counter.v(37) has no driver" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749977731023 "|top_level|frequency_counter:counter_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rty_o frequency_counter.v(38) " "Output port \"rty_o\" at frequency_counter.v(38) has no driver" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749977731023 "|top_level|frequency_counter:counter_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tagn_o frequency_counter.v(40) " "Output port \"tagn_o\" at frequency_counter.v(40) has no driver" {  } { { "frequency_counter.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749977731023 "|top_level|frequency_counter:counter_module"}
{ "Warning" "WSGN_SEARCH_FILE" "pll_module.v 1 1 " "Using design file pll_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module " "Found entity 1: pll_module" {  } { { "pll_module.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977731025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749977731025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_module pll_module:ref_pll_module " "Elaborating entity \"pll_module\" for hierarchy \"pll_module:ref_pll_module\"" {  } { { "top_level.v" "ref_pll_module" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977731025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_module:ref_pll_module\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_module:ref_pll_module\|altpll:altpll_component\"" {  } { { "pll_module.v" "altpll_component" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977731039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_module:ref_pll_module\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_module:ref_pll_module\|altpll:altpll_component\"" {  } { { "pll_module.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977731040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_module:ref_pll_module\|altpll:altpll_component " "Instantiated megafunction \"pll_module:ref_pll_module\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type LOW " "Parameter \"bandwidth_type\" = \"LOW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_module " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_module\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731040 ""}  } { { "pll_module.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749977731040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_module_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_module_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module_altpll1 " "Found entity 1: pll_module_altpll1" {  } { { "db/pll_module_altpll1.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977731063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977731063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_module_altpll1 pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated " "Elaborating entity \"pll_module_altpll1\" for hierarchy \"pll_module:ref_pll_module\|altpll:altpll_component\|pll_module_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977731063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_interpolate pll_interpolate:ref_pll_interpolate " "Elaborating entity \"pll_interpolate\" for hierarchy \"pll_interpolate:ref_pll_interpolate\"" {  } { { "top_level.v" "ref_pll_interpolate" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977731067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_interpolate:ref_pll_interpolate\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_interpolate:ref_pll_interpolate\|altpll:altpll_component\"" {  } { { "pll_interpolate.v" "altpll_component" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_interpolate.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977731070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_interpolate:ref_pll_interpolate\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_interpolate:ref_pll_interpolate\|altpll:altpll_component\"" {  } { { "pll_interpolate.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_interpolate.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977731071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_interpolate:ref_pll_interpolate\|altpll:altpll_component " "Instantiated megafunction \"pll_interpolate:ref_pll_interpolate\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type LOW " "Parameter \"bandwidth_type\" = \"LOW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_interpolate " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_interpolate\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977731071 ""}  } { { "pll_interpolate.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_interpolate.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749977731071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_interpolate_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_interpolate_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_interpolate_altpll " "Found entity 1: pll_interpolate_altpll" {  } { { "db/pll_interpolate_altpll.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_interpolate_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977731094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977731094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_interpolate_altpll pll_interpolate:ref_pll_interpolate\|altpll:altpll_component\|pll_interpolate_altpll:auto_generated " "Elaborating entity \"pll_interpolate_altpll\" for hierarchy \"pll_interpolate:ref_pll_interpolate\|altpll:altpll_component\|pll_interpolate_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977731094 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_i " "Net \"rst_i\" is missing source, defaulting to GND" {  } { { "top_level.v" "rst_i" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1749977731325 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tagn_i " "Net \"tagn_i\" is missing source, defaulting to GND" {  } { { "top_level.v" "tagn_i" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1749977731325 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1749977731325 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "control_unit:control_module\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"control_unit:control_module\|Mult0\"" {  } { { "control_unit.v" "Mult0" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 216 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749977732411 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "control_unit:control_module\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"control_unit:control_module\|Mult1\"" {  } { { "control_unit.v" "Mult1" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 216 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749977732411 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1749977732411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:control_module\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"control_unit:control_module\|lpm_mult:Mult0\"" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 216 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977732433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:control_module\|lpm_mult:Mult0 " "Instantiated megafunction \"control_unit:control_module\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732434 ""}  } { { "control_unit.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 216 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749977732434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5qs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5qs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5qs " "Found entity 1: mult_5qs" {  } { { "db/mult_5qs.tdf" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/mult_5qs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977732455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977732455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:control_module\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"control_unit:control_module\|lpm_mult:Mult1\"" {  } { { "control_unit.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 216 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977732457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:control_module\|lpm_mult:Mult1 " "Instantiated megafunction \"control_unit:control_module\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749977732457 ""}  } { { "control_unit.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v" 216 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749977732457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1qs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1qs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1qs " "Found entity 1: mult_1qs" {  } { { "db/mult_1qs.tdf" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/mult_1qs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749977732477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977732477 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749977732735 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "68 " "Ignored 68 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "68 " "Ignored 68 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1749977732775 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1749977732775 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_port\[5\] GND " "Pin \"led_port\[5\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749977733260 "|top_level|led_port[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_port\[6\] GND " "Pin \"led_port\[6\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749977733260 "|top_level|led_port[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_port\[7\] GND " "Pin \"led_port\[7\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749977733260 "|top_level|led_port[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_port\[8\] GND " "Pin \"led_port\[8\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749977733260 "|top_level|led_port[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_port\[9\] GND " "Pin \"led_port\[9\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749977733260 "|top_level|led_port[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "status_led\[0\] GND " "Pin \"status_led\[0\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749977733260 "|top_level|status_led[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749977733260 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749977733362 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "control_unit.v 7 " "Ignored 7 assignments for entity \"control_unit.v\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Precision Synthesis\" -entity control_unit.v " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Precision Synthesis\" -entity control_unit.v was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749977734253 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749977734253 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749977734253 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749977734253 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749977734253 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749977734253 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity control_unit.v -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity control_unit.v -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1749977734253 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1749977734253 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/output_files/frequency_counter_assembly.map.smsg " "Generated suppressed messages file /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/output_files/frequency_counter_assembly.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977734272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749977734429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749977734429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3888 " "Implemented 3888 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749977734594 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749977734594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3859 " "Implemented 3859 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749977734594 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1749977734594 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1749977734594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749977734594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749977734608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 15 15:55:34 2025 " "Processing ended: Sun Jun 15 15:55:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749977734608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749977734608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749977734608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749977734608 ""}
