<profile>

<section name = "Vivado HLS Report for 'convergence_do_convergence'" level="0">
<item name = "Date">Fri Dec 13 12:54:15 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">fractale_hls</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100tcsg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.908, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">399, 399, 399, 399, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 1960</column>
<column name="Register">-, -, 400, -</column>
<specialColumn name="Available">270, 240, 126800, 63400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1749, 401, 1, 401</column>
<column name="out_x">101, 21, 10, 210</column>
<column name="out_y">101, 21, 9, 189</column>
<column name="s_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">400, 0, 400, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, convergence::do_convergence, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, convergence::do_convergence, return value</column>
<column name="zoom">in, 32, ap_none, zoom, pointer</column>
<column name="offset_X">in, 32, ap_none, offset_X, pointer</column>
<column name="offset_Y">in, 32, ap_none, offset_Y, pointer</column>
<column name="s_out_din">out, 8, ap_fifo, s_out, pointer</column>
<column name="s_out_full_n">in, 1, ap_fifo, s_out, pointer</column>
<column name="s_out_write">out, 1, ap_fifo, s_out, pointer</column>
<column name="out_x">out, 10, ap_vld, out_x, pointer</column>
<column name="out_x_ap_vld">out, 1, ap_vld, out_x, pointer</column>
<column name="out_y">out, 9, ap_vld, out_y, pointer</column>
<column name="out_y_ap_vld">out, 1, ap_vld, out_y, pointer</column>
</table>
</item>
</section>
</profile>
