{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611074514904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611074514912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 19 18:41:54 2021 " "Processing started: Tue Jan 19 18:41:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611074514912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1611074514912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory_driver -c testbench --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory_driver -c testbench --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1611074514912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1611074516183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1611074516184 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "button.v " "Can't analyze file -- file button.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1611074536120 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_register.v(45) " "Verilog HDL information at shift_register.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "shift_register.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/shift_register.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1611074536127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611074536132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1611074536132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_driver " "Found entity 1: memory_driver" {  } { { "memory_driver.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611074536134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1611074536134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611074536135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1611074536135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1611074536479 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(44) " "Verilog HDL warning at testbench.v(44): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v" 44 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1611074536485 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.v(56) " "Verilog HDL warning at testbench.v(56): assignments to clk create a combinational loop" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v" 56 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1611074536485 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(98) " "Verilog HDL warning at testbench.v(98): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v" 98 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1611074536485 "|testbench"}
{ "Warning" "WSGN_SEARCH_FILE" "button_counter.v 1 1 " "Using design file button_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 button_counter " "Found entity 1: button_counter" {  } { { "button_counter.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/button_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611074536504 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1611074536504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_counter button_counter:dut_1 " "Elaborating entity \"button_counter\" for hierarchy \"button_counter:dut_1\"" {  } { { "testbench.v" "dut_1" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1611074536505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 button_counter.v(50) " "Verilog HDL assignment warning at button_counter.v(50): truncated value with size 32 to match size of target (8)" {  } { { "button_counter.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/button_counter.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611074536509 "|testbench|button_counter:dut_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_driver memory_driver:dut_2 " "Elaborating entity \"memory_driver\" for hierarchy \"memory_driver:dut_2\"" {  } { { "testbench.v" "dut_2" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1611074536511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 memory_driver.v(26) " "Verilog HDL assignment warning at memory_driver.v(26): truncated value with size 7 to match size of target (4)" {  } { { "memory_driver.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611074536516 "|testbench|memory_driver:dut_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 memory_driver.v(87) " "Verilog HDL assignment warning at memory_driver.v(87): truncated value with size 32 to match size of target (6)" {  } { { "memory_driver.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611074536516 "|testbench|memory_driver:dut_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 memory_driver.v(98) " "Verilog HDL assignment warning at memory_driver.v(98): truncated value with size 32 to match size of target (6)" {  } { { "memory_driver.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611074536516 "|testbench|memory_driver:dut_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_driver.v(126) " "Verilog HDL assignment warning at memory_driver.v(126): truncated value with size 32 to match size of target (4)" {  } { { "memory_driver.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611074536516 "|testbench|memory_driver:dut_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_driver.v(137) " "Verilog HDL assignment warning at memory_driver.v(137): truncated value with size 32 to match size of target (4)" {  } { { "memory_driver.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611074536516 "|testbench|memory_driver:dut_2"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.v" "clk" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611074536741 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611074536741 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1611074538005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1375 " "Peak virtual memory: 1375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611074538585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 19 18:42:18 2021 " "Processing ended: Tue Jan 19 18:42:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611074538585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611074538585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611074538585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1611074538585 ""}
