
TOF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cdc  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08003eb4  08003eb4  00004eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ec4  08003ec4  00005010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003ec4  08003ec4  00005010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003ec4  08003ec4  00005010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ec4  08003ec4  00004ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ec8  08003ec8  00004ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08003ecc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000dc  20000010  08003edc  00005010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  08003edc  000050ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a2d0  00000000  00000000  00005040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c4f  00000000  00000000  0000f310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a70  00000000  00000000  00010f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007ef  00000000  00000000  000119d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cdb8  00000000  00000000  000121bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c381  00000000  00000000  0002ef77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b3f34  00000000  00000000  0003b2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ef22c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b50  00000000  00000000  000ef270  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000f1dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003e9c 	.word	0x08003e9c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	08003e9c 	.word	0x08003e9c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__gedf2>:
 8000590:	f04f 3cff 	mov.w	ip, #4294967295
 8000594:	e006      	b.n	80005a4 <__cmpdf2+0x4>
 8000596:	bf00      	nop

08000598 <__ledf2>:
 8000598:	f04f 0c01 	mov.w	ip, #1
 800059c:	e002      	b.n	80005a4 <__cmpdf2+0x4>
 800059e:	bf00      	nop

080005a0 <__cmpdf2>:
 80005a0:	f04f 0c01 	mov.w	ip, #1
 80005a4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80005a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005b4:	bf18      	it	ne
 80005b6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80005ba:	d01b      	beq.n	80005f4 <__cmpdf2+0x54>
 80005bc:	b001      	add	sp, #4
 80005be:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80005c2:	bf0c      	ite	eq
 80005c4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80005c8:	ea91 0f03 	teqne	r1, r3
 80005cc:	bf02      	ittt	eq
 80005ce:	ea90 0f02 	teqeq	r0, r2
 80005d2:	2000      	moveq	r0, #0
 80005d4:	4770      	bxeq	lr
 80005d6:	f110 0f00 	cmn.w	r0, #0
 80005da:	ea91 0f03 	teq	r1, r3
 80005de:	bf58      	it	pl
 80005e0:	4299      	cmppl	r1, r3
 80005e2:	bf08      	it	eq
 80005e4:	4290      	cmpeq	r0, r2
 80005e6:	bf2c      	ite	cs
 80005e8:	17d8      	asrcs	r0, r3, #31
 80005ea:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80005ee:	f040 0001 	orr.w	r0, r0, #1
 80005f2:	4770      	bx	lr
 80005f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005fc:	d102      	bne.n	8000604 <__cmpdf2+0x64>
 80005fe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000602:	d107      	bne.n	8000614 <__cmpdf2+0x74>
 8000604:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000608:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800060c:	d1d6      	bne.n	80005bc <__cmpdf2+0x1c>
 800060e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000612:	d0d3      	beq.n	80005bc <__cmpdf2+0x1c>
 8000614:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <__aeabi_cdrcmple>:
 800061c:	4684      	mov	ip, r0
 800061e:	4610      	mov	r0, r2
 8000620:	4662      	mov	r2, ip
 8000622:	468c      	mov	ip, r1
 8000624:	4619      	mov	r1, r3
 8000626:	4663      	mov	r3, ip
 8000628:	e000      	b.n	800062c <__aeabi_cdcmpeq>
 800062a:	bf00      	nop

0800062c <__aeabi_cdcmpeq>:
 800062c:	b501      	push	{r0, lr}
 800062e:	f7ff ffb7 	bl	80005a0 <__cmpdf2>
 8000632:	2800      	cmp	r0, #0
 8000634:	bf48      	it	mi
 8000636:	f110 0f00 	cmnmi.w	r0, #0
 800063a:	bd01      	pop	{r0, pc}

0800063c <__aeabi_dcmpeq>:
 800063c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000640:	f7ff fff4 	bl	800062c <__aeabi_cdcmpeq>
 8000644:	bf0c      	ite	eq
 8000646:	2001      	moveq	r0, #1
 8000648:	2000      	movne	r0, #0
 800064a:	f85d fb08 	ldr.w	pc, [sp], #8
 800064e:	bf00      	nop

08000650 <__aeabi_dcmplt>:
 8000650:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000654:	f7ff ffea 	bl	800062c <__aeabi_cdcmpeq>
 8000658:	bf34      	ite	cc
 800065a:	2001      	movcc	r0, #1
 800065c:	2000      	movcs	r0, #0
 800065e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000662:	bf00      	nop

08000664 <__aeabi_dcmple>:
 8000664:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000668:	f7ff ffe0 	bl	800062c <__aeabi_cdcmpeq>
 800066c:	bf94      	ite	ls
 800066e:	2001      	movls	r0, #1
 8000670:	2000      	movhi	r0, #0
 8000672:	f85d fb08 	ldr.w	pc, [sp], #8
 8000676:	bf00      	nop

08000678 <__aeabi_dcmpge>:
 8000678:	f84d ed08 	str.w	lr, [sp, #-8]!
 800067c:	f7ff ffce 	bl	800061c <__aeabi_cdrcmple>
 8000680:	bf94      	ite	ls
 8000682:	2001      	movls	r0, #1
 8000684:	2000      	movhi	r0, #0
 8000686:	f85d fb08 	ldr.w	pc, [sp], #8
 800068a:	bf00      	nop

0800068c <__aeabi_dcmpgt>:
 800068c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000690:	f7ff ffc4 	bl	800061c <__aeabi_cdrcmple>
 8000694:	bf34      	ite	cc
 8000696:	2001      	movcc	r0, #1
 8000698:	2000      	movcs	r0, #0
 800069a:	f85d fb08 	ldr.w	pc, [sp], #8
 800069e:	bf00      	nop

080006a0 <writeReg>:

//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
// Write an 8-bit register
void writeReg(uint8_t reg, uint8_t value) {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b086      	sub	sp, #24
 80006a4:	af04      	add	r7, sp, #16
 80006a6:	4603      	mov	r3, r0
 80006a8:	460a      	mov	r2, r1
 80006aa:	71fb      	strb	r3, [r7, #7]
 80006ac:	4613      	mov	r3, r2
 80006ae:	71bb      	strb	r3, [r7, #6]

  msgBuffer[0] = value; // Assign the value to the buffer.
 80006b0:	4a0c      	ldr	r2, [pc, #48]	@ (80006e4 <writeReg+0x44>)
 80006b2:	79bb      	ldrb	r3, [r7, #6]
 80006b4:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 80006b6:	4b0c      	ldr	r3, [pc, #48]	@ (80006e8 <writeReg+0x48>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	4619      	mov	r1, r3
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	b29a      	uxth	r2, r3
 80006c0:	2364      	movs	r3, #100	@ 0x64
 80006c2:	9302      	str	r3, [sp, #8]
 80006c4:	2301      	movs	r3, #1
 80006c6:	9301      	str	r3, [sp, #4]
 80006c8:	4b06      	ldr	r3, [pc, #24]	@ (80006e4 <writeReg+0x44>)
 80006ca:	9300      	str	r3, [sp, #0]
 80006cc:	2301      	movs	r3, #1
 80006ce:	4807      	ldr	r0, [pc, #28]	@ (80006ec <writeReg+0x4c>)
 80006d0:	f001 fe88 	bl	80023e4 <HAL_I2C_Mem_Write>
 80006d4:	4603      	mov	r3, r0
 80006d6:	461a      	mov	r2, r3
 80006d8:	4b05      	ldr	r3, [pc, #20]	@ (80006f0 <writeReg+0x50>)
 80006da:	701a      	strb	r2, [r3, #0]
}
 80006dc:	bf00      	nop
 80006de:	3708      	adds	r7, #8
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	2000008c 	.word	0x2000008c
 80006e8:	20000000 	.word	0x20000000
 80006ec:	20000038 	.word	0x20000038
 80006f0:	20000090 	.word	0x20000090

080006f4 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b086      	sub	sp, #24
 80006f8:	af04      	add	r7, sp, #16
 80006fa:	4603      	mov	r3, r0
 80006fc:	460a      	mov	r2, r1
 80006fe:	71fb      	strb	r3, [r7, #7]
 8000700:	4613      	mov	r3, r2
 8000702:	80bb      	strh	r3, [r7, #4]

  memcpy(msgBuffer, &value, 2); // Assign the value to the buffer.
 8000704:	88ba      	ldrh	r2, [r7, #4]
 8000706:	4b0c      	ldr	r3, [pc, #48]	@ (8000738 <writeReg16Bit+0x44>)
 8000708:	801a      	strh	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 800070a:	4b0c      	ldr	r3, [pc, #48]	@ (800073c <writeReg16Bit+0x48>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	4619      	mov	r1, r3
 8000710:	79fb      	ldrb	r3, [r7, #7]
 8000712:	b29a      	uxth	r2, r3
 8000714:	2364      	movs	r3, #100	@ 0x64
 8000716:	9302      	str	r3, [sp, #8]
 8000718:	2302      	movs	r3, #2
 800071a:	9301      	str	r3, [sp, #4]
 800071c:	4b06      	ldr	r3, [pc, #24]	@ (8000738 <writeReg16Bit+0x44>)
 800071e:	9300      	str	r3, [sp, #0]
 8000720:	2301      	movs	r3, #1
 8000722:	4807      	ldr	r0, [pc, #28]	@ (8000740 <writeReg16Bit+0x4c>)
 8000724:	f001 fe5e 	bl	80023e4 <HAL_I2C_Mem_Write>
 8000728:	4603      	mov	r3, r0
 800072a:	461a      	mov	r2, r3
 800072c:	4b05      	ldr	r3, [pc, #20]	@ (8000744 <writeReg16Bit+0x50>)
 800072e:	701a      	strb	r2, [r3, #0]
}
 8000730:	bf00      	nop
 8000732:	3708      	adds	r7, #8
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	2000008c 	.word	0x2000008c
 800073c:	20000000 	.word	0x20000000
 8000740:	20000038 	.word	0x20000038
 8000744:	20000090 	.word	0x20000090

08000748 <readReg>:
  memcpy(msgBuffer, &value, 4); // Assign the value to the buffer.
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
 8000748:	b580      	push	{r7, lr}
 800074a:	b088      	sub	sp, #32
 800074c:	af04      	add	r7, sp, #16
 800074e:	4603      	mov	r3, r0
 8000750:	71fb      	strb	r3, [r7, #7]
  uint8_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8000752:	4b0f      	ldr	r3, [pc, #60]	@ (8000790 <readReg+0x48>)
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	f043 0301 	orr.w	r3, r3, #1
 800075a:	b2db      	uxtb	r3, r3
 800075c:	4619      	mov	r1, r3
 800075e:	79fb      	ldrb	r3, [r7, #7]
 8000760:	b29a      	uxth	r2, r3
 8000762:	2364      	movs	r3, #100	@ 0x64
 8000764:	9302      	str	r3, [sp, #8]
 8000766:	2301      	movs	r3, #1
 8000768:	9301      	str	r3, [sp, #4]
 800076a:	4b0a      	ldr	r3, [pc, #40]	@ (8000794 <readReg+0x4c>)
 800076c:	9300      	str	r3, [sp, #0]
 800076e:	2301      	movs	r3, #1
 8000770:	4809      	ldr	r0, [pc, #36]	@ (8000798 <readReg+0x50>)
 8000772:	f001 ff4b 	bl	800260c <HAL_I2C_Mem_Read>
 8000776:	4603      	mov	r3, r0
 8000778:	461a      	mov	r2, r3
 800077a:	4b08      	ldr	r3, [pc, #32]	@ (800079c <readReg+0x54>)
 800077c:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 800077e:	4b05      	ldr	r3, [pc, #20]	@ (8000794 <readReg+0x4c>)
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	73fb      	strb	r3, [r7, #15]

  return value;
 8000784:	7bfb      	ldrb	r3, [r7, #15]
}
 8000786:	4618      	mov	r0, r3
 8000788:	3710      	adds	r7, #16
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	20000000 	.word	0x20000000
 8000794:	2000008c 	.word	0x2000008c
 8000798:	20000038 	.word	0x20000038
 800079c:	20000090 	.word	0x20000090

080007a0 <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b088      	sub	sp, #32
 80007a4:	af04      	add	r7, sp, #16
 80007a6:	4603      	mov	r3, r0
 80007a8:	71fb      	strb	r3, [r7, #7]
  uint16_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 80007aa:	4b0f      	ldr	r3, [pc, #60]	@ (80007e8 <readReg16Bit+0x48>)
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	f043 0301 	orr.w	r3, r3, #1
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	4619      	mov	r1, r3
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	b29a      	uxth	r2, r3
 80007ba:	2364      	movs	r3, #100	@ 0x64
 80007bc:	9302      	str	r3, [sp, #8]
 80007be:	2302      	movs	r3, #2
 80007c0:	9301      	str	r3, [sp, #4]
 80007c2:	4b0a      	ldr	r3, [pc, #40]	@ (80007ec <readReg16Bit+0x4c>)
 80007c4:	9300      	str	r3, [sp, #0]
 80007c6:	2301      	movs	r3, #1
 80007c8:	4809      	ldr	r0, [pc, #36]	@ (80007f0 <readReg16Bit+0x50>)
 80007ca:	f001 ff1f 	bl	800260c <HAL_I2C_Mem_Read>
 80007ce:	4603      	mov	r3, r0
 80007d0:	461a      	mov	r2, r3
 80007d2:	4b08      	ldr	r3, [pc, #32]	@ (80007f4 <readReg16Bit+0x54>)
 80007d4:	701a      	strb	r2, [r3, #0]
  memcpy(&value, msgBuffer, 2);
 80007d6:	4b05      	ldr	r3, [pc, #20]	@ (80007ec <readReg16Bit+0x4c>)
 80007d8:	881b      	ldrh	r3, [r3, #0]
 80007da:	81fb      	strh	r3, [r7, #14]

  return value;
 80007dc:	89fb      	ldrh	r3, [r7, #14]
}
 80007de:	4618      	mov	r0, r3
 80007e0:	3710      	adds	r7, #16
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	20000000 	.word	0x20000000
 80007ec:	2000008c 	.word	0x2000008c
 80007f0:	20000038 	.word	0x20000038
 80007f4:	20000090 	.word	0x20000090

080007f8 <writeMulti>:
  return value;
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b086      	sub	sp, #24
 80007fc:	af04      	add	r7, sp, #16
 80007fe:	4603      	mov	r3, r0
 8000800:	6039      	str	r1, [r7, #0]
 8000802:	71fb      	strb	r3, [r7, #7]
 8000804:	4613      	mov	r3, r2
 8000806:	71bb      	strb	r3, [r7, #6]

  memcpy(msgBuffer, src, 4);
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	461a      	mov	r2, r3
 800080e:	4b0d      	ldr	r3, [pc, #52]	@ (8000844 <writeMulti+0x4c>)
 8000810:	601a      	str	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT);
 8000812:	4b0d      	ldr	r3, [pc, #52]	@ (8000848 <writeMulti+0x50>)
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	4618      	mov	r0, r3
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	b29a      	uxth	r2, r3
 800081c:	79bb      	ldrb	r3, [r7, #6]
 800081e:	b29b      	uxth	r3, r3
 8000820:	2164      	movs	r1, #100	@ 0x64
 8000822:	9102      	str	r1, [sp, #8]
 8000824:	9301      	str	r3, [sp, #4]
 8000826:	4b07      	ldr	r3, [pc, #28]	@ (8000844 <writeMulti+0x4c>)
 8000828:	9300      	str	r3, [sp, #0]
 800082a:	2301      	movs	r3, #1
 800082c:	4601      	mov	r1, r0
 800082e:	4807      	ldr	r0, [pc, #28]	@ (800084c <writeMulti+0x54>)
 8000830:	f001 fdd8 	bl	80023e4 <HAL_I2C_Mem_Write>
 8000834:	4603      	mov	r3, r0
 8000836:	461a      	mov	r2, r3
 8000838:	4b05      	ldr	r3, [pc, #20]	@ (8000850 <writeMulti+0x58>)
 800083a:	701a      	strb	r2, [r3, #0]
}
 800083c:	bf00      	nop
 800083e:	3708      	adds	r7, #8
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	2000008c 	.word	0x2000008c
 8000848:	20000000 	.word	0x20000000
 800084c:	20000038 	.word	0x20000038
 8000850:	20000090 	.word	0x20000090

08000854 <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
 8000854:	b580      	push	{r7, lr}
 8000856:	b086      	sub	sp, #24
 8000858:	af04      	add	r7, sp, #16
 800085a:	4603      	mov	r3, r0
 800085c:	6039      	str	r1, [r7, #0]
 800085e:	71fb      	strb	r3, [r7, #7]
 8000860:	4613      	mov	r3, r2
 8000862:	71bb      	strb	r3, [r7, #6]

	i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 8000864:	4b0d      	ldr	r3, [pc, #52]	@ (800089c <readMulti+0x48>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	f043 0301 	orr.w	r3, r3, #1
 800086c:	b2db      	uxtb	r3, r3
 800086e:	4618      	mov	r0, r3
 8000870:	79fb      	ldrb	r3, [r7, #7]
 8000872:	b29a      	uxth	r2, r3
 8000874:	79bb      	ldrb	r3, [r7, #6]
 8000876:	b29b      	uxth	r3, r3
 8000878:	2164      	movs	r1, #100	@ 0x64
 800087a:	9102      	str	r1, [sp, #8]
 800087c:	9301      	str	r3, [sp, #4]
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	9300      	str	r3, [sp, #0]
 8000882:	2301      	movs	r3, #1
 8000884:	4601      	mov	r1, r0
 8000886:	4806      	ldr	r0, [pc, #24]	@ (80008a0 <readMulti+0x4c>)
 8000888:	f001 fec0 	bl	800260c <HAL_I2C_Mem_Read>
 800088c:	4603      	mov	r3, r0
 800088e:	461a      	mov	r2, r3
 8000890:	4b04      	ldr	r3, [pc, #16]	@ (80008a4 <readMulti+0x50>)
 8000892:	701a      	strb	r2, [r3, #0]
}
 8000894:	bf00      	nop
 8000896:	3708      	adds	r7, #8
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	20000000 	.word	0x20000000
 80008a0:	20000038 	.word	0x20000038
 80008a4:	20000090 	.word	0x20000090

080008a8 <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
bool initVL53L0X(bool io_2v8, I2C_HandleTypeDef *handler){
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b086      	sub	sp, #24
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	4603      	mov	r3, r0
 80008b0:	6039      	str	r1, [r7, #0]
 80008b2:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // Handler
  memcpy(&VL53L0X_I2C_Handler, handler, sizeof(*handler));
 80008b4:	2254      	movs	r2, #84	@ 0x54
 80008b6:	6839      	ldr	r1, [r7, #0]
 80008b8:	4854      	ldr	r0, [pc, #336]	@ (8000a0c <initVL53L0X+0x164>)
 80008ba:	f003 fae1 	bl	8003e80 <memcpy>

  // Reset the message buffer.
  msgBuffer[0] = 0;
 80008be:	4b54      	ldr	r3, [pc, #336]	@ (8000a10 <initVL53L0X+0x168>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	701a      	strb	r2, [r3, #0]
  msgBuffer[1] = 0;
 80008c4:	4b52      	ldr	r3, [pc, #328]	@ (8000a10 <initVL53L0X+0x168>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	705a      	strb	r2, [r3, #1]
  msgBuffer[2] = 0;
 80008ca:	4b51      	ldr	r3, [pc, #324]	@ (8000a10 <initVL53L0X+0x168>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	709a      	strb	r2, [r3, #2]
  msgBuffer[3] = 0;
 80008d0:	4b4f      	ldr	r3, [pc, #316]	@ (8000a10 <initVL53L0X+0x168>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	70da      	strb	r2, [r3, #3]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 80008d6:	79fb      	ldrb	r3, [r7, #7]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d00a      	beq.n	80008f2 <initVL53L0X+0x4a>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 80008dc:	2089      	movs	r0, #137	@ 0x89
 80008de:	f7ff ff33 	bl	8000748 <readReg>
 80008e2:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 80008e4:	f043 0301 	orr.w	r3, r3, #1
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	4619      	mov	r1, r3
 80008ec:	2089      	movs	r0, #137	@ 0x89
 80008ee:	f7ff fed7 	bl	80006a0 <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 80008f2:	2100      	movs	r1, #0
 80008f4:	2088      	movs	r0, #136	@ 0x88
 80008f6:	f7ff fed3 	bl	80006a0 <writeReg>

  writeReg(0x80, 0x01);
 80008fa:	2101      	movs	r1, #1
 80008fc:	2080      	movs	r0, #128	@ 0x80
 80008fe:	f7ff fecf 	bl	80006a0 <writeReg>
  writeReg(0xFF, 0x01);
 8000902:	2101      	movs	r1, #1
 8000904:	20ff      	movs	r0, #255	@ 0xff
 8000906:	f7ff fecb 	bl	80006a0 <writeReg>
  writeReg(0x00, 0x00);
 800090a:	2100      	movs	r1, #0
 800090c:	2000      	movs	r0, #0
 800090e:	f7ff fec7 	bl	80006a0 <writeReg>
  g_stopVariable = readReg(0x91);
 8000912:	2091      	movs	r0, #145	@ 0x91
 8000914:	f7ff ff18 	bl	8000748 <readReg>
 8000918:	4603      	mov	r3, r0
 800091a:	461a      	mov	r2, r3
 800091c:	4b3d      	ldr	r3, [pc, #244]	@ (8000a14 <initVL53L0X+0x16c>)
 800091e:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 8000920:	2101      	movs	r1, #1
 8000922:	2000      	movs	r0, #0
 8000924:	f7ff febc 	bl	80006a0 <writeReg>
  writeReg(0xFF, 0x00);
 8000928:	2100      	movs	r1, #0
 800092a:	20ff      	movs	r0, #255	@ 0xff
 800092c:	f7ff feb8 	bl	80006a0 <writeReg>
  writeReg(0x80, 0x00);
 8000930:	2100      	movs	r1, #0
 8000932:	2080      	movs	r0, #128	@ 0x80
 8000934:	f7ff feb4 	bl	80006a0 <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 8000938:	2060      	movs	r0, #96	@ 0x60
 800093a:	f7ff ff05 	bl	8000748 <readReg>
 800093e:	4603      	mov	r3, r0
 8000940:	f043 0312 	orr.w	r3, r3, #18
 8000944:	b2db      	uxtb	r3, r3
 8000946:	4619      	mov	r1, r3
 8000948:	2060      	movs	r0, #96	@ 0x60
 800094a:	f7ff fea9 	bl	80006a0 <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 800094e:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8000952:	f000 fa09 	bl	8000d68 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8000956:	21ff      	movs	r1, #255	@ 0xff
 8000958:	2001      	movs	r0, #1
 800095a:	f7ff fea1 	bl	80006a0 <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 800095e:	f107 0213 	add.w	r2, r7, #19
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	4611      	mov	r1, r2
 8000968:	4618      	mov	r0, r3
 800096a:	f000 fd73 	bl	8001454 <getSpadInfo>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d101      	bne.n	8000978 <initVL53L0X+0xd0>
 8000974:	2300      	movs	r3, #0
 8000976:	e1ee      	b.n	8000d56 <initVL53L0X+0x4ae>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8000978:	f107 030c 	add.w	r3, r7, #12
 800097c:	2206      	movs	r2, #6
 800097e:	4619      	mov	r1, r3
 8000980:	20b0      	movs	r0, #176	@ 0xb0
 8000982:	f7ff ff67 	bl	8000854 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 8000986:	2101      	movs	r1, #1
 8000988:	20ff      	movs	r0, #255	@ 0xff
 800098a:	f7ff fe89 	bl	80006a0 <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 800098e:	2100      	movs	r1, #0
 8000990:	204f      	movs	r0, #79	@ 0x4f
 8000992:	f7ff fe85 	bl	80006a0 <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8000996:	212c      	movs	r1, #44	@ 0x2c
 8000998:	204e      	movs	r0, #78	@ 0x4e
 800099a:	f7ff fe81 	bl	80006a0 <writeReg>
  writeReg(0xFF, 0x00);
 800099e:	2100      	movs	r1, #0
 80009a0:	20ff      	movs	r0, #255	@ 0xff
 80009a2:	f7ff fe7d 	bl	80006a0 <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 80009a6:	21b4      	movs	r1, #180	@ 0xb4
 80009a8:	20b6      	movs	r0, #182	@ 0xb6
 80009aa:	f7ff fe79 	bl	80006a0 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 80009ae:	7cfb      	ldrb	r3, [r7, #19]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <initVL53L0X+0x110>
 80009b4:	230c      	movs	r3, #12
 80009b6:	e000      	b.n	80009ba <initVL53L0X+0x112>
 80009b8:	2300      	movs	r3, #0
 80009ba:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 80009bc:	2300      	movs	r3, #0
 80009be:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 80009c0:	2300      	movs	r3, #0
 80009c2:	75bb      	strb	r3, [r7, #22]
 80009c4:	e03f      	b.n	8000a46 <initVL53L0X+0x19e>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 80009c6:	7dba      	ldrb	r2, [r7, #22]
 80009c8:	7d7b      	ldrb	r3, [r7, #21]
 80009ca:	429a      	cmp	r2, r3
 80009cc:	d303      	bcc.n	80009d6 <initVL53L0X+0x12e>
 80009ce:	7d3b      	ldrb	r3, [r7, #20]
 80009d0:	7dfa      	ldrb	r2, [r7, #23]
 80009d2:	429a      	cmp	r2, r3
 80009d4:	d120      	bne.n	8000a18 <initVL53L0X+0x170>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 80009d6:	7dbb      	ldrb	r3, [r7, #22]
 80009d8:	08db      	lsrs	r3, r3, #3
 80009da:	b2d8      	uxtb	r0, r3
 80009dc:	4603      	mov	r3, r0
 80009de:	3318      	adds	r3, #24
 80009e0:	443b      	add	r3, r7
 80009e2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80009e6:	b25a      	sxtb	r2, r3
 80009e8:	7dbb      	ldrb	r3, [r7, #22]
 80009ea:	f003 0307 	and.w	r3, r3, #7
 80009ee:	2101      	movs	r1, #1
 80009f0:	fa01 f303 	lsl.w	r3, r1, r3
 80009f4:	b25b      	sxtb	r3, r3
 80009f6:	43db      	mvns	r3, r3
 80009f8:	b25b      	sxtb	r3, r3
 80009fa:	4013      	ands	r3, r2
 80009fc:	b25a      	sxtb	r2, r3
 80009fe:	4603      	mov	r3, r0
 8000a00:	b2d2      	uxtb	r2, r2
 8000a02:	3318      	adds	r3, #24
 8000a04:	443b      	add	r3, r7
 8000a06:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8000a0a:	e019      	b.n	8000a40 <initVL53L0X+0x198>
 8000a0c:	20000038 	.word	0x20000038
 8000a10:	2000008c 	.word	0x2000008c
 8000a14:	20000032 	.word	0x20000032
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8000a18:	7dbb      	ldrb	r3, [r7, #22]
 8000a1a:	08db      	lsrs	r3, r3, #3
 8000a1c:	b2db      	uxtb	r3, r3
 8000a1e:	3318      	adds	r3, #24
 8000a20:	443b      	add	r3, r7
 8000a22:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000a26:	461a      	mov	r2, r3
 8000a28:	7dbb      	ldrb	r3, [r7, #22]
 8000a2a:	f003 0307 	and.w	r3, r3, #7
 8000a2e:	fa42 f303 	asr.w	r3, r2, r3
 8000a32:	f003 0301 	and.w	r3, r3, #1
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d002      	beq.n	8000a40 <initVL53L0X+0x198>
    {
      spads_enabled++;
 8000a3a:	7dfb      	ldrb	r3, [r7, #23]
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 8000a40:	7dbb      	ldrb	r3, [r7, #22]
 8000a42:	3301      	adds	r3, #1
 8000a44:	75bb      	strb	r3, [r7, #22]
 8000a46:	7dbb      	ldrb	r3, [r7, #22]
 8000a48:	2b2f      	cmp	r3, #47	@ 0x2f
 8000a4a:	d9bc      	bls.n	80009c6 <initVL53L0X+0x11e>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8000a4c:	f107 030c 	add.w	r3, r7, #12
 8000a50:	2206      	movs	r2, #6
 8000a52:	4619      	mov	r1, r3
 8000a54:	20b0      	movs	r0, #176	@ 0xb0
 8000a56:	f7ff fecf 	bl	80007f8 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 8000a5a:	2101      	movs	r1, #1
 8000a5c:	20ff      	movs	r0, #255	@ 0xff
 8000a5e:	f7ff fe1f 	bl	80006a0 <writeReg>
  writeReg(0x00, 0x00);
 8000a62:	2100      	movs	r1, #0
 8000a64:	2000      	movs	r0, #0
 8000a66:	f7ff fe1b 	bl	80006a0 <writeReg>

  writeReg(0xFF, 0x00);
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	20ff      	movs	r0, #255	@ 0xff
 8000a6e:	f7ff fe17 	bl	80006a0 <writeReg>
  writeReg(0x09, 0x00);
 8000a72:	2100      	movs	r1, #0
 8000a74:	2009      	movs	r0, #9
 8000a76:	f7ff fe13 	bl	80006a0 <writeReg>
  writeReg(0x10, 0x00);
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	2010      	movs	r0, #16
 8000a7e:	f7ff fe0f 	bl	80006a0 <writeReg>
  writeReg(0x11, 0x00);
 8000a82:	2100      	movs	r1, #0
 8000a84:	2011      	movs	r0, #17
 8000a86:	f7ff fe0b 	bl	80006a0 <writeReg>

  writeReg(0x24, 0x01);
 8000a8a:	2101      	movs	r1, #1
 8000a8c:	2024      	movs	r0, #36	@ 0x24
 8000a8e:	f7ff fe07 	bl	80006a0 <writeReg>
  writeReg(0x25, 0xFF);
 8000a92:	21ff      	movs	r1, #255	@ 0xff
 8000a94:	2025      	movs	r0, #37	@ 0x25
 8000a96:	f7ff fe03 	bl	80006a0 <writeReg>
  writeReg(0x75, 0x00);
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	2075      	movs	r0, #117	@ 0x75
 8000a9e:	f7ff fdff 	bl	80006a0 <writeReg>

  writeReg(0xFF, 0x01);
 8000aa2:	2101      	movs	r1, #1
 8000aa4:	20ff      	movs	r0, #255	@ 0xff
 8000aa6:	f7ff fdfb 	bl	80006a0 <writeReg>
  writeReg(0x4E, 0x2C);
 8000aaa:	212c      	movs	r1, #44	@ 0x2c
 8000aac:	204e      	movs	r0, #78	@ 0x4e
 8000aae:	f7ff fdf7 	bl	80006a0 <writeReg>
  writeReg(0x48, 0x00);
 8000ab2:	2100      	movs	r1, #0
 8000ab4:	2048      	movs	r0, #72	@ 0x48
 8000ab6:	f7ff fdf3 	bl	80006a0 <writeReg>
  writeReg(0x30, 0x20);
 8000aba:	2120      	movs	r1, #32
 8000abc:	2030      	movs	r0, #48	@ 0x30
 8000abe:	f7ff fdef 	bl	80006a0 <writeReg>

  writeReg(0xFF, 0x00);
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	20ff      	movs	r0, #255	@ 0xff
 8000ac6:	f7ff fdeb 	bl	80006a0 <writeReg>
  writeReg(0x30, 0x09);
 8000aca:	2109      	movs	r1, #9
 8000acc:	2030      	movs	r0, #48	@ 0x30
 8000ace:	f7ff fde7 	bl	80006a0 <writeReg>
  writeReg(0x54, 0x00);
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	2054      	movs	r0, #84	@ 0x54
 8000ad6:	f7ff fde3 	bl	80006a0 <writeReg>
  writeReg(0x31, 0x04);
 8000ada:	2104      	movs	r1, #4
 8000adc:	2031      	movs	r0, #49	@ 0x31
 8000ade:	f7ff fddf 	bl	80006a0 <writeReg>
  writeReg(0x32, 0x03);
 8000ae2:	2103      	movs	r1, #3
 8000ae4:	2032      	movs	r0, #50	@ 0x32
 8000ae6:	f7ff fddb 	bl	80006a0 <writeReg>
  writeReg(0x40, 0x83);
 8000aea:	2183      	movs	r1, #131	@ 0x83
 8000aec:	2040      	movs	r0, #64	@ 0x40
 8000aee:	f7ff fdd7 	bl	80006a0 <writeReg>
  writeReg(0x46, 0x25);
 8000af2:	2125      	movs	r1, #37	@ 0x25
 8000af4:	2046      	movs	r0, #70	@ 0x46
 8000af6:	f7ff fdd3 	bl	80006a0 <writeReg>
  writeReg(0x60, 0x00);
 8000afa:	2100      	movs	r1, #0
 8000afc:	2060      	movs	r0, #96	@ 0x60
 8000afe:	f7ff fdcf 	bl	80006a0 <writeReg>
  writeReg(0x27, 0x00);
 8000b02:	2100      	movs	r1, #0
 8000b04:	2027      	movs	r0, #39	@ 0x27
 8000b06:	f7ff fdcb 	bl	80006a0 <writeReg>
  writeReg(0x50, 0x06);
 8000b0a:	2106      	movs	r1, #6
 8000b0c:	2050      	movs	r0, #80	@ 0x50
 8000b0e:	f7ff fdc7 	bl	80006a0 <writeReg>
  writeReg(0x51, 0x00);
 8000b12:	2100      	movs	r1, #0
 8000b14:	2051      	movs	r0, #81	@ 0x51
 8000b16:	f7ff fdc3 	bl	80006a0 <writeReg>
  writeReg(0x52, 0x96);
 8000b1a:	2196      	movs	r1, #150	@ 0x96
 8000b1c:	2052      	movs	r0, #82	@ 0x52
 8000b1e:	f7ff fdbf 	bl	80006a0 <writeReg>
  writeReg(0x56, 0x08);
 8000b22:	2108      	movs	r1, #8
 8000b24:	2056      	movs	r0, #86	@ 0x56
 8000b26:	f7ff fdbb 	bl	80006a0 <writeReg>
  writeReg(0x57, 0x30);
 8000b2a:	2130      	movs	r1, #48	@ 0x30
 8000b2c:	2057      	movs	r0, #87	@ 0x57
 8000b2e:	f7ff fdb7 	bl	80006a0 <writeReg>
  writeReg(0x61, 0x00);
 8000b32:	2100      	movs	r1, #0
 8000b34:	2061      	movs	r0, #97	@ 0x61
 8000b36:	f7ff fdb3 	bl	80006a0 <writeReg>
  writeReg(0x62, 0x00);
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	2062      	movs	r0, #98	@ 0x62
 8000b3e:	f7ff fdaf 	bl	80006a0 <writeReg>
  writeReg(0x64, 0x00);
 8000b42:	2100      	movs	r1, #0
 8000b44:	2064      	movs	r0, #100	@ 0x64
 8000b46:	f7ff fdab 	bl	80006a0 <writeReg>
  writeReg(0x65, 0x00);
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	2065      	movs	r0, #101	@ 0x65
 8000b4e:	f7ff fda7 	bl	80006a0 <writeReg>
  writeReg(0x66, 0xA0);
 8000b52:	21a0      	movs	r1, #160	@ 0xa0
 8000b54:	2066      	movs	r0, #102	@ 0x66
 8000b56:	f7ff fda3 	bl	80006a0 <writeReg>

  writeReg(0xFF, 0x01);
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	20ff      	movs	r0, #255	@ 0xff
 8000b5e:	f7ff fd9f 	bl	80006a0 <writeReg>
  writeReg(0x22, 0x32);
 8000b62:	2132      	movs	r1, #50	@ 0x32
 8000b64:	2022      	movs	r0, #34	@ 0x22
 8000b66:	f7ff fd9b 	bl	80006a0 <writeReg>
  writeReg(0x47, 0x14);
 8000b6a:	2114      	movs	r1, #20
 8000b6c:	2047      	movs	r0, #71	@ 0x47
 8000b6e:	f7ff fd97 	bl	80006a0 <writeReg>
  writeReg(0x49, 0xFF);
 8000b72:	21ff      	movs	r1, #255	@ 0xff
 8000b74:	2049      	movs	r0, #73	@ 0x49
 8000b76:	f7ff fd93 	bl	80006a0 <writeReg>
  writeReg(0x4A, 0x00);
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	204a      	movs	r0, #74	@ 0x4a
 8000b7e:	f7ff fd8f 	bl	80006a0 <writeReg>

  writeReg(0xFF, 0x00);
 8000b82:	2100      	movs	r1, #0
 8000b84:	20ff      	movs	r0, #255	@ 0xff
 8000b86:	f7ff fd8b 	bl	80006a0 <writeReg>
  writeReg(0x7A, 0x0A);
 8000b8a:	210a      	movs	r1, #10
 8000b8c:	207a      	movs	r0, #122	@ 0x7a
 8000b8e:	f7ff fd87 	bl	80006a0 <writeReg>
  writeReg(0x7B, 0x00);
 8000b92:	2100      	movs	r1, #0
 8000b94:	207b      	movs	r0, #123	@ 0x7b
 8000b96:	f7ff fd83 	bl	80006a0 <writeReg>
  writeReg(0x78, 0x21);
 8000b9a:	2121      	movs	r1, #33	@ 0x21
 8000b9c:	2078      	movs	r0, #120	@ 0x78
 8000b9e:	f7ff fd7f 	bl	80006a0 <writeReg>

  writeReg(0xFF, 0x01);
 8000ba2:	2101      	movs	r1, #1
 8000ba4:	20ff      	movs	r0, #255	@ 0xff
 8000ba6:	f7ff fd7b 	bl	80006a0 <writeReg>
  writeReg(0x23, 0x34);
 8000baa:	2134      	movs	r1, #52	@ 0x34
 8000bac:	2023      	movs	r0, #35	@ 0x23
 8000bae:	f7ff fd77 	bl	80006a0 <writeReg>
  writeReg(0x42, 0x00);
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	2042      	movs	r0, #66	@ 0x42
 8000bb6:	f7ff fd73 	bl	80006a0 <writeReg>
  writeReg(0x44, 0xFF);
 8000bba:	21ff      	movs	r1, #255	@ 0xff
 8000bbc:	2044      	movs	r0, #68	@ 0x44
 8000bbe:	f7ff fd6f 	bl	80006a0 <writeReg>
  writeReg(0x45, 0x26);
 8000bc2:	2126      	movs	r1, #38	@ 0x26
 8000bc4:	2045      	movs	r0, #69	@ 0x45
 8000bc6:	f7ff fd6b 	bl	80006a0 <writeReg>
  writeReg(0x46, 0x05);
 8000bca:	2105      	movs	r1, #5
 8000bcc:	2046      	movs	r0, #70	@ 0x46
 8000bce:	f7ff fd67 	bl	80006a0 <writeReg>
  writeReg(0x40, 0x40);
 8000bd2:	2140      	movs	r1, #64	@ 0x40
 8000bd4:	2040      	movs	r0, #64	@ 0x40
 8000bd6:	f7ff fd63 	bl	80006a0 <writeReg>
  writeReg(0x0E, 0x06);
 8000bda:	2106      	movs	r1, #6
 8000bdc:	200e      	movs	r0, #14
 8000bde:	f7ff fd5f 	bl	80006a0 <writeReg>
  writeReg(0x20, 0x1A);
 8000be2:	211a      	movs	r1, #26
 8000be4:	2020      	movs	r0, #32
 8000be6:	f7ff fd5b 	bl	80006a0 <writeReg>
  writeReg(0x43, 0x40);
 8000bea:	2140      	movs	r1, #64	@ 0x40
 8000bec:	2043      	movs	r0, #67	@ 0x43
 8000bee:	f7ff fd57 	bl	80006a0 <writeReg>

  writeReg(0xFF, 0x00);
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	20ff      	movs	r0, #255	@ 0xff
 8000bf6:	f7ff fd53 	bl	80006a0 <writeReg>
  writeReg(0x34, 0x03);
 8000bfa:	2103      	movs	r1, #3
 8000bfc:	2034      	movs	r0, #52	@ 0x34
 8000bfe:	f7ff fd4f 	bl	80006a0 <writeReg>
  writeReg(0x35, 0x44);
 8000c02:	2144      	movs	r1, #68	@ 0x44
 8000c04:	2035      	movs	r0, #53	@ 0x35
 8000c06:	f7ff fd4b 	bl	80006a0 <writeReg>

  writeReg(0xFF, 0x01);
 8000c0a:	2101      	movs	r1, #1
 8000c0c:	20ff      	movs	r0, #255	@ 0xff
 8000c0e:	f7ff fd47 	bl	80006a0 <writeReg>
  writeReg(0x31, 0x04);
 8000c12:	2104      	movs	r1, #4
 8000c14:	2031      	movs	r0, #49	@ 0x31
 8000c16:	f7ff fd43 	bl	80006a0 <writeReg>
  writeReg(0x4B, 0x09);
 8000c1a:	2109      	movs	r1, #9
 8000c1c:	204b      	movs	r0, #75	@ 0x4b
 8000c1e:	f7ff fd3f 	bl	80006a0 <writeReg>
  writeReg(0x4C, 0x05);
 8000c22:	2105      	movs	r1, #5
 8000c24:	204c      	movs	r0, #76	@ 0x4c
 8000c26:	f7ff fd3b 	bl	80006a0 <writeReg>
  writeReg(0x4D, 0x04);
 8000c2a:	2104      	movs	r1, #4
 8000c2c:	204d      	movs	r0, #77	@ 0x4d
 8000c2e:	f7ff fd37 	bl	80006a0 <writeReg>

  writeReg(0xFF, 0x00);
 8000c32:	2100      	movs	r1, #0
 8000c34:	20ff      	movs	r0, #255	@ 0xff
 8000c36:	f7ff fd33 	bl	80006a0 <writeReg>
  writeReg(0x44, 0x00);
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	2044      	movs	r0, #68	@ 0x44
 8000c3e:	f7ff fd2f 	bl	80006a0 <writeReg>
  writeReg(0x45, 0x20);
 8000c42:	2120      	movs	r1, #32
 8000c44:	2045      	movs	r0, #69	@ 0x45
 8000c46:	f7ff fd2b 	bl	80006a0 <writeReg>
  writeReg(0x47, 0x08);
 8000c4a:	2108      	movs	r1, #8
 8000c4c:	2047      	movs	r0, #71	@ 0x47
 8000c4e:	f7ff fd27 	bl	80006a0 <writeReg>
  writeReg(0x48, 0x28);
 8000c52:	2128      	movs	r1, #40	@ 0x28
 8000c54:	2048      	movs	r0, #72	@ 0x48
 8000c56:	f7ff fd23 	bl	80006a0 <writeReg>
  writeReg(0x67, 0x00);
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	2067      	movs	r0, #103	@ 0x67
 8000c5e:	f7ff fd1f 	bl	80006a0 <writeReg>
  writeReg(0x70, 0x04);
 8000c62:	2104      	movs	r1, #4
 8000c64:	2070      	movs	r0, #112	@ 0x70
 8000c66:	f7ff fd1b 	bl	80006a0 <writeReg>
  writeReg(0x71, 0x01);
 8000c6a:	2101      	movs	r1, #1
 8000c6c:	2071      	movs	r0, #113	@ 0x71
 8000c6e:	f7ff fd17 	bl	80006a0 <writeReg>
  writeReg(0x72, 0xFE);
 8000c72:	21fe      	movs	r1, #254	@ 0xfe
 8000c74:	2072      	movs	r0, #114	@ 0x72
 8000c76:	f7ff fd13 	bl	80006a0 <writeReg>
  writeReg(0x76, 0x00);
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	2076      	movs	r0, #118	@ 0x76
 8000c7e:	f7ff fd0f 	bl	80006a0 <writeReg>
  writeReg(0x77, 0x00);
 8000c82:	2100      	movs	r1, #0
 8000c84:	2077      	movs	r0, #119	@ 0x77
 8000c86:	f7ff fd0b 	bl	80006a0 <writeReg>

  writeReg(0xFF, 0x01);
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	20ff      	movs	r0, #255	@ 0xff
 8000c8e:	f7ff fd07 	bl	80006a0 <writeReg>
  writeReg(0x0D, 0x01);
 8000c92:	2101      	movs	r1, #1
 8000c94:	200d      	movs	r0, #13
 8000c96:	f7ff fd03 	bl	80006a0 <writeReg>

  writeReg(0xFF, 0x00);
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	20ff      	movs	r0, #255	@ 0xff
 8000c9e:	f7ff fcff 	bl	80006a0 <writeReg>
  writeReg(0x80, 0x01);
 8000ca2:	2101      	movs	r1, #1
 8000ca4:	2080      	movs	r0, #128	@ 0x80
 8000ca6:	f7ff fcfb 	bl	80006a0 <writeReg>
  writeReg(0x01, 0xF8);
 8000caa:	21f8      	movs	r1, #248	@ 0xf8
 8000cac:	2001      	movs	r0, #1
 8000cae:	f7ff fcf7 	bl	80006a0 <writeReg>

  writeReg(0xFF, 0x01);
 8000cb2:	2101      	movs	r1, #1
 8000cb4:	20ff      	movs	r0, #255	@ 0xff
 8000cb6:	f7ff fcf3 	bl	80006a0 <writeReg>
  writeReg(0x8E, 0x01);
 8000cba:	2101      	movs	r1, #1
 8000cbc:	208e      	movs	r0, #142	@ 0x8e
 8000cbe:	f7ff fcef 	bl	80006a0 <writeReg>
  writeReg(0x00, 0x01);
 8000cc2:	2101      	movs	r1, #1
 8000cc4:	2000      	movs	r0, #0
 8000cc6:	f7ff fceb 	bl	80006a0 <writeReg>
  writeReg(0xFF, 0x00);
 8000cca:	2100      	movs	r1, #0
 8000ccc:	20ff      	movs	r0, #255	@ 0xff
 8000cce:	f7ff fce7 	bl	80006a0 <writeReg>
  writeReg(0x80, 0x00);
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	2080      	movs	r0, #128	@ 0x80
 8000cd6:	f7ff fce3 	bl	80006a0 <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8000cda:	2104      	movs	r1, #4
 8000cdc:	200a      	movs	r0, #10
 8000cde:	f7ff fcdf 	bl	80006a0 <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8000ce2:	2084      	movs	r0, #132	@ 0x84
 8000ce4:	f7ff fd30 	bl	8000748 <readReg>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	f023 0310 	bic.w	r3, r3, #16
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	2084      	movs	r0, #132	@ 0x84
 8000cf4:	f7ff fcd4 	bl	80006a0 <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	200b      	movs	r0, #11
 8000cfc:	f7ff fcd0 	bl	80006a0 <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
 8000d00:	f000 f900 	bl	8000f04 <getMeasurementTimingBudget>
 8000d04:	4603      	mov	r3, r0
 8000d06:	4a16      	ldr	r2, [pc, #88]	@ (8000d60 <initVL53L0X+0x4b8>)
 8000d08:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8000d0a:	21e8      	movs	r1, #232	@ 0xe8
 8000d0c:	2001      	movs	r0, #1
 8000d0e:	f7ff fcc7 	bl	80006a0 <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
 8000d12:	4b13      	ldr	r3, [pc, #76]	@ (8000d60 <initVL53L0X+0x4b8>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4618      	mov	r0, r3
 8000d18:	f000 f85c 	bl	8000dd4 <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	2001      	movs	r0, #1
 8000d20:	f7ff fcbe 	bl	80006a0 <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 8000d24:	2040      	movs	r0, #64	@ 0x40
 8000d26:	f000 fd4d 	bl	80017c4 <performSingleRefCalibration>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d101      	bne.n	8000d34 <initVL53L0X+0x48c>
 8000d30:	2300      	movs	r3, #0
 8000d32:	e010      	b.n	8000d56 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8000d34:	2102      	movs	r1, #2
 8000d36:	2001      	movs	r0, #1
 8000d38:	f7ff fcb2 	bl	80006a0 <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	f000 fd41 	bl	80017c4 <performSingleRefCalibration>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d101      	bne.n	8000d4c <initVL53L0X+0x4a4>
 8000d48:	2300      	movs	r3, #0
 8000d4a:	e004      	b.n	8000d56 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8000d4c:	21e8      	movs	r1, #232	@ 0xe8
 8000d4e:	2001      	movs	r0, #1
 8000d50:	f7ff fca6 	bl	80006a0 <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 8000d54:	2301      	movs	r3, #1
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3718      	adds	r7, #24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	20000034 	.word	0x20000034
 8000d64:	00000000 	.word	0x00000000

08000d68 <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
bool setSignalRateLimit(float limit_Mcps)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	ed87 0a01 	vstr	s0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 8000d72:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d7e:	d40a      	bmi.n	8000d96 <setSignalRateLimit+0x2e>
 8000d80:	6878      	ldr	r0, [r7, #4]
 8000d82:	f7ff fbad 	bl	80004e0 <__aeabi_f2d>
 8000d86:	a311      	add	r3, pc, #68	@ (adr r3, 8000dcc <setSignalRateLimit+0x64>)
 8000d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d8c:	f7ff fc7e 	bl	800068c <__aeabi_dcmpgt>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <setSignalRateLimit+0x32>
 8000d96:	2300      	movs	r3, #0
 8000d98:	e00f      	b.n	8000dba <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8000d9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d9e:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000dc8 <setSignalRateLimit+0x60>
 8000da2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000da6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000daa:	ee17 3a90 	vmov	r3, s15
 8000dae:	b29b      	uxth	r3, r3
 8000db0:	4619      	mov	r1, r3
 8000db2:	2044      	movs	r0, #68	@ 0x44
 8000db4:	f7ff fc9e 	bl	80006f4 <writeReg16Bit>
  return true;
 8000db8:	2301      	movs	r3, #1
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	f3af 8000 	nop.w
 8000dc8:	43000000 	.word	0x43000000
 8000dcc:	0a3d70a4 	.word	0x0a3d70a4
 8000dd0:	407fffd7 	.word	0x407fffd7

08000dd4 <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b092      	sub	sp, #72	@ 0x48
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 8000ddc:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8000de0:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 8000de4:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8000de8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 8000dea:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8000dee:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 8000df0:	f240 234e 	movw	r3, #590	@ 0x24e
 8000df4:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 8000df6:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8000dfa:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 8000dfc:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8000e00:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 8000e02:	f240 2326 	movw	r3, #550	@ 0x226
 8000e06:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 8000e08:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8000e0c:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d201      	bcs.n	8000e1a <setMeasurementTimingBudget+0x46>
 8000e16:	2300      	movs	r3, #0
 8000e18:	e06e      	b.n	8000ef8 <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 8000e1a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8000e1e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8000e20:	4413      	add	r3, r2
 8000e22:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(&enables);
 8000e24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f000 fba7 	bl	800157c <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8000e2e:	f107 020c 	add.w	r2, r7, #12
 8000e32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e36:	4611      	mov	r1, r2
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f000 fbd1 	bl	80015e0 <getSequenceStepTimeouts>

  if (enables.tcc)
 8000e3e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d005      	beq.n	8000e52 <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8000e46:	69ba      	ldr	r2, [r7, #24]
 8000e48:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000e4a:	4413      	add	r3, r2
 8000e4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000e4e:	4413      	add	r3, r2
 8000e50:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 8000e52:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d007      	beq.n	8000e6a <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8000e5a:	69ba      	ldr	r2, [r7, #24]
 8000e5c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000e5e:	4413      	add	r3, r2
 8000e60:	005b      	lsls	r3, r3, #1
 8000e62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000e64:	4413      	add	r3, r2
 8000e66:	647b      	str	r3, [r7, #68]	@ 0x44
 8000e68:	e009      	b.n	8000e7e <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 8000e6a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d005      	beq.n	8000e7e <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8000e72:	69ba      	ldr	r2, [r7, #24]
 8000e74:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000e76:	4413      	add	r3, r2
 8000e78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000e7a:	4413      	add	r3, r2
 8000e7c:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 8000e7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d005      	beq.n	8000e92 <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8000e86:	69fa      	ldr	r2, [r7, #28]
 8000e88:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000e8a:	4413      	add	r3, r2
 8000e8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000e8e:	4413      	add	r3, r2
 8000e90:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 8000e92:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d02d      	beq.n	8000ef6 <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 8000e9a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000e9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000e9e:	4413      	add	r3, r2
 8000ea0:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 8000ea2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	429a      	cmp	r2, r3
 8000ea8:	d901      	bls.n	8000eae <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	e024      	b.n	8000ef8 <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8000eae:	687a      	ldr	r2, [r7, #4]
 8000eb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000eb2:	1ad3      	subs	r3, r2, r3
 8000eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8000eb6:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	4619      	mov	r1, r3
 8000ebc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000ebe:	f000 fc5b 	bl	8001778 <timeoutMicrosecondsToMclks>
 8000ec2:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 8000ec4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 8000ec8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d005      	beq.n	8000edc <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8000ed0:	8a7a      	ldrh	r2, [r7, #18]
 8000ed2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000ed6:	4413      	add	r3, r2
 8000ed8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8000edc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f000 fbf6 	bl	80016d2 <encodeTimeout>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	4619      	mov	r1, r3
 8000eea:	2071      	movs	r0, #113	@ 0x71
 8000eec:	f7ff fc02 	bl	80006f4 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 8000ef0:	4a03      	ldr	r2, [pc, #12]	@ (8000f00 <setMeasurementTimingBudget+0x12c>)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6013      	str	r3, [r2, #0]
  }
  return true;
 8000ef6:	2301      	movs	r3, #1
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3748      	adds	r7, #72	@ 0x48
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	20000034 	.word	0x20000034

08000f04 <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08c      	sub	sp, #48	@ 0x30
 8000f08:	af00      	add	r7, sp, #0
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 8000f0a:	f240 7376 	movw	r3, #1910	@ 0x776
 8000f0e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const EndOverhead        = 960;
 8000f10:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8000f14:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const MsrcOverhead       = 660;
 8000f16:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8000f1a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const TccOverhead        = 590;
 8000f1c:	f240 234e 	movw	r3, #590	@ 0x24e
 8000f20:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t const DssOverhead        = 690;
 8000f22:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8000f26:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t const PreRangeOverhead   = 660;
 8000f28:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8000f2c:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 8000f2e:	f240 2326 	movw	r3, #550	@ 0x226
 8000f32:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 8000f34:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8000f36:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000f38:	4413      	add	r3, r2
 8000f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  getSequenceStepEnables(&enables);
 8000f3c:	f107 0318 	add.w	r3, r7, #24
 8000f40:	4618      	mov	r0, r3
 8000f42:	f000 fb1b 	bl	800157c <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8000f46:	463a      	mov	r2, r7
 8000f48:	f107 0318 	add.w	r3, r7, #24
 8000f4c:	4611      	mov	r1, r2
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 fb46 	bl	80015e0 <getSequenceStepTimeouts>

  if (enables.tcc)
 8000f54:	7e3b      	ldrb	r3, [r7, #24]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d005      	beq.n	8000f66 <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8000f5a:	68fa      	ldr	r2, [r7, #12]
 8000f5c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000f5e:	4413      	add	r3, r2
 8000f60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f62:	4413      	add	r3, r2
 8000f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.dss)
 8000f66:	7ebb      	ldrb	r3, [r7, #26]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d007      	beq.n	8000f7c <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8000f6c:	68fa      	ldr	r2, [r7, #12]
 8000f6e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000f70:	4413      	add	r3, r2
 8000f72:	005b      	lsls	r3, r3, #1
 8000f74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f76:	4413      	add	r3, r2
 8000f78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f7a:	e008      	b.n	8000f8e <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 8000f7c:	7e7b      	ldrb	r3, [r7, #25]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d005      	beq.n	8000f8e <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8000f82:	68fa      	ldr	r2, [r7, #12]
 8000f84:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000f86:	4413      	add	r3, r2
 8000f88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f8a:	4413      	add	r3, r2
 8000f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.pre_range)
 8000f8e:	7efb      	ldrb	r3, [r7, #27]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d005      	beq.n	8000fa0 <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	8c3b      	ldrh	r3, [r7, #32]
 8000f98:	4413      	add	r3, r2
 8000f9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f9c:	4413      	add	r3, r2
 8000f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.final_range)
 8000fa0:	7f3b      	ldrb	r3, [r7, #28]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d005      	beq.n	8000fb2 <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8000fa6:	697a      	ldr	r2, [r7, #20]
 8000fa8:	8bfb      	ldrh	r3, [r7, #30]
 8000faa:	4413      	add	r3, r2
 8000fac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000fae:	4413      	add	r3, r2
 8000fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  g_measTimBudUs = budget_us; // store for internal reuse
 8000fb2:	4a04      	ldr	r2, [pc, #16]	@ (8000fc4 <getMeasurementTimingBudget+0xc0>)
 8000fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fb6:	6013      	str	r3, [r2, #0]
  return budget_us;
 8000fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3730      	adds	r7, #48	@ 0x30
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000034 	.word	0x20000034

08000fc8 <setVcselPulsePeriod>:
// Valid values are (even numbers only):
//  pre:  12 to 18 (initialized default: 14)
//  final: 8 to 14 (initialized default: 10)
// based on VL53L0X_set_vcsel_pulse_period()
bool setVcselPulsePeriod(vcselPeriodType type, uint8_t period_pclks)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b08c      	sub	sp, #48	@ 0x30
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	460a      	mov	r2, r1
 8000fd2:	71fb      	strb	r3, [r7, #7]
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	71bb      	strb	r3, [r7, #6]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 8000fd8:	79bb      	ldrb	r3, [r7, #6]
 8000fda:	085b      	lsrs	r3, r3, #1
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	3b01      	subs	r3, #1
 8000fe0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  getSequenceStepEnables(&enables);
 8000fe4:	f107 0320 	add.w	r3, r7, #32
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f000 fac7 	bl	800157c <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8000fee:	f107 0208 	add.w	r2, r7, #8
 8000ff2:	f107 0320 	add.w	r3, r7, #32
 8000ff6:	4611      	mov	r1, r2
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f000 faf1 	bl	80015e0 <getSequenceStepTimeouts>
  //
  // For the MSRC timeout, the same applies - this timeout being
  // dependant on the pre-range vcsel period."


  if (type == VcselPeriodPreRange)
 8000ffe:	79fb      	ldrb	r3, [r7, #7]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d15d      	bne.n	80010c0 <setVcselPulsePeriod+0xf8>
  {
    // "Set phase check limits"
    switch (period_pclks)
 8001004:	79bb      	ldrb	r3, [r7, #6]
 8001006:	3b0c      	subs	r3, #12
 8001008:	2b06      	cmp	r3, #6
 800100a:	d825      	bhi.n	8001058 <setVcselPulsePeriod+0x90>
 800100c:	a201      	add	r2, pc, #4	@ (adr r2, 8001014 <setVcselPulsePeriod+0x4c>)
 800100e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001012:	bf00      	nop
 8001014:	08001031 	.word	0x08001031
 8001018:	08001059 	.word	0x08001059
 800101c:	0800103b 	.word	0x0800103b
 8001020:	08001059 	.word	0x08001059
 8001024:	08001045 	.word	0x08001045
 8001028:	08001059 	.word	0x08001059
 800102c:	0800104f 	.word	0x0800104f
    {
      case 12:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
 8001030:	2118      	movs	r1, #24
 8001032:	2057      	movs	r0, #87	@ 0x57
 8001034:	f7ff fb34 	bl	80006a0 <writeReg>
        break;
 8001038:	e010      	b.n	800105c <setVcselPulsePeriod+0x94>

      case 14:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
 800103a:	2130      	movs	r1, #48	@ 0x30
 800103c:	2057      	movs	r0, #87	@ 0x57
 800103e:	f7ff fb2f 	bl	80006a0 <writeReg>
        break;
 8001042:	e00b      	b.n	800105c <setVcselPulsePeriod+0x94>

      case 16:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
 8001044:	2140      	movs	r1, #64	@ 0x40
 8001046:	2057      	movs	r0, #87	@ 0x57
 8001048:	f7ff fb2a 	bl	80006a0 <writeReg>
        break;
 800104c:	e006      	b.n	800105c <setVcselPulsePeriod+0x94>

      case 18:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
 800104e:	2150      	movs	r1, #80	@ 0x50
 8001050:	2057      	movs	r0, #87	@ 0x57
 8001052:	f7ff fb25 	bl	80006a0 <writeReg>
        break;
 8001056:	e001      	b.n	800105c <setVcselPulsePeriod+0x94>

      default:
        // invalid period
        return false;
 8001058:	2300      	movs	r3, #0
 800105a:	e0fc      	b.n	8001256 <setVcselPulsePeriod+0x28e>
    }
    writeReg(PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 800105c:	2108      	movs	r1, #8
 800105e:	2056      	movs	r0, #86	@ 0x56
 8001060:	f7ff fb1e 	bl	80006a0 <writeReg>

    // apply new VCSEL period
    writeReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8001064:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001068:	4619      	mov	r1, r3
 800106a:	2050      	movs	r0, #80	@ 0x50
 800106c:	f7ff fb18 	bl	80006a0 <writeReg>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 8001070:	69bb      	ldr	r3, [r7, #24]
 8001072:	79ba      	ldrb	r2, [r7, #6]
 8001074:	4611      	mov	r1, r2
 8001076:	4618      	mov	r0, r3
 8001078:	f000 fb7e 	bl	8001778 <timeoutMicrosecondsToMclks>
 800107c:	4603      	mov	r3, r0
    uint16_t new_pre_range_timeout_mclks =
 800107e:	857b      	strh	r3, [r7, #42]	@ 0x2a

    writeReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8001080:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001082:	4618      	mov	r0, r3
 8001084:	f000 fb25 	bl	80016d2 <encodeTimeout>
 8001088:	4603      	mov	r3, r0
 800108a:	4619      	mov	r1, r3
 800108c:	2051      	movs	r0, #81	@ 0x51
 800108e:	f7ff fb31 	bl	80006f4 <writeReg16Bit>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	79ba      	ldrb	r2, [r7, #6]
 8001096:	4611      	mov	r1, r2
 8001098:	4618      	mov	r0, r3
 800109a:	f000 fb6d 	bl	8001778 <timeoutMicrosecondsToMclks>
 800109e:	4603      	mov	r3, r0
    uint16_t new_msrc_timeout_mclks =
 80010a0:	853b      	strh	r3, [r7, #40]	@ 0x28

    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 80010a2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80010a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80010a8:	d804      	bhi.n	80010b4 <setVcselPulsePeriod+0xec>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 80010aa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80010ac:	b2db      	uxtb	r3, r3
    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 80010ae:	3b01      	subs	r3, #1
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e000      	b.n	80010b6 <setVcselPulsePeriod+0xee>
 80010b4:	23ff      	movs	r3, #255	@ 0xff
 80010b6:	4619      	mov	r1, r3
 80010b8:	2046      	movs	r0, #70	@ 0x46
 80010ba:	f7ff faf1 	bl	80006a0 <writeReg>
 80010be:	e0b1      	b.n	8001224 <setVcselPulsePeriod+0x25c>

    // set_sequence_step_timeout() end
  }
  else if (type == VcselPeriodFinalRange)
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	f040 80ac 	bne.w	8001220 <setVcselPulsePeriod+0x258>
  {
    switch (period_pclks)
 80010c8:	79bb      	ldrb	r3, [r7, #6]
 80010ca:	3b08      	subs	r3, #8
 80010cc:	2b06      	cmp	r3, #6
 80010ce:	f200 8085 	bhi.w	80011dc <setVcselPulsePeriod+0x214>
 80010d2:	a201      	add	r2, pc, #4	@ (adr r2, 80010d8 <setVcselPulsePeriod+0x110>)
 80010d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010d8:	080010f5 	.word	0x080010f5
 80010dc:	080011dd 	.word	0x080011dd
 80010e0:	0800112f 	.word	0x0800112f
 80010e4:	080011dd 	.word	0x080011dd
 80010e8:	08001169 	.word	0x08001169
 80010ec:	080011dd 	.word	0x080011dd
 80010f0:	080011a3 	.word	0x080011a3
    {
      case 8:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 80010f4:	2110      	movs	r1, #16
 80010f6:	2048      	movs	r0, #72	@ 0x48
 80010f8:	f7ff fad2 	bl	80006a0 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80010fc:	2108      	movs	r1, #8
 80010fe:	2047      	movs	r0, #71	@ 0x47
 8001100:	f7ff face 	bl	80006a0 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 8001104:	2102      	movs	r1, #2
 8001106:	2032      	movs	r0, #50	@ 0x32
 8001108:	f7ff faca 	bl	80006a0 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 800110c:	210c      	movs	r1, #12
 800110e:	2030      	movs	r0, #48	@ 0x30
 8001110:	f7ff fac6 	bl	80006a0 <writeReg>
        writeReg(0xFF, 0x01);
 8001114:	2101      	movs	r1, #1
 8001116:	20ff      	movs	r0, #255	@ 0xff
 8001118:	f7ff fac2 	bl	80006a0 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x30);
 800111c:	2130      	movs	r1, #48	@ 0x30
 800111e:	2030      	movs	r0, #48	@ 0x30
 8001120:	f7ff fabe 	bl	80006a0 <writeReg>
        writeReg(0xFF, 0x00);
 8001124:	2100      	movs	r1, #0
 8001126:	20ff      	movs	r0, #255	@ 0xff
 8001128:	f7ff faba 	bl	80006a0 <writeReg>
        break;
 800112c:	e058      	b.n	80011e0 <setVcselPulsePeriod+0x218>

      case 10:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 800112e:	2128      	movs	r1, #40	@ 0x28
 8001130:	2048      	movs	r0, #72	@ 0x48
 8001132:	f7ff fab5 	bl	80006a0 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8001136:	2108      	movs	r1, #8
 8001138:	2047      	movs	r0, #71	@ 0x47
 800113a:	f7ff fab1 	bl	80006a0 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 800113e:	2103      	movs	r1, #3
 8001140:	2032      	movs	r0, #50	@ 0x32
 8001142:	f7ff faad 	bl	80006a0 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 8001146:	2109      	movs	r1, #9
 8001148:	2030      	movs	r0, #48	@ 0x30
 800114a:	f7ff faa9 	bl	80006a0 <writeReg>
        writeReg(0xFF, 0x01);
 800114e:	2101      	movs	r1, #1
 8001150:	20ff      	movs	r0, #255	@ 0xff
 8001152:	f7ff faa5 	bl	80006a0 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8001156:	2120      	movs	r1, #32
 8001158:	2030      	movs	r0, #48	@ 0x30
 800115a:	f7ff faa1 	bl	80006a0 <writeReg>
        writeReg(0xFF, 0x00);
 800115e:	2100      	movs	r1, #0
 8001160:	20ff      	movs	r0, #255	@ 0xff
 8001162:	f7ff fa9d 	bl	80006a0 <writeReg>
        break;
 8001166:	e03b      	b.n	80011e0 <setVcselPulsePeriod+0x218>

      case 12:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 8001168:	2138      	movs	r1, #56	@ 0x38
 800116a:	2048      	movs	r0, #72	@ 0x48
 800116c:	f7ff fa98 	bl	80006a0 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8001170:	2108      	movs	r1, #8
 8001172:	2047      	movs	r0, #71	@ 0x47
 8001174:	f7ff fa94 	bl	80006a0 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8001178:	2103      	movs	r1, #3
 800117a:	2032      	movs	r0, #50	@ 0x32
 800117c:	f7ff fa90 	bl	80006a0 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 8001180:	2108      	movs	r1, #8
 8001182:	2030      	movs	r0, #48	@ 0x30
 8001184:	f7ff fa8c 	bl	80006a0 <writeReg>
        writeReg(0xFF, 0x01);
 8001188:	2101      	movs	r1, #1
 800118a:	20ff      	movs	r0, #255	@ 0xff
 800118c:	f7ff fa88 	bl	80006a0 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8001190:	2120      	movs	r1, #32
 8001192:	2030      	movs	r0, #48	@ 0x30
 8001194:	f7ff fa84 	bl	80006a0 <writeReg>
        writeReg(0xFF, 0x00);
 8001198:	2100      	movs	r1, #0
 800119a:	20ff      	movs	r0, #255	@ 0xff
 800119c:	f7ff fa80 	bl	80006a0 <writeReg>
        break;
 80011a0:	e01e      	b.n	80011e0 <setVcselPulsePeriod+0x218>

      case 14:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 80011a2:	2148      	movs	r1, #72	@ 0x48
 80011a4:	2048      	movs	r0, #72	@ 0x48
 80011a6:	f7ff fa7b 	bl	80006a0 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80011aa:	2108      	movs	r1, #8
 80011ac:	2047      	movs	r0, #71	@ 0x47
 80011ae:	f7ff fa77 	bl	80006a0 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 80011b2:	2103      	movs	r1, #3
 80011b4:	2032      	movs	r0, #50	@ 0x32
 80011b6:	f7ff fa73 	bl	80006a0 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 80011ba:	2107      	movs	r1, #7
 80011bc:	2030      	movs	r0, #48	@ 0x30
 80011be:	f7ff fa6f 	bl	80006a0 <writeReg>
        writeReg(0xFF, 0x01);
 80011c2:	2101      	movs	r1, #1
 80011c4:	20ff      	movs	r0, #255	@ 0xff
 80011c6:	f7ff fa6b 	bl	80006a0 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 80011ca:	2120      	movs	r1, #32
 80011cc:	2030      	movs	r0, #48	@ 0x30
 80011ce:	f7ff fa67 	bl	80006a0 <writeReg>
        writeReg(0xFF, 0x00);
 80011d2:	2100      	movs	r1, #0
 80011d4:	20ff      	movs	r0, #255	@ 0xff
 80011d6:	f7ff fa63 	bl	80006a0 <writeReg>
        break;
 80011da:	e001      	b.n	80011e0 <setVcselPulsePeriod+0x218>

      default:
        // invalid period
        return false;
 80011dc:	2300      	movs	r3, #0
 80011de:	e03a      	b.n	8001256 <setVcselPulsePeriod+0x28e>
    }

    // apply new VCSEL period
    writeReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 80011e0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80011e4:	4619      	mov	r1, r3
 80011e6:	2070      	movs	r0, #112	@ 0x70
 80011e8:	f7ff fa5a 	bl	80006a0 <writeReg>
    //  must be added. To do this both final and pre-range
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 80011ec:	69fb      	ldr	r3, [r7, #28]
 80011ee:	79ba      	ldrb	r2, [r7, #6]
 80011f0:	4611      	mov	r1, r2
 80011f2:	4618      	mov	r0, r3
 80011f4:	f000 fac0 	bl	8001778 <timeoutMicrosecondsToMclks>
 80011f8:	4603      	mov	r3, r0
    uint16_t new_final_range_timeout_mclks =
 80011fa:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    if (enables.pre_range)
 80011fc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001200:	2b00      	cmp	r3, #0
 8001202:	d003      	beq.n	800120c <setVcselPulsePeriod+0x244>
    {
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 8001204:	89fa      	ldrh	r2, [r7, #14]
 8001206:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001208:	4413      	add	r3, r2
 800120a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 800120c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800120e:	4618      	mov	r0, r3
 8001210:	f000 fa5f 	bl	80016d2 <encodeTimeout>
 8001214:	4603      	mov	r3, r0
 8001216:	4619      	mov	r1, r3
 8001218:	2071      	movs	r0, #113	@ 0x71
 800121a:	f7ff fa6b 	bl	80006f4 <writeReg16Bit>
 800121e:	e001      	b.n	8001224 <setVcselPulsePeriod+0x25c>
    // set_sequence_step_timeout end
  }
  else
  {
    // invalid type
    return false;
 8001220:	2300      	movs	r3, #0
 8001222:	e018      	b.n	8001256 <setVcselPulsePeriod+0x28e>
  }

  // "Finally, the timing budget must be re-applied"

  setMeasurementTimingBudget(g_measTimBudUs);
 8001224:	4b0e      	ldr	r3, [pc, #56]	@ (8001260 <setVcselPulsePeriod+0x298>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff fdd3 	bl	8000dd4 <setMeasurementTimingBudget>

  // "Perform the phase calibration. This is needed after changing on vcsel period."
  // VL53L0X_perform_phase_calibration() begin

  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 800122e:	2001      	movs	r0, #1
 8001230:	f7ff fa8a 	bl	8000748 <readReg>
 8001234:	4603      	mov	r3, r0
 8001236:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 800123a:	2102      	movs	r1, #2
 800123c:	2001      	movs	r0, #1
 800123e:	f7ff fa2f 	bl	80006a0 <writeReg>
  performSingleRefCalibration(0x0);
 8001242:	2000      	movs	r0, #0
 8001244:	f000 fabe 	bl	80017c4 <performSingleRefCalibration>
  writeReg(SYSTEM_SEQUENCE_CONFIG, sequence_config);
 8001248:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800124c:	4619      	mov	r1, r3
 800124e:	2001      	movs	r0, #1
 8001250:	f7ff fa26 	bl	80006a0 <writeReg>

  // VL53L0X_perform_phase_calibration() end

  return true;
 8001254:	2301      	movs	r3, #1
}
 8001256:	4618      	mov	r0, r3
 8001258:	3730      	adds	r7, #48	@ 0x30
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20000034 	.word	0x20000034

08001264 <getVcselPulsePeriod>:

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d108      	bne.n	8001286 <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 8001274:	2050      	movs	r0, #80	@ 0x50
 8001276:	f7ff fa67 	bl	8000748 <readReg>
 800127a:	4603      	mov	r3, r0
 800127c:	3301      	adds	r3, #1
 800127e:	b2db      	uxtb	r3, r3
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	b2db      	uxtb	r3, r3
 8001284:	e00c      	b.n	80012a0 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 8001286:	79fb      	ldrb	r3, [r7, #7]
 8001288:	2b01      	cmp	r3, #1
 800128a:	d108      	bne.n	800129e <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 800128c:	2070      	movs	r0, #112	@ 0x70
 800128e:	f7ff fa5b 	bl	8000748 <readReg>
 8001292:	4603      	mov	r3, r0
 8001294:	3301      	adds	r3, #1
 8001296:	b2db      	uxtb	r3, r3
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	b2db      	uxtb	r3, r3
 800129c:	e000      	b.n	80012a0 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 800129e:	23ff      	movs	r3, #255	@ 0xff
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeContinuousMillimeters( statInfo_t_VL53L0X *extraStats ) {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
 80012b0:	f000 fd36 	bl	8001d20 <HAL_GetTick>
 80012b4:	4603      	mov	r3, r0
 80012b6:	b29a      	uxth	r2, r3
 80012b8:	4b35      	ldr	r3, [pc, #212]	@ (8001390 <readRangeContinuousMillimeters+0xe8>)
 80012ba:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 80012bc:	e015      	b.n	80012ea <readRangeContinuousMillimeters+0x42>
    if (checkTimeoutExpired())
 80012be:	4b35      	ldr	r3, [pc, #212]	@ (8001394 <readRangeContinuousMillimeters+0xec>)
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d011      	beq.n	80012ea <readRangeContinuousMillimeters+0x42>
 80012c6:	f000 fd2b 	bl	8001d20 <HAL_GetTick>
 80012ca:	4603      	mov	r3, r0
 80012cc:	b29b      	uxth	r3, r3
 80012ce:	461a      	mov	r2, r3
 80012d0:	4b2f      	ldr	r3, [pc, #188]	@ (8001390 <readRangeContinuousMillimeters+0xe8>)
 80012d2:	881b      	ldrh	r3, [r3, #0]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	4a2f      	ldr	r2, [pc, #188]	@ (8001394 <readRangeContinuousMillimeters+0xec>)
 80012d8:	8812      	ldrh	r2, [r2, #0]
 80012da:	4293      	cmp	r3, r2
 80012dc:	dd05      	ble.n	80012ea <readRangeContinuousMillimeters+0x42>
    {
      g_isTimeout = true;
 80012de:	4b2e      	ldr	r3, [pc, #184]	@ (8001398 <readRangeContinuousMillimeters+0xf0>)
 80012e0:	2201      	movs	r2, #1
 80012e2:	701a      	strb	r2, [r3, #0]
      return 65535;
 80012e4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012e8:	e04e      	b.n	8001388 <readRangeContinuousMillimeters+0xe0>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 80012ea:	2013      	movs	r0, #19
 80012ec:	f7ff fa2c 	bl	8000748 <readReg>
 80012f0:	4603      	mov	r3, r0
 80012f2:	f003 0307 	and.w	r3, r3, #7
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d0e1      	beq.n	80012be <readRangeContinuousMillimeters+0x16>
    }
  }
  if( extraStats == 0 ){
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d105      	bne.n	800130c <readRangeContinuousMillimeters+0x64>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(RESULT_RANGE_STATUS + 10);
 8001300:	201e      	movs	r0, #30
 8001302:	f7ff fa4d 	bl	80007a0 <readReg16Bit>
 8001306:	4603      	mov	r3, r0
 8001308:	82fb      	strh	r3, [r7, #22]
 800130a:	e038      	b.n	800137e <readRangeContinuousMillimeters+0xd6>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
    readMulti(0x14, tempBuffer, 12);
 800130c:	f107 0308 	add.w	r3, r7, #8
 8001310:	220c      	movs	r2, #12
 8001312:	4619      	mov	r1, r3
 8001314:	2014      	movs	r0, #20
 8001316:	f7ff fa9d 	bl	8000854 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 800131a:	7a3b      	ldrb	r3, [r7, #8]
 800131c:	08db      	lsrs	r3, r3, #3
 800131e:	b2da      	uxtb	r2, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 8001324:	7abb      	ldrb	r3, [r7, #10]
 8001326:	b21b      	sxth	r3, r3
 8001328:	021b      	lsls	r3, r3, #8
 800132a:	b21a      	sxth	r2, r3
 800132c:	7afb      	ldrb	r3, [r7, #11]
 800132e:	b21b      	sxth	r3, r3
 8001330:	4313      	orrs	r3, r2
 8001332:	b21b      	sxth	r3, r3
 8001334:	b29a      	uxth	r2, r3
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 800133a:	7bbb      	ldrb	r3, [r7, #14]
 800133c:	b21b      	sxth	r3, r3
 800133e:	021b      	lsls	r3, r3, #8
 8001340:	b21a      	sxth	r2, r3
 8001342:	7bfb      	ldrb	r3, [r7, #15]
 8001344:	b21b      	sxth	r3, r3
 8001346:	4313      	orrs	r3, r2
 8001348:	b21b      	sxth	r3, r3
 800134a:	b29a      	uxth	r2, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];    
 8001350:	7c3b      	ldrb	r3, [r7, #16]
 8001352:	b21b      	sxth	r3, r3
 8001354:	021b      	lsls	r3, r3, #8
 8001356:	b21a      	sxth	r2, r3
 8001358:	7c7b      	ldrb	r3, [r7, #17]
 800135a:	b21b      	sxth	r3, r3
 800135c:	4313      	orrs	r3, r2
 800135e:	b21b      	sxth	r3, r3
 8001360:	b29a      	uxth	r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 8001366:	7cbb      	ldrb	r3, [r7, #18]
 8001368:	b21b      	sxth	r3, r3
 800136a:	021b      	lsls	r3, r3, #8
 800136c:	b21a      	sxth	r2, r3
 800136e:	7cfb      	ldrb	r3, [r7, #19]
 8001370:	b21b      	sxth	r3, r3
 8001372:	4313      	orrs	r3, r2
 8001374:	b21b      	sxth	r3, r3
 8001376:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	8afa      	ldrh	r2, [r7, #22]
 800137c:	801a      	strh	r2, [r3, #0]
  }
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 800137e:	2101      	movs	r1, #1
 8001380:	200b      	movs	r0, #11
 8001382:	f7ff f98d 	bl	80006a0 <writeReg>
  return temp;
 8001386:	8afb      	ldrh	r3, [r7, #22]
}
 8001388:	4618      	mov	r0, r3
 800138a:	3718      	adds	r7, #24
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20000030 	.word	0x20000030
 8001394:	2000002c 	.word	0x2000002c
 8001398:	2000002e 	.word	0x2000002e

0800139c <readRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeSingleMillimeters( statInfo_t_VL53L0X *extraStats ) {
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  writeReg(0x80, 0x01);
 80013a4:	2101      	movs	r1, #1
 80013a6:	2080      	movs	r0, #128	@ 0x80
 80013a8:	f7ff f97a 	bl	80006a0 <writeReg>
  writeReg(0xFF, 0x01);
 80013ac:	2101      	movs	r1, #1
 80013ae:	20ff      	movs	r0, #255	@ 0xff
 80013b0:	f7ff f976 	bl	80006a0 <writeReg>
  writeReg(0x00, 0x00);
 80013b4:	2100      	movs	r1, #0
 80013b6:	2000      	movs	r0, #0
 80013b8:	f7ff f972 	bl	80006a0 <writeReg>
  writeReg(0x91, g_stopVariable);
 80013bc:	4b21      	ldr	r3, [pc, #132]	@ (8001444 <readRangeSingleMillimeters+0xa8>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	4619      	mov	r1, r3
 80013c2:	2091      	movs	r0, #145	@ 0x91
 80013c4:	f7ff f96c 	bl	80006a0 <writeReg>
  writeReg(0x00, 0x01);
 80013c8:	2101      	movs	r1, #1
 80013ca:	2000      	movs	r0, #0
 80013cc:	f7ff f968 	bl	80006a0 <writeReg>
  writeReg(0xFF, 0x00);
 80013d0:	2100      	movs	r1, #0
 80013d2:	20ff      	movs	r0, #255	@ 0xff
 80013d4:	f7ff f964 	bl	80006a0 <writeReg>
  writeReg(0x80, 0x00);
 80013d8:	2100      	movs	r1, #0
 80013da:	2080      	movs	r0, #128	@ 0x80
 80013dc:	f7ff f960 	bl	80006a0 <writeReg>
  writeReg(SYSRANGE_START, 0x01);
 80013e0:	2101      	movs	r1, #1
 80013e2:	2000      	movs	r0, #0
 80013e4:	f7ff f95c 	bl	80006a0 <writeReg>
  // "Wait until start bit has been cleared"
  startTimeout();
 80013e8:	f000 fc9a 	bl	8001d20 <HAL_GetTick>
 80013ec:	4603      	mov	r3, r0
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	4b15      	ldr	r3, [pc, #84]	@ (8001448 <readRangeSingleMillimeters+0xac>)
 80013f2:	801a      	strh	r2, [r3, #0]
  while (readReg(SYSRANGE_START) & 0x01){
 80013f4:	e015      	b.n	8001422 <readRangeSingleMillimeters+0x86>
    if (checkTimeoutExpired()){
 80013f6:	4b15      	ldr	r3, [pc, #84]	@ (800144c <readRangeSingleMillimeters+0xb0>)
 80013f8:	881b      	ldrh	r3, [r3, #0]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d011      	beq.n	8001422 <readRangeSingleMillimeters+0x86>
 80013fe:	f000 fc8f 	bl	8001d20 <HAL_GetTick>
 8001402:	4603      	mov	r3, r0
 8001404:	b29b      	uxth	r3, r3
 8001406:	461a      	mov	r2, r3
 8001408:	4b0f      	ldr	r3, [pc, #60]	@ (8001448 <readRangeSingleMillimeters+0xac>)
 800140a:	881b      	ldrh	r3, [r3, #0]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	4a0f      	ldr	r2, [pc, #60]	@ (800144c <readRangeSingleMillimeters+0xb0>)
 8001410:	8812      	ldrh	r2, [r2, #0]
 8001412:	4293      	cmp	r3, r2
 8001414:	dd05      	ble.n	8001422 <readRangeSingleMillimeters+0x86>
      g_isTimeout = true;
 8001416:	4b0e      	ldr	r3, [pc, #56]	@ (8001450 <readRangeSingleMillimeters+0xb4>)
 8001418:	2201      	movs	r2, #1
 800141a:	701a      	strb	r2, [r3, #0]
      return 65535;
 800141c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001420:	e00b      	b.n	800143a <readRangeSingleMillimeters+0x9e>
  while (readReg(SYSRANGE_START) & 0x01){
 8001422:	2000      	movs	r0, #0
 8001424:	f7ff f990 	bl	8000748 <readReg>
 8001428:	4603      	mov	r3, r0
 800142a:	f003 0301 	and.w	r3, r3, #1
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1e1      	bne.n	80013f6 <readRangeSingleMillimeters+0x5a>
    }
  }
  return readRangeContinuousMillimeters( extraStats );
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7ff ff38 	bl	80012a8 <readRangeContinuousMillimeters>
 8001438:	4603      	mov	r3, r0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20000032 	.word	0x20000032
 8001448:	20000030 	.word	0x20000030
 800144c:	2000002c 	.word	0x2000002c
 8001450:	2000002e 	.word	0x2000002e

08001454 <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 800145e:	2101      	movs	r1, #1
 8001460:	2080      	movs	r0, #128	@ 0x80
 8001462:	f7ff f91d 	bl	80006a0 <writeReg>
  writeReg(0xFF, 0x01);
 8001466:	2101      	movs	r1, #1
 8001468:	20ff      	movs	r0, #255	@ 0xff
 800146a:	f7ff f919 	bl	80006a0 <writeReg>
  writeReg(0x00, 0x00);
 800146e:	2100      	movs	r1, #0
 8001470:	2000      	movs	r0, #0
 8001472:	f7ff f915 	bl	80006a0 <writeReg>

  writeReg(0xFF, 0x06);
 8001476:	2106      	movs	r1, #6
 8001478:	20ff      	movs	r0, #255	@ 0xff
 800147a:	f7ff f911 	bl	80006a0 <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 800147e:	2083      	movs	r0, #131	@ 0x83
 8001480:	f7ff f962 	bl	8000748 <readReg>
 8001484:	4603      	mov	r3, r0
 8001486:	f043 0304 	orr.w	r3, r3, #4
 800148a:	b2db      	uxtb	r3, r3
 800148c:	4619      	mov	r1, r3
 800148e:	2083      	movs	r0, #131	@ 0x83
 8001490:	f7ff f906 	bl	80006a0 <writeReg>
  writeReg(0xFF, 0x07);
 8001494:	2107      	movs	r1, #7
 8001496:	20ff      	movs	r0, #255	@ 0xff
 8001498:	f7ff f902 	bl	80006a0 <writeReg>
  writeReg(0x81, 0x01);
 800149c:	2101      	movs	r1, #1
 800149e:	2081      	movs	r0, #129	@ 0x81
 80014a0:	f7ff f8fe 	bl	80006a0 <writeReg>

  writeReg(0x80, 0x01);
 80014a4:	2101      	movs	r1, #1
 80014a6:	2080      	movs	r0, #128	@ 0x80
 80014a8:	f7ff f8fa 	bl	80006a0 <writeReg>

  writeReg(0x94, 0x6b);
 80014ac:	216b      	movs	r1, #107	@ 0x6b
 80014ae:	2094      	movs	r0, #148	@ 0x94
 80014b0:	f7ff f8f6 	bl	80006a0 <writeReg>
  writeReg(0x83, 0x00);
 80014b4:	2100      	movs	r1, #0
 80014b6:	2083      	movs	r0, #131	@ 0x83
 80014b8:	f7ff f8f2 	bl	80006a0 <writeReg>
  startTimeout();
 80014bc:	f000 fc30 	bl	8001d20 <HAL_GetTick>
 80014c0:	4603      	mov	r3, r0
 80014c2:	b29a      	uxth	r2, r3
 80014c4:	4b2b      	ldr	r3, [pc, #172]	@ (8001574 <getSpadInfo+0x120>)
 80014c6:	801a      	strh	r2, [r3, #0]
  while (readReg(0x83) == 0x00)
 80014c8:	e011      	b.n	80014ee <getSpadInfo+0x9a>
  {
    if (checkTimeoutExpired()) { return false; }
 80014ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001578 <getSpadInfo+0x124>)
 80014cc:	881b      	ldrh	r3, [r3, #0]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d00d      	beq.n	80014ee <getSpadInfo+0x9a>
 80014d2:	f000 fc25 	bl	8001d20 <HAL_GetTick>
 80014d6:	4603      	mov	r3, r0
 80014d8:	b29b      	uxth	r3, r3
 80014da:	461a      	mov	r2, r3
 80014dc:	4b25      	ldr	r3, [pc, #148]	@ (8001574 <getSpadInfo+0x120>)
 80014de:	881b      	ldrh	r3, [r3, #0]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	4a25      	ldr	r2, [pc, #148]	@ (8001578 <getSpadInfo+0x124>)
 80014e4:	8812      	ldrh	r2, [r2, #0]
 80014e6:	4293      	cmp	r3, r2
 80014e8:	dd01      	ble.n	80014ee <getSpadInfo+0x9a>
 80014ea:	2300      	movs	r3, #0
 80014ec:	e03d      	b.n	800156a <getSpadInfo+0x116>
  while (readReg(0x83) == 0x00)
 80014ee:	2083      	movs	r0, #131	@ 0x83
 80014f0:	f7ff f92a 	bl	8000748 <readReg>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d0e7      	beq.n	80014ca <getSpadInfo+0x76>
  }
  writeReg(0x83, 0x01);
 80014fa:	2101      	movs	r1, #1
 80014fc:	2083      	movs	r0, #131	@ 0x83
 80014fe:	f7ff f8cf 	bl	80006a0 <writeReg>
  tmp = readReg(0x92);
 8001502:	2092      	movs	r0, #146	@ 0x92
 8001504:	f7ff f920 	bl	8000748 <readReg>
 8001508:	4603      	mov	r3, r0
 800150a:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 800150c:	7bfb      	ldrb	r3, [r7, #15]
 800150e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001512:	b2da      	uxtb	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	09db      	lsrs	r3, r3, #7
 800151c:	b2da      	uxtb	r2, r3
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 8001522:	2100      	movs	r1, #0
 8001524:	2081      	movs	r0, #129	@ 0x81
 8001526:	f7ff f8bb 	bl	80006a0 <writeReg>
  writeReg(0xFF, 0x06);
 800152a:	2106      	movs	r1, #6
 800152c:	20ff      	movs	r0, #255	@ 0xff
 800152e:	f7ff f8b7 	bl	80006a0 <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 8001532:	2083      	movs	r0, #131	@ 0x83
 8001534:	f7ff f908 	bl	8000748 <readReg>
 8001538:	4603      	mov	r3, r0
 800153a:	f023 0304 	bic.w	r3, r3, #4
 800153e:	b2db      	uxtb	r3, r3
 8001540:	4619      	mov	r1, r3
 8001542:	2083      	movs	r0, #131	@ 0x83
 8001544:	f7ff f8ac 	bl	80006a0 <writeReg>
  writeReg(0xFF, 0x01);
 8001548:	2101      	movs	r1, #1
 800154a:	20ff      	movs	r0, #255	@ 0xff
 800154c:	f7ff f8a8 	bl	80006a0 <writeReg>
  writeReg(0x00, 0x01);
 8001550:	2101      	movs	r1, #1
 8001552:	2000      	movs	r0, #0
 8001554:	f7ff f8a4 	bl	80006a0 <writeReg>

  writeReg(0xFF, 0x00);
 8001558:	2100      	movs	r1, #0
 800155a:	20ff      	movs	r0, #255	@ 0xff
 800155c:	f7ff f8a0 	bl	80006a0 <writeReg>
  writeReg(0x80, 0x00);
 8001560:	2100      	movs	r1, #0
 8001562:	2080      	movs	r0, #128	@ 0x80
 8001564:	f7ff f89c 	bl	80006a0 <writeReg>

  return true;
 8001568:	2301      	movs	r3, #1
}
 800156a:	4618      	mov	r0, r3
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20000030 	.word	0x20000030
 8001578:	2000002c 	.word	0x2000002c

0800157c <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8001584:	2001      	movs	r0, #1
 8001586:	f7ff f8df 	bl	8000748 <readReg>
 800158a:	4603      	mov	r3, r0
 800158c:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 800158e:	7bfb      	ldrb	r3, [r7, #15]
 8001590:	091b      	lsrs	r3, r3, #4
 8001592:	b2db      	uxtb	r3, r3
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	b2da      	uxtb	r2, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 800159e:	7bfb      	ldrb	r3, [r7, #15]
 80015a0:	08db      	lsrs	r3, r3, #3
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	f003 0301 	and.w	r3, r3, #1
 80015a8:	b2da      	uxtb	r2, r3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	089b      	lsrs	r3, r3, #2
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	f003 0301 	and.w	r3, r3, #1
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 80015be:	7bfb      	ldrb	r3, [r7, #15]
 80015c0:	099b      	lsrs	r3, r3, #6
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	f003 0301 	and.w	r3, r3, #1
 80015c8:	b2da      	uxtb	r2, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 80015ce:	7bfb      	ldrb	r3, [r7, #15]
 80015d0:	09db      	lsrs	r3, r3, #7
 80015d2:	b2da      	uxtb	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	711a      	strb	r2, [r3, #4]
}
 80015d8:	bf00      	nop
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 80015ea:	2000      	movs	r0, #0
 80015ec:	f7ff fe3a 	bl	8001264 <getVcselPulsePeriod>
 80015f0:	4603      	mov	r3, r0
 80015f2:	461a      	mov	r2, r3
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 80015f8:	2046      	movs	r0, #70	@ 0x46
 80015fa:	f7ff f8a5 	bl	8000748 <readReg>
 80015fe:	4603      	mov	r3, r0
 8001600:	3301      	adds	r3, #1
 8001602:	b29a      	uxth	r2, r3
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001610:	b2db      	uxtb	r3, r3
 8001612:	4619      	mov	r1, r3
 8001614:	4610      	mov	r0, r2
 8001616:	f000 f887 	bl	8001728 <timeoutMclksToMicroseconds>
 800161a:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001620:	2051      	movs	r0, #81	@ 0x51
 8001622:	f7ff f8bd 	bl	80007a0 <readReg16Bit>
 8001626:	4603      	mov	r3, r0
 8001628:	4618      	mov	r0, r3
 800162a:	f000 f83e 	bl	80016aa <decodeTimeout>
 800162e:	4603      	mov	r3, r0
 8001630:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 800163e:	b2db      	uxtb	r3, r3
 8001640:	4619      	mov	r1, r3
 8001642:	4610      	mov	r0, r2
 8001644:	f000 f870 	bl	8001728 <timeoutMclksToMicroseconds>
 8001648:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 800164e:	2001      	movs	r0, #1
 8001650:	f7ff fe08 	bl	8001264 <getVcselPulsePeriod>
 8001654:	4603      	mov	r3, r0
 8001656:	461a      	mov	r2, r3
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 800165c:	2071      	movs	r0, #113	@ 0x71
 800165e:	f7ff f89f 	bl	80007a0 <readReg16Bit>
 8001662:	4603      	mov	r3, r0
 8001664:	4618      	mov	r0, r3
 8001666:	f000 f820 	bl	80016aa <decodeTimeout>
 800166a:	4603      	mov	r3, r0
 800166c:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	78db      	ldrb	r3, [r3, #3]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d007      	beq.n	800168a <getSequenceStepTimeouts+0xaa>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	891a      	ldrh	r2, [r3, #8]
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	88db      	ldrh	r3, [r3, #6]
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	b29a      	uxth	r2, r3
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001692:	b2db      	uxtb	r3, r3
 8001694:	4619      	mov	r1, r3
 8001696:	4610      	mov	r0, r2
 8001698:	f000 f846 	bl	8001728 <timeoutMclksToMicroseconds>
 800169c:	4602      	mov	r2, r0
  timeouts->final_range_us =
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	615a      	str	r2, [r3, #20]
}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 80016aa:	b480      	push	{r7}
 80016ac:	b083      	sub	sp, #12
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	4603      	mov	r3, r0
 80016b2:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 80016b4:	88fb      	ldrh	r3, [r7, #6]
 80016b6:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 80016b8:	88fa      	ldrh	r2, [r7, #6]
 80016ba:	0a12      	lsrs	r2, r2, #8
 80016bc:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 80016be:	4093      	lsls	r3, r2
 80016c0:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 80016c2:	3301      	adds	r3, #1
 80016c4:	b29b      	uxth	r3, r3
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr

080016d2 <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 80016d2:	b480      	push	{r7}
 80016d4:	b085      	sub	sp, #20
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	4603      	mov	r3, r0
 80016da:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 80016e4:	88fb      	ldrh	r3, [r7, #6]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d016      	beq.n	8001718 <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 80016ea:	88fb      	ldrh	r3, [r7, #6]
 80016ec:	3b01      	subs	r3, #1
 80016ee:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 80016f0:	e005      	b.n	80016fe <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	085b      	lsrs	r3, r3, #1
 80016f6:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 80016f8:	897b      	ldrh	r3, [r7, #10]
 80016fa:	3301      	adds	r3, #1
 80016fc:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	2bff      	cmp	r3, #255	@ 0xff
 8001702:	d8f6      	bhi.n	80016f2 <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 8001704:	897b      	ldrh	r3, [r7, #10]
 8001706:	021b      	lsls	r3, r3, #8
 8001708:	b29a      	uxth	r2, r3
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	b29b      	uxth	r3, r3
 800170e:	b2db      	uxtb	r3, r3
 8001710:	b29b      	uxth	r3, r3
 8001712:	4313      	orrs	r3, r2
 8001714:	b29b      	uxth	r3, r3
 8001716:	e000      	b.n	800171a <encodeTimeout+0x48>
  }
  else { return 0; }
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3714      	adds	r7, #20
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
	...

08001728 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	460a      	mov	r2, r1
 8001732:	80fb      	strh	r3, [r7, #6]
 8001734:	4613      	mov	r3, r2
 8001736:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001738:	797b      	ldrb	r3, [r7, #5]
 800173a:	4a0d      	ldr	r2, [pc, #52]	@ (8001770 <timeoutMclksToMicroseconds+0x48>)
 800173c:	fb02 f303 	mul.w	r3, r2, r3
 8001740:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001744:	4a0b      	ldr	r2, [pc, #44]	@ (8001774 <timeoutMclksToMicroseconds+0x4c>)
 8001746:	fba2 2303 	umull	r2, r3, r2, r3
 800174a:	099b      	lsrs	r3, r3, #6
 800174c:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 800174e:	88fb      	ldrh	r3, [r7, #6]
 8001750:	68fa      	ldr	r2, [r7, #12]
 8001752:	fb03 f202 	mul.w	r2, r3, r2
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	085b      	lsrs	r3, r3, #1
 800175a:	4413      	add	r3, r2
 800175c:	4a05      	ldr	r2, [pc, #20]	@ (8001774 <timeoutMclksToMicroseconds+0x4c>)
 800175e:	fba2 2303 	umull	r2, r3, r2, r3
 8001762:	099b      	lsrs	r3, r3, #6
}
 8001764:	4618      	mov	r0, r3
 8001766:	3714      	adds	r7, #20
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	003a2f00 	.word	0x003a2f00
 8001774:	10624dd3 	.word	0x10624dd3

08001778 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	460b      	mov	r3, r1
 8001782:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001784:	78fb      	ldrb	r3, [r7, #3]
 8001786:	4a0d      	ldr	r2, [pc, #52]	@ (80017bc <timeoutMicrosecondsToMclks+0x44>)
 8001788:	fb02 f303 	mul.w	r3, r2, r3
 800178c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001790:	4a0b      	ldr	r2, [pc, #44]	@ (80017c0 <timeoutMicrosecondsToMclks+0x48>)
 8001792:	fba2 2303 	umull	r2, r3, r2, r3
 8001796:	099b      	lsrs	r3, r3, #6
 8001798:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80017a0:	fb03 f202 	mul.w	r2, r3, r2
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	085b      	lsrs	r3, r3, #1
 80017a8:	441a      	add	r2, r3
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3714      	adds	r7, #20
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr
 80017bc:	003a2f00 	.word	0x003a2f00
 80017c0:	10624dd3 	.word	0x10624dd3

080017c4 <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4603      	mov	r3, r0
 80017cc:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 80017ce:	79fb      	ldrb	r3, [r7, #7]
 80017d0:	f043 0301 	orr.w	r3, r3, #1
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	4619      	mov	r1, r3
 80017d8:	2000      	movs	r0, #0
 80017da:	f7fe ff61 	bl	80006a0 <writeReg>

  startTimeout();
 80017de:	f000 fa9f 	bl	8001d20 <HAL_GetTick>
 80017e2:	4603      	mov	r3, r0
 80017e4:	b29a      	uxth	r2, r3
 80017e6:	4b15      	ldr	r3, [pc, #84]	@ (800183c <performSingleRefCalibration+0x78>)
 80017e8:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 80017ea:	e011      	b.n	8001810 <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 80017ec:	4b14      	ldr	r3, [pc, #80]	@ (8001840 <performSingleRefCalibration+0x7c>)
 80017ee:	881b      	ldrh	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d00d      	beq.n	8001810 <performSingleRefCalibration+0x4c>
 80017f4:	f000 fa94 	bl	8001d20 <HAL_GetTick>
 80017f8:	4603      	mov	r3, r0
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	461a      	mov	r2, r3
 80017fe:	4b0f      	ldr	r3, [pc, #60]	@ (800183c <performSingleRefCalibration+0x78>)
 8001800:	881b      	ldrh	r3, [r3, #0]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	4a0e      	ldr	r2, [pc, #56]	@ (8001840 <performSingleRefCalibration+0x7c>)
 8001806:	8812      	ldrh	r2, [r2, #0]
 8001808:	4293      	cmp	r3, r2
 800180a:	dd01      	ble.n	8001810 <performSingleRefCalibration+0x4c>
 800180c:	2300      	movs	r3, #0
 800180e:	e010      	b.n	8001832 <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001810:	2013      	movs	r0, #19
 8001812:	f7fe ff99 	bl	8000748 <readReg>
 8001816:	4603      	mov	r3, r0
 8001818:	f003 0307 	and.w	r3, r3, #7
 800181c:	2b00      	cmp	r3, #0
 800181e:	d0e5      	beq.n	80017ec <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001820:	2101      	movs	r1, #1
 8001822:	200b      	movs	r0, #11
 8001824:	f7fe ff3c 	bl	80006a0 <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 8001828:	2100      	movs	r1, #0
 800182a:	2000      	movs	r0, #0
 800182c:	f7fe ff38 	bl	80006a0 <writeReg>

  return true;
 8001830:	2301      	movs	r3, #1
}
 8001832:	4618      	mov	r0, r3
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	20000030 	.word	0x20000030
 8001840:	2000002c 	.word	0x2000002c

08001844 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b092      	sub	sp, #72	@ 0x48
 8001848:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800184a:	f000 fa04 	bl	8001c56 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800184e:	f000 f847 	bl	80018e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001852:	f000 f8d1 	bl	80019f8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001856:	f000 f88f 	bl	8001978 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  // Initialise a message buffer.
  	char msgBuffer[52];
  	for (uint8_t i = 0; i < 52; i++) {
 800185a:	2300      	movs	r3, #0
 800185c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8001860:	e00b      	b.n	800187a <main+0x36>
  		msgBuffer[i] = ' ';
 8001862:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001866:	3348      	adds	r3, #72	@ 0x48
 8001868:	443b      	add	r3, r7
 800186a:	2220      	movs	r2, #32
 800186c:	f803 2c38 	strb.w	r2, [r3, #-56]
  	for (uint8_t i = 0; i < 52; i++) {
 8001870:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001874:	3301      	adds	r3, #1
 8001876:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800187a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800187e:	2b33      	cmp	r3, #51	@ 0x33
 8001880:	d9ef      	bls.n	8001862 <main+0x1e>
  	}

  	// Initialise the VL53L0X
  	statInfo_t_VL53L0X distanceStr;
  	initVL53L0X(1, &hi2c1);
 8001882:	4913      	ldr	r1, [pc, #76]	@ (80018d0 <main+0x8c>)
 8001884:	2001      	movs	r0, #1
 8001886:	f7ff f80f 	bl	80008a8 <initVL53L0X>

  	// Configure the sensor for high accuracy and speed in 20 cm.
  	setSignalRateLimit(200);
 800188a:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 80018d4 <main+0x90>
 800188e:	f7ff fa6b 	bl	8000d68 <setSignalRateLimit>
  	setVcselPulsePeriod(VcselPeriodPreRange, 10);
 8001892:	210a      	movs	r1, #10
 8001894:	2000      	movs	r0, #0
 8001896:	f7ff fb97 	bl	8000fc8 <setVcselPulsePeriod>
  	setVcselPulsePeriod(VcselPeriodFinalRange, 14);
 800189a:	210e      	movs	r1, #14
 800189c:	2001      	movs	r0, #1
 800189e:	f7ff fb93 	bl	8000fc8 <setVcselPulsePeriod>
  	setMeasurementTimingBudget(300 * 1000UL);
 80018a2:	480d      	ldr	r0, [pc, #52]	@ (80018d8 <main+0x94>)
 80018a4:	f7ff fa96 	bl	8000dd4 <setMeasurementTimingBudget>
  	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 80018a8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018b0:	f000 fce2 	bl	8002278 <HAL_GPIO_TogglePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
        distance = readRangeSingleMillimeters(&distanceStr);
 80018b4:	1d3b      	adds	r3, r7, #4
 80018b6:	4618      	mov	r0, r3
 80018b8:	f7ff fd70 	bl	800139c <readRangeSingleMillimeters>
 80018bc:	4603      	mov	r3, r0
 80018be:	461a      	mov	r2, r3
 80018c0:	4b06      	ldr	r3, [pc, #24]	@ (80018dc <main+0x98>)
 80018c2:	801a      	strh	r2, [r3, #0]
        HAL_Delay(1000);
 80018c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018c8:	f000 fa36 	bl	8001d38 <HAL_Delay>
        distance = readRangeSingleMillimeters(&distanceStr);
 80018cc:	bf00      	nop
 80018ce:	e7f1      	b.n	80018b4 <main+0x70>
 80018d0:	20000094 	.word	0x20000094
 80018d4:	43480000 	.word	0x43480000
 80018d8:	000493e0 	.word	0x000493e0
 80018dc:	20000092 	.word	0x20000092

080018e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b094      	sub	sp, #80	@ 0x50
 80018e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018e6:	f107 0318 	add.w	r3, r7, #24
 80018ea:	2238      	movs	r2, #56	@ 0x38
 80018ec:	2100      	movs	r1, #0
 80018ee:	4618      	mov	r0, r3
 80018f0:	f002 fa9a 	bl	8003e28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018f4:	1d3b      	adds	r3, r7, #4
 80018f6:	2200      	movs	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]
 80018fa:	605a      	str	r2, [r3, #4]
 80018fc:	609a      	str	r2, [r3, #8]
 80018fe:	60da      	str	r2, [r3, #12]
 8001900:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001902:	2000      	movs	r0, #0
 8001904:	f001 faf6 	bl	8002ef4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001908:	2302      	movs	r3, #2
 800190a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800190c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001910:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001912:	2340      	movs	r3, #64	@ 0x40
 8001914:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001916:	2302      	movs	r3, #2
 8001918:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800191a:	2302      	movs	r3, #2
 800191c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800191e:	2304      	movs	r3, #4
 8001920:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001922:	2355      	movs	r3, #85	@ 0x55
 8001924:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001926:	2302      	movs	r3, #2
 8001928:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800192a:	2302      	movs	r3, #2
 800192c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800192e:	2302      	movs	r3, #2
 8001930:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001932:	f107 0318 	add.w	r3, r7, #24
 8001936:	4618      	mov	r0, r3
 8001938:	f001 fb90 	bl	800305c <HAL_RCC_OscConfig>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001942:	f000 f899 	bl	8001a78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001946:	230f      	movs	r3, #15
 8001948:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800194a:	2303      	movs	r3, #3
 800194c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800194e:	2300      	movs	r3, #0
 8001950:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001952:	2300      	movs	r3, #0
 8001954:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001956:	2300      	movs	r3, #0
 8001958:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800195a:	1d3b      	adds	r3, r7, #4
 800195c:	2104      	movs	r1, #4
 800195e:	4618      	mov	r0, r3
 8001960:	f001 fe8e 	bl	8003680 <HAL_RCC_ClockConfig>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800196a:	f000 f885 	bl	8001a78 <Error_Handler>
  }
}
 800196e:	bf00      	nop
 8001970:	3750      	adds	r7, #80	@ 0x50
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
	...

08001978 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800197c:	4b1b      	ldr	r3, [pc, #108]	@ (80019ec <MX_I2C1_Init+0x74>)
 800197e:	4a1c      	ldr	r2, [pc, #112]	@ (80019f0 <MX_I2C1_Init+0x78>)
 8001980:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8001982:	4b1a      	ldr	r3, [pc, #104]	@ (80019ec <MX_I2C1_Init+0x74>)
 8001984:	4a1b      	ldr	r2, [pc, #108]	@ (80019f4 <MX_I2C1_Init+0x7c>)
 8001986:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001988:	4b18      	ldr	r3, [pc, #96]	@ (80019ec <MX_I2C1_Init+0x74>)
 800198a:	2200      	movs	r2, #0
 800198c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800198e:	4b17      	ldr	r3, [pc, #92]	@ (80019ec <MX_I2C1_Init+0x74>)
 8001990:	2201      	movs	r2, #1
 8001992:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001994:	4b15      	ldr	r3, [pc, #84]	@ (80019ec <MX_I2C1_Init+0x74>)
 8001996:	2200      	movs	r2, #0
 8001998:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800199a:	4b14      	ldr	r3, [pc, #80]	@ (80019ec <MX_I2C1_Init+0x74>)
 800199c:	2200      	movs	r2, #0
 800199e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019a0:	4b12      	ldr	r3, [pc, #72]	@ (80019ec <MX_I2C1_Init+0x74>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019a6:	4b11      	ldr	r3, [pc, #68]	@ (80019ec <MX_I2C1_Init+0x74>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019ac:	4b0f      	ldr	r3, [pc, #60]	@ (80019ec <MX_I2C1_Init+0x74>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019b2:	480e      	ldr	r0, [pc, #56]	@ (80019ec <MX_I2C1_Init+0x74>)
 80019b4:	f000 fc7a 	bl	80022ac <HAL_I2C_Init>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80019be:	f000 f85b 	bl	8001a78 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80019c2:	2100      	movs	r1, #0
 80019c4:	4809      	ldr	r0, [pc, #36]	@ (80019ec <MX_I2C1_Init+0x74>)
 80019c6:	f001 f9fd 	bl	8002dc4 <HAL_I2CEx_ConfigAnalogFilter>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80019d0:	f000 f852 	bl	8001a78 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80019d4:	2100      	movs	r1, #0
 80019d6:	4805      	ldr	r0, [pc, #20]	@ (80019ec <MX_I2C1_Init+0x74>)
 80019d8:	f001 fa3f 	bl	8002e5a <HAL_I2CEx_ConfigDigitalFilter>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80019e2:	f000 f849 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000094 	.word	0x20000094
 80019f0:	40005400 	.word	0x40005400
 80019f4:	40b285c2 	.word	0x40b285c2

080019f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b088      	sub	sp, #32
 80019fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fe:	f107 030c 	add.w	r3, r7, #12
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	605a      	str	r2, [r3, #4]
 8001a08:	609a      	str	r2, [r3, #8]
 8001a0a:	60da      	str	r2, [r3, #12]
 8001a0c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0e:	4b19      	ldr	r3, [pc, #100]	@ (8001a74 <MX_GPIO_Init+0x7c>)
 8001a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a12:	4a18      	ldr	r2, [pc, #96]	@ (8001a74 <MX_GPIO_Init+0x7c>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a1a:	4b16      	ldr	r3, [pc, #88]	@ (8001a74 <MX_GPIO_Init+0x7c>)
 8001a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	60bb      	str	r3, [r7, #8]
 8001a24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a26:	4b13      	ldr	r3, [pc, #76]	@ (8001a74 <MX_GPIO_Init+0x7c>)
 8001a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2a:	4a12      	ldr	r2, [pc, #72]	@ (8001a74 <MX_GPIO_Init+0x7c>)
 8001a2c:	f043 0302 	orr.w	r3, r3, #2
 8001a30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a32:	4b10      	ldr	r3, [pc, #64]	@ (8001a74 <MX_GPIO_Init+0x7c>)
 8001a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	607b      	str	r3, [r7, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a48:	f000 fbfe 	bl	8002248 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001a4c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a52:	2301      	movs	r3, #1
 8001a54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a5e:	f107 030c 	add.w	r3, r7, #12
 8001a62:	4619      	mov	r1, r3
 8001a64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a68:	f000 fa6c 	bl	8001f44 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a6c:	bf00      	nop
 8001a6e:	3720      	adds	r7, #32
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	40021000 	.word	0x40021000

08001a78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a7c:	b672      	cpsid	i
}
 8001a7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a80:	bf00      	nop
 8001a82:	e7fd      	b.n	8001a80 <Error_Handler+0x8>

08001a84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac8 <HAL_MspInit+0x44>)
 8001a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a8e:	4a0e      	ldr	r2, [pc, #56]	@ (8001ac8 <HAL_MspInit+0x44>)
 8001a90:	f043 0301 	orr.w	r3, r3, #1
 8001a94:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a96:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac8 <HAL_MspInit+0x44>)
 8001a98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	607b      	str	r3, [r7, #4]
 8001aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aa2:	4b09      	ldr	r3, [pc, #36]	@ (8001ac8 <HAL_MspInit+0x44>)
 8001aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa6:	4a08      	ldr	r2, [pc, #32]	@ (8001ac8 <HAL_MspInit+0x44>)
 8001aa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aac:	6593      	str	r3, [r2, #88]	@ 0x58
 8001aae:	4b06      	ldr	r3, [pc, #24]	@ (8001ac8 <HAL_MspInit+0x44>)
 8001ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ab6:	603b      	str	r3, [r7, #0]
 8001ab8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001aba:	f001 fabf 	bl	800303c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40021000 	.word	0x40021000

08001acc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b09a      	sub	sp, #104	@ 0x68
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	605a      	str	r2, [r3, #4]
 8001ade:	609a      	str	r2, [r3, #8]
 8001ae0:	60da      	str	r2, [r3, #12]
 8001ae2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ae4:	f107 0310 	add.w	r3, r7, #16
 8001ae8:	2244      	movs	r2, #68	@ 0x44
 8001aea:	2100      	movs	r1, #0
 8001aec:	4618      	mov	r0, r3
 8001aee:	f002 f99b 	bl	8003e28 <memset>
  if(hi2c->Instance==I2C1)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a1f      	ldr	r2, [pc, #124]	@ (8001b74 <HAL_I2C_MspInit+0xa8>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d136      	bne.n	8001b6a <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001afc:	2340      	movs	r3, #64	@ 0x40
 8001afe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001b00:	2300      	movs	r3, #0
 8001b02:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b04:	f107 0310 	add.w	r3, r7, #16
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f001 ff9d 	bl	8003a48 <HAL_RCCEx_PeriphCLKConfig>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001b14:	f7ff ffb0 	bl	8001a78 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b18:	4b17      	ldr	r3, [pc, #92]	@ (8001b78 <HAL_I2C_MspInit+0xac>)
 8001b1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b1c:	4a16      	ldr	r2, [pc, #88]	@ (8001b78 <HAL_I2C_MspInit+0xac>)
 8001b1e:	f043 0302 	orr.w	r3, r3, #2
 8001b22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b24:	4b14      	ldr	r3, [pc, #80]	@ (8001b78 <HAL_I2C_MspInit+0xac>)
 8001b26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b28:	f003 0302 	and.w	r3, r3, #2
 8001b2c:	60fb      	str	r3, [r7, #12]
 8001b2e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b30:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b34:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b36:	2312      	movs	r3, #18
 8001b38:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b42:	2304      	movs	r3, #4
 8001b44:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b46:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	480b      	ldr	r0, [pc, #44]	@ (8001b7c <HAL_I2C_MspInit+0xb0>)
 8001b4e:	f000 f9f9 	bl	8001f44 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b52:	4b09      	ldr	r3, [pc, #36]	@ (8001b78 <HAL_I2C_MspInit+0xac>)
 8001b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b56:	4a08      	ldr	r2, [pc, #32]	@ (8001b78 <HAL_I2C_MspInit+0xac>)
 8001b58:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b5e:	4b06      	ldr	r3, [pc, #24]	@ (8001b78 <HAL_I2C_MspInit+0xac>)
 8001b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b66:	60bb      	str	r3, [r7, #8]
 8001b68:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b6a:	bf00      	nop
 8001b6c:	3768      	adds	r7, #104	@ 0x68
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	40005400 	.word	0x40005400
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	48000400 	.word	0x48000400

08001b80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b84:	bf00      	nop
 8001b86:	e7fd      	b.n	8001b84 <NMI_Handler+0x4>

08001b88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b8c:	bf00      	nop
 8001b8e:	e7fd      	b.n	8001b8c <HardFault_Handler+0x4>

08001b90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b94:	bf00      	nop
 8001b96:	e7fd      	b.n	8001b94 <MemManage_Handler+0x4>

08001b98 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b9c:	bf00      	nop
 8001b9e:	e7fd      	b.n	8001b9c <BusFault_Handler+0x4>

08001ba0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ba4:	bf00      	nop
 8001ba6:	e7fd      	b.n	8001ba4 <UsageFault_Handler+0x4>

08001ba8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bac:	bf00      	nop
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr

08001bb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr

08001bd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bd6:	f000 f891 	bl	8001cfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
	...

08001be0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001be4:	4b06      	ldr	r3, [pc, #24]	@ (8001c00 <SystemInit+0x20>)
 8001be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bea:	4a05      	ldr	r2, [pc, #20]	@ (8001c00 <SystemInit+0x20>)
 8001bec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bf0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	e000ed00 	.word	0xe000ed00

08001c04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c04:	480d      	ldr	r0, [pc, #52]	@ (8001c3c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c06:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c08:	f7ff ffea 	bl	8001be0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c0c:	480c      	ldr	r0, [pc, #48]	@ (8001c40 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c0e:	490d      	ldr	r1, [pc, #52]	@ (8001c44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c10:	4a0d      	ldr	r2, [pc, #52]	@ (8001c48 <LoopForever+0xe>)
  movs r3, #0
 8001c12:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001c14:	e002      	b.n	8001c1c <LoopCopyDataInit>

08001c16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c1a:	3304      	adds	r3, #4

08001c1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c20:	d3f9      	bcc.n	8001c16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c22:	4a0a      	ldr	r2, [pc, #40]	@ (8001c4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c24:	4c0a      	ldr	r4, [pc, #40]	@ (8001c50 <LoopForever+0x16>)
  movs r3, #0
 8001c26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c28:	e001      	b.n	8001c2e <LoopFillZerobss>

08001c2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c2c:	3204      	adds	r2, #4

08001c2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c30:	d3fb      	bcc.n	8001c2a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001c32:	f002 f901 	bl	8003e38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c36:	f7ff fe05 	bl	8001844 <main>

08001c3a <LoopForever>:

LoopForever:
    b LoopForever
 8001c3a:	e7fe      	b.n	8001c3a <LoopForever>
  ldr   r0, =_estack
 8001c3c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001c40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c44:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001c48:	08003ecc 	.word	0x08003ecc
  ldr r2, =_sbss
 8001c4c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001c50:	200000ec 	.word	0x200000ec

08001c54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c54:	e7fe      	b.n	8001c54 <ADC1_2_IRQHandler>

08001c56 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b082      	sub	sp, #8
 8001c5a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c60:	2003      	movs	r0, #3
 8001c62:	f000 f93d 	bl	8001ee0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c66:	200f      	movs	r0, #15
 8001c68:	f000 f80e 	bl	8001c88 <HAL_InitTick>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d002      	beq.n	8001c78 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	71fb      	strb	r3, [r7, #7]
 8001c76:	e001      	b.n	8001c7c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c78:	f7ff ff04 	bl	8001a84 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c7c:	79fb      	ldrb	r3, [r7, #7]

}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
	...

08001c88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c90:	2300      	movs	r3, #0
 8001c92:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001c94:	4b16      	ldr	r3, [pc, #88]	@ (8001cf0 <HAL_InitTick+0x68>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d022      	beq.n	8001ce2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001c9c:	4b15      	ldr	r3, [pc, #84]	@ (8001cf4 <HAL_InitTick+0x6c>)
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	4b13      	ldr	r3, [pc, #76]	@ (8001cf0 <HAL_InitTick+0x68>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ca8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f000 f93a 	bl	8001f2a <HAL_SYSTICK_Config>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d10f      	bne.n	8001cdc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2b0f      	cmp	r3, #15
 8001cc0:	d809      	bhi.n	8001cd6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	6879      	ldr	r1, [r7, #4]
 8001cc6:	f04f 30ff 	mov.w	r0, #4294967295
 8001cca:	f000 f914 	bl	8001ef6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cce:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf8 <HAL_InitTick+0x70>)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6013      	str	r3, [r2, #0]
 8001cd4:	e007      	b.n	8001ce6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	73fb      	strb	r3, [r7, #15]
 8001cda:	e004      	b.n	8001ce6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	73fb      	strb	r3, [r7, #15]
 8001ce0:	e001      	b.n	8001ce6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3710      	adds	r7, #16
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	2000000c 	.word	0x2000000c
 8001cf4:	20000004 	.word	0x20000004
 8001cf8:	20000008 	.word	0x20000008

08001cfc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d00:	4b05      	ldr	r3, [pc, #20]	@ (8001d18 <HAL_IncTick+0x1c>)
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	4b05      	ldr	r3, [pc, #20]	@ (8001d1c <HAL_IncTick+0x20>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4413      	add	r3, r2
 8001d0a:	4a03      	ldr	r2, [pc, #12]	@ (8001d18 <HAL_IncTick+0x1c>)
 8001d0c:	6013      	str	r3, [r2, #0]
}
 8001d0e:	bf00      	nop
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr
 8001d18:	200000e8 	.word	0x200000e8
 8001d1c:	2000000c 	.word	0x2000000c

08001d20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  return uwTick;
 8001d24:	4b03      	ldr	r3, [pc, #12]	@ (8001d34 <HAL_GetTick+0x14>)
 8001d26:	681b      	ldr	r3, [r3, #0]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	200000e8 	.word	0x200000e8

08001d38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d40:	f7ff ffee 	bl	8001d20 <HAL_GetTick>
 8001d44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d50:	d004      	beq.n	8001d5c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d52:	4b09      	ldr	r3, [pc, #36]	@ (8001d78 <HAL_Delay+0x40>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	68fa      	ldr	r2, [r7, #12]
 8001d58:	4413      	add	r3, r2
 8001d5a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d5c:	bf00      	nop
 8001d5e:	f7ff ffdf 	bl	8001d20 <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	68fa      	ldr	r2, [r7, #12]
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d8f7      	bhi.n	8001d5e <HAL_Delay+0x26>
  {
  }
}
 8001d6e:	bf00      	nop
 8001d70:	bf00      	nop
 8001d72:	3710      	adds	r7, #16
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	2000000c 	.word	0x2000000c

08001d7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b085      	sub	sp, #20
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f003 0307 	and.w	r3, r3, #7
 8001d8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d92:	68ba      	ldr	r2, [r7, #8]
 8001d94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d98:	4013      	ands	r3, r2
 8001d9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001da4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001da8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dae:	4a04      	ldr	r2, [pc, #16]	@ (8001dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	60d3      	str	r3, [r2, #12]
}
 8001db4:	bf00      	nop
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr
 8001dc0:	e000ed00 	.word	0xe000ed00

08001dc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dc8:	4b04      	ldr	r3, [pc, #16]	@ (8001ddc <__NVIC_GetPriorityGrouping+0x18>)
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	0a1b      	lsrs	r3, r3, #8
 8001dce:	f003 0307 	and.w	r3, r3, #7
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	e000ed00 	.word	0xe000ed00

08001de0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	6039      	str	r1, [r7, #0]
 8001dea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	db0a      	blt.n	8001e0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	b2da      	uxtb	r2, r3
 8001df8:	490c      	ldr	r1, [pc, #48]	@ (8001e2c <__NVIC_SetPriority+0x4c>)
 8001dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfe:	0112      	lsls	r2, r2, #4
 8001e00:	b2d2      	uxtb	r2, r2
 8001e02:	440b      	add	r3, r1
 8001e04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e08:	e00a      	b.n	8001e20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	b2da      	uxtb	r2, r3
 8001e0e:	4908      	ldr	r1, [pc, #32]	@ (8001e30 <__NVIC_SetPriority+0x50>)
 8001e10:	79fb      	ldrb	r3, [r7, #7]
 8001e12:	f003 030f 	and.w	r3, r3, #15
 8001e16:	3b04      	subs	r3, #4
 8001e18:	0112      	lsls	r2, r2, #4
 8001e1a:	b2d2      	uxtb	r2, r2
 8001e1c:	440b      	add	r3, r1
 8001e1e:	761a      	strb	r2, [r3, #24]
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	e000e100 	.word	0xe000e100
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b089      	sub	sp, #36	@ 0x24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f003 0307 	and.w	r3, r3, #7
 8001e46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	f1c3 0307 	rsb	r3, r3, #7
 8001e4e:	2b04      	cmp	r3, #4
 8001e50:	bf28      	it	cs
 8001e52:	2304      	movcs	r3, #4
 8001e54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	3304      	adds	r3, #4
 8001e5a:	2b06      	cmp	r3, #6
 8001e5c:	d902      	bls.n	8001e64 <NVIC_EncodePriority+0x30>
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	3b03      	subs	r3, #3
 8001e62:	e000      	b.n	8001e66 <NVIC_EncodePriority+0x32>
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e68:	f04f 32ff 	mov.w	r2, #4294967295
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e72:	43da      	mvns	r2, r3
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	401a      	ands	r2, r3
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	fa01 f303 	lsl.w	r3, r1, r3
 8001e86:	43d9      	mvns	r1, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e8c:	4313      	orrs	r3, r2
         );
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3724      	adds	r7, #36	@ 0x24
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
	...

08001e9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	3b01      	subs	r3, #1
 8001ea8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001eac:	d301      	bcc.n	8001eb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e00f      	b.n	8001ed2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001edc <SysTick_Config+0x40>)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eba:	210f      	movs	r1, #15
 8001ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ec0:	f7ff ff8e 	bl	8001de0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ec4:	4b05      	ldr	r3, [pc, #20]	@ (8001edc <SysTick_Config+0x40>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eca:	4b04      	ldr	r3, [pc, #16]	@ (8001edc <SysTick_Config+0x40>)
 8001ecc:	2207      	movs	r2, #7
 8001ece:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	e000e010 	.word	0xe000e010

08001ee0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff ff47 	bl	8001d7c <__NVIC_SetPriorityGrouping>
}
 8001eee:	bf00      	nop
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b086      	sub	sp, #24
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	4603      	mov	r3, r0
 8001efe:	60b9      	str	r1, [r7, #8]
 8001f00:	607a      	str	r2, [r7, #4]
 8001f02:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f04:	f7ff ff5e 	bl	8001dc4 <__NVIC_GetPriorityGrouping>
 8001f08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	68b9      	ldr	r1, [r7, #8]
 8001f0e:	6978      	ldr	r0, [r7, #20]
 8001f10:	f7ff ff90 	bl	8001e34 <NVIC_EncodePriority>
 8001f14:	4602      	mov	r2, r0
 8001f16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f1a:	4611      	mov	r1, r2
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff ff5f 	bl	8001de0 <__NVIC_SetPriority>
}
 8001f22:	bf00      	nop
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b082      	sub	sp, #8
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f7ff ffb2 	bl	8001e9c <SysTick_Config>
 8001f38:	4603      	mov	r3, r0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
	...

08001f44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b087      	sub	sp, #28
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f52:	e15a      	b.n	800220a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	2101      	movs	r1, #1
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f60:	4013      	ands	r3, r2
 8001f62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	f000 814c 	beq.w	8002204 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f003 0303 	and.w	r3, r3, #3
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d005      	beq.n	8001f84 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d130      	bne.n	8001fe6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	2203      	movs	r2, #3
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	43db      	mvns	r3, r3
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	68da      	ldr	r2, [r3, #12]
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	693a      	ldr	r2, [r7, #16]
 8001fb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001fba:	2201      	movs	r2, #1
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	43db      	mvns	r3, r3
 8001fc4:	693a      	ldr	r2, [r7, #16]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	091b      	lsrs	r3, r3, #4
 8001fd0:	f003 0201 	and.w	r2, r3, #1
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f003 0303 	and.w	r3, r3, #3
 8001fee:	2b03      	cmp	r3, #3
 8001ff0:	d017      	beq.n	8002022 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	005b      	lsls	r3, r3, #1
 8001ffc:	2203      	movs	r2, #3
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	43db      	mvns	r3, r3
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	4013      	ands	r3, r2
 8002008:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	689a      	ldr	r2, [r3, #8]
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	fa02 f303 	lsl.w	r3, r2, r3
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	4313      	orrs	r3, r2
 800201a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f003 0303 	and.w	r3, r3, #3
 800202a:	2b02      	cmp	r3, #2
 800202c:	d123      	bne.n	8002076 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	08da      	lsrs	r2, r3, #3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	3208      	adds	r2, #8
 8002036:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800203a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	f003 0307 	and.w	r3, r3, #7
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	220f      	movs	r2, #15
 8002046:	fa02 f303 	lsl.w	r3, r2, r3
 800204a:	43db      	mvns	r3, r3
 800204c:	693a      	ldr	r2, [r7, #16]
 800204e:	4013      	ands	r3, r2
 8002050:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	691a      	ldr	r2, [r3, #16]
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	f003 0307 	and.w	r3, r3, #7
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	fa02 f303 	lsl.w	r3, r2, r3
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	4313      	orrs	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	08da      	lsrs	r2, r3, #3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	3208      	adds	r2, #8
 8002070:	6939      	ldr	r1, [r7, #16]
 8002072:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	2203      	movs	r2, #3
 8002082:	fa02 f303 	lsl.w	r3, r2, r3
 8002086:	43db      	mvns	r3, r3
 8002088:	693a      	ldr	r2, [r7, #16]
 800208a:	4013      	ands	r3, r2
 800208c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	f003 0203 	and.w	r2, r3, #3
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	693a      	ldr	r2, [r7, #16]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	f000 80a6 	beq.w	8002204 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020b8:	4b5b      	ldr	r3, [pc, #364]	@ (8002228 <HAL_GPIO_Init+0x2e4>)
 80020ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020bc:	4a5a      	ldr	r2, [pc, #360]	@ (8002228 <HAL_GPIO_Init+0x2e4>)
 80020be:	f043 0301 	orr.w	r3, r3, #1
 80020c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80020c4:	4b58      	ldr	r3, [pc, #352]	@ (8002228 <HAL_GPIO_Init+0x2e4>)
 80020c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020c8:	f003 0301 	and.w	r3, r3, #1
 80020cc:	60bb      	str	r3, [r7, #8]
 80020ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020d0:	4a56      	ldr	r2, [pc, #344]	@ (800222c <HAL_GPIO_Init+0x2e8>)
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	089b      	lsrs	r3, r3, #2
 80020d6:	3302      	adds	r3, #2
 80020d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	f003 0303 	and.w	r3, r3, #3
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	220f      	movs	r2, #15
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	43db      	mvns	r3, r3
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	4013      	ands	r3, r2
 80020f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80020fa:	d01f      	beq.n	800213c <HAL_GPIO_Init+0x1f8>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4a4c      	ldr	r2, [pc, #304]	@ (8002230 <HAL_GPIO_Init+0x2ec>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d019      	beq.n	8002138 <HAL_GPIO_Init+0x1f4>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a4b      	ldr	r2, [pc, #300]	@ (8002234 <HAL_GPIO_Init+0x2f0>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d013      	beq.n	8002134 <HAL_GPIO_Init+0x1f0>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4a4a      	ldr	r2, [pc, #296]	@ (8002238 <HAL_GPIO_Init+0x2f4>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d00d      	beq.n	8002130 <HAL_GPIO_Init+0x1ec>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a49      	ldr	r2, [pc, #292]	@ (800223c <HAL_GPIO_Init+0x2f8>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d007      	beq.n	800212c <HAL_GPIO_Init+0x1e8>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a48      	ldr	r2, [pc, #288]	@ (8002240 <HAL_GPIO_Init+0x2fc>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d101      	bne.n	8002128 <HAL_GPIO_Init+0x1e4>
 8002124:	2305      	movs	r3, #5
 8002126:	e00a      	b.n	800213e <HAL_GPIO_Init+0x1fa>
 8002128:	2306      	movs	r3, #6
 800212a:	e008      	b.n	800213e <HAL_GPIO_Init+0x1fa>
 800212c:	2304      	movs	r3, #4
 800212e:	e006      	b.n	800213e <HAL_GPIO_Init+0x1fa>
 8002130:	2303      	movs	r3, #3
 8002132:	e004      	b.n	800213e <HAL_GPIO_Init+0x1fa>
 8002134:	2302      	movs	r3, #2
 8002136:	e002      	b.n	800213e <HAL_GPIO_Init+0x1fa>
 8002138:	2301      	movs	r3, #1
 800213a:	e000      	b.n	800213e <HAL_GPIO_Init+0x1fa>
 800213c:	2300      	movs	r3, #0
 800213e:	697a      	ldr	r2, [r7, #20]
 8002140:	f002 0203 	and.w	r2, r2, #3
 8002144:	0092      	lsls	r2, r2, #2
 8002146:	4093      	lsls	r3, r2
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	4313      	orrs	r3, r2
 800214c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800214e:	4937      	ldr	r1, [pc, #220]	@ (800222c <HAL_GPIO_Init+0x2e8>)
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	089b      	lsrs	r3, r3, #2
 8002154:	3302      	adds	r3, #2
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800215c:	4b39      	ldr	r3, [pc, #228]	@ (8002244 <HAL_GPIO_Init+0x300>)
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	43db      	mvns	r3, r3
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	4013      	ands	r3, r2
 800216a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002174:	2b00      	cmp	r3, #0
 8002176:	d003      	beq.n	8002180 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002178:	693a      	ldr	r2, [r7, #16]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	4313      	orrs	r3, r2
 800217e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002180:	4a30      	ldr	r2, [pc, #192]	@ (8002244 <HAL_GPIO_Init+0x300>)
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002186:	4b2f      	ldr	r3, [pc, #188]	@ (8002244 <HAL_GPIO_Init+0x300>)
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	43db      	mvns	r3, r3
 8002190:	693a      	ldr	r2, [r7, #16]
 8002192:	4013      	ands	r3, r2
 8002194:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d003      	beq.n	80021aa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80021a2:	693a      	ldr	r2, [r7, #16]
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80021aa:	4a26      	ldr	r2, [pc, #152]	@ (8002244 <HAL_GPIO_Init+0x300>)
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80021b0:	4b24      	ldr	r3, [pc, #144]	@ (8002244 <HAL_GPIO_Init+0x300>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	43db      	mvns	r3, r3
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	4013      	ands	r3, r2
 80021be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d003      	beq.n	80021d4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80021d4:	4a1b      	ldr	r2, [pc, #108]	@ (8002244 <HAL_GPIO_Init+0x300>)
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80021da:	4b1a      	ldr	r3, [pc, #104]	@ (8002244 <HAL_GPIO_Init+0x300>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	43db      	mvns	r3, r3
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	4013      	ands	r3, r2
 80021e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d003      	beq.n	80021fe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80021f6:	693a      	ldr	r2, [r7, #16]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80021fe:	4a11      	ldr	r2, [pc, #68]	@ (8002244 <HAL_GPIO_Init+0x300>)
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	3301      	adds	r3, #1
 8002208:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	fa22 f303 	lsr.w	r3, r2, r3
 8002214:	2b00      	cmp	r3, #0
 8002216:	f47f ae9d 	bne.w	8001f54 <HAL_GPIO_Init+0x10>
  }
}
 800221a:	bf00      	nop
 800221c:	bf00      	nop
 800221e:	371c      	adds	r7, #28
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	40021000 	.word	0x40021000
 800222c:	40010000 	.word	0x40010000
 8002230:	48000400 	.word	0x48000400
 8002234:	48000800 	.word	0x48000800
 8002238:	48000c00 	.word	0x48000c00
 800223c:	48001000 	.word	0x48001000
 8002240:	48001400 	.word	0x48001400
 8002244:	40010400 	.word	0x40010400

08002248 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	460b      	mov	r3, r1
 8002252:	807b      	strh	r3, [r7, #2]
 8002254:	4613      	mov	r3, r2
 8002256:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002258:	787b      	ldrb	r3, [r7, #1]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d003      	beq.n	8002266 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800225e:	887a      	ldrh	r2, [r7, #2]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002264:	e002      	b.n	800226c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002266:	887a      	ldrh	r2, [r7, #2]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002278:	b480      	push	{r7}
 800227a:	b085      	sub	sp, #20
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	460b      	mov	r3, r1
 8002282:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	695b      	ldr	r3, [r3, #20]
 8002288:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800228a:	887a      	ldrh	r2, [r7, #2]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	4013      	ands	r3, r2
 8002290:	041a      	lsls	r2, r3, #16
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	43d9      	mvns	r1, r3
 8002296:	887b      	ldrh	r3, [r7, #2]
 8002298:	400b      	ands	r3, r1
 800229a:	431a      	orrs	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	619a      	str	r2, [r3, #24]
}
 80022a0:	bf00      	nop
 80022a2:	3714      	adds	r7, #20
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e08d      	b.n	80023da <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d106      	bne.n	80022d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f7ff fbfa 	bl	8001acc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2224      	movs	r2, #36	@ 0x24
 80022dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f022 0201 	bic.w	r2, r2, #1
 80022ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685a      	ldr	r2, [r3, #4]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80022fc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800230c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	2b01      	cmp	r3, #1
 8002314:	d107      	bne.n	8002326 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	689a      	ldr	r2, [r3, #8]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002322:	609a      	str	r2, [r3, #8]
 8002324:	e006      	b.n	8002334 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	689a      	ldr	r2, [r3, #8]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002332:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	2b02      	cmp	r3, #2
 800233a:	d108      	bne.n	800234e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	685a      	ldr	r2, [r3, #4]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800234a:	605a      	str	r2, [r3, #4]
 800234c:	e007      	b.n	800235e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	685a      	ldr	r2, [r3, #4]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800235c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	6812      	ldr	r2, [r2, #0]
 8002368:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800236c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002370:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	68da      	ldr	r2, [r3, #12]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002380:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	691a      	ldr	r2, [r3, #16]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	699b      	ldr	r3, [r3, #24]
 8002392:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	430a      	orrs	r2, r1
 800239a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	69d9      	ldr	r1, [r3, #28]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a1a      	ldr	r2, [r3, #32]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	430a      	orrs	r2, r1
 80023aa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f042 0201 	orr.w	r2, r2, #1
 80023ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2200      	movs	r2, #0
 80023c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2220      	movs	r2, #32
 80023c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
	...

080023e4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b088      	sub	sp, #32
 80023e8:	af02      	add	r7, sp, #8
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	4608      	mov	r0, r1
 80023ee:	4611      	mov	r1, r2
 80023f0:	461a      	mov	r2, r3
 80023f2:	4603      	mov	r3, r0
 80023f4:	817b      	strh	r3, [r7, #10]
 80023f6:	460b      	mov	r3, r1
 80023f8:	813b      	strh	r3, [r7, #8]
 80023fa:	4613      	mov	r3, r2
 80023fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b20      	cmp	r3, #32
 8002408:	f040 80f9 	bne.w	80025fe <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800240c:	6a3b      	ldr	r3, [r7, #32]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d002      	beq.n	8002418 <HAL_I2C_Mem_Write+0x34>
 8002412:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002414:	2b00      	cmp	r3, #0
 8002416:	d105      	bne.n	8002424 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800241e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e0ed      	b.n	8002600 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800242a:	2b01      	cmp	r3, #1
 800242c:	d101      	bne.n	8002432 <HAL_I2C_Mem_Write+0x4e>
 800242e:	2302      	movs	r3, #2
 8002430:	e0e6      	b.n	8002600 <HAL_I2C_Mem_Write+0x21c>
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2201      	movs	r2, #1
 8002436:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800243a:	f7ff fc71 	bl	8001d20 <HAL_GetTick>
 800243e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	9300      	str	r3, [sp, #0]
 8002444:	2319      	movs	r3, #25
 8002446:	2201      	movs	r2, #1
 8002448:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800244c:	68f8      	ldr	r0, [r7, #12]
 800244e:	f000 fac3 	bl	80029d8 <I2C_WaitOnFlagUntilTimeout>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e0d1      	b.n	8002600 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2221      	movs	r2, #33	@ 0x21
 8002460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2240      	movs	r2, #64	@ 0x40
 8002468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2200      	movs	r2, #0
 8002470:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6a3a      	ldr	r2, [r7, #32]
 8002476:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800247c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2200      	movs	r2, #0
 8002482:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002484:	88f8      	ldrh	r0, [r7, #6]
 8002486:	893a      	ldrh	r2, [r7, #8]
 8002488:	8979      	ldrh	r1, [r7, #10]
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	9301      	str	r3, [sp, #4]
 800248e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002490:	9300      	str	r3, [sp, #0]
 8002492:	4603      	mov	r3, r0
 8002494:	68f8      	ldr	r0, [r7, #12]
 8002496:	f000 f9d3 	bl	8002840 <I2C_RequestMemoryWrite>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d005      	beq.n	80024ac <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e0a9      	b.n	8002600 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	2bff      	cmp	r3, #255	@ 0xff
 80024b4:	d90e      	bls.n	80024d4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	22ff      	movs	r2, #255	@ 0xff
 80024ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024c0:	b2da      	uxtb	r2, r3
 80024c2:	8979      	ldrh	r1, [r7, #10]
 80024c4:	2300      	movs	r3, #0
 80024c6:	9300      	str	r3, [sp, #0]
 80024c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80024cc:	68f8      	ldr	r0, [r7, #12]
 80024ce:	f000 fc47 	bl	8002d60 <I2C_TransferConfig>
 80024d2:	e00f      	b.n	80024f4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024d8:	b29a      	uxth	r2, r3
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024e2:	b2da      	uxtb	r2, r3
 80024e4:	8979      	ldrh	r1, [r7, #10]
 80024e6:	2300      	movs	r3, #0
 80024e8:	9300      	str	r3, [sp, #0]
 80024ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80024ee:	68f8      	ldr	r0, [r7, #12]
 80024f0:	f000 fc36 	bl	8002d60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024f4:	697a      	ldr	r2, [r7, #20]
 80024f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024f8:	68f8      	ldr	r0, [r7, #12]
 80024fa:	f000 fac6 	bl	8002a8a <I2C_WaitOnTXISFlagUntilTimeout>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e07b      	b.n	8002600 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250c:	781a      	ldrb	r2, [r3, #0]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002518:	1c5a      	adds	r2, r3, #1
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002522:	b29b      	uxth	r3, r3
 8002524:	3b01      	subs	r3, #1
 8002526:	b29a      	uxth	r2, r3
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002530:	3b01      	subs	r3, #1
 8002532:	b29a      	uxth	r2, r3
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800253c:	b29b      	uxth	r3, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d034      	beq.n	80025ac <HAL_I2C_Mem_Write+0x1c8>
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002546:	2b00      	cmp	r3, #0
 8002548:	d130      	bne.n	80025ac <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	9300      	str	r3, [sp, #0]
 800254e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002550:	2200      	movs	r2, #0
 8002552:	2180      	movs	r1, #128	@ 0x80
 8002554:	68f8      	ldr	r0, [r7, #12]
 8002556:	f000 fa3f 	bl	80029d8 <I2C_WaitOnFlagUntilTimeout>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d001      	beq.n	8002564 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e04d      	b.n	8002600 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002568:	b29b      	uxth	r3, r3
 800256a:	2bff      	cmp	r3, #255	@ 0xff
 800256c:	d90e      	bls.n	800258c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	22ff      	movs	r2, #255	@ 0xff
 8002572:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002578:	b2da      	uxtb	r2, r3
 800257a:	8979      	ldrh	r1, [r7, #10]
 800257c:	2300      	movs	r3, #0
 800257e:	9300      	str	r3, [sp, #0]
 8002580:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002584:	68f8      	ldr	r0, [r7, #12]
 8002586:	f000 fbeb 	bl	8002d60 <I2C_TransferConfig>
 800258a:	e00f      	b.n	80025ac <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002590:	b29a      	uxth	r2, r3
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800259a:	b2da      	uxtb	r2, r3
 800259c:	8979      	ldrh	r1, [r7, #10]
 800259e:	2300      	movs	r3, #0
 80025a0:	9300      	str	r3, [sp, #0]
 80025a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f000 fbda 	bl	8002d60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d19e      	bne.n	80024f4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80025ba:	68f8      	ldr	r0, [r7, #12]
 80025bc:	f000 faac 	bl	8002b18 <I2C_WaitOnSTOPFlagUntilTimeout>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e01a      	b.n	8002600 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2220      	movs	r2, #32
 80025d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6859      	ldr	r1, [r3, #4]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002608 <HAL_I2C_Mem_Write+0x224>)
 80025de:	400b      	ands	r3, r1
 80025e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2220      	movs	r2, #32
 80025e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2200      	movs	r2, #0
 80025f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80025fa:	2300      	movs	r3, #0
 80025fc:	e000      	b.n	8002600 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80025fe:	2302      	movs	r3, #2
  }
}
 8002600:	4618      	mov	r0, r3
 8002602:	3718      	adds	r7, #24
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	fe00e800 	.word	0xfe00e800

0800260c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b088      	sub	sp, #32
 8002610:	af02      	add	r7, sp, #8
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	4608      	mov	r0, r1
 8002616:	4611      	mov	r1, r2
 8002618:	461a      	mov	r2, r3
 800261a:	4603      	mov	r3, r0
 800261c:	817b      	strh	r3, [r7, #10]
 800261e:	460b      	mov	r3, r1
 8002620:	813b      	strh	r3, [r7, #8]
 8002622:	4613      	mov	r3, r2
 8002624:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b20      	cmp	r3, #32
 8002630:	f040 80fd 	bne.w	800282e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002634:	6a3b      	ldr	r3, [r7, #32]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d002      	beq.n	8002640 <HAL_I2C_Mem_Read+0x34>
 800263a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800263c:	2b00      	cmp	r3, #0
 800263e:	d105      	bne.n	800264c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002646:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e0f1      	b.n	8002830 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002652:	2b01      	cmp	r3, #1
 8002654:	d101      	bne.n	800265a <HAL_I2C_Mem_Read+0x4e>
 8002656:	2302      	movs	r3, #2
 8002658:	e0ea      	b.n	8002830 <HAL_I2C_Mem_Read+0x224>
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2201      	movs	r2, #1
 800265e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002662:	f7ff fb5d 	bl	8001d20 <HAL_GetTick>
 8002666:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	9300      	str	r3, [sp, #0]
 800266c:	2319      	movs	r3, #25
 800266e:	2201      	movs	r2, #1
 8002670:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002674:	68f8      	ldr	r0, [r7, #12]
 8002676:	f000 f9af 	bl	80029d8 <I2C_WaitOnFlagUntilTimeout>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e0d5      	b.n	8002830 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2222      	movs	r2, #34	@ 0x22
 8002688:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2240      	movs	r2, #64	@ 0x40
 8002690:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2200      	movs	r2, #0
 8002698:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	6a3a      	ldr	r2, [r7, #32]
 800269e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80026a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2200      	movs	r2, #0
 80026aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80026ac:	88f8      	ldrh	r0, [r7, #6]
 80026ae:	893a      	ldrh	r2, [r7, #8]
 80026b0:	8979      	ldrh	r1, [r7, #10]
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	9301      	str	r3, [sp, #4]
 80026b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	4603      	mov	r3, r0
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f000 f913 	bl	80028e8 <I2C_RequestMemoryRead>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d005      	beq.n	80026d4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e0ad      	b.n	8002830 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026d8:	b29b      	uxth	r3, r3
 80026da:	2bff      	cmp	r3, #255	@ 0xff
 80026dc:	d90e      	bls.n	80026fc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	22ff      	movs	r2, #255	@ 0xff
 80026e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026e8:	b2da      	uxtb	r2, r3
 80026ea:	8979      	ldrh	r1, [r7, #10]
 80026ec:	4b52      	ldr	r3, [pc, #328]	@ (8002838 <HAL_I2C_Mem_Read+0x22c>)
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026f4:	68f8      	ldr	r0, [r7, #12]
 80026f6:	f000 fb33 	bl	8002d60 <I2C_TransferConfig>
 80026fa:	e00f      	b.n	800271c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002700:	b29a      	uxth	r2, r3
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800270a:	b2da      	uxtb	r2, r3
 800270c:	8979      	ldrh	r1, [r7, #10]
 800270e:	4b4a      	ldr	r3, [pc, #296]	@ (8002838 <HAL_I2C_Mem_Read+0x22c>)
 8002710:	9300      	str	r3, [sp, #0]
 8002712:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002716:	68f8      	ldr	r0, [r7, #12]
 8002718:	f000 fb22 	bl	8002d60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	9300      	str	r3, [sp, #0]
 8002720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002722:	2200      	movs	r2, #0
 8002724:	2104      	movs	r1, #4
 8002726:	68f8      	ldr	r0, [r7, #12]
 8002728:	f000 f956 	bl	80029d8 <I2C_WaitOnFlagUntilTimeout>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e07c      	b.n	8002830 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002740:	b2d2      	uxtb	r2, r2
 8002742:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002748:	1c5a      	adds	r2, r3, #1
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002752:	3b01      	subs	r3, #1
 8002754:	b29a      	uxth	r2, r3
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800275e:	b29b      	uxth	r3, r3
 8002760:	3b01      	subs	r3, #1
 8002762:	b29a      	uxth	r2, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800276c:	b29b      	uxth	r3, r3
 800276e:	2b00      	cmp	r3, #0
 8002770:	d034      	beq.n	80027dc <HAL_I2C_Mem_Read+0x1d0>
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002776:	2b00      	cmp	r3, #0
 8002778:	d130      	bne.n	80027dc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	9300      	str	r3, [sp, #0]
 800277e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002780:	2200      	movs	r2, #0
 8002782:	2180      	movs	r1, #128	@ 0x80
 8002784:	68f8      	ldr	r0, [r7, #12]
 8002786:	f000 f927 	bl	80029d8 <I2C_WaitOnFlagUntilTimeout>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e04d      	b.n	8002830 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002798:	b29b      	uxth	r3, r3
 800279a:	2bff      	cmp	r3, #255	@ 0xff
 800279c:	d90e      	bls.n	80027bc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	22ff      	movs	r2, #255	@ 0xff
 80027a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027a8:	b2da      	uxtb	r2, r3
 80027aa:	8979      	ldrh	r1, [r7, #10]
 80027ac:	2300      	movs	r3, #0
 80027ae:	9300      	str	r3, [sp, #0]
 80027b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027b4:	68f8      	ldr	r0, [r7, #12]
 80027b6:	f000 fad3 	bl	8002d60 <I2C_TransferConfig>
 80027ba:	e00f      	b.n	80027dc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027c0:	b29a      	uxth	r2, r3
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	8979      	ldrh	r1, [r7, #10]
 80027ce:	2300      	movs	r3, #0
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027d6:	68f8      	ldr	r0, [r7, #12]
 80027d8:	f000 fac2 	bl	8002d60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d19a      	bne.n	800271c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027e6:	697a      	ldr	r2, [r7, #20]
 80027e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027ea:	68f8      	ldr	r0, [r7, #12]
 80027ec:	f000 f994 	bl	8002b18 <I2C_WaitOnSTOPFlagUntilTimeout>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e01a      	b.n	8002830 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2220      	movs	r2, #32
 8002800:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	6859      	ldr	r1, [r3, #4]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	4b0b      	ldr	r3, [pc, #44]	@ (800283c <HAL_I2C_Mem_Read+0x230>)
 800280e:	400b      	ands	r3, r1
 8002810:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2220      	movs	r2, #32
 8002816:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800282a:	2300      	movs	r3, #0
 800282c:	e000      	b.n	8002830 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800282e:	2302      	movs	r3, #2
  }
}
 8002830:	4618      	mov	r0, r3
 8002832:	3718      	adds	r7, #24
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	80002400 	.word	0x80002400
 800283c:	fe00e800 	.word	0xfe00e800

08002840 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b086      	sub	sp, #24
 8002844:	af02      	add	r7, sp, #8
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	4608      	mov	r0, r1
 800284a:	4611      	mov	r1, r2
 800284c:	461a      	mov	r2, r3
 800284e:	4603      	mov	r3, r0
 8002850:	817b      	strh	r3, [r7, #10]
 8002852:	460b      	mov	r3, r1
 8002854:	813b      	strh	r3, [r7, #8]
 8002856:	4613      	mov	r3, r2
 8002858:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800285a:	88fb      	ldrh	r3, [r7, #6]
 800285c:	b2da      	uxtb	r2, r3
 800285e:	8979      	ldrh	r1, [r7, #10]
 8002860:	4b20      	ldr	r3, [pc, #128]	@ (80028e4 <I2C_RequestMemoryWrite+0xa4>)
 8002862:	9300      	str	r3, [sp, #0]
 8002864:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002868:	68f8      	ldr	r0, [r7, #12]
 800286a:	f000 fa79 	bl	8002d60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800286e:	69fa      	ldr	r2, [r7, #28]
 8002870:	69b9      	ldr	r1, [r7, #24]
 8002872:	68f8      	ldr	r0, [r7, #12]
 8002874:	f000 f909 	bl	8002a8a <I2C_WaitOnTXISFlagUntilTimeout>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e02c      	b.n	80028dc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002882:	88fb      	ldrh	r3, [r7, #6]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d105      	bne.n	8002894 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002888:	893b      	ldrh	r3, [r7, #8]
 800288a:	b2da      	uxtb	r2, r3
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	629a      	str	r2, [r3, #40]	@ 0x28
 8002892:	e015      	b.n	80028c0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002894:	893b      	ldrh	r3, [r7, #8]
 8002896:	0a1b      	lsrs	r3, r3, #8
 8002898:	b29b      	uxth	r3, r3
 800289a:	b2da      	uxtb	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028a2:	69fa      	ldr	r2, [r7, #28]
 80028a4:	69b9      	ldr	r1, [r7, #24]
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f000 f8ef 	bl	8002a8a <I2C_WaitOnTXISFlagUntilTimeout>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e012      	b.n	80028dc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80028b6:	893b      	ldrh	r3, [r7, #8]
 80028b8:	b2da      	uxtb	r2, r3
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	9300      	str	r3, [sp, #0]
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	2200      	movs	r2, #0
 80028c8:	2180      	movs	r1, #128	@ 0x80
 80028ca:	68f8      	ldr	r0, [r7, #12]
 80028cc:	f000 f884 	bl	80029d8 <I2C_WaitOnFlagUntilTimeout>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e000      	b.n	80028dc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80028da:	2300      	movs	r3, #0
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3710      	adds	r7, #16
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	80002000 	.word	0x80002000

080028e8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af02      	add	r7, sp, #8
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	4608      	mov	r0, r1
 80028f2:	4611      	mov	r1, r2
 80028f4:	461a      	mov	r2, r3
 80028f6:	4603      	mov	r3, r0
 80028f8:	817b      	strh	r3, [r7, #10]
 80028fa:	460b      	mov	r3, r1
 80028fc:	813b      	strh	r3, [r7, #8]
 80028fe:	4613      	mov	r3, r2
 8002900:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002902:	88fb      	ldrh	r3, [r7, #6]
 8002904:	b2da      	uxtb	r2, r3
 8002906:	8979      	ldrh	r1, [r7, #10]
 8002908:	4b20      	ldr	r3, [pc, #128]	@ (800298c <I2C_RequestMemoryRead+0xa4>)
 800290a:	9300      	str	r3, [sp, #0]
 800290c:	2300      	movs	r3, #0
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f000 fa26 	bl	8002d60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002914:	69fa      	ldr	r2, [r7, #28]
 8002916:	69b9      	ldr	r1, [r7, #24]
 8002918:	68f8      	ldr	r0, [r7, #12]
 800291a:	f000 f8b6 	bl	8002a8a <I2C_WaitOnTXISFlagUntilTimeout>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e02c      	b.n	8002982 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002928:	88fb      	ldrh	r3, [r7, #6]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d105      	bne.n	800293a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800292e:	893b      	ldrh	r3, [r7, #8]
 8002930:	b2da      	uxtb	r2, r3
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	629a      	str	r2, [r3, #40]	@ 0x28
 8002938:	e015      	b.n	8002966 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800293a:	893b      	ldrh	r3, [r7, #8]
 800293c:	0a1b      	lsrs	r3, r3, #8
 800293e:	b29b      	uxth	r3, r3
 8002940:	b2da      	uxtb	r2, r3
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002948:	69fa      	ldr	r2, [r7, #28]
 800294a:	69b9      	ldr	r1, [r7, #24]
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f000 f89c 	bl	8002a8a <I2C_WaitOnTXISFlagUntilTimeout>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e012      	b.n	8002982 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800295c:	893b      	ldrh	r3, [r7, #8]
 800295e:	b2da      	uxtb	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	9300      	str	r3, [sp, #0]
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	2200      	movs	r2, #0
 800296e:	2140      	movs	r1, #64	@ 0x40
 8002970:	68f8      	ldr	r0, [r7, #12]
 8002972:	f000 f831 	bl	80029d8 <I2C_WaitOnFlagUntilTimeout>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e000      	b.n	8002982 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	3710      	adds	r7, #16
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	80002000 	.word	0x80002000

08002990 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	f003 0302 	and.w	r3, r3, #2
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d103      	bne.n	80029ae <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2200      	movs	r2, #0
 80029ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	699b      	ldr	r3, [r3, #24]
 80029b4:	f003 0301 	and.w	r3, r3, #1
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d007      	beq.n	80029cc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	699a      	ldr	r2, [r3, #24]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f042 0201 	orr.w	r2, r2, #1
 80029ca:	619a      	str	r2, [r3, #24]
  }
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	60f8      	str	r0, [r7, #12]
 80029e0:	60b9      	str	r1, [r7, #8]
 80029e2:	603b      	str	r3, [r7, #0]
 80029e4:	4613      	mov	r3, r2
 80029e6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029e8:	e03b      	b.n	8002a62 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	6839      	ldr	r1, [r7, #0]
 80029ee:	68f8      	ldr	r0, [r7, #12]
 80029f0:	f000 f8d6 	bl	8002ba0 <I2C_IsErrorOccurred>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e041      	b.n	8002a82 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a04:	d02d      	beq.n	8002a62 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a06:	f7ff f98b 	bl	8001d20 <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	683a      	ldr	r2, [r7, #0]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d302      	bcc.n	8002a1c <I2C_WaitOnFlagUntilTimeout+0x44>
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d122      	bne.n	8002a62 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	699a      	ldr	r2, [r3, #24]
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	4013      	ands	r3, r2
 8002a26:	68ba      	ldr	r2, [r7, #8]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	bf0c      	ite	eq
 8002a2c:	2301      	moveq	r3, #1
 8002a2e:	2300      	movne	r3, #0
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	461a      	mov	r2, r3
 8002a34:	79fb      	ldrb	r3, [r7, #7]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d113      	bne.n	8002a62 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a3e:	f043 0220 	orr.w	r2, r3, #32
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	2220      	movs	r2, #32
 8002a4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2200      	movs	r2, #0
 8002a52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e00f      	b.n	8002a82 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	699a      	ldr	r2, [r3, #24]
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	68ba      	ldr	r2, [r7, #8]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	bf0c      	ite	eq
 8002a72:	2301      	moveq	r3, #1
 8002a74:	2300      	movne	r3, #0
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	461a      	mov	r2, r3
 8002a7a:	79fb      	ldrb	r3, [r7, #7]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d0b4      	beq.n	80029ea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b084      	sub	sp, #16
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	60f8      	str	r0, [r7, #12]
 8002a92:	60b9      	str	r1, [r7, #8]
 8002a94:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a96:	e033      	b.n	8002b00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	68b9      	ldr	r1, [r7, #8]
 8002a9c:	68f8      	ldr	r0, [r7, #12]
 8002a9e:	f000 f87f 	bl	8002ba0 <I2C_IsErrorOccurred>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e031      	b.n	8002b10 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ab2:	d025      	beq.n	8002b00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ab4:	f7ff f934 	bl	8001d20 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	68ba      	ldr	r2, [r7, #8]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d302      	bcc.n	8002aca <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d11a      	bne.n	8002b00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	699b      	ldr	r3, [r3, #24]
 8002ad0:	f003 0302 	and.w	r3, r3, #2
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d013      	beq.n	8002b00 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002adc:	f043 0220 	orr.w	r2, r3, #32
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2220      	movs	r2, #32
 8002ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2200      	movs	r2, #0
 8002af0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e007      	b.n	8002b10 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	699b      	ldr	r3, [r3, #24]
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d1c4      	bne.n	8002a98 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3710      	adds	r7, #16
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	60f8      	str	r0, [r7, #12]
 8002b20:	60b9      	str	r1, [r7, #8]
 8002b22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b24:	e02f      	b.n	8002b86 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	68b9      	ldr	r1, [r7, #8]
 8002b2a:	68f8      	ldr	r0, [r7, #12]
 8002b2c:	f000 f838 	bl	8002ba0 <I2C_IsErrorOccurred>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d001      	beq.n	8002b3a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e02d      	b.n	8002b96 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b3a:	f7ff f8f1 	bl	8001d20 <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	68ba      	ldr	r2, [r7, #8]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d302      	bcc.n	8002b50 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d11a      	bne.n	8002b86 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	f003 0320 	and.w	r3, r3, #32
 8002b5a:	2b20      	cmp	r3, #32
 8002b5c:	d013      	beq.n	8002b86 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b62:	f043 0220 	orr.w	r2, r3, #32
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2220      	movs	r2, #32
 8002b6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e007      	b.n	8002b96 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	699b      	ldr	r3, [r3, #24]
 8002b8c:	f003 0320 	and.w	r3, r3, #32
 8002b90:	2b20      	cmp	r3, #32
 8002b92:	d1c8      	bne.n	8002b26 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3710      	adds	r7, #16
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
	...

08002ba0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b08a      	sub	sp, #40	@ 0x28
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bac:	2300      	movs	r3, #0
 8002bae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	f003 0310 	and.w	r3, r3, #16
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d068      	beq.n	8002c9e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2210      	movs	r2, #16
 8002bd2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002bd4:	e049      	b.n	8002c6a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bdc:	d045      	beq.n	8002c6a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002bde:	f7ff f89f 	bl	8001d20 <HAL_GetTick>
 8002be2:	4602      	mov	r2, r0
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	68ba      	ldr	r2, [r7, #8]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d302      	bcc.n	8002bf4 <I2C_IsErrorOccurred+0x54>
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d13a      	bne.n	8002c6a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bfe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002c06:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	699b      	ldr	r3, [r3, #24]
 8002c0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c16:	d121      	bne.n	8002c5c <I2C_IsErrorOccurred+0xbc>
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c1e:	d01d      	beq.n	8002c5c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002c20:	7cfb      	ldrb	r3, [r7, #19]
 8002c22:	2b20      	cmp	r3, #32
 8002c24:	d01a      	beq.n	8002c5c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	685a      	ldr	r2, [r3, #4]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c34:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002c36:	f7ff f873 	bl	8001d20 <HAL_GetTick>
 8002c3a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c3c:	e00e      	b.n	8002c5c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002c3e:	f7ff f86f 	bl	8001d20 <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b19      	cmp	r3, #25
 8002c4a:	d907      	bls.n	8002c5c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002c4c:	6a3b      	ldr	r3, [r7, #32]
 8002c4e:	f043 0320 	orr.w	r3, r3, #32
 8002c52:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002c5a:	e006      	b.n	8002c6a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	f003 0320 	and.w	r3, r3, #32
 8002c66:	2b20      	cmp	r3, #32
 8002c68:	d1e9      	bne.n	8002c3e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	699b      	ldr	r3, [r3, #24]
 8002c70:	f003 0320 	and.w	r3, r3, #32
 8002c74:	2b20      	cmp	r3, #32
 8002c76:	d003      	beq.n	8002c80 <I2C_IsErrorOccurred+0xe0>
 8002c78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d0aa      	beq.n	8002bd6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002c80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d103      	bne.n	8002c90 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2220      	movs	r2, #32
 8002c8e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002c90:	6a3b      	ldr	r3, [r7, #32]
 8002c92:	f043 0304 	orr.w	r3, r3, #4
 8002c96:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d00b      	beq.n	8002cc8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002cb0:	6a3b      	ldr	r3, [r7, #32]
 8002cb2:	f043 0301 	orr.w	r3, r3, #1
 8002cb6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002cc0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d00b      	beq.n	8002cea <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002cd2:	6a3b      	ldr	r3, [r7, #32]
 8002cd4:	f043 0308 	orr.w	r3, r3, #8
 8002cd8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ce2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d00b      	beq.n	8002d0c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002cf4:	6a3b      	ldr	r3, [r7, #32]
 8002cf6:	f043 0302 	orr.w	r3, r3, #2
 8002cfa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002d0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d01c      	beq.n	8002d4e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f7ff fe3b 	bl	8002990 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	6859      	ldr	r1, [r3, #4]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	4b0d      	ldr	r3, [pc, #52]	@ (8002d5c <I2C_IsErrorOccurred+0x1bc>)
 8002d26:	400b      	ands	r3, r1
 8002d28:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d2e:	6a3b      	ldr	r3, [r7, #32]
 8002d30:	431a      	orrs	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2220      	movs	r2, #32
 8002d3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002d4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3728      	adds	r7, #40	@ 0x28
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	fe00e800 	.word	0xfe00e800

08002d60 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b087      	sub	sp, #28
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	607b      	str	r3, [r7, #4]
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	817b      	strh	r3, [r7, #10]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d72:	897b      	ldrh	r3, [r7, #10]
 8002d74:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002d78:	7a7b      	ldrb	r3, [r7, #9]
 8002d7a:	041b      	lsls	r3, r3, #16
 8002d7c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d80:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d86:	6a3b      	ldr	r3, [r7, #32]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d8e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	6a3b      	ldr	r3, [r7, #32]
 8002d98:	0d5b      	lsrs	r3, r3, #21
 8002d9a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002d9e:	4b08      	ldr	r3, [pc, #32]	@ (8002dc0 <I2C_TransferConfig+0x60>)
 8002da0:	430b      	orrs	r3, r1
 8002da2:	43db      	mvns	r3, r3
 8002da4:	ea02 0103 	and.w	r1, r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	697a      	ldr	r2, [r7, #20]
 8002dae:	430a      	orrs	r2, r1
 8002db0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002db2:	bf00      	nop
 8002db4:	371c      	adds	r7, #28
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	03ff63ff 	.word	0x03ff63ff

08002dc4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b20      	cmp	r3, #32
 8002dd8:	d138      	bne.n	8002e4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d101      	bne.n	8002de8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002de4:	2302      	movs	r3, #2
 8002de6:	e032      	b.n	8002e4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2201      	movs	r2, #1
 8002dec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2224      	movs	r2, #36	@ 0x24
 8002df4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f022 0201 	bic.w	r2, r2, #1
 8002e06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002e16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6819      	ldr	r1, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	683a      	ldr	r2, [r7, #0]
 8002e24:	430a      	orrs	r2, r1
 8002e26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f042 0201 	orr.w	r2, r2, #1
 8002e36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2220      	movs	r2, #32
 8002e3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	e000      	b.n	8002e4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e4c:	2302      	movs	r3, #2
  }
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr

08002e5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002e5a:	b480      	push	{r7}
 8002e5c:	b085      	sub	sp, #20
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
 8002e62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	2b20      	cmp	r3, #32
 8002e6e:	d139      	bne.n	8002ee4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d101      	bne.n	8002e7e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	e033      	b.n	8002ee6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2201      	movs	r2, #1
 8002e82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2224      	movs	r2, #36	@ 0x24
 8002e8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f022 0201 	bic.w	r2, r2, #1
 8002e9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002eac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	021b      	lsls	r3, r3, #8
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68fa      	ldr	r2, [r7, #12]
 8002ebe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f042 0201 	orr.w	r2, r2, #1
 8002ece:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2220      	movs	r2, #32
 8002ed4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	e000      	b.n	8002ee6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ee4:	2302      	movs	r3, #2
  }
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3714      	adds	r7, #20
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
	...

08002ef4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d141      	bne.n	8002f86 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f02:	4b4b      	ldr	r3, [pc, #300]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f0e:	d131      	bne.n	8002f74 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f10:	4b47      	ldr	r3, [pc, #284]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f16:	4a46      	ldr	r2, [pc, #280]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f20:	4b43      	ldr	r3, [pc, #268]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f28:	4a41      	ldr	r2, [pc, #260]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f2e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f30:	4b40      	ldr	r3, [pc, #256]	@ (8003034 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2232      	movs	r2, #50	@ 0x32
 8002f36:	fb02 f303 	mul.w	r3, r2, r3
 8002f3a:	4a3f      	ldr	r2, [pc, #252]	@ (8003038 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f40:	0c9b      	lsrs	r3, r3, #18
 8002f42:	3301      	adds	r3, #1
 8002f44:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f46:	e002      	b.n	8002f4e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f4e:	4b38      	ldr	r3, [pc, #224]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f5a:	d102      	bne.n	8002f62 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d1f2      	bne.n	8002f48 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f62:	4b33      	ldr	r3, [pc, #204]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f6e:	d158      	bne.n	8003022 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e057      	b.n	8003024 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f74:	4b2e      	ldr	r3, [pc, #184]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f7a:	4a2d      	ldr	r2, [pc, #180]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002f84:	e04d      	b.n	8003022 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f8c:	d141      	bne.n	8003012 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f8e:	4b28      	ldr	r3, [pc, #160]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f9a:	d131      	bne.n	8003000 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f9c:	4b24      	ldr	r3, [pc, #144]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002fa2:	4a23      	ldr	r2, [pc, #140]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fa8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fac:	4b20      	ldr	r3, [pc, #128]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002fb4:	4a1e      	ldr	r2, [pc, #120]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002fbc:	4b1d      	ldr	r3, [pc, #116]	@ (8003034 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2232      	movs	r2, #50	@ 0x32
 8002fc2:	fb02 f303 	mul.w	r3, r2, r3
 8002fc6:	4a1c      	ldr	r2, [pc, #112]	@ (8003038 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fcc:	0c9b      	lsrs	r3, r3, #18
 8002fce:	3301      	adds	r3, #1
 8002fd0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fd2:	e002      	b.n	8002fda <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fda:	4b15      	ldr	r3, [pc, #84]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fe2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fe6:	d102      	bne.n	8002fee <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1f2      	bne.n	8002fd4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002fee:	4b10      	ldr	r3, [pc, #64]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ff6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ffa:	d112      	bne.n	8003022 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e011      	b.n	8003024 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003000:	4b0b      	ldr	r3, [pc, #44]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003002:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003006:	4a0a      	ldr	r2, [pc, #40]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003008:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800300c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003010:	e007      	b.n	8003022 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003012:	4b07      	ldr	r3, [pc, #28]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800301a:	4a05      	ldr	r2, [pc, #20]	@ (8003030 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800301c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003020:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	4618      	mov	r0, r3
 8003026:	3714      	adds	r7, #20
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	40007000 	.word	0x40007000
 8003034:	20000004 	.word	0x20000004
 8003038:	431bde83 	.word	0x431bde83

0800303c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003040:	4b05      	ldr	r3, [pc, #20]	@ (8003058 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	4a04      	ldr	r2, [pc, #16]	@ (8003058 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003046:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800304a:	6093      	str	r3, [r2, #8]
}
 800304c:	bf00      	nop
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	40007000 	.word	0x40007000

0800305c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b088      	sub	sp, #32
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d101      	bne.n	800306e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e2fe      	b.n	800366c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	2b00      	cmp	r3, #0
 8003078:	d075      	beq.n	8003166 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800307a:	4b97      	ldr	r3, [pc, #604]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	f003 030c 	and.w	r3, r3, #12
 8003082:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003084:	4b94      	ldr	r3, [pc, #592]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	f003 0303 	and.w	r3, r3, #3
 800308c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	2b0c      	cmp	r3, #12
 8003092:	d102      	bne.n	800309a <HAL_RCC_OscConfig+0x3e>
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	2b03      	cmp	r3, #3
 8003098:	d002      	beq.n	80030a0 <HAL_RCC_OscConfig+0x44>
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	2b08      	cmp	r3, #8
 800309e:	d10b      	bne.n	80030b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030a0:	4b8d      	ldr	r3, [pc, #564]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d05b      	beq.n	8003164 <HAL_RCC_OscConfig+0x108>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d157      	bne.n	8003164 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e2d9      	b.n	800366c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030c0:	d106      	bne.n	80030d0 <HAL_RCC_OscConfig+0x74>
 80030c2:	4b85      	ldr	r3, [pc, #532]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a84      	ldr	r2, [pc, #528]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 80030c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030cc:	6013      	str	r3, [r2, #0]
 80030ce:	e01d      	b.n	800310c <HAL_RCC_OscConfig+0xb0>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80030d8:	d10c      	bne.n	80030f4 <HAL_RCC_OscConfig+0x98>
 80030da:	4b7f      	ldr	r3, [pc, #508]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a7e      	ldr	r2, [pc, #504]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 80030e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80030e4:	6013      	str	r3, [r2, #0]
 80030e6:	4b7c      	ldr	r3, [pc, #496]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a7b      	ldr	r2, [pc, #492]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 80030ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030f0:	6013      	str	r3, [r2, #0]
 80030f2:	e00b      	b.n	800310c <HAL_RCC_OscConfig+0xb0>
 80030f4:	4b78      	ldr	r3, [pc, #480]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a77      	ldr	r2, [pc, #476]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 80030fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030fe:	6013      	str	r3, [r2, #0]
 8003100:	4b75      	ldr	r3, [pc, #468]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a74      	ldr	r2, [pc, #464]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 8003106:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800310a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d013      	beq.n	800313c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003114:	f7fe fe04 	bl	8001d20 <HAL_GetTick>
 8003118:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800311a:	e008      	b.n	800312e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800311c:	f7fe fe00 	bl	8001d20 <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	2b64      	cmp	r3, #100	@ 0x64
 8003128:	d901      	bls.n	800312e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e29e      	b.n	800366c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800312e:	4b6a      	ldr	r3, [pc, #424]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d0f0      	beq.n	800311c <HAL_RCC_OscConfig+0xc0>
 800313a:	e014      	b.n	8003166 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800313c:	f7fe fdf0 	bl	8001d20 <HAL_GetTick>
 8003140:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003142:	e008      	b.n	8003156 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003144:	f7fe fdec 	bl	8001d20 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	2b64      	cmp	r3, #100	@ 0x64
 8003150:	d901      	bls.n	8003156 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e28a      	b.n	800366c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003156:	4b60      	ldr	r3, [pc, #384]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d1f0      	bne.n	8003144 <HAL_RCC_OscConfig+0xe8>
 8003162:	e000      	b.n	8003166 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003164:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0302 	and.w	r3, r3, #2
 800316e:	2b00      	cmp	r3, #0
 8003170:	d075      	beq.n	800325e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003172:	4b59      	ldr	r3, [pc, #356]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	f003 030c 	and.w	r3, r3, #12
 800317a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800317c:	4b56      	ldr	r3, [pc, #344]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	f003 0303 	and.w	r3, r3, #3
 8003184:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003186:	69bb      	ldr	r3, [r7, #24]
 8003188:	2b0c      	cmp	r3, #12
 800318a:	d102      	bne.n	8003192 <HAL_RCC_OscConfig+0x136>
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	2b02      	cmp	r3, #2
 8003190:	d002      	beq.n	8003198 <HAL_RCC_OscConfig+0x13c>
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	2b04      	cmp	r3, #4
 8003196:	d11f      	bne.n	80031d8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003198:	4b4f      	ldr	r3, [pc, #316]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d005      	beq.n	80031b0 <HAL_RCC_OscConfig+0x154>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e25d      	b.n	800366c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031b0:	4b49      	ldr	r3, [pc, #292]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	691b      	ldr	r3, [r3, #16]
 80031bc:	061b      	lsls	r3, r3, #24
 80031be:	4946      	ldr	r1, [pc, #280]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 80031c0:	4313      	orrs	r3, r2
 80031c2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80031c4:	4b45      	ldr	r3, [pc, #276]	@ (80032dc <HAL_RCC_OscConfig+0x280>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4618      	mov	r0, r3
 80031ca:	f7fe fd5d 	bl	8001c88 <HAL_InitTick>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d043      	beq.n	800325c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e249      	b.n	800366c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d023      	beq.n	8003228 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031e0:	4b3d      	ldr	r3, [pc, #244]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a3c      	ldr	r2, [pc, #240]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 80031e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ec:	f7fe fd98 	bl	8001d20 <HAL_GetTick>
 80031f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031f2:	e008      	b.n	8003206 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031f4:	f7fe fd94 	bl	8001d20 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d901      	bls.n	8003206 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e232      	b.n	800366c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003206:	4b34      	ldr	r3, [pc, #208]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800320e:	2b00      	cmp	r3, #0
 8003210:	d0f0      	beq.n	80031f4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003212:	4b31      	ldr	r3, [pc, #196]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	691b      	ldr	r3, [r3, #16]
 800321e:	061b      	lsls	r3, r3, #24
 8003220:	492d      	ldr	r1, [pc, #180]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 8003222:	4313      	orrs	r3, r2
 8003224:	604b      	str	r3, [r1, #4]
 8003226:	e01a      	b.n	800325e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003228:	4b2b      	ldr	r3, [pc, #172]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a2a      	ldr	r2, [pc, #168]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 800322e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003232:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003234:	f7fe fd74 	bl	8001d20 <HAL_GetTick>
 8003238:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800323a:	e008      	b.n	800324e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800323c:	f7fe fd70 	bl	8001d20 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	2b02      	cmp	r3, #2
 8003248:	d901      	bls.n	800324e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e20e      	b.n	800366c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800324e:	4b22      	ldr	r3, [pc, #136]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003256:	2b00      	cmp	r3, #0
 8003258:	d1f0      	bne.n	800323c <HAL_RCC_OscConfig+0x1e0>
 800325a:	e000      	b.n	800325e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800325c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0308 	and.w	r3, r3, #8
 8003266:	2b00      	cmp	r3, #0
 8003268:	d041      	beq.n	80032ee <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d01c      	beq.n	80032ac <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003272:	4b19      	ldr	r3, [pc, #100]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 8003274:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003278:	4a17      	ldr	r2, [pc, #92]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 800327a:	f043 0301 	orr.w	r3, r3, #1
 800327e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003282:	f7fe fd4d 	bl	8001d20 <HAL_GetTick>
 8003286:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003288:	e008      	b.n	800329c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800328a:	f7fe fd49 	bl	8001d20 <HAL_GetTick>
 800328e:	4602      	mov	r2, r0
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	1ad3      	subs	r3, r2, r3
 8003294:	2b02      	cmp	r3, #2
 8003296:	d901      	bls.n	800329c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e1e7      	b.n	800366c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800329c:	4b0e      	ldr	r3, [pc, #56]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 800329e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d0ef      	beq.n	800328a <HAL_RCC_OscConfig+0x22e>
 80032aa:	e020      	b.n	80032ee <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032ac:	4b0a      	ldr	r3, [pc, #40]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 80032ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032b2:	4a09      	ldr	r2, [pc, #36]	@ (80032d8 <HAL_RCC_OscConfig+0x27c>)
 80032b4:	f023 0301 	bic.w	r3, r3, #1
 80032b8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032bc:	f7fe fd30 	bl	8001d20 <HAL_GetTick>
 80032c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80032c2:	e00d      	b.n	80032e0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032c4:	f7fe fd2c 	bl	8001d20 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d906      	bls.n	80032e0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e1ca      	b.n	800366c <HAL_RCC_OscConfig+0x610>
 80032d6:	bf00      	nop
 80032d8:	40021000 	.word	0x40021000
 80032dc:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80032e0:	4b8c      	ldr	r3, [pc, #560]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 80032e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032e6:	f003 0302 	and.w	r3, r3, #2
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1ea      	bne.n	80032c4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0304 	and.w	r3, r3, #4
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	f000 80a6 	beq.w	8003448 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032fc:	2300      	movs	r3, #0
 80032fe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003300:	4b84      	ldr	r3, [pc, #528]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 8003302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003304:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <HAL_RCC_OscConfig+0x2b4>
 800330c:	2301      	movs	r3, #1
 800330e:	e000      	b.n	8003312 <HAL_RCC_OscConfig+0x2b6>
 8003310:	2300      	movs	r3, #0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d00d      	beq.n	8003332 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003316:	4b7f      	ldr	r3, [pc, #508]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 8003318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800331a:	4a7e      	ldr	r2, [pc, #504]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 800331c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003320:	6593      	str	r3, [r2, #88]	@ 0x58
 8003322:	4b7c      	ldr	r3, [pc, #496]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 8003324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800332a:	60fb      	str	r3, [r7, #12]
 800332c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800332e:	2301      	movs	r3, #1
 8003330:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003332:	4b79      	ldr	r3, [pc, #484]	@ (8003518 <HAL_RCC_OscConfig+0x4bc>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800333a:	2b00      	cmp	r3, #0
 800333c:	d118      	bne.n	8003370 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800333e:	4b76      	ldr	r3, [pc, #472]	@ (8003518 <HAL_RCC_OscConfig+0x4bc>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a75      	ldr	r2, [pc, #468]	@ (8003518 <HAL_RCC_OscConfig+0x4bc>)
 8003344:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003348:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800334a:	f7fe fce9 	bl	8001d20 <HAL_GetTick>
 800334e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003350:	e008      	b.n	8003364 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003352:	f7fe fce5 	bl	8001d20 <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d901      	bls.n	8003364 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e183      	b.n	800366c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003364:	4b6c      	ldr	r3, [pc, #432]	@ (8003518 <HAL_RCC_OscConfig+0x4bc>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800336c:	2b00      	cmp	r3, #0
 800336e:	d0f0      	beq.n	8003352 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	2b01      	cmp	r3, #1
 8003376:	d108      	bne.n	800338a <HAL_RCC_OscConfig+0x32e>
 8003378:	4b66      	ldr	r3, [pc, #408]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 800337a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800337e:	4a65      	ldr	r2, [pc, #404]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 8003380:	f043 0301 	orr.w	r3, r3, #1
 8003384:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003388:	e024      	b.n	80033d4 <HAL_RCC_OscConfig+0x378>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	2b05      	cmp	r3, #5
 8003390:	d110      	bne.n	80033b4 <HAL_RCC_OscConfig+0x358>
 8003392:	4b60      	ldr	r3, [pc, #384]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 8003394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003398:	4a5e      	ldr	r2, [pc, #376]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 800339a:	f043 0304 	orr.w	r3, r3, #4
 800339e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033a2:	4b5c      	ldr	r3, [pc, #368]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 80033a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033a8:	4a5a      	ldr	r2, [pc, #360]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 80033aa:	f043 0301 	orr.w	r3, r3, #1
 80033ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033b2:	e00f      	b.n	80033d4 <HAL_RCC_OscConfig+0x378>
 80033b4:	4b57      	ldr	r3, [pc, #348]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 80033b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ba:	4a56      	ldr	r2, [pc, #344]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 80033bc:	f023 0301 	bic.w	r3, r3, #1
 80033c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033c4:	4b53      	ldr	r3, [pc, #332]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 80033c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ca:	4a52      	ldr	r2, [pc, #328]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 80033cc:	f023 0304 	bic.w	r3, r3, #4
 80033d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d016      	beq.n	800340a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033dc:	f7fe fca0 	bl	8001d20 <HAL_GetTick>
 80033e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033e2:	e00a      	b.n	80033fa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033e4:	f7fe fc9c 	bl	8001d20 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e138      	b.n	800366c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033fa:	4b46      	ldr	r3, [pc, #280]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 80033fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003400:	f003 0302 	and.w	r3, r3, #2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d0ed      	beq.n	80033e4 <HAL_RCC_OscConfig+0x388>
 8003408:	e015      	b.n	8003436 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800340a:	f7fe fc89 	bl	8001d20 <HAL_GetTick>
 800340e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003410:	e00a      	b.n	8003428 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003412:	f7fe fc85 	bl	8001d20 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003420:	4293      	cmp	r3, r2
 8003422:	d901      	bls.n	8003428 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003424:	2303      	movs	r3, #3
 8003426:	e121      	b.n	800366c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003428:	4b3a      	ldr	r3, [pc, #232]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 800342a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	2b00      	cmp	r3, #0
 8003434:	d1ed      	bne.n	8003412 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003436:	7ffb      	ldrb	r3, [r7, #31]
 8003438:	2b01      	cmp	r3, #1
 800343a:	d105      	bne.n	8003448 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800343c:	4b35      	ldr	r3, [pc, #212]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 800343e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003440:	4a34      	ldr	r2, [pc, #208]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 8003442:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003446:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0320 	and.w	r3, r3, #32
 8003450:	2b00      	cmp	r3, #0
 8003452:	d03c      	beq.n	80034ce <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d01c      	beq.n	8003496 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800345c:	4b2d      	ldr	r3, [pc, #180]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 800345e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003462:	4a2c      	ldr	r2, [pc, #176]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 8003464:	f043 0301 	orr.w	r3, r3, #1
 8003468:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800346c:	f7fe fc58 	bl	8001d20 <HAL_GetTick>
 8003470:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003472:	e008      	b.n	8003486 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003474:	f7fe fc54 	bl	8001d20 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	2b02      	cmp	r3, #2
 8003480:	d901      	bls.n	8003486 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e0f2      	b.n	800366c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003486:	4b23      	ldr	r3, [pc, #140]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 8003488:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800348c:	f003 0302 	and.w	r3, r3, #2
 8003490:	2b00      	cmp	r3, #0
 8003492:	d0ef      	beq.n	8003474 <HAL_RCC_OscConfig+0x418>
 8003494:	e01b      	b.n	80034ce <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003496:	4b1f      	ldr	r3, [pc, #124]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 8003498:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800349c:	4a1d      	ldr	r2, [pc, #116]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 800349e:	f023 0301 	bic.w	r3, r3, #1
 80034a2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034a6:	f7fe fc3b 	bl	8001d20 <HAL_GetTick>
 80034aa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80034ac:	e008      	b.n	80034c0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80034ae:	f7fe fc37 	bl	8001d20 <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	d901      	bls.n	80034c0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e0d5      	b.n	800366c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80034c0:	4b14      	ldr	r3, [pc, #80]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 80034c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d1ef      	bne.n	80034ae <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	69db      	ldr	r3, [r3, #28]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	f000 80c9 	beq.w	800366a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f003 030c 	and.w	r3, r3, #12
 80034e0:	2b0c      	cmp	r3, #12
 80034e2:	f000 8083 	beq.w	80035ec <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	69db      	ldr	r3, [r3, #28]
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d15e      	bne.n	80035ac <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034ee:	4b09      	ldr	r3, [pc, #36]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a08      	ldr	r2, [pc, #32]	@ (8003514 <HAL_RCC_OscConfig+0x4b8>)
 80034f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034fa:	f7fe fc11 	bl	8001d20 <HAL_GetTick>
 80034fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003500:	e00c      	b.n	800351c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003502:	f7fe fc0d 	bl	8001d20 <HAL_GetTick>
 8003506:	4602      	mov	r2, r0
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	2b02      	cmp	r3, #2
 800350e:	d905      	bls.n	800351c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	e0ab      	b.n	800366c <HAL_RCC_OscConfig+0x610>
 8003514:	40021000 	.word	0x40021000
 8003518:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800351c:	4b55      	ldr	r3, [pc, #340]	@ (8003674 <HAL_RCC_OscConfig+0x618>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1ec      	bne.n	8003502 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003528:	4b52      	ldr	r3, [pc, #328]	@ (8003674 <HAL_RCC_OscConfig+0x618>)
 800352a:	68da      	ldr	r2, [r3, #12]
 800352c:	4b52      	ldr	r3, [pc, #328]	@ (8003678 <HAL_RCC_OscConfig+0x61c>)
 800352e:	4013      	ands	r3, r2
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	6a11      	ldr	r1, [r2, #32]
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003538:	3a01      	subs	r2, #1
 800353a:	0112      	lsls	r2, r2, #4
 800353c:	4311      	orrs	r1, r2
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003542:	0212      	lsls	r2, r2, #8
 8003544:	4311      	orrs	r1, r2
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800354a:	0852      	lsrs	r2, r2, #1
 800354c:	3a01      	subs	r2, #1
 800354e:	0552      	lsls	r2, r2, #21
 8003550:	4311      	orrs	r1, r2
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003556:	0852      	lsrs	r2, r2, #1
 8003558:	3a01      	subs	r2, #1
 800355a:	0652      	lsls	r2, r2, #25
 800355c:	4311      	orrs	r1, r2
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003562:	06d2      	lsls	r2, r2, #27
 8003564:	430a      	orrs	r2, r1
 8003566:	4943      	ldr	r1, [pc, #268]	@ (8003674 <HAL_RCC_OscConfig+0x618>)
 8003568:	4313      	orrs	r3, r2
 800356a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800356c:	4b41      	ldr	r3, [pc, #260]	@ (8003674 <HAL_RCC_OscConfig+0x618>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a40      	ldr	r2, [pc, #256]	@ (8003674 <HAL_RCC_OscConfig+0x618>)
 8003572:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003576:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003578:	4b3e      	ldr	r3, [pc, #248]	@ (8003674 <HAL_RCC_OscConfig+0x618>)
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	4a3d      	ldr	r2, [pc, #244]	@ (8003674 <HAL_RCC_OscConfig+0x618>)
 800357e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003582:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003584:	f7fe fbcc 	bl	8001d20 <HAL_GetTick>
 8003588:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800358a:	e008      	b.n	800359e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800358c:	f7fe fbc8 	bl	8001d20 <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	2b02      	cmp	r3, #2
 8003598:	d901      	bls.n	800359e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e066      	b.n	800366c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800359e:	4b35      	ldr	r3, [pc, #212]	@ (8003674 <HAL_RCC_OscConfig+0x618>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d0f0      	beq.n	800358c <HAL_RCC_OscConfig+0x530>
 80035aa:	e05e      	b.n	800366a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035ac:	4b31      	ldr	r3, [pc, #196]	@ (8003674 <HAL_RCC_OscConfig+0x618>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a30      	ldr	r2, [pc, #192]	@ (8003674 <HAL_RCC_OscConfig+0x618>)
 80035b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b8:	f7fe fbb2 	bl	8001d20 <HAL_GetTick>
 80035bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035c0:	f7fe fbae 	bl	8001d20 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e04c      	b.n	800366c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035d2:	4b28      	ldr	r3, [pc, #160]	@ (8003674 <HAL_RCC_OscConfig+0x618>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1f0      	bne.n	80035c0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80035de:	4b25      	ldr	r3, [pc, #148]	@ (8003674 <HAL_RCC_OscConfig+0x618>)
 80035e0:	68da      	ldr	r2, [r3, #12]
 80035e2:	4924      	ldr	r1, [pc, #144]	@ (8003674 <HAL_RCC_OscConfig+0x618>)
 80035e4:	4b25      	ldr	r3, [pc, #148]	@ (800367c <HAL_RCC_OscConfig+0x620>)
 80035e6:	4013      	ands	r3, r2
 80035e8:	60cb      	str	r3, [r1, #12]
 80035ea:	e03e      	b.n	800366a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	69db      	ldr	r3, [r3, #28]
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d101      	bne.n	80035f8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e039      	b.n	800366c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80035f8:	4b1e      	ldr	r3, [pc, #120]	@ (8003674 <HAL_RCC_OscConfig+0x618>)
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	f003 0203 	and.w	r2, r3, #3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a1b      	ldr	r3, [r3, #32]
 8003608:	429a      	cmp	r2, r3
 800360a:	d12c      	bne.n	8003666 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003616:	3b01      	subs	r3, #1
 8003618:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800361a:	429a      	cmp	r2, r3
 800361c:	d123      	bne.n	8003666 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003628:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800362a:	429a      	cmp	r2, r3
 800362c:	d11b      	bne.n	8003666 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003638:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800363a:	429a      	cmp	r2, r3
 800363c:	d113      	bne.n	8003666 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003648:	085b      	lsrs	r3, r3, #1
 800364a:	3b01      	subs	r3, #1
 800364c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800364e:	429a      	cmp	r2, r3
 8003650:	d109      	bne.n	8003666 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800365c:	085b      	lsrs	r3, r3, #1
 800365e:	3b01      	subs	r3, #1
 8003660:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003662:	429a      	cmp	r2, r3
 8003664:	d001      	beq.n	800366a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e000      	b.n	800366c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	3720      	adds	r7, #32
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	40021000 	.word	0x40021000
 8003678:	019f800c 	.word	0x019f800c
 800367c:	feeefffc 	.word	0xfeeefffc

08003680 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800368a:	2300      	movs	r3, #0
 800368c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d101      	bne.n	8003698 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e11e      	b.n	80038d6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003698:	4b91      	ldr	r3, [pc, #580]	@ (80038e0 <HAL_RCC_ClockConfig+0x260>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 030f 	and.w	r3, r3, #15
 80036a0:	683a      	ldr	r2, [r7, #0]
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d910      	bls.n	80036c8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036a6:	4b8e      	ldr	r3, [pc, #568]	@ (80038e0 <HAL_RCC_ClockConfig+0x260>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f023 020f 	bic.w	r2, r3, #15
 80036ae:	498c      	ldr	r1, [pc, #560]	@ (80038e0 <HAL_RCC_ClockConfig+0x260>)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036b6:	4b8a      	ldr	r3, [pc, #552]	@ (80038e0 <HAL_RCC_ClockConfig+0x260>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 030f 	and.w	r3, r3, #15
 80036be:	683a      	ldr	r2, [r7, #0]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d001      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e106      	b.n	80038d6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d073      	beq.n	80037bc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	2b03      	cmp	r3, #3
 80036da:	d129      	bne.n	8003730 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036dc:	4b81      	ldr	r3, [pc, #516]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d101      	bne.n	80036ec <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e0f4      	b.n	80038d6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80036ec:	f000 f966 	bl	80039bc <RCC_GetSysClockFreqFromPLLSource>
 80036f0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	4a7c      	ldr	r2, [pc, #496]	@ (80038e8 <HAL_RCC_ClockConfig+0x268>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d93f      	bls.n	800377a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80036fa:	4b7a      	ldr	r3, [pc, #488]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d009      	beq.n	800371a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800370e:	2b00      	cmp	r3, #0
 8003710:	d033      	beq.n	800377a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003716:	2b00      	cmp	r3, #0
 8003718:	d12f      	bne.n	800377a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800371a:	4b72      	ldr	r3, [pc, #456]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003722:	4a70      	ldr	r2, [pc, #448]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 8003724:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003728:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800372a:	2380      	movs	r3, #128	@ 0x80
 800372c:	617b      	str	r3, [r7, #20]
 800372e:	e024      	b.n	800377a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	2b02      	cmp	r3, #2
 8003736:	d107      	bne.n	8003748 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003738:	4b6a      	ldr	r3, [pc, #424]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d109      	bne.n	8003758 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e0c6      	b.n	80038d6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003748:	4b66      	ldr	r3, [pc, #408]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003750:	2b00      	cmp	r3, #0
 8003752:	d101      	bne.n	8003758 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e0be      	b.n	80038d6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003758:	f000 f8ce 	bl	80038f8 <HAL_RCC_GetSysClockFreq>
 800375c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	4a61      	ldr	r2, [pc, #388]	@ (80038e8 <HAL_RCC_ClockConfig+0x268>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d909      	bls.n	800377a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003766:	4b5f      	ldr	r3, [pc, #380]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800376e:	4a5d      	ldr	r2, [pc, #372]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 8003770:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003774:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003776:	2380      	movs	r3, #128	@ 0x80
 8003778:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800377a:	4b5a      	ldr	r3, [pc, #360]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	f023 0203 	bic.w	r2, r3, #3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	4957      	ldr	r1, [pc, #348]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 8003788:	4313      	orrs	r3, r2
 800378a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800378c:	f7fe fac8 	bl	8001d20 <HAL_GetTick>
 8003790:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003792:	e00a      	b.n	80037aa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003794:	f7fe fac4 	bl	8001d20 <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e095      	b.n	80038d6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037aa:	4b4e      	ldr	r3, [pc, #312]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	f003 020c 	and.w	r2, r3, #12
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d1eb      	bne.n	8003794 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0302 	and.w	r3, r3, #2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d023      	beq.n	8003810 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0304 	and.w	r3, r3, #4
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d005      	beq.n	80037e0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037d4:	4b43      	ldr	r3, [pc, #268]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	4a42      	ldr	r2, [pc, #264]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 80037da:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80037de:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0308 	and.w	r3, r3, #8
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d007      	beq.n	80037fc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80037ec:	4b3d      	ldr	r3, [pc, #244]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80037f4:	4a3b      	ldr	r2, [pc, #236]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 80037f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80037fa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037fc:	4b39      	ldr	r3, [pc, #228]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	4936      	ldr	r1, [pc, #216]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 800380a:	4313      	orrs	r3, r2
 800380c:	608b      	str	r3, [r1, #8]
 800380e:	e008      	b.n	8003822 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	2b80      	cmp	r3, #128	@ 0x80
 8003814:	d105      	bne.n	8003822 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003816:	4b33      	ldr	r3, [pc, #204]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	4a32      	ldr	r2, [pc, #200]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 800381c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003820:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003822:	4b2f      	ldr	r3, [pc, #188]	@ (80038e0 <HAL_RCC_ClockConfig+0x260>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 030f 	and.w	r3, r3, #15
 800382a:	683a      	ldr	r2, [r7, #0]
 800382c:	429a      	cmp	r2, r3
 800382e:	d21d      	bcs.n	800386c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003830:	4b2b      	ldr	r3, [pc, #172]	@ (80038e0 <HAL_RCC_ClockConfig+0x260>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f023 020f 	bic.w	r2, r3, #15
 8003838:	4929      	ldr	r1, [pc, #164]	@ (80038e0 <HAL_RCC_ClockConfig+0x260>)
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	4313      	orrs	r3, r2
 800383e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003840:	f7fe fa6e 	bl	8001d20 <HAL_GetTick>
 8003844:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003846:	e00a      	b.n	800385e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003848:	f7fe fa6a 	bl	8001d20 <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003856:	4293      	cmp	r3, r2
 8003858:	d901      	bls.n	800385e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e03b      	b.n	80038d6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800385e:	4b20      	ldr	r3, [pc, #128]	@ (80038e0 <HAL_RCC_ClockConfig+0x260>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 030f 	and.w	r3, r3, #15
 8003866:	683a      	ldr	r2, [r7, #0]
 8003868:	429a      	cmp	r2, r3
 800386a:	d1ed      	bne.n	8003848 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0304 	and.w	r3, r3, #4
 8003874:	2b00      	cmp	r3, #0
 8003876:	d008      	beq.n	800388a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003878:	4b1a      	ldr	r3, [pc, #104]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	4917      	ldr	r1, [pc, #92]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 8003886:	4313      	orrs	r3, r2
 8003888:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0308 	and.w	r3, r3, #8
 8003892:	2b00      	cmp	r3, #0
 8003894:	d009      	beq.n	80038aa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003896:	4b13      	ldr	r3, [pc, #76]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	00db      	lsls	r3, r3, #3
 80038a4:	490f      	ldr	r1, [pc, #60]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80038aa:	f000 f825 	bl	80038f8 <HAL_RCC_GetSysClockFreq>
 80038ae:	4602      	mov	r2, r0
 80038b0:	4b0c      	ldr	r3, [pc, #48]	@ (80038e4 <HAL_RCC_ClockConfig+0x264>)
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	091b      	lsrs	r3, r3, #4
 80038b6:	f003 030f 	and.w	r3, r3, #15
 80038ba:	490c      	ldr	r1, [pc, #48]	@ (80038ec <HAL_RCC_ClockConfig+0x26c>)
 80038bc:	5ccb      	ldrb	r3, [r1, r3]
 80038be:	f003 031f 	and.w	r3, r3, #31
 80038c2:	fa22 f303 	lsr.w	r3, r2, r3
 80038c6:	4a0a      	ldr	r2, [pc, #40]	@ (80038f0 <HAL_RCC_ClockConfig+0x270>)
 80038c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80038ca:	4b0a      	ldr	r3, [pc, #40]	@ (80038f4 <HAL_RCC_ClockConfig+0x274>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7fe f9da 	bl	8001c88 <HAL_InitTick>
 80038d4:	4603      	mov	r3, r0
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3718      	adds	r7, #24
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	40022000 	.word	0x40022000
 80038e4:	40021000 	.word	0x40021000
 80038e8:	04c4b400 	.word	0x04c4b400
 80038ec:	08003eb4 	.word	0x08003eb4
 80038f0:	20000004 	.word	0x20000004
 80038f4:	20000008 	.word	0x20000008

080038f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b087      	sub	sp, #28
 80038fc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80038fe:	4b2c      	ldr	r3, [pc, #176]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f003 030c 	and.w	r3, r3, #12
 8003906:	2b04      	cmp	r3, #4
 8003908:	d102      	bne.n	8003910 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800390a:	4b2a      	ldr	r3, [pc, #168]	@ (80039b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800390c:	613b      	str	r3, [r7, #16]
 800390e:	e047      	b.n	80039a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003910:	4b27      	ldr	r3, [pc, #156]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	f003 030c 	and.w	r3, r3, #12
 8003918:	2b08      	cmp	r3, #8
 800391a:	d102      	bne.n	8003922 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800391c:	4b26      	ldr	r3, [pc, #152]	@ (80039b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800391e:	613b      	str	r3, [r7, #16]
 8003920:	e03e      	b.n	80039a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003922:	4b23      	ldr	r3, [pc, #140]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f003 030c 	and.w	r3, r3, #12
 800392a:	2b0c      	cmp	r3, #12
 800392c:	d136      	bne.n	800399c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800392e:	4b20      	ldr	r3, [pc, #128]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	f003 0303 	and.w	r3, r3, #3
 8003936:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003938:	4b1d      	ldr	r3, [pc, #116]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	091b      	lsrs	r3, r3, #4
 800393e:	f003 030f 	and.w	r3, r3, #15
 8003942:	3301      	adds	r3, #1
 8003944:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2b03      	cmp	r3, #3
 800394a:	d10c      	bne.n	8003966 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800394c:	4a1a      	ldr	r2, [pc, #104]	@ (80039b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	fbb2 f3f3 	udiv	r3, r2, r3
 8003954:	4a16      	ldr	r2, [pc, #88]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003956:	68d2      	ldr	r2, [r2, #12]
 8003958:	0a12      	lsrs	r2, r2, #8
 800395a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800395e:	fb02 f303 	mul.w	r3, r2, r3
 8003962:	617b      	str	r3, [r7, #20]
      break;
 8003964:	e00c      	b.n	8003980 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003966:	4a13      	ldr	r2, [pc, #76]	@ (80039b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	fbb2 f3f3 	udiv	r3, r2, r3
 800396e:	4a10      	ldr	r2, [pc, #64]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003970:	68d2      	ldr	r2, [r2, #12]
 8003972:	0a12      	lsrs	r2, r2, #8
 8003974:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003978:	fb02 f303 	mul.w	r3, r2, r3
 800397c:	617b      	str	r3, [r7, #20]
      break;
 800397e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003980:	4b0b      	ldr	r3, [pc, #44]	@ (80039b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	0e5b      	lsrs	r3, r3, #25
 8003986:	f003 0303 	and.w	r3, r3, #3
 800398a:	3301      	adds	r3, #1
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003990:	697a      	ldr	r2, [r7, #20]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	fbb2 f3f3 	udiv	r3, r2, r3
 8003998:	613b      	str	r3, [r7, #16]
 800399a:	e001      	b.n	80039a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800399c:	2300      	movs	r3, #0
 800399e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80039a0:	693b      	ldr	r3, [r7, #16]
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	371c      	adds	r7, #28
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	40021000 	.word	0x40021000
 80039b4:	00f42400 	.word	0x00f42400
 80039b8:	007a1200 	.word	0x007a1200

080039bc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80039bc:	b480      	push	{r7}
 80039be:	b087      	sub	sp, #28
 80039c0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80039c2:	4b1e      	ldr	r3, [pc, #120]	@ (8003a3c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	f003 0303 	and.w	r3, r3, #3
 80039ca:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80039cc:	4b1b      	ldr	r3, [pc, #108]	@ (8003a3c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	091b      	lsrs	r3, r3, #4
 80039d2:	f003 030f 	and.w	r3, r3, #15
 80039d6:	3301      	adds	r3, #1
 80039d8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	2b03      	cmp	r3, #3
 80039de:	d10c      	bne.n	80039fa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039e0:	4a17      	ldr	r2, [pc, #92]	@ (8003a40 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039e8:	4a14      	ldr	r2, [pc, #80]	@ (8003a3c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80039ea:	68d2      	ldr	r2, [r2, #12]
 80039ec:	0a12      	lsrs	r2, r2, #8
 80039ee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80039f2:	fb02 f303 	mul.w	r3, r2, r3
 80039f6:	617b      	str	r3, [r7, #20]
    break;
 80039f8:	e00c      	b.n	8003a14 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039fa:	4a12      	ldr	r2, [pc, #72]	@ (8003a44 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a02:	4a0e      	ldr	r2, [pc, #56]	@ (8003a3c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003a04:	68d2      	ldr	r2, [r2, #12]
 8003a06:	0a12      	lsrs	r2, r2, #8
 8003a08:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003a0c:	fb02 f303 	mul.w	r3, r2, r3
 8003a10:	617b      	str	r3, [r7, #20]
    break;
 8003a12:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a14:	4b09      	ldr	r3, [pc, #36]	@ (8003a3c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	0e5b      	lsrs	r3, r3, #25
 8003a1a:	f003 0303 	and.w	r3, r3, #3
 8003a1e:	3301      	adds	r3, #1
 8003a20:	005b      	lsls	r3, r3, #1
 8003a22:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003a24:	697a      	ldr	r2, [r7, #20]
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a2c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003a2e:	687b      	ldr	r3, [r7, #4]
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	371c      	adds	r7, #28
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	40021000 	.word	0x40021000
 8003a40:	007a1200 	.word	0x007a1200
 8003a44:	00f42400 	.word	0x00f42400

08003a48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b086      	sub	sp, #24
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003a50:	2300      	movs	r3, #0
 8003a52:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a54:	2300      	movs	r3, #0
 8003a56:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	f000 8098 	beq.w	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a66:	2300      	movs	r3, #0
 8003a68:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a6a:	4b43      	ldr	r3, [pc, #268]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d10d      	bne.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a76:	4b40      	ldr	r3, [pc, #256]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a7a:	4a3f      	ldr	r2, [pc, #252]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a80:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a82:	4b3d      	ldr	r3, [pc, #244]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a8a:	60bb      	str	r3, [r7, #8]
 8003a8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a92:	4b3a      	ldr	r3, [pc, #232]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a39      	ldr	r2, [pc, #228]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003a98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a9c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003a9e:	f7fe f93f 	bl	8001d20 <HAL_GetTick>
 8003aa2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003aa4:	e009      	b.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aa6:	f7fe f93b 	bl	8001d20 <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d902      	bls.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	74fb      	strb	r3, [r7, #19]
        break;
 8003ab8:	e005      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003aba:	4b30      	ldr	r3, [pc, #192]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d0ef      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003ac6:	7cfb      	ldrb	r3, [r7, #19]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d159      	bne.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003acc:	4b2a      	ldr	r3, [pc, #168]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ad2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ad6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d01e      	beq.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d019      	beq.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ae8:	4b23      	ldr	r3, [pc, #140]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003af2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003af4:	4b20      	ldr	r3, [pc, #128]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003afa:	4a1f      	ldr	r2, [pc, #124]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003afc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b04:	4b1c      	ldr	r3, [pc, #112]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b0a:	4a1b      	ldr	r2, [pc, #108]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003b14:	4a18      	ldr	r2, [pc, #96]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d016      	beq.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b26:	f7fe f8fb 	bl	8001d20 <HAL_GetTick>
 8003b2a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b2c:	e00b      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b2e:	f7fe f8f7 	bl	8001d20 <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d902      	bls.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	74fb      	strb	r3, [r7, #19]
            break;
 8003b44:	e006      	b.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b46:	4b0c      	ldr	r3, [pc, #48]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b4c:	f003 0302 	and.w	r3, r3, #2
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d0ec      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003b54:	7cfb      	ldrb	r3, [r7, #19]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d10b      	bne.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b5a:	4b07      	ldr	r3, [pc, #28]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b60:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b68:	4903      	ldr	r1, [pc, #12]	@ (8003b78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003b70:	e008      	b.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b72:	7cfb      	ldrb	r3, [r7, #19]
 8003b74:	74bb      	strb	r3, [r7, #18]
 8003b76:	e005      	b.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003b78:	40021000 	.word	0x40021000
 8003b7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b80:	7cfb      	ldrb	r3, [r7, #19]
 8003b82:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b84:	7c7b      	ldrb	r3, [r7, #17]
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d105      	bne.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b8a:	4ba6      	ldr	r3, [pc, #664]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b8e:	4aa5      	ldr	r2, [pc, #660]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b94:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0301 	and.w	r3, r3, #1
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00a      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ba2:	4ba0      	ldr	r3, [pc, #640]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ba8:	f023 0203 	bic.w	r2, r3, #3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	499c      	ldr	r1, [pc, #624]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0302 	and.w	r3, r3, #2
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d00a      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003bc4:	4b97      	ldr	r3, [pc, #604]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bca:	f023 020c 	bic.w	r2, r3, #12
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	4994      	ldr	r1, [pc, #592]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0304 	and.w	r3, r3, #4
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d00a      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003be6:	4b8f      	ldr	r3, [pc, #572]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bec:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	498b      	ldr	r1, [pc, #556]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0308 	and.w	r3, r3, #8
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00a      	beq.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c08:	4b86      	ldr	r3, [pc, #536]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c0e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	691b      	ldr	r3, [r3, #16]
 8003c16:	4983      	ldr	r1, [pc, #524]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0320 	and.w	r3, r3, #32
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00a      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c2a:	4b7e      	ldr	r3, [pc, #504]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c30:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	497a      	ldr	r1, [pc, #488]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d00a      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c4c:	4b75      	ldr	r3, [pc, #468]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c52:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	699b      	ldr	r3, [r3, #24]
 8003c5a:	4972      	ldr	r1, [pc, #456]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d00a      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c6e:	4b6d      	ldr	r3, [pc, #436]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c74:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	69db      	ldr	r3, [r3, #28]
 8003c7c:	4969      	ldr	r1, [pc, #420]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00a      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c90:	4b64      	ldr	r3, [pc, #400]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c96:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a1b      	ldr	r3, [r3, #32]
 8003c9e:	4961      	ldr	r1, [pc, #388]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d00a      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003cb2:	4b5c      	ldr	r3, [pc, #368]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cb8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc0:	4958      	ldr	r1, [pc, #352]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d015      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003cd4:	4b53      	ldr	r3, [pc, #332]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cda:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ce2:	4950      	ldr	r1, [pc, #320]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003cf2:	d105      	bne.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cf4:	4b4b      	ldr	r3, [pc, #300]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	4a4a      	ldr	r2, [pc, #296]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cfa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003cfe:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d015      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003d0c:	4b45      	ldr	r3, [pc, #276]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d12:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1a:	4942      	ldr	r1, [pc, #264]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d2a:	d105      	bne.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d2c:	4b3d      	ldr	r3, [pc, #244]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	4a3c      	ldr	r2, [pc, #240]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d36:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d015      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003d44:	4b37      	ldr	r3, [pc, #220]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d4a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d52:	4934      	ldr	r1, [pc, #208]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d62:	d105      	bne.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d64:	4b2f      	ldr	r3, [pc, #188]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	4a2e      	ldr	r2, [pc, #184]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d6e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d015      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d7c:	4b29      	ldr	r3, [pc, #164]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d82:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d8a:	4926      	ldr	r1, [pc, #152]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d9a:	d105      	bne.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d9c:	4b21      	ldr	r3, [pc, #132]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	4a20      	ldr	r2, [pc, #128]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003da2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003da6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d015      	beq.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003db4:	4b1b      	ldr	r3, [pc, #108]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc2:	4918      	ldr	r1, [pc, #96]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003dd2:	d105      	bne.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003dd4:	4b13      	ldr	r3, [pc, #76]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	4a12      	ldr	r2, [pc, #72]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003dde:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d015      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003dec:	4b0d      	ldr	r3, [pc, #52]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003df2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dfa:	490a      	ldr	r1, [pc, #40]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e0a:	d105      	bne.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003e0c:	4b05      	ldr	r3, [pc, #20]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	4a04      	ldr	r2, [pc, #16]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e16:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003e18:	7cbb      	ldrb	r3, [r7, #18]
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3718      	adds	r7, #24
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	40021000 	.word	0x40021000

08003e28 <memset>:
 8003e28:	4402      	add	r2, r0
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d100      	bne.n	8003e32 <memset+0xa>
 8003e30:	4770      	bx	lr
 8003e32:	f803 1b01 	strb.w	r1, [r3], #1
 8003e36:	e7f9      	b.n	8003e2c <memset+0x4>

08003e38 <__libc_init_array>:
 8003e38:	b570      	push	{r4, r5, r6, lr}
 8003e3a:	4d0d      	ldr	r5, [pc, #52]	@ (8003e70 <__libc_init_array+0x38>)
 8003e3c:	4c0d      	ldr	r4, [pc, #52]	@ (8003e74 <__libc_init_array+0x3c>)
 8003e3e:	1b64      	subs	r4, r4, r5
 8003e40:	10a4      	asrs	r4, r4, #2
 8003e42:	2600      	movs	r6, #0
 8003e44:	42a6      	cmp	r6, r4
 8003e46:	d109      	bne.n	8003e5c <__libc_init_array+0x24>
 8003e48:	4d0b      	ldr	r5, [pc, #44]	@ (8003e78 <__libc_init_array+0x40>)
 8003e4a:	4c0c      	ldr	r4, [pc, #48]	@ (8003e7c <__libc_init_array+0x44>)
 8003e4c:	f000 f826 	bl	8003e9c <_init>
 8003e50:	1b64      	subs	r4, r4, r5
 8003e52:	10a4      	asrs	r4, r4, #2
 8003e54:	2600      	movs	r6, #0
 8003e56:	42a6      	cmp	r6, r4
 8003e58:	d105      	bne.n	8003e66 <__libc_init_array+0x2e>
 8003e5a:	bd70      	pop	{r4, r5, r6, pc}
 8003e5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e60:	4798      	blx	r3
 8003e62:	3601      	adds	r6, #1
 8003e64:	e7ee      	b.n	8003e44 <__libc_init_array+0xc>
 8003e66:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e6a:	4798      	blx	r3
 8003e6c:	3601      	adds	r6, #1
 8003e6e:	e7f2      	b.n	8003e56 <__libc_init_array+0x1e>
 8003e70:	08003ec4 	.word	0x08003ec4
 8003e74:	08003ec4 	.word	0x08003ec4
 8003e78:	08003ec4 	.word	0x08003ec4
 8003e7c:	08003ec8 	.word	0x08003ec8

08003e80 <memcpy>:
 8003e80:	440a      	add	r2, r1
 8003e82:	4291      	cmp	r1, r2
 8003e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8003e88:	d100      	bne.n	8003e8c <memcpy+0xc>
 8003e8a:	4770      	bx	lr
 8003e8c:	b510      	push	{r4, lr}
 8003e8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e96:	4291      	cmp	r1, r2
 8003e98:	d1f9      	bne.n	8003e8e <memcpy+0xe>
 8003e9a:	bd10      	pop	{r4, pc}

08003e9c <_init>:
 8003e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e9e:	bf00      	nop
 8003ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ea2:	bc08      	pop	{r3}
 8003ea4:	469e      	mov	lr, r3
 8003ea6:	4770      	bx	lr

08003ea8 <_fini>:
 8003ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eaa:	bf00      	nop
 8003eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003eae:	bc08      	pop	{r3}
 8003eb0:	469e      	mov	lr, r3
 8003eb2:	4770      	bx	lr
