# SPI Slave with single port RAM â€“ Verilog Implementation

## ðŸ“– Overview
This project implements a **Serial Peripheral Interface (SPI) Slave** in **Verilog HDL**, designed for FPGA platforms.  
The SPI slave module can receive and transmit data in synchronization with an SPI master, supporting configurable word lengths and protocol parameters.

---

## âœ¨ Features
- ðŸ“¡ **SPI Slave logic** compatible with standard SPI Mode 0â€“3
- ðŸ“¥ Data reception from MOSI with synchronized sampling
- ðŸ“¤ Data transmission via MISO with controlled timing
- ðŸ›¡ **Chip Select (SS\_n)** handling for transaction control
- ðŸ“Š Configurable data width (default: 8-bit)
- ðŸ§ª **Testbench** for functional simulation and verification
- ðŸ§¹ Lint-checked using **Questa Lint**

---

## ðŸ“‚ Project contents
- **Documents** showing the full discrebtion of the specs and the results of the simulation of the Vavido, QuestaSim and QuestaLint
- **Verilog files** showing the design
- **Do files** to run the design easier 
