Analysis & Synthesis report for IITB_RISC2022
Sat May  7 23:45:06 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "datapath:data_inst|alu:asm_alu"
 10. Port Connectivity Checks: "datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1"
 11. Port Connectivity Checks: "datapath:data_inst|alu:main_alu|sub_16bit:subtract_element"
 12. Port Connectivity Checks: "datapath:data_inst|alu:main_alu|adder:adder_element"
 13. Port Connectivity Checks: "datapath:data_inst|muxe_4bit:aluBmuxe"
 14. Port Connectivity Checks: "datapath:data_inst|muxe_4bit:aluAmuxe"
 15. Port Connectivity Checks: "datapath:data_inst|muxe_4bit:d3muxe"
 16. Port Connectivity Checks: "datapath:data_inst|muxe_3bit:a3muxe"
 17. Port Connectivity Checks: "datapath:data_inst|ram:im"
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat May  7 23:45:06 2022       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; IITB_RISC2022                               ;
; Top-level Entity Name       ; IITB_RISC2022                               ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 0                                           ;
; Total pins                  ; 2                                           ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; IITB_RISC2022      ; IITB_RISC2022      ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                         ;
+----------------------------------+-----------------+-----------------------+---------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                            ; Library ;
+----------------------------------+-----------------+-----------------------+---------------------------------------------------------+---------+
; sub_16bit.vhd                    ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/sub_16bit.vhd       ;         ;
; sign_extend6bit.vhd              ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/sign_extend6bit.vhd ;         ;
; sign_extend9bit.vhd              ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/sign_extend9bit.vhd ;         ;
; ram.vhd                          ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/ram.vhd             ;         ;
; add_2bit.vhd                     ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/add_2bit.vhd        ;         ;
; full_adder1bit.vhd               ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/full_adder1bit.vhd  ;         ;
; muxe_4bit.vhd                    ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/muxe_4bit.vhd       ;         ;
; add_8bit.vhd                     ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/add_8bit.vhd        ;         ;
; my_register.vhd                  ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/my_register.vhd     ;         ;
; register_file.vhd                ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/register_file.vhd   ;         ;
; alu.vhd                          ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/alu.vhd             ;         ;
; adder.vhd                        ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/adder.vhd           ;         ;
; carry_generate.vhd               ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/carry_generate.vhd  ;         ;
; full_adder.vhd                   ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/full_adder.vhd      ;         ;
; left_shift7bit.vhd               ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/left_shift7bit.vhd  ;         ;
; muxe_2bit.vhd                    ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/muxe_2bit.vhd       ;         ;
; control.vhd                      ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/control.vhd         ;         ;
; muxe_3bit.vhd                    ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/muxe_3bit.vhd       ;         ;
; my_register1bit.vhd              ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/my_register1bit.vhd ;         ;
; IITB_RISC2022.vhd                ; yes             ; User VHDL File        ; /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd   ;         ;
; datapath.vhd                     ; yes             ; Auto-Found VHDL File  ; /home/anand/Downloads/CS230_Project/datapath.vhd        ;         ;
+----------------------------------+-----------------+-----------------------+---------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 0     ;
;     -- Combinational with no register       ; 0     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 2     ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                  ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+---------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name   ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+---------------+--------------+
; |IITB_RISC2022             ; 0 (0)       ; 0            ; 0          ; 2    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC2022      ; IITB_RISC2022 ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:data_inst|alu:asm_alu"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; inp2[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; inp2[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sel         ; Input  ; Info     ; Stuck at GND                                                                        ;
; carry       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1" ;
+------+-------+----------+------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------+
; c0   ; Input ; Info     ; Stuck at VCC                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:data_inst|alu:main_alu|sub_16bit:subtract_element"                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:data_inst|alu:main_alu|adder:adder_element"                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; cin         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout[14..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:data_inst|muxe_4bit:aluBmuxe" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; input4 ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:data_inst|muxe_4bit:aluAmuxe" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; input4 ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "datapath:data_inst|muxe_4bit:d3muxe" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; input4 ; Input ; Info     ; Stuck at GND                        ;
+--------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "datapath:data_inst|muxe_3bit:a3muxe" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; input4 ; Input ; Info     ; Stuck at GND                        ;
+--------+-------+----------+-------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "datapath:data_inst|ram:im" ;
+---------+-------+----------+--------------------------+
; Port    ; Type  ; Severity ; Details                  ;
+---------+-------+----------+--------------------------+
; data_in ; Input ; Info     ; Stuck at GND             ;
; en_wr   ; Input ; Info     ; Stuck at GND             ;
+---------+-------+----------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat May  7 23:44:59 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC2022 -c IITB_RISC2022
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sub_16bit.vhd
    Info (12022): Found design unit 1: sub_16bit-arc File: /home/anand/Downloads/CS230_Project/sub_16bit.vhd Line: 12
    Info (12023): Found entity 1: sub_16bit File: /home/anand/Downloads/CS230_Project/sub_16bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend6bit.vhd
    Info (12022): Found design unit 1: sign_extend6bit-arc_signextend File: /home/anand/Downloads/CS230_Project/sign_extend6bit.vhd Line: 11
    Info (12023): Found entity 1: sign_extend6bit File: /home/anand/Downloads/CS230_Project/sign_extend6bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend9bit.vhd
    Info (12022): Found design unit 1: sign_extend9bit-arc_signextend File: /home/anand/Downloads/CS230_Project/sign_extend9bit.vhd Line: 11
    Info (12023): Found entity 1: sign_extend9bit File: /home/anand/Downloads/CS230_Project/sign_extend9bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-access1 File: /home/anand/Downloads/CS230_Project/ram.vhd Line: 13
    Info (12023): Found entity 1: ram File: /home/anand/Downloads/CS230_Project/ram.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file add_2bit.vhd
    Info (12022): Found design unit 1: add_2bit-arc File: /home/anand/Downloads/CS230_Project/add_2bit.vhd Line: 11
    Info (12023): Found entity 1: add_2bit File: /home/anand/Downloads/CS230_Project/add_2bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxe_8bit.vhd
    Info (12022): Found design unit 1: muxe_8bit-arc File: /home/anand/Downloads/CS230_Project/muxe_8bit.vhd Line: 12
    Info (12023): Found entity 1: muxe_8bit File: /home/anand/Downloads/CS230_Project/muxe_8bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file full_adder1bit.vhd
    Info (12022): Found design unit 1: full_adder1bit-full_adder1bit File: /home/anand/Downloads/CS230_Project/full_adder1bit.vhd Line: 11
    Info (12023): Found entity 1: full_adder1bit File: /home/anand/Downloads/CS230_Project/full_adder1bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxe_4bit.vhd
    Info (12022): Found design unit 1: muxe_4bit-arc File: /home/anand/Downloads/CS230_Project/muxe_4bit.vhd Line: 12
    Info (12023): Found entity 1: muxe_4bit File: /home/anand/Downloads/CS230_Project/muxe_4bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file add_8bit.vhd
    Info (12022): Found design unit 1: add_8bit-arc File: /home/anand/Downloads/CS230_Project/add_8bit.vhd Line: 13
    Info (12023): Found entity 1: add_8bit File: /home/anand/Downloads/CS230_Project/add_8bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file my_register.vhd
    Info (12022): Found design unit 1: my_register-arc_my_register File: /home/anand/Downloads/CS230_Project/my_register.vhd Line: 12
    Info (12023): Found entity 1: my_register File: /home/anand/Downloads/CS230_Project/my_register.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-arc_register File: /home/anand/Downloads/CS230_Project/register_file.vhd Line: 15
    Info (12023): Found entity 1: register_file File: /home/anand/Downloads/CS230_Project/register_file.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-arc_alu File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 13
    Info (12023): Found entity 1: alu File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-arc_adder File: /home/anand/Downloads/CS230_Project/adder.vhd Line: 15
    Info (12023): Found entity 1: adder File: /home/anand/Downloads/CS230_Project/adder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file carry_generate.vhd
    Info (12022): Found design unit 1: carry_generate-arc_carry_generate File: /home/anand/Downloads/CS230_Project/carry_generate.vhd Line: 13
    Info (12023): Found entity 1: carry_generate File: /home/anand/Downloads/CS230_Project/carry_generate.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-arc_full_adder File: /home/anand/Downloads/CS230_Project/full_adder.vhd Line: 12
    Info (12023): Found entity 1: full_adder File: /home/anand/Downloads/CS230_Project/full_adder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file left_shift7bit.vhd
    Info (12022): Found design unit 1: left_shift7bit-arc File: /home/anand/Downloads/CS230_Project/left_shift7bit.vhd Line: 11
    Info (12023): Found entity 1: left_shift7bit File: /home/anand/Downloads/CS230_Project/left_shift7bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxe_2bit.vhd
    Info (12022): Found design unit 1: muxe_2bit-arc File: /home/anand/Downloads/CS230_Project/muxe_2bit.vhd Line: 12
    Info (12023): Found entity 1: muxe_2bit File: /home/anand/Downloads/CS230_Project/muxe_2bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: control-control_arch File: /home/anand/Downloads/CS230_Project/control.vhd Line: 17
    Info (12023): Found entity 1: control File: /home/anand/Downloads/CS230_Project/control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxe_3bit.vhd
    Info (12022): Found design unit 1: muxe_3bit-arc File: /home/anand/Downloads/CS230_Project/muxe_3bit.vhd Line: 12
    Info (12023): Found entity 1: muxe_3bit File: /home/anand/Downloads/CS230_Project/muxe_3bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file my_register1bit.vhd
    Info (12022): Found design unit 1: my_register1bit-arc_my_register File: /home/anand/Downloads/CS230_Project/my_register1bit.vhd Line: 13
    Info (12023): Found entity 1: my_register1bit File: /home/anand/Downloads/CS230_Project/my_register1bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file IITB_RISC2022.vhd
    Info (12022): Found design unit 1: IITB_RISC2022-arci File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 10
    Info (12023): Found entity 1: IITB_RISC2022 File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 4
Info (12127): Elaborating entity "IITB_RISC2022" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(76): signal "ins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 76
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(100): signal "ins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 100
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(102): signal "ins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 102
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(106): signal "ins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 106
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(108): signal "ins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 108
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(110): signal "ins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 110
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(112): signal "ins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 112
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(114): signal "ins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 114
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(116): signal "ins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 116
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(118): signal "ins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 118
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(134): signal "ins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 134
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(134): signal "func" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 134
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(136): signal "ins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 136
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(138): signal "ins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 138
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(142): signal "func" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 142
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(142): signal "cout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 142
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(142): signal "zout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 142
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(177): signal "aluZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 177
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(203): signal "func" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 203
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(203): signal "cout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 203
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(203): signal "zout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 203
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(226): signal "ins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 226
Warning (10492): VHDL Process Statement warning at IITB_RISC2022.vhd(230): signal "ins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 230
Warning (10631): VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable "t1w", which holds its previous value in one or more paths through the process File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Warning (10631): VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable "t2w", which holds its previous value in one or more paths through the process File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Warning (10631): VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable "t3w", which holds its previous value in one or more paths through the process File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Warning (10631): VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable "t4w", which holds its previous value in one or more paths through the process File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Warning (10631): VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable "aluin", which holds its previous value in one or more paths through the process File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Warning (10631): VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable "nstate", which holds its previous value in one or more paths through the process File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Warning (10631): VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable "xw", which holds its previous value in one or more paths through the process File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Warning (10631): VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable "tempw", which holds its previous value in one or more paths through the process File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Warning (10631): VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable "irw", which holds its previous value in one or more paths through the process File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Warning (10631): VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable "pcw", which holds its previous value in one or more paths through the process File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Warning (10631): VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable "rfw", which holds its previous value in one or more paths through the process File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Warning (10631): VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable "cw", which holds its previous value in one or more paths through the process File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Warning (10631): VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable "zw", which holds its previous value in one or more paths through the process File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Warning (10631): VHDL Process Statement warning at IITB_RISC2022.vhd(67): inferring latch(es) for signal or variable "dmw", which holds its previous value in one or more paths through the process File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "dmw" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "zw" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "cw" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "rfw" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "pcw" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "irw" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "tempw" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "xw" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "nstate[0]" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "nstate[1]" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "nstate[2]" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "nstate[3]" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "aluin[0]" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "aluin[1]" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "t4w" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "t3w" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "t2w" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Info (10041): Inferred latch for "t1w" at IITB_RISC2022.vhd(67) File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 67
Warning (12125): Using design file datapath.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: datapath-arci File: /home/anand/Downloads/CS230_Project/datapath.vhd Line: 14
    Info (12023): Found entity 1: datapath File: /home/anand/Downloads/CS230_Project/datapath.vhd Line: 4
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:data_inst" File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 49
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(93): object "tc" assigned a value but never read File: /home/anand/Downloads/CS230_Project/datapath.vhd Line: 93
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(93): object "tz" assigned a value but never read File: /home/anand/Downloads/CS230_Project/datapath.vhd Line: 93
Info (12128): Elaborating entity "my_register" for hierarchy "datapath:data_inst|my_register:pc_reg" File: /home/anand/Downloads/CS230_Project/datapath.vhd Line: 97
Info (12128): Elaborating entity "ram" for hierarchy "datapath:data_inst|ram:im" File: /home/anand/Downloads/CS230_Project/datapath.vhd Line: 103
Warning (10492): VHDL Process Statement warning at ram.vhd(21): signal "en_wr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/ram.vhd Line: 21
Info (12128): Elaborating entity "muxe_3bit" for hierarchy "datapath:data_inst|muxe_3bit:a3muxe" File: /home/anand/Downloads/CS230_Project/datapath.vhd Line: 113
Info (12128): Elaborating entity "muxe_4bit" for hierarchy "datapath:data_inst|muxe_4bit:d3muxe" File: /home/anand/Downloads/CS230_Project/datapath.vhd Line: 116
Info (12128): Elaborating entity "register_file" for hierarchy "datapath:data_inst|register_file:reg" File: /home/anand/Downloads/CS230_Project/datapath.vhd Line: 119
Info (12128): Elaborating entity "left_shift7bit" for hierarchy "datapath:data_inst|left_shift7bit:l7shift" File: /home/anand/Downloads/CS230_Project/datapath.vhd Line: 122
Info (12128): Elaborating entity "sign_extend6bit" for hierarchy "datapath:data_inst|sign_extend6bit:extend6bit" File: /home/anand/Downloads/CS230_Project/datapath.vhd Line: 125
Info (12128): Elaborating entity "sign_extend9bit" for hierarchy "datapath:data_inst|sign_extend9bit:extend9bit" File: /home/anand/Downloads/CS230_Project/datapath.vhd Line: 128
Info (12128): Elaborating entity "alu" for hierarchy "datapath:data_inst|alu:main_alu" File: /home/anand/Downloads/CS230_Project/datapath.vhd Line: 143
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(19): object "csub" assigned a value but never read File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 19
Warning (10492): VHDL Process Statement warning at alu.vhd(48): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 48
Warning (10492): VHDL Process Statement warning at alu.vhd(53): signal "output_sub" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 53
Warning (10631): VHDL Process Statement warning at alu.vhd(43): inferring latch(es) for signal or variable "inp_temp", which holds its previous value in one or more paths through the process File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[0]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[1]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[2]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[3]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[4]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[5]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[6]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[7]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[8]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[9]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[10]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[11]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[12]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[13]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[14]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (10041): Inferred latch for "inp_temp[15]" at alu.vhd(43) File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 43
Info (12128): Elaborating entity "adder" for hierarchy "datapath:data_inst|alu:main_alu|adder:adder_element" File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 38
Info (12128): Elaborating entity "full_adder" for hierarchy "datapath:data_inst|alu:main_alu|adder:adder_element|full_adder:\sum_element:0:fulladder" File: /home/anand/Downloads/CS230_Project/adder.vhd Line: 38
Info (12128): Elaborating entity "carry_generate" for hierarchy "datapath:data_inst|alu:main_alu|adder:adder_element|carry_generate:\carry_element:0:carrygenerate" File: /home/anand/Downloads/CS230_Project/adder.vhd Line: 44
Info (12128): Elaborating entity "sub_16bit" for hierarchy "datapath:data_inst|alu:main_alu|sub_16bit:subtract_element" File: /home/anand/Downloads/CS230_Project/alu.vhd Line: 40
Info (12128): Elaborating entity "add_8bit" for hierarchy "datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1" File: /home/anand/Downloads/CS230_Project/sub_16bit.vhd Line: 25
Info (12128): Elaborating entity "add_2bit" for hierarchy "datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst1" File: /home/anand/Downloads/CS230_Project/add_8bit.vhd Line: 22
Info (12128): Elaborating entity "full_adder1bit" for hierarchy "datapath:data_inst|alu:main_alu|sub_16bit:subtract_element|add_8bit:adder1|add_2bit:inst1|full_adder1bit:inst1" File: /home/anand/Downloads/CS230_Project/add_2bit.vhd Line: 19
Info (12128): Elaborating entity "my_register1bit" for hierarchy "datapath:data_inst|my_register1bit:creg" File: /home/anand/Downloads/CS230_Project/datapath.vhd Line: 151
Info (12128): Elaborating entity "muxe_2bit" for hierarchy "datapath:data_inst|muxe_2bit:t4muxe" File: /home/anand/Downloads/CS230_Project/datapath.vhd Line: 160
Info (12128): Elaborating entity "control" for hierarchy "control:control_inst" File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 52
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 6
    Warning (15610): No output dependent on input pin "rst" File: /home/anand/Downloads/CS230_Project/IITB_RISC2022.vhd Line: 6
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 404 megabytes
    Info: Processing ended: Sat May  7 23:45:06 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:18


