var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[34.6859, 17.8948, 17.835, 30.3643, 13.6458], "total":[301239, 665689, 3559, 786, 1636], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[220164, 440329, 572, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[7952, 8491, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 6 global loads and 5 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 6 global loads and 5 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"gefa", "compute_units":1, "type":"function", "total_percent":[11.1645, 5.67135, 5.80842, 25.4671, 13.6458], "total_kernel_resources":[73121, 216798, 2985, 785.5, 1636], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"The following loops are nested at depth greater than 3. Reducing the number and depth of these nested loops will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"43"}]}, {"type":"text", "text":"%L with depth 5", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"43"}]}]}, {"type":"brief", "text":"1 compute unit.\\n12 loops nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:245)\\n - \'i\' (copied_lu_blocked_pvt_intel.cl:235)\\n - \'k\' (copied_lu_blocked_pvt_intel.cl:213)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":213}], [{"filename":"copied_lu_blocked_pvt_intel.cl", "line":235}], [{"filename":"copied_lu_blocked_pvt_intel.cl", "line":245}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'k\' (copied_lu_blocked_pvt_intel.cl:213)\\n - \'i\' (copied_lu_blocked_pvt_intel.cl:240)\\n - \'i\' (copied_lu_blocked_pvt_intel.cl:256)", "type":"resource", "data":[8, 12, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":213}], [{"filename":"copied_lu_blocked_pvt_intel.cl", "line":240}], [{"filename":"copied_lu_blocked_pvt_intel.cl", "line":256}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width"}]}, {"name":"Coalesced Private Variables: \\n - \'k\' (copied_lu_blocked_pvt_intel.cl:304)\\n - \'i\' (copied_lu_blocked_pvt_intel.cl:321)", "type":"resource", "data":[8, 12, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":304}], [{"filename":"copied_lu_blocked_pvt_intel.cl", "line":321}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width"}]}, {"name":"Coalesced Private Variables: \\n - \'k\' (copied_lu_blocked_pvt_intel.cl:304)\\n - \'j\' (copied_lu_blocked_pvt_intel.cl:313)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":304}], [{"filename":"copied_lu_blocked_pvt_intel.cl", "line":313}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'k\' (copied_lu_blocked_pvt_intel.cl:366)\\n - \'j\' (copied_lu_blocked_pvt_intel.cl:375)\\n - \'j\' (copied_lu_blocked_pvt_intel.cl:387)", "type":"resource", "data":[8, 12, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":366}], [{"filename":"copied_lu_blocked_pvt_intel.cl", "line":375}], [{"filename":"copied_lu_blocked_pvt_intel.cl", "line":387}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width"}]}, {"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:159)", "type":"resource", "data":[16, 74, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":159}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:199)", "type":"resource", "data":[16, 76, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":199}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:235)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":235}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:240)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":240}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:256)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":256}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:263)", "type":"resource", "data":[16, 76, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":263}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:296)", "type":"resource", "data":[32, 76, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":296}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:321)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":321}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:328)", "type":"resource", "data":[16, 76, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":328}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:41)", "type":"resource", "data":[112, 304, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"4 registers of width 6"}, {"type":"text", "text":"4 registers of width 32"}, {"type":"brief", "text":"Register,\\n4 regs, 6 width,\\n4 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:483)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":483}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:65)", "type":"resource", "data":[112, 304, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"4 registers of width 6"}, {"type":"text", "text":"4 registers of width 32"}, {"type":"brief", "text":"Register,\\n4 regs, 6 width,\\n4 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'inner_block\' (copied_lu_blocked_pvt_intel.cl:492)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'inner_x_block\' (copied_lu_blocked_pvt_intel.cl:513)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":513}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'inner_y_block\' (copied_lu_blocked_pvt_intel.cl:538)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":538}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:245)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":245}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:313)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":313}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:357)", "type":"resource", "data":[16, 76, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":357}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:375)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":375}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:387)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":387}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:394)", "type":"resource", "data":[16, 76, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":394}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:43)", "type":"resource", "data":[32, 256, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"4 registers of width 32"}, {"type":"brief", "text":"Register,\\n4 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:67)", "type":"resource", "data":[64, 256, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"4 registers of width 32"}, {"type":"brief", "text":"Register,\\n4 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'k\' (copied_lu_blocked_pvt_intel.cl:366)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":366}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'k\' (copied_lu_blocked_pvt_intel.cl:436)", "type":"resource", "data":[31, 108, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":436}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 3 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'prepared_col\' (copied_lu_blocked_pvt_intel.cl:141)", "type":"resource", "data":[128, 1024, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":141}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'prepared_col_index\' (copied_lu_blocked_pvt_intel.cl:142)", "type":"resource", "data":[128, 1024, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":142}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width"}]}, {"name":"copied_lu_blocked_pvt_intel.cl:195 (tmp_block_write)", "type":"resource", "data":[0, 0, 32, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":195}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"4096 bytes", "Implemented size":"4096 bytes", "Number of banks":"8 (banked on bits 3, 4, 5)", "Bank width":"64 bits", "Bank depth":"64 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 4096 bytes, stall-free, 16 reads and 18 writes. "}, {"type":"text", "text":"Banked on bits 3, 4, 5 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n4096B requested,\\n4096B implemented."}]}, {"name":"copied_lu_blocked_pvt_intel.cl:196 (tmp_block_read)", "type":"resource", "data":[0, 0, 832, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":196}]], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"4096 bytes", "Implemented size":"65536 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"32 words", "Total replication":"16", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 65536 bytes, replicated 16 times total, stall-free, 67 reads and 2 writes. "}, {"type":"text", "text":"Replicated 16 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n4096B requested,\\n65536B implemented."}]}, {"name":"copied_lu_blocked_pvt_intel.cl:215 (tmp_scale_col)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":215}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"32 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n128B requested,\\n128B implemented."}]}, {"name":"copied_lu_blocked_pvt_intel.cl:216 (col_order)", "type":"resource", "data":[0, 0, 26, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":216}]], "details":[{"type":"text", "text":"Private memory was split into multiple parts due to optimizations. See below for details on each part."}], "children":[{"name":"Part 1 (col_order)", "type":"resource", "data":[0, 0, 26, 0, 0], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"1 word", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 2 reads and 3 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n128B requested,\\n128B implemented."}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:222 (current_col)", "type":"resource", "data":[0, 0, 26, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":222}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"1 word", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 2 reads and 1 write. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n128B requested,\\n128B implemented."}]}, {"name":"copied_lu_blocked_pvt_intel.cl:291 (tmp_block_write2)", "type":"resource", "data":[0, 0, 52, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":291}]], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"4096 bytes", "Implemented size":"32768 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"32 words", "Total replication":"8", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 32768 bytes, replicated 8 times total, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"357"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n4096B requested,\\n32768B implemented."}]}, {"name":"copied_lu_blocked_pvt_intel.cl:292 (tmp_block_read2)", "type":"resource", "data":[0, 0, 52, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":292}]], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"4096 bytes", "Implemented size":"32768 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"32 words", "Total replication":"8", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 32768 bytes, replicated 8 times total, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"328"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n4096B requested,\\n32768B implemented."}]}, {"name":"copied_lu_blocked_pvt_intel.cl:354 (tmp_block_read3)", "type":"resource", "data":[0, 0, 64, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":354}]], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"4096 bytes", "Implemented size":"32768 bytes", "Number of banks":"32 (banked on bits 2, 3, 4, 5, 6)", "Bank width":"32 bits", "Bank depth":"32 words", "Total replication":"8", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 32768 bytes, replicated 8 times total, stall-free, 64 reads and 64 writes. "}, {"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"394"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Banked on bits 2, 3, 4, 5, 6 into 32 separate banks."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n4096B requested,\\n32768B implemented."}]}, {"name":"copied_lu_blocked_pvt_intel.cl:355 (tmp_block_write3)", "type":"resource", "data":[0, 0, 52, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":355}]], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"4096 bytes", "Implemented size":"32768 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"32 words", "Total replication":"8", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 32768 bytes, replicated 8 times total, stall-free, 2 reads and 1 write. "}, {"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"65"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n4096B requested,\\n32768B implemented."}]}, {"name":"copied_lu_blocked_pvt_intel.cl:367 (col_order)", "type":"resource", "data":[0, 0, 26, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":367}]], "details":[{"type":"text", "text":"Private memory was split into multiple parts due to optimizations. See below for details on each part."}], "children":[{"name":"Part 2 (col_order)", "type":"resource", "data":[0, 0, 26, 0, 0], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"1 word", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 2 reads and 3 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n128B requested,\\n128B implemented."}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:469 (diag_block)", "type":"resource", "data":[0, 0, 26, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":469}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"4096 bytes", "Implemented size":"4096 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"32 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 4096 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n4096B requested,\\n4096B implemented."}]}, {"name":"copied_lu_blocked_pvt_intel.cl:470 (diag_block_out)", "type":"resource", "data":[0, 0, 26, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":470}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"4096 bytes", "Implemented size":"4096 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"64 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 4096 bytes, stall-free, 3 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n4096B requested,\\n4096B implemented."}]}, {"name":"copied_lu_blocked_pvt_intel.cl:474 (scale_factors)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":474}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"32 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n128B requested,\\n128B implemented."}]}, {"name":"copied_lu_blocked_pvt_intel.cl:475 (ipvt)", "type":"resource", "data":[0, 0, 26, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":475}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"1 word", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n128B requested,\\n128B implemented."}]}, {"name":"copied_lu_blocked_pvt_intel.cl:494 (top_block)", "type":"resource", "data":[0, 0, 26, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":494}]], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"4096 bytes", "Implemented size":"65536 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"32 words", "Total replication":"16", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 65536 bytes, replicated 16 times total, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"16 independent copies of this memory were created to enable simultaneous execution of 16 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"366"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n4096B requested,\\n65536B implemented."}]}, {"name":"copied_lu_blocked_pvt_intel.cl:495 (left_block)", "type":"resource", "data":[0, 0, 416, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":495}]], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"4096 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"64 words", "Total replication":"256", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 1048576 bytes, replicated 256 times total, stall-free, 32 reads and 1 write. "}, {"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"304"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Replicated 32 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n4096B requested,\\n1048576B implemented."}]}, {"name":"copied_lu_blocked_pvt_intel.cl:496 (top_block_out)", "type":"resource", "data":[0, 0, 26, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":496}]], "details":[{"type":"text", "text":"Private memory was split into multiple parts due to optimizations. See below for details on each part."}], "children":[{"name":"Part 1 (top_block_out)", "type":"resource", "data":[0, 0, 26, 0, 0], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"4096 bytes", "Implemented size":"16384 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"32 words", "Total replication":"4", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 16384 bytes, replicated 4 times total, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"65"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n4096B requested,\\n16384B implemented."}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:497 (left_block_out)", "type":"resource", "data":[0, 0, 416, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":497}]], "details":[{"type":"text", "text":"Private memory was split into multiple parts due to optimizations. See below for details on each part."}], "children":[{"name":"Part 1 (left_block_out)", "type":"resource", "data":[0, 0, 416, 0, 0], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"4096 bytes", "Implemented size":"65536 bytes", "Number of banks":"32 (banked on bits 7, 8, 9, 10, 11)", "Bank width":"512 bits", "Bank depth":"2 words", "Total replication":"16", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 65536 bytes, replicated 16 times total, stall-free, 1 read and 32 writes. "}, {"type":"text", "text":"16 independent copies of this memory were created to enable simultaneous execution of 16 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"492"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Banked on bits 7, 8, 9, 10, 11 into 32 separate banks."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n4096B requested,\\n65536B implemented."}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:516 (top_block_out)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":516}]], "details":[{"type":"text", "text":"Private memory was split into multiple parts due to optimizations. See below for details on each part."}], "children":[{"name":"Part 2 (top_block_out)", "type":"resource", "data":[0, 0, 104, 0, 0], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"4096 bytes", "Implemented size":"65536 bytes", "Number of banks":"2 (banked on bit 8)", "Bank width":"2048 bits", "Bank depth":"8 words", "Total replication":"16", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 65536 bytes, replicated 16 times total, stall-free, 1 read and 2 writes. "}, {"type":"text", "text":"16 independent copies of this memory were created to enable simultaneous execution of 16 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"513"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Banked on bit 8 into 2 separate banks."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n4096B requested,\\n65536B implemented."}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:540 (left_block_out)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":540}]], "details":[{"type":"text", "text":"Private memory was split into multiple parts due to optimizations. See below for details on each part."}], "children":[{"name":"Part 2 (left_block_out)", "type":"resource", "data":[0, 0, 104, 0, 0], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"4096 bytes", "Implemented size":"32768 bytes", "Number of banks":"2 (banked on bit 8)", "Bank width":"2048 bits", "Bank depth":"8 words", "Total replication":"8", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 32768 bytes, replicated 8 times total, stall-free, 1 read and 2 writes. "}, {"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"65"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Banked on bit 8 into 2 separate banks."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n4096B requested,\\n32768B implemented."}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:542 (current_block)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":542}]], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"4096 bytes", "Implemented size":"262144 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"64 words", "Total replication":"64", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 262144 bytes, replicated 64 times total, stall-free, 8 reads and 1 write. "}, {"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"65"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Replicated 8 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n4096B requested,\\n262144B implemented."}]}, {"name":"copied_lu_blocked_pvt_intel.cl:543 (current_block_out)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":543}]], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"4096 bytes", "Implemented size":"32768 bytes", "Number of banks":"8 (banked on bits 7, 8, 9)", "Bank width":"512 bits", "Bank depth":"8 words", "Total replication":"8", "Additional information":[{"type":"text", "text":"Requested size 4096 bytes, implemented size 32768 bytes, replicated 8 times total, stall-free, 1 read and 8 writes. "}, {"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"538"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Banked on bits 7, 8, 9 into 8 separate banks."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n4096B requested,\\n32768B implemented."}]}, {"name":"gefa.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 1, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:468", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":468}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:468", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":468}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:580", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":580}]]}]}]}, {"name":"gefa.B10", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[215, 5769, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[215, 5509, 0, 0, 2]}, {"name":"copied_lu_blocked_pvt_intel.cl:196", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":196}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:216", "type":"resource", "data":[0, 33, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":216}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:213", "type":"resource", "data":[0, 65, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":213}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:225", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:146", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":146}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:160", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":160}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:235", "type":"resource", "data":[0, 33, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":235}]]}]}, {"name":"Feedback", "type":"resource", "data":[136, 211, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:196", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":196}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:215", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":215}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:216", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":216}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:213", "type":"resource", "data":[108, 198, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":213}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:235", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":235}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[34, 26, 0, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:216", "type":"resource", "data":[132, 33, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":216}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:213", "type":"resource", "data":[106.5, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":213}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:219", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":219}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"216"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:225", "type":"resource", "data":[866.5, 1336, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":32, "data":[832, 1312, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"196"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"222"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:146", "type":"resource", "data":[1508, 161.5, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":146}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":29, "data":[991, 29, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":28, "data":[448, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[69, 132.5, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"222"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:149", "type":"resource", "data":[69, 132.5, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":149}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[69, 132.5, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"222"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:160", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":160}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:235", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":235}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B11", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[62, 1428, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[62, 444, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:141", "type":"resource", "data":[0, 88, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":141}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:160", "type":"resource", "data":[0, 256, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":160}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:165", "type":"resource", "data":[0, 128, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":165}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:167", "type":"resource", "data":[0, 512, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":167}]]}]}, {"name":"Feedback", "type":"resource", "data":[775, 78, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[154, 64, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:141", "type":"resource", "data":[289, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":141}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:142", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":142}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:159", "type":"resource", "data":[32, 10, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":159}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:160", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":160}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:235", "type":"resource", "data":[18, 4, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":235}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[384.5, 32, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[32.5, 0, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":3, "data":[352, 32, 0, 0, 0]}]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:141", "type":"resource", "data":[71.5, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":141}]], "children":[{"name":"32-bit Select", "type":"resource", "count":11, "data":[71.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:146", "type":"resource", "data":[118, 34, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":146}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[48, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:159", "type":"resource", "data":[129, 8, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":159}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[88, 8, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:160", "type":"resource", "data":[721.333, 93.3334, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":160}]], "children":[{"name":"32-bit Floating-point Compare", "type":"resource", "count":3, "data":[108, 8, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":35, "data":[261.333, 53.3333, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":3, "data":[352, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:161", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":161}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:163", "type":"resource", "data":[40, 4, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":163}]], "children":[{"name":"llvm.fpga.case", "type":"resource", "count":3, "data":[40, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:165", "type":"resource", "data":[202.667, 18.6667, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":165}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[88, 8, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":17, "data":[114.667, 10.6667, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:167", "type":"resource", "data":[460, 4, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":167}]], "children":[{"name":"32-bit Select", "type":"resource", "count":17, "data":[420, 0, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":3, "data":[40, 4, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B13", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[82, 617, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[82, 617, 0, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[75, 80, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:235", "type":"resource", "data":[75, 80, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":235}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:235", "type":"resource", "data":[139, 33, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":235}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:236", "type":"resource", "data":[86, 106, 0, 1, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":236}]], "children":[{"name":"Hardened Floating-point Multiply", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[52, 82, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"216"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"215"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:237", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":237}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"195"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B14", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[24, 523, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[24, 523, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[125, 144, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:468", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":468}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:235", "type":"resource", "data":[18, 5, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":235}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:240", "type":"resource", "data":[33, 68, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":240}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:241", "type":"resource", "data":[67, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":241}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:468", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":468}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:240", "type":"resource", "data":[139, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":240}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:241", "type":"resource", "data":[113, 65, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":241}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"196"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"195"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B16", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[236, 7023, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[236, 7023, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[84, 82, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:235", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":235}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:245", "type":"resource", "data":[57, 75, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":245}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:250", "type":"resource", "data":[18, 4, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:245", "type":"resource", "data":[154, 33, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":245}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":34, "data":[17, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:250", "type":"resource", "data":[1408, 1696, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "children":[{"name":"1-bit And", "type":"resource", "count":15, "data":[15, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":34, "data":[17, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":32, "data":[832, 1312, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"196"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"195"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:251", "type":"resource", "data":[26, 41, 0, 31, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":251}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":31, "data":[0, 0, 0, 31, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"215"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B17", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[45, 2422, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[45, 2422, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 79, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:235", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":235}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:256", "type":"resource", "data":[57, 76, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":256}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:468", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":468}]], "children":[{"name":"1-bit Or", "type":"resource", "count":17, "data":[8.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:256", "type":"resource", "data":[145.5, 33, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":256}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":17, "data":[8.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:259", "type":"resource", "data":[706, 1192, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "children":[{"name":"Load", "type":"resource", "count":16, "data":[672, 1168, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"195"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"196"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B18", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[20, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:196", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":196}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:215", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":215}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:216", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":216}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:213", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":213}]]}]}]}, {"name":"gefa.B19", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[27, 402, 0, 0, 3], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[27, 402, 0, 0, 3]}]}, {"name":"Feedback", "type":"resource", "data":[35, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:263", "type":"resource", "data":[35, 9, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":263}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:468", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":468}]], "children":[{"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:263", "type":"resource", "data":[43.5, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":263}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:266", "type":"resource", "data":[590, 1081, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":266}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[522, 1033, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"196"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":2, "data":[68, 48, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"470"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 362, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 167, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:468", "type":"resource", "data":[0, 96, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":468}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:472 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[0, 99, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":472}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:468", "type":"resource", "data":[64, 32, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":468}]], "children":[{"name":"32-bit Select", "type":"resource", "count":3, "data":[64, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:472 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[396, 99, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":472}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[96, 96, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":3, "data":[99, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B22", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[16, 142, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 142, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[51, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:488 > copied_lu_blocked_pvt_intel.cl:65", "type":"resource", "data":[51, 41, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":488}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[46, 74, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[119, 46, 0, 1.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}]}, {"name":"copied_lu_blocked_pvt_intel.cl:488 > copied_lu_blocked_pvt_intel.cl:65", "type":"resource", "data":[43, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":488}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B24", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[80, 661, 1, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[80, 661, 1, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[118, 144, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 64, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:488 > copied_lu_blocked_pvt_intel.cl:65", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":488}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:488 > copied_lu_blocked_pvt_intel.cl:67", "type":"resource", "data":[41, 13, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":488}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[304, 588, 0, 0, 30], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:468", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":468}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:488 > copied_lu_blocked_pvt_intel.cl:67", "type":"resource", "data":[38.5, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":488}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"2-bit Integer Add", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:488 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[667, 3202, 19, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":488}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[266, 521, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"470"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[369, 2681, 19, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"gefa.B25", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 66, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 33, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[0, 33, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B26", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[14, 194, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[14, 194, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[57, 45, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:483", "type":"resource", "data":[57, 45, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":483}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[303, 587, 0, 0, 29], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:468", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":468}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:483", "type":"resource", "data":[38.5, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":483}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"2-bit Integer Add", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:484", "type":"resource", "data":[378, 2788, 18, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":484}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[346, 2788, 18, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:485", "type":"resource", "data":[778, 521, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":485}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[266, 521, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"475"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B28", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 41, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[83, 90, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[57, 75, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:494", "type":"resource", "data":[11, 11, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":494}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":505}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[30, 42, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[99, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:493", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":493}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B29", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[78, 530, 0, 0, 9], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[78, 530, 0, 0, 9]}]}, {"name":"Feedback", "type":"resource", "data":[137, 133, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[52, 68, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:494", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":494}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:41", "type":"resource", "data":[51, 41, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":505}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[112, 198, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[119, 46, 0, 1.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:41", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[35, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:472 > copied_lu_blocked_pvt_intel.cl:41", "type":"resource", "data":[35, 9, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":472}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[45, 73, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:472 > copied_lu_blocked_pvt_intel.cl:41", "type":"resource", "data":[42, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":472}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B31", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[440, 2616, 8, 0, 41], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[440, 2615, 8, 0, 41]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}]}, {"name":"Feedback", "type":"resource", "data":[260, 336, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[56, 96, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[52, 70, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:494", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":494}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:41", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:43", "type":"resource", "data":[41, 13, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":505}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[187, 335, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:43", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Integer Add", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[718, 2494, 30, 0, 26], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 30, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"495"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:45", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":45}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":505}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B32", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[67, 133, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[67, 133, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[12, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:475", "type":"resource", "data":[12, 11, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":475}]]}]}]}, {"name":"gefa.B33", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[79, 516, 0, 0, 11], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[79, 516, 0, 0, 11]}]}, {"name":"Feedback", "type":"resource", "data":[261, 359, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[59, 128, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:475", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":475}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[83, 102, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:501 > copied_lu_blocked_pvt_intel.cl:41", "type":"resource", "data":[51, 41, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":501}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[4.5, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":505}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[13.5, 3, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[194, 360, 0, 0, 18], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[119, 46, 0, 1.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}]}, {"name":"copied_lu_blocked_pvt_intel.cl:501 > copied_lu_blocked_pvt_intel.cl:41", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":501}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B35", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[528, 3223, 11, 0, 47], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[528, 3223, 11, 0, 47]}]}, {"name":"Feedback", "type":"resource", "data":[328, 466, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[115, 224, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:475", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":475}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[61, 73, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:501 > copied_lu_blocked_pvt_intel.cl:41", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":501}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:501 > copied_lu_blocked_pvt_intel.cl:43", "type":"resource", "data":[41, 13, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":501}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[4.5, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":505}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[13.5, 4, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[268, 496, 0, 0, 25], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:501 > copied_lu_blocked_pvt_intel.cl:43", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":501}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Integer Add", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:501 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[718, 2494, 30, 0, 26], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":501}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 30, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"494"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:501 > copied_lu_blocked_pvt_intel.cl:45", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":501}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":45}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B36", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[98, 196, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[98, 196, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[12, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:291", "type":"resource", "data":[12, 11, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":291}]]}]}]}, {"name":"gefa.B37", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[98, 196, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[98, 196, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[35, 49, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:222", "type":"resource", "data":[12, 11, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":222}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:494", "type":"resource", "data":[23, 38, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":494}]]}]}]}, {"name":"gefa.B38", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[158, 5131, 0, 0, 16], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[158, 5131, 0, 0, 16]}]}, {"name":"Feedback", "type":"resource", "data":[289, 453, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[118, 256, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:291", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":291}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[61, 70, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:296", "type":"resource", "data":[51, 41, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":296}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[114, 206, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:296", "type":"resource", "data":[45, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":296}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:299", "type":"resource", "data":[866, 1336, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "children":[{"name":"Load", "type":"resource", "count":32, "data":[832, 1312, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"495"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"292"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B39", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:304", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":304}]]}]}]}, {"name":"gefa.B40", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[98, 196, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[98, 196, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[35, 49, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:291", "type":"resource", "data":[23, 38, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":291}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:496", "type":"resource", "data":[12, 11, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":496}]]}]}]}, {"name":"gefa.B41", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[370, 4090, 0, 0, 26], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[370, 2903, 0, 0, 26]}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:304", "type":"resource", "data":[0, 98, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":304}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:309", "type":"resource", "data":[0, 1056, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":309}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:313", "type":"resource", "data":[0, 33, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":313}]]}]}, {"name":"Feedback", "type":"resource", "data":[398, 681, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[163, 320, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:222", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":222}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[61, 70, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:304", "type":"resource", "data":[108, 198, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":304}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:313", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":313}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[266, 494, 0, 0, 25], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:304", "type":"resource", "data":[238, 34, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":304}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:309", "type":"resource", "data":[548, 1074, 0, 32, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":309}]], "children":[{"name":"Hardened Floating-point Multiply", "type":"resource", "count":32, "data":[0, 0, 0, 32, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[548, 1074, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"292"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:310", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":310}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"291"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:313", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":313}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B43", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[370, 2687, 0, 0, 33], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[370, 2687, 0, 0, 33]}]}, {"name":"Feedback", "type":"resource", "data":[370, 630, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[177, 384, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:222", "type":"resource", "data":[23, 30, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":222}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[61, 70, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:313", "type":"resource", "data":[66, 79, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":313}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[257, 487, 0, 0, 24], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:313", "type":"resource", "data":[134, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":313}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":3, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:316", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":316}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"291"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:317", "type":"resource", "data":[522, 1033, 0, 32, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":317}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":32, "data":[0, 0, 0, 32, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[522, 1033, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"292"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:318", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":318}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"470"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B44", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[240, 2033, 0, 0, 38], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[240, 2033, 0, 0, 38]}]}, {"name":"Feedback", "type":"resource", "data":[347, 601, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[177, 384, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[61, 72, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:304", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":304}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:313", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":313}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:321", "type":"resource", "data":[24, 75, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":321}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[220, 413, 0, 0, 21], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:304", "type":"resource", "data":[59, 32, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":304}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:321", "type":"resource", "data":[80, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":321}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:324", "type":"resource", "data":[556, 1057, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":324}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[522, 1033, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"291"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"292"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B45", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[151, 4965, 0, 0, 20], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[151, 4965, 0, 0, 20]}]}, {"name":"Feedback", "type":"resource", "data":[325, 497, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[163, 320, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[61, 70, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:496", "type":"resource", "data":[23, 30, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":496}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:328", "type":"resource", "data":[35, 10, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":328}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[114, 206, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:328", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":328}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:331", "type":"resource", "data":[1610, 1801, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":502}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[522, 1033, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"291"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":32, "data":[1088, 768, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"497"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B46", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[98, 196, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[98, 196, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[35, 49, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:222", "type":"resource", "data":[23, 38, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":222}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:292", "type":"resource", "data":[12, 11, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":292}]]}]}]}, {"name":"gefa.B47", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[98, 196, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[98, 196, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[51, 73, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:354", "type":"resource", "data":[12, 11, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":354}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:475", "type":"resource", "data":[39, 62, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":475}]]}]}]}, {"name":"gefa.B48", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[175, 5289, 0, 0, 17], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[175, 5289, 0, 0, 17]}]}, {"name":"Feedback", "type":"resource", "data":[318, 486, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[163, 320, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:292", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":292}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[61, 70, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:357", "type":"resource", "data":[35, 10, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":357}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[114, 206, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:357", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":357}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:360", "type":"resource", "data":[1610, 1801, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[522, 1033, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"494"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":32, "data":[1088, 768, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"354"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B49", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[98, 196, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[98, 196, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[35, 49, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:292", "type":"resource", "data":[23, 38, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":292}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:495", "type":"resource", "data":[12, 11, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":495}]]}]}]}, {"name":"gefa.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[143, 1445, 5, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[143, 1418, 5, 0, 2]}, {"name":"copied_lu_blocked_pvt_intel.cl:472 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[0, 27, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":472}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}]}, {"name":"Feedback", "type":"resource", "data":[140, 176, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 64, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:472 > copied_lu_blocked_pvt_intel.cl:41", "type":"resource", "data":[65, 99, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":472}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:472 > copied_lu_blocked_pvt_intel.cl:43", "type":"resource", "data":[41, 13, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":472}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[88, 146, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[119, 46, 0, 1.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}]}, {"name":"copied_lu_blocked_pvt_intel.cl:472 > copied_lu_blocked_pvt_intel.cl:43", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":472}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"2-bit Integer Add", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:472 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[718, 2494, 30, 0, 26], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":472}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 30, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"469"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:472 > copied_lu_blocked_pvt_intel.cl:45", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":472}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":45}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B50", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[347, 7433, 10, 0, 14], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[347, 6280, 10, 0, 14]}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:366", "type":"resource", "data":[0, 65, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":366}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:372", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":372}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:384", "type":"resource", "data":[0, 1056, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]]}]}, {"name":"Feedback", "type":"resource", "data":[357, 555, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[163, 320, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:354", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":354}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:355", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":355}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[61, 70, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:366", "type":"resource", "data":[67, 77, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":366}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[235, 431, 2, 0, 18], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:366", "type":"resource", "data":[75.5, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":366}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:370", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":370}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"367"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:372", "type":"resource", "data":[60, 65, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":372}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"475"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"367"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:373", "type":"resource", "data":[34.5, 24, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":373}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"367"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:384", "type":"resource", "data":[858, 1353, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "children":[{"name":"Load", "type":"resource", "count":33, "data":[858, 1353, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"354"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B51", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[385, 6678, 0, 0, 35], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[385, 6678, 0, 0, 35]}]}, {"name":"Feedback", "type":"resource", "data":[1260, 1706, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[150, 256, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:354", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":354}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[61, 70, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:366", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":366}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:375", "type":"resource", "data":[40, 75, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":375}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:383", "type":"resource", "data":[941, 1216, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[258, 488, 12, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:375", "type":"resource", "data":[108.5, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":375}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[4.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:378", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":378}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:379", "type":"resource", "data":[52, 41, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":379}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"470"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:383", "type":"resource", "data":[1521, 1953, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "children":[{"name":"32-bit Select", "type":"resource", "count":19, "data":[602, 576, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":33, "data":[858, 1353, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"354"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"355"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:384", "type":"resource", "data":[0, 0, 0, 32, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":32, "data":[0, 0, 0, 32, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B53", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[252, 6193, 0, 0, 39], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[252, 6193, 0, 0, 39]}]}, {"name":"Feedback", "type":"resource", "data":[414, 697, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[222, 448, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[83, 104, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:366", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":366}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:387", "type":"resource", "data":[57, 75, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":387}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[220, 413, 0, 0, 21], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:387", "type":"resource", "data":[139, 33, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":387}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:390", "type":"resource", "data":[1610, 1801, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[522, 1033, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"355"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":32, "data":[1088, 768, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"354"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B54", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[10, 16, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:355", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":355}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:366", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":366}]]}]}]}, {"name":"gefa.B55", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[213, 1482, 0, 0, 12], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[213, 1482, 0, 0, 12]}]}, {"name":"Feedback", "type":"resource", "data":[273, 421, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[118, 256, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[61, 70, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:495", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":495}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:394", "type":"resource", "data":[35, 9, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":394}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[114, 206, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:394", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":394}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:397", "type":"resource", "data":[556, 1057, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":504}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":397}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[522, 1033, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"355"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"496"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B56", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[23, 38, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:354", "type":"resource", "data":[23, 38, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":354}]]}]}]}, {"name":"gefa.B57", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[73, 611, 0, 0, 14], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[73, 611, 0, 0, 14]}]}, {"name":"Feedback", "type":"resource", "data":[295, 465, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[118, 256, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[83, 102, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:65", "type":"resource", "data":[51, 41, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":505}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[246, 466, 0, 0, 23], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[119, 46, 0, 1.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}]}, {"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:65", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":505}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B59", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[287, 1872, 3, 0, 24], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[287, 1872, 3, 0, 24]}]}, {"name":"Feedback", "type":"resource", "data":[411, 635, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[219, 416, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[27, 8, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[56, 96, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:65", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":505}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:67", "type":"resource", "data":[57, 45, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":505}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[455, 883, 0, 0, 44], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:67", "type":"resource", "data":[38, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":505}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Integer Add", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[667, 3202, 19, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":505}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[266, 521, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"496"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[369, 2681, 19, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"gefa.B60", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[42, 45, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:495", "type":"resource", "data":[15, 26, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":495}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":505}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}]}, {"name":"gefa.B61", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[71, 534, 0, 0, 10], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[71, 534, 0, 0, 10]}]}, {"name":"Feedback", "type":"resource", "data":[193, 271, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[59, 128, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[27, 6, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[56, 96, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":499}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:65", "type":"resource", "data":[51, 41, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[148, 272, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[119, 46, 0, 1.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:65", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B63", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[193, 1254, 1, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[193, 1254, 1, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[242, 345, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[115, 224, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[27, 8, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:65", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:67", "type":"resource", "data":[57, 46, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[357, 689, 0, 0, 35], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:67", "type":"resource", "data":[38, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Integer Add", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[667, 3202, 19, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[266, 521, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"497"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[369, 2681, 19, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"gefa.B64", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[66, 81, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:496", "type":"resource", "data":[39, 62, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":496}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":507}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}]}, {"name":"gefa.B65", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 64, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:468", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":468}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:468", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":468}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B66", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 41, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[76, 88, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:497", "type":"resource", "data":[11, 11, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":497}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:513", "type":"resource", "data":[57, 75, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":513}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[30, 42, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:513", "type":"resource", "data":[99, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":513}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:514", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":514}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B68", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[474, 3125, 6, 0, 5], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[474, 3125, 6, 0, 5]}]}, {"name":"Feedback", "type":"resource", "data":[213, 251, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:497", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":497}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:513", "type":"resource", "data":[52, 70, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":513}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:520", "type":"resource", "data":[83, 117, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":520}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:521", "type":"resource", "data":[53, 42, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":521}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[147, 259, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[105, 36, 0, 1.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[59, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[46, 36, 0, 1.5, 0]}]}, {"name":"copied_lu_blocked_pvt_intel.cl:520", "type":"resource", "data":[74, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":520}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:521", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":521}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Integer Add", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:525", "type":"resource", "data":[684, 2470, 30, 0, 26], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":525}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 30, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:532", "type":"resource", "data":[68, 48, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":532}]], "children":[{"name":"Store", "type":"resource", "count":2, "data":[68, 48, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"516"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B69", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[66, 81, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:497", "type":"resource", "data":[39, 62, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":497}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}]}, {"name":"gefa.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 1, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 1, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:208", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":208}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"475"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B70", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[168, 539, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[168, 539, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[196, 286, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[59, 128, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:513", "type":"resource", "data":[52, 68, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":513}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:516", "type":"resource", "data":[11, 11, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":516}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:538", "type":"resource", "data":[50, 68, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":538}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:539", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":539}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[17, 4, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[132, 240, 0, 0, 12], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:538", "type":"resource", "data":[98, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":538}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:539", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":539}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B71", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[149, 297, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[149, 297, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[12, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:540", "type":"resource", "data":[12, 11, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":540}]]}]}]}, {"name":"gefa.B72", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[142, 1080, 0, 0, 23], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[142, 1080, 0, 0, 23]}]}, {"name":"Feedback", "type":"resource", "data":[329, 489, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[118, 256, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:513", "type":"resource", "data":[74, 100, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":513}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:539", "type":"resource", "data":[18, 4, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":539}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:540", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":540}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:551", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":551}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:567 > copied_lu_blocked_pvt_intel.cl:41", "type":"resource", "data":[51, 41, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":567}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[18, 4, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[311, 589, 0, 0, 30], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[119, 46, 0, 1.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}]}, {"name":"copied_lu_blocked_pvt_intel.cl:567 > copied_lu_blocked_pvt_intel.cl:41", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":567}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B74", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[567, 3908, 19, 0, 56], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[567, 3908, 19, 0, 56]}]}, {"name":"Feedback", "type":"resource", "data":[374, 566, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[152, 320, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:513", "type":"resource", "data":[52, 70, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":513}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:539", "type":"resource", "data":[18, 6, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":539}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:540", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":540}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:551", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":551}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:567 > copied_lu_blocked_pvt_intel.cl:41", "type":"resource", "data":[43, 67, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":567}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:567 > copied_lu_blocked_pvt_intel.cl:43", "type":"resource", "data":[41, 13, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":567}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[18, 6, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[386, 726, 0, 0, 37], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:567 > copied_lu_blocked_pvt_intel.cl:43", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":567}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Integer Add", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:567 > copied_lu_blocked_pvt_intel.cl:44", "type":"resource", "data":[718, 2494, 30, 0, 26], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":567}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 30, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"542"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:567 > copied_lu_blocked_pvt_intel.cl:45", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":567}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":45}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B75", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[180, 360, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[180, 360, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[12, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:542", "type":"resource", "data":[12, 11, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":542}]]}]}]}, {"name":"gefa.B76", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[55, 806, 0, 0, 22], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[55, 806, 0, 0, 22]}]}, {"name":"Feedback", "type":"resource", "data":[390, 691, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[177, 384, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:513", "type":"resource", "data":[52, 68, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":513}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:539", "type":"resource", "data":[18, 4, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":539}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:542", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":542}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:551", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":551}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:423", "type":"resource", "data":[50, 79, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":570}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":423}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:425", "type":"resource", "data":[34, 70, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":570}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":425}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[372, 714, 0, 0, 36], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:423", "type":"resource", "data":[68, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":570}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":423}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:425", "type":"resource", "data":[55, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":570}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":425}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B77", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[526, 8521, 0, 0, 165], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[526, 8521, 0, 0, 165]}]}, {"name":"Cluster logic", "type":"resource", "data":[42, 72, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:446", "type":"resource", "data":[1376, 2312, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":570}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[1104, 2120, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"542"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"543"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:448", "type":"resource", "data":[0, 0, 0, 64, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":570}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":448}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B78", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[463, 3308, 0, 0, 40], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[463, 3308, 0, 0, 40]}]}, {"name":"Feedback", "type":"resource", "data":[261, 938, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[90, 462, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:513", "type":"resource", "data":[41, 111, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":513}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:539", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":539}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:542", "type":"resource", "data":[14, 35, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":542}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:551", "type":"resource", "data":[25, 101, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":551}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:423", "type":"resource", "data":[33, 106, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":570}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":423}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:425", "type":"resource", "data":[25, 101, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":570}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":425}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:426", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":570}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":426}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:436", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":570}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":436}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[1365, 2701, 68, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:436", "type":"resource", "data":[37, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":570}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":436}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:437 > \\ncopied_lu_blocked_pvt_intel.cl:97", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":570}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":437}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":97}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"540"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:437 > \\ncopied_lu_blocked_pvt_intel.cl:98", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":570}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":437}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":98}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"516"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:437 > \\ncopied_lu_blocked_pvt_intel.cl:115", "type":"resource", "data":[0, 2048, 0, 288, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":570}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":437}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":115}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 2048, 0, 256, 0]}, {"name":"Hardened Floating-Point Accumulator", "type":"resource", "count":64, "data":[0, 0, 0, 32, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:437 > \\ncopied_lu_blocked_pvt_intel.cl:126", "type":"resource", "data":[0, 2048, 0, 288, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":570}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":437}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":126}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 2048, 0, 256, 0]}, {"name":"Hardened Floating-Point Accumulator", "type":"resource", "count":64, "data":[0, 0, 0, 32, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B79", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[46, 76, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:516", "type":"resource", "data":[23, 38, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":516}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:540", "type":"resource", "data":[23, 38, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":540}]]}]}]}, {"name":"gefa.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[37, 378, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[37, 378, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[35, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:199", "type":"resource", "data":[35, 9, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":199}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:468", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":468}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:199", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":199}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:202", "type":"resource", "data":[556, 1057, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":202}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[522, 1033, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"469"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"196"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"gefa.B80", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[131, 1079, 0, 0, 22], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[131, 1079, 0, 0, 22]}]}, {"name":"Feedback", "type":"resource", "data":[288, 435, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[118, 256, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:513", "type":"resource", "data":[74, 100, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":513}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:539", "type":"resource", "data":[18, 4, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":539}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:551", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":551}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:65", "type":"resource", "data":[35, 9, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[299, 567, 0, 0, 28], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[119, 46, 0, 1.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}]}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:65", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B82", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[285, 1827, 1, 0, 20], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[285, 1827, 1, 0, 20]}]}, {"name":"Feedback", "type":"resource", "data":[213, 282, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[93, 192, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:513", "type":"resource", "data":[18, 6, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":513}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:539", "type":"resource", "data":[18, 5, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":539}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:65", "type":"resource", "data":[43, 66, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:67", "type":"resource", "data":[41, 13, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[460, 888, 0, 0, 45], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:492", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:67", "type":"resource", "data":[37.5, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"2-bit Integer Add", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[667, 3202, 19, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[266, 521, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"543"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[369, 2681, 19, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"gefa.B83", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[50, 57, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"copied_lu_blocked_pvt_intel.cl:542", "type":"resource", "data":[23, 38, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":542}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}]}, {"name":"gefa.B84", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[602, 3860, 16, 0, 17], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[602, 3860, 16, 0, 17]}]}, {"name":"Feedback", "type":"resource", "data":[346, 446, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[59, 128, 0, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:513", "type":"resource", "data":[52, 70, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":513}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:516", "type":"resource", "data":[16, 20, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":516}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:538", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":538}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:539", "type":"resource", "data":[18, 6, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":539}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:546", "type":"resource", "data":[83, 117, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":546}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:547", "type":"resource", "data":[66, 37, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":547}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[18, 4, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[249, 457, 0, 0, 23], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[105, 36, 0, 1.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[59, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[46, 36, 0, 1.5, 0]}]}, {"name":"copied_lu_blocked_pvt_intel.cl:546", "type":"resource", "data":[74, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":546}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:547", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":547}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Integer Add", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:551", "type":"resource", "data":[684, 2470, 30, 0, 26], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":551}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 30, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:558", "type":"resource", "data":[68, 48, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":558}]], "children":[{"name":"Store", "type":"resource", "count":2, "data":[68, 48, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"540"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:69", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":573}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B85", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[92, 1694, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[92, 1629, 1, 0, 0]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:233", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":233}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:235", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":235}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:160", "type":"resource", "data":[2058, 376, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":160}]], "children":[{"name":"32-bit Floating-point Compare", "type":"resource", "count":15, "data":[1620, 120, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":15, "data":[438, 256, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:164", "type":"resource", "data":[406, 224, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":227}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":164}]], "children":[{"name":"32-bit Select", "type":"resource", "count":14, "data":[406, 224, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:228", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":228}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"475"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:229", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":229}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"216"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:230", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":230}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"216"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:233", "type":"resource", "data":[588, 747, 3, 2.5, 4], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":233}]], "children":[{"name":"Floating-point Divide", "type":"resource", "count":1, "data":[528, 682, 3, 2.5, 4]}, {"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"196"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"474"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:235", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":235}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gefa.B86", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[27, 1149, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[27, 113, 0, 0, 1]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:249", "type":"resource", "data":[0, 14, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":249}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:250", "type":"resource", "data":[0, 30, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]]}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:251", "type":"resource", "data":[0, 992, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":251}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:249", "type":"resource", "data":[1050, 30, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":249}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":30, "data":[1050, 30, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:250", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "children":[{"name":"1-bit And", "type":"resource", "count":16, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:251", "type":"resource", "data":[522, 1033, 0, 0, 0], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":478}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":251}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[522, 1033, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"196"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[220164,440329,572,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[7952,8491,0,0,0],"details":[{"text":"Global interconnect for 6 global loads and 5 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 6 global loads and 5 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[20248,32329,84,0,658],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:245)\\n - \'i\' (copied_lu_blocked_pvt_intel.cl:235)\\n - \'k\' (copied_lu_blocked_pvt_intel.cl:213)","type":"resource"},{"data":[8,12,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6","type":"text"},{"text":"Register,\\n1 reg, 6 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'k\' (copied_lu_blocked_pvt_intel.cl:213)\\n - \'i\' (copied_lu_blocked_pvt_intel.cl:240)\\n - \'i\' (copied_lu_blocked_pvt_intel.cl:256)","type":"resource"},{"data":[8,12,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6","type":"text"},{"text":"Register,\\n1 reg, 6 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'k\' (copied_lu_blocked_pvt_intel.cl:304)\\n - \'i\' (copied_lu_blocked_pvt_intel.cl:321)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'k\' (copied_lu_blocked_pvt_intel.cl:304)\\n - \'j\' (copied_lu_blocked_pvt_intel.cl:313)","type":"resource"},{"data":[8,12,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6","type":"text"},{"text":"Register,\\n1 reg, 6 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'k\' (copied_lu_blocked_pvt_intel.cl:366)\\n - \'j\' (copied_lu_blocked_pvt_intel.cl:375)\\n - \'j\' (copied_lu_blocked_pvt_intel.cl:387)","type":"resource"},{"data":[16,74,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 5 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:159)","type":"resource"},{"data":[16,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:199)","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:235)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:240)","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:256)","type":"resource"},{"data":[16,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:263)","type":"resource"},{"data":[32,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:296)","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:321)","type":"resource"},{"data":[16,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:328)","type":"resource"},{"data":[112,304,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"4 registers of width 6","type":"text"},{"text":"4 registers of width 32","type":"text"},{"text":"Register,\\n4 regs, 6 width,\\n4 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:41)","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:483)","type":"resource"},{"data":[112,304,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"4 registers of width 6","type":"text"},{"text":"4 registers of width 32","type":"text"},{"text":"Register,\\n4 regs, 6 width,\\n4 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (copied_lu_blocked_pvt_intel.cl:65)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'inner_block\' (copied_lu_blocked_pvt_intel.cl:492)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'inner_x_block\' (copied_lu_blocked_pvt_intel.cl:513)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'inner_y_block\' (copied_lu_blocked_pvt_intel.cl:538)","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:245)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:313)","type":"resource"},{"data":[16,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:357)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:375)","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:387)","type":"resource"},{"data":[16,76,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 6 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:394)","type":"resource"},{"data":[32,256,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"4 registers of width 32","type":"text"},{"text":"Register,\\n4 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:43)","type":"resource"},{"data":[64,256,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"4 registers of width 32","type":"text"},{"text":"Register,\\n4 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (copied_lu_blocked_pvt_intel.cl:67)","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'k\' (copied_lu_blocked_pvt_intel.cl:366)","type":"resource"},{"data":[31,108,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'k\' (copied_lu_blocked_pvt_intel.cl:436)","type":"resource"},{"data":[128,1024,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32","type":"text"},{"text":"Register,\\n16 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'prepared_col\' (copied_lu_blocked_pvt_intel.cl:141)","type":"resource"},{"data":[128,1024,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32","type":"text"},{"text":"Register,\\n16 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'prepared_col_index\' (copied_lu_blocked_pvt_intel.cl:142)","type":"resource"},{"data":[0,0,32,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 4096 bytes, stall-free, 16 reads and 18 writes. ","type":"text"},{"text":"Banked on bits 3, 4, 5 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"64 words","Bank width":"64 bits","Implemented size":"4096 bytes","Number of banks":"8 (banked on bits 3, 4, 5)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4096 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n4096B requested,\\n4096B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:195 (tmp_block_write)","type":"resource"},{"data":[0,0,832,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 65536 bytes, replicated 16 times total, stall-free, 67 reads and 2 writes. ","type":"text"},{"text":"Replicated 16 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"32 words","Bank width":"1024 bits","Implemented size":"65536 bytes","Number of banks":1,"Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4096 bytes","Total replication":16,"type":"table"},{"text":"Stall-Free with Replication,\\n4096B requested,\\n65536B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:196 (tmp_block_read)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"32 words","Bank width":"32 bits","Implemented size":"128 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n128B requested,\\n128B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:215 (tmp_scale_col)","type":"resource"},{"children":[{"data":[0,0,26,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":216}]],"name":"Part 1 (col_order)","type":"resource"}],"data":[0,0,26,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":216}]],"details":[{"text":"Private memory was split into multiple parts due to optimizations. See below for details on each part.","type":"text"}],"name":"copied_lu_blocked_pvt_intel.cl:216","replace_name":"true","type":"resource"},{"data":[0,0,26,0,0],"details":[{"Additional information":[{"text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 2 reads and 1 write. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1 word","Bank width":"1024 bits","Implemented size":"128 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n128B requested,\\n128B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:222 (current_col)","type":"resource"},{"data":[0,0,52,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 32768 bytes, replicated 8 times total, stall-free, 2 reads and 2 writes. ","type":"text"},{"links":[{"filename":"copied_lu_blocked_pvt_intel.cl","line":357}],"text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"32 words","Bank width":"1024 bits","Implemented size":"32768 bytes","Number of banks":1,"Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4096 bytes","Total replication":8,"type":"table"},{"text":"Stall-Free with Replication,\\n4096B requested,\\n32768B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:291 (tmp_block_write2)","type":"resource"},{"data":[0,0,52,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 32768 bytes, replicated 8 times total, stall-free, 2 reads and 2 writes. ","type":"text"},{"links":[{"filename":"copied_lu_blocked_pvt_intel.cl","line":328}],"text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"32 words","Bank width":"1024 bits","Implemented size":"32768 bytes","Number of banks":1,"Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4096 bytes","Total replication":8,"type":"table"},{"text":"Stall-Free with Replication,\\n4096B requested,\\n32768B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:292 (tmp_block_read2)","type":"resource"},{"data":[0,0,64,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 32768 bytes, replicated 8 times total, stall-free, 64 reads and 64 writes. ","type":"text"},{"links":[{"filename":"copied_lu_blocked_pvt_intel.cl","line":394}],"text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Banked on bits 2, 3, 4, 5, 6 into 32 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"32 words","Bank width":"32 bits","Implemented size":"32768 bytes","Number of banks":"32 (banked on bits 2, 3, 4, 5, 6)","Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4096 bytes","Total replication":8,"type":"table"},{"text":"Stall-Free with Replication,\\n4096B requested,\\n32768B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:354 (tmp_block_read3)","type":"resource"},{"data":[0,0,52,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 32768 bytes, replicated 8 times total, stall-free, 2 reads and 1 write. ","type":"text"},{"links":[{"filename":"copied_lu_blocked_pvt_intel.cl","line":65}],"text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"32 words","Bank width":"1024 bits","Implemented size":"32768 bytes","Number of banks":1,"Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4096 bytes","Total replication":8,"type":"table"},{"text":"Stall-Free with Replication,\\n4096B requested,\\n32768B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:355 (tmp_block_write3)","type":"resource"},{"children":[{"data":[0,0,26,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":367}]],"name":"Part 2 (col_order)","type":"resource"}],"data":[0,0,26,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":367}]],"details":[{"text":"Private memory was split into multiple parts due to optimizations. See below for details on each part.","type":"text"}],"name":"copied_lu_blocked_pvt_intel.cl:367","replace_name":"true","type":"resource"},{"data":[0,0,26,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 4096 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"32 words","Bank width":"1024 bits","Implemented size":"4096 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4096 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n4096B requested,\\n4096B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:469 (diag_block)","type":"resource"},{"data":[0,0,26,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 4096 bytes, stall-free, 3 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"64 words","Bank width":"512 bits","Implemented size":"4096 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4096 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n4096B requested,\\n4096B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:470 (diag_block_out)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"32 words","Bank width":"32 bits","Implemented size":"128 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n128B requested,\\n128B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:474 (scale_factors)","type":"resource"},{"data":[0,0,26,0,0],"details":[{"Additional information":[{"text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1 word","Bank width":"1024 bits","Implemented size":"128 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n128B requested,\\n128B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:475 (ipvt)","type":"resource"},{"data":[0,0,26,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 65536 bytes, replicated 16 times total, stall-free, 1 read and 1 write. ","type":"text"},{"links":[{"filename":"copied_lu_blocked_pvt_intel.cl","line":366}],"text":"16 independent copies of this memory were created to enable simultaneous execution of 16 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"32 words","Bank width":"1024 bits","Implemented size":"65536 bytes","Number of banks":1,"Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4096 bytes","Total replication":16,"type":"table"},{"text":"Stall-Free with Replication,\\n4096B requested,\\n65536B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:494 (top_block)","type":"resource"},{"data":[0,0,416,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 1048576 bytes, replicated 256 times total, stall-free, 32 reads and 1 write. ","type":"text"},{"links":[{"filename":"copied_lu_blocked_pvt_intel.cl","line":304}],"text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Replicated 32 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"64 words","Bank width":"512 bits","Implemented size":"1048576 bytes","Number of banks":1,"Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4096 bytes","Total replication":256,"type":"table"},{"text":"Stall-Free with Replication,\\n4096B requested,\\n1048576B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:495 (left_block)","type":"resource"},{"children":[{"data":[0,0,26,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":496}]],"name":"Part 1 (top_block_out)","type":"resource"}],"data":[0,0,26,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":496}]],"details":[{"text":"Private memory was split into multiple parts due to optimizations. See below for details on each part.","type":"text"}],"name":"copied_lu_blocked_pvt_intel.cl:496","replace_name":"true","type":"resource"},{"children":[{"data":[0,0,416,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":497}]],"name":"Part 1 (left_block_out)","type":"resource"}],"data":[0,0,416,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":497}]],"details":[{"text":"Private memory was split into multiple parts due to optimizations. See below for details on each part.","type":"text"}],"name":"copied_lu_blocked_pvt_intel.cl:497","replace_name":"true","type":"resource"},{"children":[{"data":[0,0,104,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":516}]],"name":"Part 2 (top_block_out)","type":"resource"}],"data":[0,0,104,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":516}]],"details":[{"text":"Private memory was split into multiple parts due to optimizations. See below for details on each part.","type":"text"}],"name":"copied_lu_blocked_pvt_intel.cl:516","replace_name":"true","type":"resource"},{"children":[{"data":[0,0,104,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":540}]],"name":"Part 2 (left_block_out)","type":"resource"}],"data":[0,0,104,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":540}]],"details":[{"text":"Private memory was split into multiple parts due to optimizations. See below for details on each part.","type":"text"}],"name":"copied_lu_blocked_pvt_intel.cl:540","replace_name":"true","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 262144 bytes, replicated 64 times total, stall-free, 8 reads and 1 write. ","type":"text"},{"links":[{"filename":"copied_lu_blocked_pvt_intel.cl","line":65}],"text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Replicated 8 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"64 words","Bank width":"512 bits","Implemented size":"262144 bytes","Number of banks":1,"Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4096 bytes","Total replication":64,"type":"table"},{"text":"Stall-Free with Replication,\\n4096B requested,\\n262144B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:542 (current_block)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 4096 bytes, implemented size 32768 bytes, replicated 8 times total, stall-free, 1 read and 8 writes. ","type":"text"},{"links":[{"filename":"copied_lu_blocked_pvt_intel.cl","line":538}],"text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Banked on bits 7, 8, 9 into 8 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"8 words","Bank width":"512 bits","Implemented size":"32768 bytes","Number of banks":"8 (banked on bits 7, 8, 9)","Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"4096 bytes","Total replication":8,"type":"table"},{"text":"Stall-Free with Replication,\\n4096B requested,\\n32768B implemented.","type":"brief"}],"name":"copied_lu_blocked_pvt_intel.cl:543 (current_block_out)","type":"resource"},{"children":[{"count":58,"data":[9944,106581,82,0,812],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":20,"data":[630,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":10,"data":[532,440,0,15,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[11106,107021,82,15,812],"name":"No Source Line","type":"resource"},{"children":[{"count":3,"data":[0,161,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":468}]],"name":"State","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":468}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":468}]],"name":"1-bit And","type":"resource"},{"count":27,"data":[14,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":468}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[64,32,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":468}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":468}]],"name":"32-bit Integer Add","type":"resource"}],"data":[154,193,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":468}]],"name":"copied_lu_blocked_pvt_intel.cl:468","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":196}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":196}]],"name":"copied_lu_blocked_pvt_intel.cl:196","type":"resource"},{"children":[{"count":1,"data":[0,33,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":216}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":216}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":216}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":216}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":216}]],"name":"33-bit Integer Add","type":"resource"}],"data":[132,66,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":216}]],"name":"copied_lu_blocked_pvt_intel.cl:216","type":"resource"},{"children":[{"children":[{"count":1,"data":[0,65,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"State","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[106.5,66,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":213}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:213","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,64,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"State","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit Or","type":"resource"},{"count":32,"data":[832,1312,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Store","type":"resource"}],"data":[866.5,1400,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":225}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:225","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"State","type":"resource"},{"count":31,"data":[1061,31,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Integer Compare","type":"resource"},{"count":30,"data":[496,32,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[69,132.5,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Load","type":"resource"}],"data":[1626,227.5,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":227},{"filename":"copied_lu_blocked_pvt_intel.cl","line":146}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:146","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,288,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"State","type":"resource"},{"count":51,"data":[725.333,309.3333,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Select","type":"resource"},{"count":18,"data":[1728,128,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":3,"data":[352,32,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"llvm.fpga.case","type":"resource"}],"data":[2805.333,757.3333,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":227},{"filename":"copied_lu_blocked_pvt_intel.cl","line":160}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:160","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,34,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[207,68,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":235}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:235","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":219}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:219","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[69,132.5,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Load","type":"resource"}],"data":[69,132.5,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":227},{"filename":"copied_lu_blocked_pvt_intel.cl","line":149}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:149","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,88,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"State","type":"resource"},{"count":11,"data":[71.5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Select","type":"resource"}],"data":[71.5,88,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":227},{"filename":"copied_lu_blocked_pvt_intel.cl","line":141}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:141","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,128,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"State","type":"resource"},{"count":16,"data":[88,8,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Integer Compare","type":"resource"},{"count":17,"data":[114.667,10.6667,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Select","type":"resource"}],"data":[202.667,146.6667,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":227},{"filename":"copied_lu_blocked_pvt_intel.cl","line":165}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:165","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,512,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"State","type":"resource"},{"count":17,"data":[420,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[40,4,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"llvm.fpga.case","type":"resource"}],"data":[460,516,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":227},{"filename":"copied_lu_blocked_pvt_intel.cl","line":167}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:167","replace_name":true,"type":"resource"},{"count":5,"data":[32.5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[352,32,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"llvm.fpga.case","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[88,8,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[129,8,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":227},{"filename":"copied_lu_blocked_pvt_intel.cl","line":159}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:159","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":227},{"filename":"copied_lu_blocked_pvt_intel.cl","line":161}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:161","replace_name":true,"type":"resource"},{"children":[{"count":3,"data":[40,4,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"llvm.fpga.case","type":"resource"}],"data":[40,4,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":227},{"filename":"copied_lu_blocked_pvt_intel.cl","line":163}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:163","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Hardened Floating-point Multiply","type":"resource"},{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Store","type":"resource"}],"data":[86,106,0,1,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":236}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:236","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":237}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:237","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[139,2,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":240}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:240","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Store","type":"resource"}],"data":[113,65,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":241}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:241","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit And","type":"resource"},{"count":34,"data":[17,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"33-bit Select","type":"resource"}],"data":[154,33,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":245}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:245","replace_name":true,"type":"resource"},{"children":[{"count":31,"data":[31,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit And","type":"resource"},{"count":34,"data":[17,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit Or","type":"resource"},{"count":32,"data":[832,1312,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Load","type":"resource"},{"count":16,"data":[544,384,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Store","type":"resource"},{"count":1,"data":[0,30,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"State","type":"resource"}],"data":[1424,1726,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":250}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:250","replace_name":true,"type":"resource"},{"children":[{"count":31,"data":[0,0,0,31,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":2,"data":[548,1074,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Load","type":"resource"},{"count":1,"data":[0,992,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"State","type":"resource"}],"data":[548,2066,0,31,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":251}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:251","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit And","type":"resource"},{"count":17,"data":[8.5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"33-bit Select","type":"resource"}],"data":[145.5,33,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":256}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:256","replace_name":true,"type":"resource"},{"children":[{"count":16,"data":[672,1168,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Store","type":"resource"}],"data":[706,1192,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":259}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:259","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[43.5,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":263}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:263","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[522,1033,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Load","type":"resource"},{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Store","type":"resource"}],"data":[590,1081,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":266}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:266","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":208}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:208","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":199}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:199","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[522,1033,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Store","type":"resource"}],"data":[556,1057,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":202}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:202","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,64,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"State","type":"resource"},{"count":1,"data":[528,682,3,2.5,4],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Floating-point Divide","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Store","type":"resource"}],"data":[588,811,3,2.5,4],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":233}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:233","replace_name":true,"type":"resource"},{"children":[{"count":14,"data":[406,224,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Select","type":"resource"}],"data":[406,224,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":227},{"filename":"copied_lu_blocked_pvt_intel.cl","line":164}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:227 > \\ncopied_lu_blocked_pvt_intel.cl:164","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":228}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:228","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":229}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:229","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":230}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:230","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,14,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"State","type":"resource"},{"count":30,"data":[1050,30,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1050,44,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478},{"filename":"copied_lu_blocked_pvt_intel.cl","line":249}]],"name":"copied_lu_blocked_pvt_intel.cl:478 > copied_lu_blocked_pvt_intel.cl:249","replace_name":true,"type":"resource"}],"data":[13796,12032,3,34.5,4],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":478}]],"name":"copied_lu_blocked_pvt_intel.cl:478","type":"resource"},{"children":[{"children":[{"count":2,"data":[0,126,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"State","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[96,96,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[684,2470,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"Store","type":"resource"}],"data":[1114,2719,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472},{"filename":"copied_lu_blocked_pvt_intel.cl","line":44}]],"name":"copied_lu_blocked_pvt_intel.cl:472 > copied_lu_blocked_pvt_intel.cl:44","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[42,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472},{"filename":"copied_lu_blocked_pvt_intel.cl","line":41}]],"name":"copied_lu_blocked_pvt_intel.cl:472 > copied_lu_blocked_pvt_intel.cl:41","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"2-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"2-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"32-bit Integer Add","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472},{"filename":"copied_lu_blocked_pvt_intel.cl","line":43}]],"name":"copied_lu_blocked_pvt_intel.cl:472 > copied_lu_blocked_pvt_intel.cl:43","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472},{"filename":"copied_lu_blocked_pvt_intel.cl","line":45}]],"name":"copied_lu_blocked_pvt_intel.cl:472 > copied_lu_blocked_pvt_intel.cl:45","replace_name":true,"type":"resource"}],"data":[1225,2721,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":472}]],"name":"copied_lu_blocked_pvt_intel.cl:472","type":"resource"},{"children":[{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[43,2,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488},{"filename":"copied_lu_blocked_pvt_intel.cl","line":65}]],"name":"copied_lu_blocked_pvt_intel.cl:488 > copied_lu_blocked_pvt_intel.cl:65","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488}]],"name":"2-bit Integer Add","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488}]],"name":"2-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488}]],"name":"32-bit Integer Add","type":"resource"}],"data":[38.5,2,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488},{"filename":"copied_lu_blocked_pvt_intel.cl","line":67}]],"name":"copied_lu_blocked_pvt_intel.cl:488 > copied_lu_blocked_pvt_intel.cl:67","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[266,521,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488}]],"name":"Load","type":"resource"},{"count":1,"data":[369,2681,19,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488}]],"name":"Store","type":"resource"}],"data":[667,3202,19,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488},{"filename":"copied_lu_blocked_pvt_intel.cl","line":69}]],"name":"copied_lu_blocked_pvt_intel.cl:488 > copied_lu_blocked_pvt_intel.cl:69","replace_name":true,"type":"resource"}],"data":[748.5,3206,19,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":488}]],"name":"copied_lu_blocked_pvt_intel.cl:488","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0,34,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":492}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":492}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":492}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":492}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":492}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":492}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":492}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":492}]],"name":"33-bit Select","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":492}]],"name":"1-bit Or","type":"resource"}],"data":[168,36,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":492}]],"name":"copied_lu_blocked_pvt_intel.cl:492","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":483}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":483}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":483}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":483}]],"name":"2-bit Integer Add","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":483}]],"name":"2-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":483}]],"name":"32-bit Integer Add","type":"resource"}],"data":[38.5,2,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":483}]],"name":"copied_lu_blocked_pvt_intel.cl:483","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":484}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[346,2788,18,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":484}]],"name":"Store","type":"resource"}],"data":[378,2788,18,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":484}]],"name":"copied_lu_blocked_pvt_intel.cl:484","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[512,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":485}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[266,521,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":485}]],"name":"Load","type":"resource"}],"data":[778,521,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":485}]],"name":"copied_lu_blocked_pvt_intel.cl:485","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":493}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":493}]],"name":"copied_lu_blocked_pvt_intel.cl:493","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499},{"filename":"copied_lu_blocked_pvt_intel.cl","line":41}]],"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:41","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499}]],"name":"2-bit Integer Add","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499}]],"name":"2-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499}]],"name":"32-bit Integer Add","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499},{"filename":"copied_lu_blocked_pvt_intel.cl","line":43}]],"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:43","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[684,2470,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499}]],"name":"Store","type":"resource"}],"data":[718,2494,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499},{"filename":"copied_lu_blocked_pvt_intel.cl","line":44}]],"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:44","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499},{"filename":"copied_lu_blocked_pvt_intel.cl","line":45}]],"name":"copied_lu_blocked_pvt_intel.cl:499 > copied_lu_blocked_pvt_intel.cl:45","replace_name":true,"type":"resource"}],"data":[829,2495,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":499}]],"name":"copied_lu_blocked_pvt_intel.cl:499","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[266,521,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505}]],"name":"Load","type":"resource"},{"count":1,"data":[369,2681,19,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505}]],"name":"Store","type":"resource"}],"data":[667.5,3202,19,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505},{"filename":"copied_lu_blocked_pvt_intel.cl","line":69}]],"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:69","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505},{"filename":"copied_lu_blocked_pvt_intel.cl","line":65}]],"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:65","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505}]],"name":"2-bit Integer Add","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505}]],"name":"2-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505}]],"name":"32-bit Integer Add","type":"resource"}],"data":[38,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505},{"filename":"copied_lu_blocked_pvt_intel.cl","line":67}]],"name":"copied_lu_blocked_pvt_intel.cl:505 > copied_lu_blocked_pvt_intel.cl:67","replace_name":true,"type":"resource"}],"data":[747.5,3203,19,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":505}]],"name":"copied_lu_blocked_pvt_intel.cl:505","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[266,521,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507}]],"name":"Load","type":"resource"},{"count":1,"data":[369,2681,19,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507}]],"name":"Store","type":"resource"}],"data":[667.5,3202,19,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507},{"filename":"copied_lu_blocked_pvt_intel.cl","line":69}]],"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:69","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507},{"filename":"copied_lu_blocked_pvt_intel.cl","line":65}]],"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:65","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507}]],"name":"2-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507}]],"name":"2-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507}]],"name":"32-bit Integer Add","type":"resource"}],"data":[38,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507},{"filename":"copied_lu_blocked_pvt_intel.cl","line":67}]],"name":"copied_lu_blocked_pvt_intel.cl:507 > copied_lu_blocked_pvt_intel.cl:67","replace_name":true,"type":"resource"}],"data":[747.5,3203,19,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":507}]],"name":"copied_lu_blocked_pvt_intel.cl:507","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501},{"filename":"copied_lu_blocked_pvt_intel.cl","line":41}]],"name":"copied_lu_blocked_pvt_intel.cl:501 > copied_lu_blocked_pvt_intel.cl:41","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501}]],"name":"2-bit Integer Add","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501}]],"name":"2-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501}]],"name":"32-bit Integer Add","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501},{"filename":"copied_lu_blocked_pvt_intel.cl","line":43}]],"name":"copied_lu_blocked_pvt_intel.cl:501 > copied_lu_blocked_pvt_intel.cl:43","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[684,2470,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501}]],"name":"Store","type":"resource"}],"data":[718,2494,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501},{"filename":"copied_lu_blocked_pvt_intel.cl","line":44}]],"name":"copied_lu_blocked_pvt_intel.cl:501 > copied_lu_blocked_pvt_intel.cl:44","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501},{"filename":"copied_lu_blocked_pvt_intel.cl","line":45}]],"name":"copied_lu_blocked_pvt_intel.cl:501 > copied_lu_blocked_pvt_intel.cl:45","replace_name":true,"type":"resource"}],"data":[829,2495,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":501}]],"name":"copied_lu_blocked_pvt_intel.cl:501","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[45,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502},{"filename":"copied_lu_blocked_pvt_intel.cl","line":296}]],"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:296","replace_name":true,"type":"resource"},{"children":[{"count":32,"data":[832,1312,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"Store","type":"resource"}],"data":[866,1336,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502},{"filename":"copied_lu_blocked_pvt_intel.cl","line":299}]],"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:299","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,98,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"State","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[64,64,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"6-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"33-bit Select","type":"resource"}],"data":[297,164,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502},{"filename":"copied_lu_blocked_pvt_intel.cl","line":304}]],"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:304","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,1056,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"State","type":"resource"},{"count":32,"data":[0,0,0,32,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"Hardened Floating-point Multiply","type":"resource"},{"count":2,"data":[548,1074,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"Load","type":"resource"}],"data":[548,2130,0,32,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502},{"filename":"copied_lu_blocked_pvt_intel.cl","line":309}]],"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:309","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,33,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"33-bit Select","type":"resource"}],"data":[167,35,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502},{"filename":"copied_lu_blocked_pvt_intel.cl","line":313}]],"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:313","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502},{"filename":"copied_lu_blocked_pvt_intel.cl","line":310}]],"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:310","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502},{"filename":"copied_lu_blocked_pvt_intel.cl","line":316}]],"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:316","replace_name":true,"type":"resource"},{"children":[{"count":32,"data":[0,0,0,32,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":1,"data":[522,1033,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"Load","type":"resource"}],"data":[522,1033,0,32,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502},{"filename":"copied_lu_blocked_pvt_intel.cl","line":317}]],"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:317","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502},{"filename":"copied_lu_blocked_pvt_intel.cl","line":318}]],"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:318","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[80,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502},{"filename":"copied_lu_blocked_pvt_intel.cl","line":321}]],"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:321","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[522,1033,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"Store","type":"resource"}],"data":[556,1057,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502},{"filename":"copied_lu_blocked_pvt_intel.cl","line":324}]],"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:324","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502},{"filename":"copied_lu_blocked_pvt_intel.cl","line":328}]],"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:328","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[522,1033,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"Load","type":"resource"},{"count":32,"data":[1088,768,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"Store","type":"resource"}],"data":[1610,1801,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502},{"filename":"copied_lu_blocked_pvt_intel.cl","line":331}]],"name":"copied_lu_blocked_pvt_intel.cl:502 > copied_lu_blocked_pvt_intel.cl:331","replace_name":true,"type":"resource"}],"data":[4828,7648,0,64,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":502}]],"name":"copied_lu_blocked_pvt_intel.cl:502","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504},{"filename":"copied_lu_blocked_pvt_intel.cl","line":357}]],"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:357","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[522,1033,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"Load","type":"resource"},{"count":32,"data":[1088,768,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"Store","type":"resource"}],"data":[1610,1801,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504},{"filename":"copied_lu_blocked_pvt_intel.cl","line":360}]],"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:360","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,65,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[75.5,66,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504},{"filename":"copied_lu_blocked_pvt_intel.cl","line":366}]],"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:366","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"State","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"Store","type":"resource"}],"data":[60,97,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504},{"filename":"copied_lu_blocked_pvt_intel.cl","line":372}]],"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:372","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0,1056,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"State","type":"resource"},{"count":33,"data":[858,1353,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"Load","type":"resource"},{"count":32,"data":[0,0,0,32,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[858,2409,0,32,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504},{"filename":"copied_lu_blocked_pvt_intel.cl","line":384}]],"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:384","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504},{"filename":"copied_lu_blocked_pvt_intel.cl","line":370}]],"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:370","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"Store","type":"resource"}],"data":[34.5,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504},{"filename":"copied_lu_blocked_pvt_intel.cl","line":373}]],"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:373","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[4.5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[108.5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504},{"filename":"copied_lu_blocked_pvt_intel.cl","line":375}]],"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:375","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504},{"filename":"copied_lu_blocked_pvt_intel.cl","line":378}]],"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:378","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"Load","type":"resource"}],"data":[52,41,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504},{"filename":"copied_lu_blocked_pvt_intel.cl","line":379}]],"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:379","replace_name":true,"type":"resource"},{"children":[{"count":19,"data":[602,576,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"33-bit Select","type":"resource"},{"count":33,"data":[858,1353,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"Store","type":"resource"}],"data":[1521,1953,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504},{"filename":"copied_lu_blocked_pvt_intel.cl","line":383}]],"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:383","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"33-bit Select","type":"resource"}],"data":[139,33,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504},{"filename":"copied_lu_blocked_pvt_intel.cl","line":387}]],"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:387","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[522,1033,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"Load","type":"resource"},{"count":32,"data":[1088,768,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"Store","type":"resource"}],"data":[1610,1801,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504},{"filename":"copied_lu_blocked_pvt_intel.cl","line":390}]],"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:390","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504},{"filename":"copied_lu_blocked_pvt_intel.cl","line":394}]],"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:394","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[522,1033,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"Store","type":"resource"}],"data":[556,1057,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504},{"filename":"copied_lu_blocked_pvt_intel.cl","line":397}]],"name":"copied_lu_blocked_pvt_intel.cl:504 > copied_lu_blocked_pvt_intel.cl:397","replace_name":true,"type":"resource"}],"data":[6779.5,9309,0,32,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":504}]],"name":"copied_lu_blocked_pvt_intel.cl:504","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":513}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":513}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":513}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":513}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":513}]],"name":"33-bit Select","type":"resource"}],"data":[99,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":513}]],"name":"copied_lu_blocked_pvt_intel.cl:513","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":514}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":514}]],"name":"copied_lu_blocked_pvt_intel.cl:514","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":520}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":520}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":520}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":520}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":520}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":520}]],"name":"6-bit Integer Compare","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":520}]],"name":"6-bit Select","type":"resource"}],"data":[74,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":520}]],"name":"copied_lu_blocked_pvt_intel.cl:520","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":521}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":521}]],"name":"2-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":521}]],"name":"2-bit Select","type":"resource"}],"data":[4,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":521}]],"name":"copied_lu_blocked_pvt_intel.cl:521","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":525}]],"name":"Load","type":"resource"}],"data":[684,2470,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":525}]],"name":"copied_lu_blocked_pvt_intel.cl:525","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":532}]],"name":"Store","type":"resource"}],"data":[68,48,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":532}]],"name":"copied_lu_blocked_pvt_intel.cl:532","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":538}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":538}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":538}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":538}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":538}]],"name":"33-bit Select","type":"resource"}],"data":[98,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":538}]],"name":"copied_lu_blocked_pvt_intel.cl:538","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":539}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":539}]],"name":"32-bit Integer Add","type":"resource"}],"data":[33,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":539}]],"name":"copied_lu_blocked_pvt_intel.cl:539","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567},{"filename":"copied_lu_blocked_pvt_intel.cl","line":41}]],"name":"copied_lu_blocked_pvt_intel.cl:567 > copied_lu_blocked_pvt_intel.cl:41","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567}]],"name":"2-bit Integer Add","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567}]],"name":"2-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567}]],"name":"32-bit Integer Add","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567},{"filename":"copied_lu_blocked_pvt_intel.cl","line":43}]],"name":"copied_lu_blocked_pvt_intel.cl:567 > copied_lu_blocked_pvt_intel.cl:43","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[684,2470,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567}]],"name":"Store","type":"resource"}],"data":[718,2494,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567},{"filename":"copied_lu_blocked_pvt_intel.cl","line":44}]],"name":"copied_lu_blocked_pvt_intel.cl:567 > copied_lu_blocked_pvt_intel.cl:44","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567},{"filename":"copied_lu_blocked_pvt_intel.cl","line":45}]],"name":"copied_lu_blocked_pvt_intel.cl:567 > copied_lu_blocked_pvt_intel.cl:45","replace_name":true,"type":"resource"}],"data":[829,2495,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":567}]],"name":"copied_lu_blocked_pvt_intel.cl:567","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"32-bit Select","type":"resource"}],"data":[68,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570},{"filename":"copied_lu_blocked_pvt_intel.cl","line":423}]],"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:423","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"32-bit Select","type":"resource"}],"data":[55,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570},{"filename":"copied_lu_blocked_pvt_intel.cl","line":425}]],"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:425","replace_name":true,"type":"resource"},{"children":[{"count":8,"data":[1104,2120,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"Load","type":"resource"},{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"Store","type":"resource"}],"data":[1376,2312,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570},{"filename":"copied_lu_blocked_pvt_intel.cl","line":446}]],"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:446","replace_name":true,"type":"resource"},{"children":[{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"Hardened Floating-point Add","type":"resource"}],"data":[0,0,0,64,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570},{"filename":"copied_lu_blocked_pvt_intel.cl","line":448}]],"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:448","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"32-bit Integer Add","type":"resource"}],"data":[37,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570},{"filename":"copied_lu_blocked_pvt_intel.cl","line":436}]],"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:436","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570},{"filename":"copied_lu_blocked_pvt_intel.cl","line":437},{"filename":"copied_lu_blocked_pvt_intel.cl","line":97}]],"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:437 > \\ncopied_lu_blocked_pvt_intel.cl:97","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570},{"filename":"copied_lu_blocked_pvt_intel.cl","line":437},{"filename":"copied_lu_blocked_pvt_intel.cl","line":98}]],"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:437 > \\ncopied_lu_blocked_pvt_intel.cl:98","replace_name":true,"type":"resource"},{"children":[{"count":64,"data":[0,2048,0,256,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"Hardened Dot Product of Size 8","type":"resource"},{"count":64,"data":[0,0,0,32,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"Hardened Floating-Point Accumulator","type":"resource"}],"data":[0,2048,0,288,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570},{"filename":"copied_lu_blocked_pvt_intel.cl","line":437},{"filename":"copied_lu_blocked_pvt_intel.cl","line":115}]],"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:437 > \\ncopied_lu_blocked_pvt_intel.cl:115","replace_name":true,"type":"resource"},{"children":[{"count":64,"data":[0,2048,0,256,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"Hardened Dot Product of Size 8","type":"resource"},{"count":64,"data":[0,0,0,32,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"Hardened Floating-Point Accumulator","type":"resource"}],"data":[0,2048,0,288,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570},{"filename":"copied_lu_blocked_pvt_intel.cl","line":437},{"filename":"copied_lu_blocked_pvt_intel.cl","line":126}]],"name":"copied_lu_blocked_pvt_intel.cl:570 > copied_lu_blocked_pvt_intel.cl:437 > \\ncopied_lu_blocked_pvt_intel.cl:126","replace_name":true,"type":"resource"}],"data":[3604,10523,0,640,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":570}]],"name":"copied_lu_blocked_pvt_intel.cl:570","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573},{"filename":"copied_lu_blocked_pvt_intel.cl","line":65}]],"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:65","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573}]],"name":"2-bit Integer Add","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573}]],"name":"2-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573}]],"name":"32-bit Integer Add","type":"resource"}],"data":[37.5,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573},{"filename":"copied_lu_blocked_pvt_intel.cl","line":67}]],"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:67","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[266,521,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573}]],"name":"Load","type":"resource"},{"count":1,"data":[369,2681,19,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573}]],"name":"Store","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573}]],"name":"1-bit Or","type":"resource"}],"data":[668,3203,19,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573},{"filename":"copied_lu_blocked_pvt_intel.cl","line":69}]],"name":"copied_lu_blocked_pvt_intel.cl:573 > copied_lu_blocked_pvt_intel.cl:69","replace_name":true,"type":"resource"}],"data":[747.5,3204,19,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":573}]],"name":"copied_lu_blocked_pvt_intel.cl:573","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":546}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":546}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":546}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":546}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":546}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":546}]],"name":"6-bit Integer Compare","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":546}]],"name":"6-bit Select","type":"resource"}],"data":[74,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":546}]],"name":"copied_lu_blocked_pvt_intel.cl:546","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":547}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":547}]],"name":"2-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":547}]],"name":"2-bit Select","type":"resource"}],"data":[4,0,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":547}]],"name":"copied_lu_blocked_pvt_intel.cl:547","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":551}]],"name":"Load","type":"resource"}],"data":[684,2470,30,0,26],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":551}]],"name":"copied_lu_blocked_pvt_intel.cl:551","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":558}]],"name":"Store","type":"resource"}],"data":[68,48,0,0,0],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":558}]],"name":"copied_lu_blocked_pvt_intel.cl:558","replace_name":"true","type":"resource"}],"compute_units":1,"data":[73121,216798,2985,785.5,1636],"debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl","line":41}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"details":[{"links":[{"filename":"copied_lu_blocked_pvt_intel.cl","line":43}],"text":"%L with depth 4","type":"text"},{"links":[{"filename":"copied_lu_blocked_pvt_intel.cl","line":43}],"text":"%L with depth 5","type":"text"}],"text":"The following loops are nested at depth greater than 3. Reducing the number and depth of these nested loops will save area:","type":"text"},{"text":"1 compute unit.\\n12 loops nested 3 levels deep or more.","type":"brief"}],"name":"gefa","total_kernel_resources":[73121,216798,2985,785.5,1636],"total_percent":[11.1645,5.67135,5.80842,25.4671,13.6458],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[81075,225360,2987,785.5,1636],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[301239,665689,3559,786,1636],"total_percent":[34.6859,17.8948,17.835,30.3643,13.6458],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"gefa", "children":[{"type":"bb", "id":3, "name":"gefa.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":4, "name":"gefa.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"gefa.B2", "details":[{"type":"table", "Latency":"10", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"68"}]}, {"type":"bb", "id":6, "name":"gefa.B3", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"7"}]}, {"type":"bb", "id":7, "name":"gefa.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":8, "name":"gefa.B5", "children":[{"type":"inst", "id":90, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"582", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":91, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"diag_block", "Start Cycle":"606", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":465, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"466"}]}, {"type":"inst", "id":466, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"611", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"611", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":9, "name":"gefa.B6", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":10, "name":"gefa.B7", "children":[{"type":"inst", "id":92, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":208}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"ipvt", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":467, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":468, "name":"End", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":11, "name":"gefa.B8", "children":[{"type":"inst", "id":93, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":202}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"diag_block", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":94, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":202}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":469, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":199}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"470"}]}, {"type":"inst", "id":470, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"18", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"18", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":12, "name":"gefa.B9", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":13, "name":"gefa.B10", "children":[{"type":"inst", "id":95, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":219}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"col_order", "Start Cycle":"10", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":96, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":97, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"19", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":98, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"19", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":99, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"19", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":100, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"19", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":101, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"19", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":102, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"19", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":103, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"19", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":104, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":105, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":106, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":107, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":108, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":109, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":110, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":111, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":112, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":113, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":114, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":115, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":116, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":117, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":118, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":119, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":120, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":121, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":122, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":123, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":124, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":125, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":126, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":127, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":128, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":225}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_col", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":129, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":149}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_col", "Start Cycle":"25", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":471, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":213}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"21"}]}, {"type":"inst", "id":472, "name":"End", "details":[{"type":"table", "Start Cycle":"34", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":14, "name":"gefa.B11", "details":[{"type":"table", "Latency":"14", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"", "Loops To":"14"}]}, {"type":"bb", "id":15, "name":"gefa.B12", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":16, "name":"gefa.B13", "children":[{"type":"inst", "id":130, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":236}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"col_order", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":131, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":236}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_col", "Start Cycle":"16", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":132, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":236}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_scale_col", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":133, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":237}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":473, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":235}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"474"}]}, {"type":"inst", "id":474, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"29", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"29", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":17, "name":"gefa.B14", "children":[{"type":"inst", "id":134, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":241}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":135, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":241}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":475, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":240}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"476"}]}, {"type":"inst", "id":476, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"17", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":18, "name":"gefa.B15", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":19, "name":"gefa.B16", "children":[{"type":"inst", "id":136, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"col_order", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":137, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":138, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":251}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_scale_col", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":139, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":140, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":141, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":142, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":143, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":144, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":145, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":146, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":147, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":148, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":149, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":150, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":151, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":152, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":153, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":154, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":155, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":156, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":157, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":158, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":159, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":160, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":161, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":162, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":163, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":164, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":165, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":166, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":167, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":168, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":169, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":170, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":171, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":172, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":173, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":174, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":175, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":176, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":177, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":178, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":179, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":180, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":181, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":182, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":183, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":184, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":250}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":477, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":245}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"478"}]}, {"type":"inst", "id":478, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"32", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"32", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":20, "name":"gefa.B17", "children":[{"type":"inst", "id":185, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":186, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":187, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":188, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":189, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":190, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":191, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":192, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":193, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":194, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":195, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":196, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":197, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":198, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":199, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":200, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":201, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":479, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":256}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"480"}]}, {"type":"inst", "id":480, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"19", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"19", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":21, "name":"gefa.B18", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":22, "name":"gefa.B19", "children":[{"type":"inst", "id":202, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":266}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":203, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":266}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"diag_block_out", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":204, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":266}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"diag_block_out", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":481, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":263}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"482"}]}, {"type":"inst", "id":482, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"18", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"18", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":23, "name":"gefa.B20", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":24, "name":"gefa.B21", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":25, "name":"gefa.B22", "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"26"}]}, {"type":"bb", "id":26, "name":"gefa.B23", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":27, "name":"gefa.B24", "children":[{"type":"inst", "id":205, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"diag_block_out", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":206, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"18", "Latency":"160", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":483, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"484"}]}, {"type":"inst", "id":484, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"178", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"178", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":28, "name":"gefa.B25", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":29, "name":"gefa.B26", "children":[{"type":"inst", "id":207, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":485}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"ipvt", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":208, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":484}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"17", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":485, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":483}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"486"}]}, {"type":"inst", "id":486, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"19", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"19", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":30, "name":"gefa.B27", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":31, "name":"gefa.B28", "details":[{"type":"table", "Latency":"9", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"67"}]}, {"type":"bb", "id":32, "name":"gefa.B29", "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"33"}]}, {"type":"bb", "id":33, "name":"gefa.B30", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":34, "name":"gefa.B31", "children":[{"type":"inst", "id":209, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"14", "Latency":"582", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":210, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block", "Start Cycle":"606", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":487, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"488"}]}, {"type":"inst", "id":488, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"611", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"611", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":35, "name":"gefa.B32", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":36, "name":"gefa.B33", "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"37"}]}, {"type":"bb", "id":37, "name":"gefa.B34", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":38, "name":"gefa.B35", "children":[{"type":"inst", "id":211, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"14", "Latency":"582", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":212, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_block", "Start Cycle":"606", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":489, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"490"}]}, {"type":"inst", "id":490, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"611", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"611", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":39, "name":"gefa.B36", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":40, "name":"gefa.B37", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":41, "name":"gefa.B38", "children":[{"type":"inst", "id":213, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":214, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":215, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":216, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":217, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":218, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":219, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":220, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":221, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":222, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":223, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":224, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":225, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":226, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":227, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":228, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":229, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":230, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":231, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":232, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":233, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":234, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":235, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":236, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":237, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":238, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":239, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":240, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":241, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":242, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":243, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":244, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":245, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":299}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read2", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":491, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":296}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"492"}]}, {"type":"inst", "id":492, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"21", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"21", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":42, "name":"gefa.B39", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":43, "name":"gefa.B40", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":44, "name":"gefa.B41", "children":[{"type":"inst", "id":246, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":309}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"scale_factors", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":247, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":309}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read2", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":248, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":310}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write2", "Start Cycle":"29", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":493, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":304}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"42"}]}, {"type":"inst", "id":494, "name":"End", "details":[{"type":"table", "Start Cycle":"34", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":45, "name":"gefa.B42", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":46, "name":"gefa.B43", "children":[{"type":"inst", "id":249, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":318}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"diag_block_out", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":250, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":317}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read2", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":251, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":316}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write2", "Start Cycle":"19", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":495, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":313}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"496"}]}, {"type":"inst", "id":496, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"24", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"24", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":47, "name":"gefa.B44", "children":[{"type":"inst", "id":252, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":324}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write2", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":253, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":324}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read2", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":497, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":321}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"498"}]}, {"type":"inst", "id":498, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"20", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"20", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":48, "name":"gefa.B45", "children":[{"type":"inst", "id":254, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write2", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":255, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":256, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":257, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":258, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":259, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":260, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":261, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":262, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":263, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":264, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":265, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":266, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":267, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":268, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":269, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":270, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":271, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":272, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":273, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":274, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":275, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":276, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":277, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":278, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":279, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":280, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":281, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":282, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":283, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":284, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":285, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":286, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":331}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":499, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":328}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"500"}]}, {"type":"inst", "id":500, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"20", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"20", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":49, "name":"gefa.B46", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":50, "name":"gefa.B47", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":51, "name":"gefa.B48", "children":[{"type":"inst", "id":287, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"top_block", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":288, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":289, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":290, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":291, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":292, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":293, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":294, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":295, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":296, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":297, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":298, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":299, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":300, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":301, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":302, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":303, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":304, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":305, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":306, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":307, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":308, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":309, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":310, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":311, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":312, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":313, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":314, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":315, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":316, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":317, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":318, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":319, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":360}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":501, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":357}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"502"}]}, {"type":"inst", "id":502, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"20", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"20", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":52, "name":"gefa.B49", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":53, "name":"gefa.B50", "children":[{"type":"inst", "id":320, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":370}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"col_order", "Start Cycle":"23", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":321, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":372}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"ipvt", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":322, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":372}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"col_order", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":323, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":373}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"col_order", "Start Cycle":"25", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":324, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"col_order", "Start Cycle":"26", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":325, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"35", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":326, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":327, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":328, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":329, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":330, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":331, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":332, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":333, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":334, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":335, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":336, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":337, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":338, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":339, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":340, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":341, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":342, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":343, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":344, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":345, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":346, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":347, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":348, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":349, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":350, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":351, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":352, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":353, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":354, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":355, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":356, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":384}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"36", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":503, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":366}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"57"}]}, {"type":"inst", "id":504, "name":"End", "details":[{"type":"table", "Start Cycle":"47", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"47", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":54, "name":"gefa.B51", "children":[{"type":"inst", "id":357, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":379}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"diag_block_out", "Start Cycle":"18", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":358, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":359, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":360, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":361, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":362, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":363, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":364, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":365, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":366, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":367, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":368, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":369, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":370, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":371, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":372, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_write3", "Start Cycle":"28", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":373, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"col_order", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":374, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"16", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":375, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":376, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":377, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":378, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":379, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":380, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":381, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":382, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":383, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":384, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":385, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":386, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":387, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":388, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":389, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":390, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":391, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":383}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read3", "Start Cycle":"17", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":505, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":375}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"506"}]}, {"type":"inst", "id":506, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"33", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"33", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":55, "name":"gefa.B52", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":56, "name":"gefa.B53", "children":[{"type":"inst", "id":392, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write3", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":393, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":394, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":395, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":396, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":397, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":398, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":399, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":400, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":401, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":402, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":403, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":404, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":405, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":406, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":407, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":408, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":409, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":410, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":411, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":412, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":413, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":414, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":415, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":416, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":417, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":418, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":419, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":420, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":421, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":422, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":423, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":424, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":390}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"tmp_block_read3", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":507, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":387}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"508"}]}, {"type":"inst", "id":508, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"20", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"20", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":57, "name":"gefa.B54", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":58, "name":"gefa.B55", "children":[{"type":"inst", "id":425, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":397}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_write3", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":426, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":397}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_block_out", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":509, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":394}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"510"}]}, {"type":"inst", "id":510, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"20", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"20", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":59, "name":"gefa.B56", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":60, "name":"gefa.B57", "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"61"}]}, {"type":"bb", "id":61, "name":"gefa.B58", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":62, "name":"gefa.B59", "children":[{"type":"inst", "id":427, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"top_block_out", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":428, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"160", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":511, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"512"}]}, {"type":"inst", "id":512, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"180", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"180", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":63, "name":"gefa.B60", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":64, "name":"gefa.B61", "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"65"}]}, {"type":"bb", "id":65, "name":"gefa.B62", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":66, "name":"gefa.B63", "children":[{"type":"inst", "id":429, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block_out", "Start Cycle":"9", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":430, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"18", "Latency":"160", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":513, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"514"}]}, {"type":"inst", "id":514, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"178", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"178", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":67, "name":"gefa.B64", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":68, "name":"gefa.B65", "details":[{"type":"table", "Latency":"5", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":69, "name":"gefa.B66", "details":[{"type":"table", "Latency":"9", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"72"}]}, {"type":"bb", "id":70, "name":"gefa.B67", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":71, "name":"gefa.B68", "children":[{"type":"inst", "id":431, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":525}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"582", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":432, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":532}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_block_out", "Start Cycle":"610", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":433, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":532}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_block_out", "Start Cycle":"610", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":515, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":520}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"516"}]}, {"type":"inst", "id":516, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"615", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"615", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":72, "name":"gefa.B69", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":73, "name":"gefa.B70", "details":[{"type":"table", "Latency":"9", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"86"}]}, {"type":"bb", "id":74, "name":"gefa.B71", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":75, "name":"gefa.B72", "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"76"}]}, {"type":"bb", "id":76, "name":"gefa.B73", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":77, "name":"gefa.B74", "children":[{"type":"inst", "id":434, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"13", "Latency":"582", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":435, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":44}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_block", "Start Cycle":"605", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":517, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"518"}]}, {"type":"inst", "id":518, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"610", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"610", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":78, "name":"gefa.B75", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":79, "name":"gefa.B76", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"520"}]}, {"type":"bb", "id":80, "name":"gefa.B77", "children":[{"type":"inst", "id":436, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_block", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":437, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_block_out", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":438, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_block", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":439, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_block_out", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":440, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_block", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":441, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_block_out", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":442, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_block", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":443, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_block_out", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":444, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_block", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":445, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_block_out", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":446, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_block", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":447, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_block_out", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":448, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_block", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":449, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_block_out", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":450, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_block", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":451, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":446}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_block_out", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":519, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":520, "name":"End", "details":[{"type":"table", "Start Cycle":"19", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"19", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":81, "name":"gefa.B78", "children":[{"type":"inst", "id":452, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":97}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_block_out", "Start Cycle":"7", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":453, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":98}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"top_block_out", "Start Cycle":"7", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":521, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":436}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"522"}]}, {"type":"inst", "id":522, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"35", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"35", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":82, "name":"gefa.B79", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":83, "name":"gefa.B80", "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"84"}]}, {"type":"bb", "id":84, "name":"gefa.B81", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":85, "name":"gefa.B82", "children":[{"type":"inst", "id":454, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_block_out", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":455, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":69}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"160", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":523, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"524"}]}, {"type":"inst", "id":524, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"180", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"180", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":86, "name":"gefa.B83", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":87, "name":"gefa.B84", "children":[{"type":"inst", "id":456, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":551}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"22", "Latency":"582", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":457, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":558}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"610", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":458, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":558}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_block_out", "Start Cycle":"610", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":525, "name":"Loop Input", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":546}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"526"}]}, {"type":"inst", "id":526, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"615", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"615", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":88, "name":"gefa.B85", "children":[{"type":"inst", "id":459, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":233}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":460, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":228}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"ipvt", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":461, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":229}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"col_order", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":462, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":230}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"col_order", "Start Cycle":"17", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":463, "name":"Store", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":233}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"scale_factors", "Start Cycle":"48", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":527, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":528, "name":"End", "details":[{"type":"table", "Start Cycle":"53", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"53"}]}, {"type":"bb", "id":89, "name":"gefa.B86", "children":[{"type":"inst", "id":464, "name":"Load", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":251}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"tmp_block_read", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":529, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":530, "name":"End", "details":[{"type":"table", "Start Cycle":"13", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"13"}]}, {"type":"memtype", "id":531, "name":"Local Memory", "children":[{"type":"memsys", "id":532, "name":"tmp_block_write", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":195}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n4096B implemented"}], "Requested size":"4096 bytes", "Implemented size":"4096 bytes", "Number of banks":"8", "Bank width":"64 bits", "Bank depth":"64 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":573, "name":"tmp_block_read", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":196}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n65536B implemented"}], "Requested size":"4096 bytes", "Implemented size":"65536 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"32 words", "Total replication":"16", "Additional Information":"Replicated 16 times to efficiently support multiple accesses", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":639, "name":"tmp_scale_col", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":215}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"128B requested\\n128B implemented"}], "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"32 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":643, "name":"col_order", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":216}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"128B requested\\n128B implemented"}], "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"1 word", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":649, "name":"current_col", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":222}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"128B requested\\n128B implemented"}], "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"1 word", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":654, "name":"tmp_block_write2", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":291}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n32768B implemented"}], "Requested size":"4096 bytes", "Implemented size":"32768 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"32 words", "Total replication":"8", "Additional Information":[{"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"357"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":659, "name":"tmp_block_read2", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":292}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n32768B implemented"}], "Requested size":"4096 bytes", "Implemented size":"32768 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"32 words", "Total replication":"8", "Additional Information":[{"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"328"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":664, "name":"tmp_block_read3", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":354}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n32768B implemented"}], "Requested size":"4096 bytes", "Implemented size":"32768 bytes", "Number of banks":"32", "Bank width":"32 bits", "Bank depth":"32 words", "Total replication":"8", "Additional Information":[{"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"394"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":793, "name":"tmp_block_write3", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":355}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n32768B implemented"}], "Requested size":"4096 bytes", "Implemented size":"32768 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"32 words", "Total replication":"8", "Additional Information":[{"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"65"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":798, "name":"col_order", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":367}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"128B requested\\n128B implemented"}], "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"1 word", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":804, "name":"diag_block", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":469}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n4096B implemented"}], "Requested size":"4096 bytes", "Implemented size":"4096 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"32 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":808, "name":"diag_block_out", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":470}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n4096B implemented"}], "Requested size":"4096 bytes", "Implemented size":"4096 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"64 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":814, "name":"scale_factors", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":474}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"128B requested\\n128B implemented"}], "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"32 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":818, "name":"ipvt", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":475}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"128B requested\\n128B implemented"}], "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"1 word", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":824, "name":"top_block", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":494}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n65536B implemented"}], "Requested size":"4096 bytes", "Implemented size":"65536 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"32 words", "Total replication":"16", "Additional Information":[{"type":"text", "text":"16 independent copies of this memory were created to enable simultaneous execution of 16 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"366"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":828, "name":"left_block", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":495}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n1048576B implemented"}], "Requested size":"4096 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"64 words", "Total replication":"256", "Additional Information":[{"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"304"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Replicated 32 times to efficiently support multiple accesses"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":863, "name":"top_block_out", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":496}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n16384B implemented"}], "Requested size":"4096 bytes", "Implemented size":"16384 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"32 words", "Total replication":"4", "Additional Information":[{"type":"text", "text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"65"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":867, "name":"left_block_out", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":497}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n65536B implemented"}], "Requested size":"4096 bytes", "Implemented size":"65536 bytes", "Number of banks":"32", "Bank width":"512 bits", "Bank depth":"2 words", "Total replication":"16", "Additional Information":[{"type":"text", "text":"16 independent copies of this memory were created to enable simultaneous execution of 16 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"492"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":964, "name":"top_block_out", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":516}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n65536B implemented"}], "Requested size":"4096 bytes", "Implemented size":"65536 bytes", "Number of banks":"2", "Bank width":"2048 bits", "Bank depth":"8 words", "Total replication":"16", "Additional Information":[{"type":"text", "text":"16 independent copies of this memory were created to enable simultaneous execution of 16 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"513"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":971, "name":"left_block_out", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":540}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n32768B implemented"}], "Requested size":"4096 bytes", "Implemented size":"32768 bytes", "Number of banks":"2", "Bank width":"2048 bits", "Bank depth":"8 words", "Total replication":"8", "Additional Information":[{"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"65"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":978, "name":"current_block", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":542}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n262144B implemented"}], "Requested size":"4096 bytes", "Implemented size":"262144 bytes", "Number of banks":"1", "Bank width":"512 bits", "Bank depth":"64 words", "Total replication":"64", "Additional Information":[{"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"65"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Replicated 8 times to efficiently support multiple accesses"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":989, "name":"current_block_out", "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":543}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"4096B requested\\n32768B implemented"}], "Requested size":"4096 bytes", "Implemented size":"32768 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"8 words", "Total replication":"8", "Additional Information":[{"type":"text", "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"538"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":1014, "name":"host", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":133, "to":532}, {"from":134, "to":532}, {"from":139, "to":532}, {"from":532, "to":185}, {"from":142, "to":532}, {"from":532, "to":186}, {"from":145, "to":532}, {"from":532, "to":187}, {"from":148, "to":532}, {"from":532, "to":188}, {"from":151, "to":532}, {"from":532, "to":189}, {"from":154, "to":532}, {"from":532, "to":190}, {"from":532, "to":191}, {"from":157, "to":532}, {"from":532, "to":192}, {"from":160, "to":532}, {"from":532, "to":193}, {"from":163, "to":532}, {"from":532, "to":194}, {"from":166, "to":532}, {"from":532, "to":195}, {"from":169, "to":532}, {"from":532, "to":196}, {"from":172, "to":532}, {"from":532, "to":197}, {"from":175, "to":532}, {"from":532, "to":198}, {"from":178, "to":532}, {"from":532, "to":199}, {"from":181, "to":532}, {"from":532, "to":200}, {"from":184, "to":532}, {"from":94, "to":573}, {"from":201, "to":573}, {"from":573, "to":96}, {"from":573, "to":97}, {"from":573, "to":140}, {"from":573, "to":464}, {"from":573, "to":98}, {"from":573, "to":141}, {"from":573, "to":202}, {"from":573, "to":99}, {"from":573, "to":143}, {"from":573, "to":100}, {"from":573, "to":144}, {"from":573, "to":101}, {"from":573, "to":146}, {"from":573, "to":459}, {"from":573, "to":102}, {"from":573, "to":147}, {"from":573, "to":103}, {"from":573, "to":135}, {"from":573, "to":149}, {"from":573, "to":104}, {"from":573, "to":150}, {"from":573, "to":105}, {"from":573, "to":152}, {"from":573, "to":106}, {"from":573, "to":153}, {"from":573, "to":107}, {"from":573, "to":155}, {"from":573, "to":108}, {"from":573, "to":156}, {"from":573, "to":109}, {"from":573, "to":158}, {"from":573, "to":110}, {"from":573, "to":159}, {"from":573, "to":111}, {"from":573, "to":161}, {"from":573, "to":112}, {"from":573, "to":162}, {"from":573, "to":113}, {"from":573, "to":164}, {"from":573, "to":114}, {"from":573, "to":165}, {"from":573, "to":115}, {"from":573, "to":167}, {"from":573, "to":116}, {"from":573, "to":168}, {"from":573, "to":117}, {"from":573, "to":170}, {"from":573, "to":118}, {"from":573, "to":171}, {"from":573, "to":119}, {"from":573, "to":173}, {"from":573, "to":120}, {"from":573, "to":174}, {"from":573, "to":121}, {"from":573, "to":176}, {"from":573, "to":122}, {"from":573, "to":177}, {"from":573, "to":123}, {"from":573, "to":179}, {"from":573, "to":124}, {"from":573, "to":180}, {"from":573, "to":125}, {"from":573, "to":182}, {"from":573, "to":126}, {"from":573, "to":183}, {"from":573, "to":127}, {"from":573, "to":137}, {"from":639, "to":138}, {"from":132, "to":639}, {"from":643, "to":130}, {"from":643, "to":136}, {"from":95, "to":643}, {"from":461, "to":643}, {"from":462, "to":643}, {"from":649, "to":129}, {"from":649, "to":131}, {"from":128, "to":649}, {"from":248, "to":654}, {"from":251, "to":654}, {"from":654, "to":252}, {"from":654, "to":254}, {"from":659, "to":247}, {"from":659, "to":250}, {"from":253, "to":659}, {"from":245, "to":659}, {"from":664, "to":325}, {"from":664, "to":374}, {"from":393, "to":664}, {"from":664, "to":326}, {"from":664, "to":375}, {"from":394, "to":664}, {"from":664, "to":327}, {"from":664, "to":376}, {"from":395, "to":664}, {"from":664, "to":328}, {"from":664, "to":377}, {"from":396, "to":664}, {"from":664, "to":329}, {"from":664, "to":378}, {"from":397, "to":664}, {"from":664, "to":330}, {"from":664, "to":379}, {"from":398, "to":664}, {"from":664, "to":331}, {"from":664, "to":380}, {"from":399, "to":664}, {"from":664, "to":332}, {"from":664, "to":381}, {"from":400, "to":664}, {"from":664, "to":333}, {"from":664, "to":382}, {"from":401, "to":664}, {"from":664, "to":334}, {"from":664, "to":383}, {"from":402, "to":664}, {"from":664, "to":335}, {"from":664, "to":384}, {"from":403, "to":664}, {"from":664, "to":336}, {"from":664, "to":385}, {"from":404, "to":664}, {"from":664, "to":337}, {"from":664, "to":386}, {"from":405, "to":664}, {"from":664, "to":338}, {"from":664, "to":387}, {"from":406, "to":664}, {"from":664, "to":339}, {"from":664, "to":388}, {"from":407, "to":664}, {"from":664, "to":340}, {"from":664, "to":389}, {"from":408, "to":664}, {"from":664, "to":341}, {"from":664, "to":390}, {"from":409, "to":664}, {"from":664, "to":342}, {"from":664, "to":391}, {"from":410, "to":664}, {"from":664, "to":343}, {"from":664, "to":358}, {"from":411, "to":664}, {"from":664, "to":344}, {"from":664, "to":359}, {"from":412, "to":664}, {"from":664, "to":345}, {"from":664, "to":360}, {"from":413, "to":664}, {"from":664, "to":346}, {"from":664, "to":361}, {"from":414, "to":664}, {"from":664, "to":347}, {"from":664, "to":362}, {"from":415, "to":664}, {"from":664, "to":348}, {"from":664, "to":363}, {"from":416, "to":664}, {"from":664, "to":349}, {"from":664, "to":364}, {"from":417, "to":664}, {"from":664, "to":350}, {"from":664, "to":365}, {"from":418, "to":664}, {"from":664, "to":351}, {"from":664, "to":366}, {"from":419, "to":664}, {"from":664, "to":352}, {"from":664, "to":367}, {"from":420, "to":664}, {"from":664, "to":353}, {"from":664, "to":368}, {"from":421, "to":664}, {"from":664, "to":354}, {"from":664, "to":369}, {"from":422, "to":664}, {"from":664, "to":355}, {"from":664, "to":370}, {"from":423, "to":664}, {"from":664, "to":356}, {"from":664, "to":371}, {"from":424, "to":664}, {"from":288, "to":664}, {"from":289, "to":664}, {"from":290, "to":664}, {"from":291, "to":664}, {"from":292, "to":664}, {"from":293, "to":664}, {"from":294, "to":664}, {"from":295, "to":664}, {"from":296, "to":664}, {"from":297, "to":664}, {"from":298, "to":664}, {"from":299, "to":664}, {"from":300, "to":664}, {"from":301, "to":664}, {"from":302, "to":664}, {"from":303, "to":664}, {"from":304, "to":664}, {"from":305, "to":664}, {"from":306, "to":664}, {"from":307, "to":664}, {"from":308, "to":664}, {"from":309, "to":664}, {"from":310, "to":664}, {"from":311, "to":664}, {"from":312, "to":664}, {"from":313, "to":664}, {"from":314, "to":664}, {"from":315, "to":664}, {"from":316, "to":664}, {"from":317, "to":664}, {"from":318, "to":664}, {"from":319, "to":664}, {"from":372, "to":793}, {"from":793, "to":392}, {"from":793, "to":425}, {"from":798, "to":324}, {"from":798, "to":373}, {"from":320, "to":798}, {"from":322, "to":798}, {"from":323, "to":798}, {"from":804, "to":93}, {"from":91, "to":804}, {"from":204, "to":808}, {"from":808, "to":205}, {"from":808, "to":357}, {"from":203, "to":808}, {"from":808, "to":249}, {"from":814, "to":246}, {"from":463, "to":814}, {"from":818, "to":321}, {"from":818, "to":207}, {"from":92, "to":818}, {"from":460, "to":818}, {"from":824, "to":287}, {"from":212, "to":824}, {"from":828, "to":213}, {"from":828, "to":214}, {"from":828, "to":215}, {"from":828, "to":216}, {"from":828, "to":217}, {"from":828, "to":218}, {"from":828, "to":219}, {"from":828, "to":220}, {"from":828, "to":221}, {"from":828, "to":222}, {"from":828, "to":223}, {"from":828, "to":224}, {"from":828, "to":225}, {"from":828, "to":226}, {"from":828, "to":227}, {"from":828, "to":228}, {"from":828, "to":229}, {"from":828, "to":230}, {"from":828, "to":231}, {"from":828, "to":232}, {"from":828, "to":233}, {"from":828, "to":234}, {"from":828, "to":235}, {"from":828, "to":236}, {"from":828, "to":237}, {"from":828, "to":238}, {"from":828, "to":239}, {"from":828, "to":240}, {"from":828, "to":241}, {"from":828, "to":242}, {"from":828, "to":243}, {"from":828, "to":244}, {"from":210, "to":828}, {"from":863, "to":427}, {"from":426, "to":863}, {"from":867, "to":429}, {"from":255, "to":867}, {"from":256, "to":867}, {"from":257, "to":867}, {"from":258, "to":867}, {"from":259, "to":867}, {"from":260, "to":867}, {"from":261, "to":867}, {"from":262, "to":867}, {"from":263, "to":867}, {"from":264, "to":867}, {"from":265, "to":867}, {"from":266, "to":867}, {"from":267, "to":867}, {"from":268, "to":867}, {"from":269, "to":867}, {"from":270, "to":867}, {"from":271, "to":867}, {"from":272, "to":867}, {"from":273, "to":867}, {"from":274, "to":867}, {"from":275, "to":867}, {"from":276, "to":867}, {"from":277, "to":867}, {"from":278, "to":867}, {"from":279, "to":867}, {"from":280, "to":867}, {"from":281, "to":867}, {"from":282, "to":867}, {"from":283, "to":867}, {"from":284, "to":867}, {"from":285, "to":867}, {"from":286, "to":867}, {"from":964, "to":453}, {"from":432, "to":964}, {"from":433, "to":964}, {"from":971, "to":452}, {"from":457, "to":971}, {"from":458, "to":971}, {"from":978, "to":436}, {"from":978, "to":438}, {"from":978, "to":440}, {"from":978, "to":442}, {"from":978, "to":444}, {"from":978, "to":446}, {"from":978, "to":448}, {"from":978, "to":450}, {"from":435, "to":978}, {"from":989, "to":454}, {"from":437, "to":989}, {"from":439, "to":989}, {"from":441, "to":989}, {"from":443, "to":989}, {"from":445, "to":989}, {"from":447, "to":989}, {"from":449, "to":989}, {"from":451, "to":989}, {"from":68, "to":4}, {"from":68, "to":5}, {"from":3, "to":5}, {"from":7, "to":6}, {"from":5, "to":6}, {"from":466, "to":7}, {"from":466, "to":465}, {"from":6, "to":465}, {"from":90, "to":466}, {"from":91, "to":466}, {"from":7, "to":9}, {"from":470, "to":467}, {"from":92, "to":468}, {"from":470, "to":469}, {"from":9, "to":469}, {"from":94, "to":470}, {"from":21, "to":12}, {"from":21, "to":471}, {"from":468, "to":471}, {"from":95, "to":472}, {"from":129, "to":472}, {"from":14, "to":14}, {"from":472, "to":14}, {"from":474, "to":15}, {"from":474, "to":473}, {"from":528, "to":473}, {"from":132, "to":474}, {"from":133, "to":474}, {"from":476, "to":475}, {"from":15, "to":475}, {"from":134, "to":476}, {"from":135, "to":476}, {"from":478, "to":18}, {"from":478, "to":477}, {"from":530, "to":477}, {"from":139, "to":478}, {"from":142, "to":478}, {"from":145, "to":478}, {"from":148, "to":478}, {"from":151, "to":478}, {"from":154, "to":478}, {"from":157, "to":478}, {"from":160, "to":478}, {"from":163, "to":478}, {"from":166, "to":478}, {"from":169, "to":478}, {"from":172, "to":478}, {"from":175, "to":478}, {"from":178, "to":478}, {"from":181, "to":478}, {"from":184, "to":478}, {"from":480, "to":479}, {"from":18, "to":479}, {"from":201, "to":480}, {"from":480, "to":21}, {"from":482, "to":481}, {"from":12, "to":481}, {"from":203, "to":482}, {"from":204, "to":482}, {"from":482, "to":23}, {"from":486, "to":24}, {"from":26, "to":25}, {"from":24, "to":25}, {"from":484, "to":26}, {"from":484, "to":483}, {"from":25, "to":483}, {"from":205, "to":484}, {"from":206, "to":484}, {"from":26, "to":28}, {"from":486, "to":485}, {"from":23, "to":485}, {"from":207, "to":486}, {"from":208, "to":486}, {"from":67, "to":30}, {"from":67, "to":31}, {"from":28, "to":31}, {"from":33, "to":32}, {"from":31, "to":32}, {"from":488, "to":33}, {"from":488, "to":487}, {"from":32, "to":487}, {"from":209, "to":488}, {"from":210, "to":488}, {"from":33, "to":35}, {"from":37, "to":36}, {"from":35, "to":36}, {"from":490, "to":37}, {"from":490, "to":489}, {"from":36, "to":489}, {"from":211, "to":490}, {"from":212, "to":490}, {"from":37, "to":39}, {"from":492, "to":40}, {"from":492, "to":491}, {"from":39, "to":491}, {"from":245, "to":492}, {"from":498, "to":42}, {"from":42, "to":43}, {"from":42, "to":493}, {"from":40, "to":493}, {"from":248, "to":494}, {"from":496, "to":45}, {"from":496, "to":495}, {"from":494, "to":495}, {"from":251, "to":496}, {"from":498, "to":497}, {"from":45, "to":497}, {"from":253, "to":498}, {"from":500, "to":499}, {"from":43, "to":499}, {"from":255, "to":500}, {"from":256, "to":500}, {"from":257, "to":500}, {"from":258, "to":500}, {"from":259, "to":500}, {"from":260, "to":500}, {"from":261, "to":500}, {"from":262, "to":500}, {"from":263, "to":500}, {"from":264, "to":500}, {"from":265, "to":500}, {"from":266, "to":500}, {"from":267, "to":500}, {"from":268, "to":500}, {"from":269, "to":500}, {"from":270, "to":500}, {"from":271, "to":500}, {"from":272, "to":500}, {"from":273, "to":500}, {"from":274, "to":500}, {"from":275, "to":500}, {"from":276, "to":500}, {"from":277, "to":500}, {"from":278, "to":500}, {"from":279, "to":500}, {"from":280, "to":500}, {"from":281, "to":500}, {"from":282, "to":500}, {"from":283, "to":500}, {"from":284, "to":500}, {"from":285, "to":500}, {"from":286, "to":500}, {"from":500, "to":49}, {"from":502, "to":50}, {"from":502, "to":501}, {"from":49, "to":501}, {"from":288, "to":502}, {"from":289, "to":502}, {"from":290, "to":502}, {"from":291, "to":502}, {"from":292, "to":502}, {"from":293, "to":502}, {"from":294, "to":502}, {"from":295, "to":502}, {"from":296, "to":502}, {"from":297, "to":502}, {"from":298, "to":502}, {"from":299, "to":502}, {"from":300, "to":502}, {"from":301, "to":502}, {"from":302, "to":502}, {"from":303, "to":502}, {"from":304, "to":502}, {"from":305, "to":502}, {"from":306, "to":502}, {"from":307, "to":502}, {"from":308, "to":502}, {"from":309, "to":502}, {"from":310, "to":502}, {"from":311, "to":502}, {"from":312, "to":502}, {"from":313, "to":502}, {"from":314, "to":502}, {"from":315, "to":502}, {"from":316, "to":502}, {"from":317, "to":502}, {"from":318, "to":502}, {"from":319, "to":502}, {"from":57, "to":52}, {"from":57, "to":503}, {"from":50, "to":503}, {"from":325, "to":504}, {"from":326, "to":504}, {"from":327, "to":504}, {"from":328, "to":504}, {"from":329, "to":504}, {"from":330, "to":504}, {"from":331, "to":504}, {"from":332, "to":504}, {"from":333, "to":504}, {"from":334, "to":504}, {"from":335, "to":504}, {"from":336, "to":504}, {"from":337, "to":504}, {"from":338, "to":504}, {"from":339, "to":504}, {"from":340, "to":504}, {"from":341, "to":504}, {"from":342, "to":504}, {"from":343, "to":504}, {"from":344, "to":504}, {"from":345, "to":504}, {"from":346, "to":504}, {"from":347, "to":504}, {"from":348, "to":504}, {"from":349, "to":504}, {"from":350, "to":504}, {"from":351, "to":504}, {"from":352, "to":504}, {"from":353, "to":504}, {"from":354, "to":504}, {"from":355, "to":504}, {"from":356, "to":504}, {"from":506, "to":505}, {"from":504, "to":505}, {"from":372, "to":506}, {"from":374, "to":506}, {"from":375, "to":506}, {"from":376, "to":506}, {"from":377, "to":506}, {"from":378, "to":506}, {"from":379, "to":506}, {"from":380, "to":506}, {"from":381, "to":506}, {"from":382, "to":506}, {"from":383, "to":506}, {"from":384, "to":506}, {"from":385, "to":506}, {"from":386, "to":506}, {"from":387, "to":506}, {"from":388, "to":506}, {"from":389, "to":506}, {"from":390, "to":506}, {"from":391, "to":506}, {"from":506, "to":55}, {"from":508, "to":507}, {"from":55, "to":507}, {"from":393, "to":508}, {"from":394, "to":508}, {"from":395, "to":508}, {"from":396, "to":508}, {"from":397, "to":508}, {"from":398, "to":508}, {"from":399, "to":508}, {"from":400, "to":508}, {"from":401, "to":508}, {"from":402, "to":508}, {"from":403, "to":508}, {"from":404, "to":508}, {"from":405, "to":508}, {"from":406, "to":508}, {"from":407, "to":508}, {"from":408, "to":508}, {"from":409, "to":508}, {"from":410, "to":508}, {"from":411, "to":508}, {"from":412, "to":508}, {"from":413, "to":508}, {"from":414, "to":508}, {"from":415, "to":508}, {"from":416, "to":508}, {"from":417, "to":508}, {"from":418, "to":508}, {"from":419, "to":508}, {"from":420, "to":508}, {"from":421, "to":508}, {"from":422, "to":508}, {"from":423, "to":508}, {"from":424, "to":508}, {"from":508, "to":57}, {"from":510, "to":509}, {"from":52, "to":509}, {"from":426, "to":510}, {"from":510, "to":59}, {"from":61, "to":60}, {"from":59, "to":60}, {"from":512, "to":61}, {"from":512, "to":511}, {"from":60, "to":511}, {"from":427, "to":512}, {"from":428, "to":512}, {"from":61, "to":63}, {"from":65, "to":64}, {"from":63, "to":64}, {"from":514, "to":65}, {"from":514, "to":513}, {"from":64, "to":513}, {"from":429, "to":514}, {"from":430, "to":514}, {"from":65, "to":67}, {"from":72, "to":68}, {"from":72, "to":69}, {"from":30, "to":69}, {"from":516, "to":70}, {"from":516, "to":515}, {"from":69, "to":515}, {"from":431, "to":516}, {"from":432, "to":516}, {"from":433, "to":516}, {"from":86, "to":72}, {"from":86, "to":73}, {"from":70, "to":73}, {"from":526, "to":74}, {"from":76, "to":75}, {"from":74, "to":75}, {"from":518, "to":76}, {"from":518, "to":517}, {"from":75, "to":517}, {"from":434, "to":518}, {"from":435, "to":518}, {"from":76, "to":78}, {"from":520, "to":79}, {"from":78, "to":79}, {"from":522, "to":519}, {"from":437, "to":520}, {"from":439, "to":520}, {"from":441, "to":520}, {"from":443, "to":520}, {"from":445, "to":520}, {"from":447, "to":520}, {"from":449, "to":520}, {"from":451, "to":520}, {"from":522, "to":521}, {"from":79, "to":521}, {"from":452, "to":522}, {"from":453, "to":522}, {"from":520, "to":82}, {"from":84, "to":83}, {"from":82, "to":83}, {"from":524, "to":84}, {"from":524, "to":523}, {"from":83, "to":523}, {"from":454, "to":524}, {"from":455, "to":524}, {"from":84, "to":86}, {"from":526, "to":525}, {"from":73, "to":525}, {"from":456, "to":526}, {"from":457, "to":526}, {"from":458, "to":526}, {"from":14, "to":527}, {"from":460, "to":528}, {"from":462, "to":528}, {"from":463, "to":528}, {"from":476, "to":529}, {"from":464, "to":530}, {"from":465, "to":90}, {"from":90, "to":91}, {"from":467, "to":92}, {"from":469, "to":93}, {"from":93, "to":94}, {"from":471, "to":95}, {"from":471, "to":96}, {"from":471, "to":97}, {"from":471, "to":98}, {"from":471, "to":99}, {"from":471, "to":100}, {"from":471, "to":101}, {"from":471, "to":102}, {"from":471, "to":103}, {"from":471, "to":104}, {"from":471, "to":105}, {"from":471, "to":106}, {"from":471, "to":107}, {"from":471, "to":108}, {"from":471, "to":109}, {"from":471, "to":110}, {"from":471, "to":111}, {"from":471, "to":112}, {"from":471, "to":113}, {"from":471, "to":114}, {"from":471, "to":115}, {"from":471, "to":116}, {"from":471, "to":117}, {"from":471, "to":118}, {"from":471, "to":119}, {"from":471, "to":120}, {"from":471, "to":121}, {"from":471, "to":122}, {"from":471, "to":123}, {"from":471, "to":124}, {"from":471, "to":125}, {"from":471, "to":126}, {"from":471, "to":127}, {"from":96, "to":128}, {"from":97, "to":128}, {"from":98, "to":128}, {"from":99, "to":128}, {"from":100, "to":128}, {"from":101, "to":128}, {"from":102, "to":128}, {"from":103, "to":128}, {"from":104, "to":128}, {"from":105, "to":128}, {"from":106, "to":128}, {"from":107, "to":128}, {"from":108, "to":128}, {"from":109, "to":128}, {"from":110, "to":128}, {"from":111, "to":128}, {"from":112, "to":128}, {"from":113, "to":128}, {"from":114, "to":128}, {"from":115, "to":128}, {"from":116, "to":128}, {"from":117, "to":128}, {"from":118, "to":128}, {"from":119, "to":128}, {"from":120, "to":128}, {"from":121, "to":128}, {"from":122, "to":128}, {"from":123, "to":128}, {"from":124, "to":128}, {"from":125, "to":128}, {"from":126, "to":128}, {"from":127, "to":128}, {"from":128, "to":129}, {"from":473, "to":130}, {"from":130, "to":131}, {"from":131, "to":132}, {"from":131, "to":133}, {"from":475, "to":134}, {"from":475, "to":135}, {"from":477, "to":136}, {"from":136, "to":137}, {"from":477, "to":138}, {"from":137, "to":139}, {"from":138, "to":139}, {"from":136, "to":140}, {"from":136, "to":141}, {"from":138, "to":142}, {"from":140, "to":142}, {"from":141, "to":142}, {"from":136, "to":143}, {"from":136, "to":144}, {"from":138, "to":145}, {"from":143, "to":145}, {"from":144, "to":145}, {"from":136, "to":146}, {"from":136, "to":147}, {"from":138, "to":148}, {"from":146, "to":148}, {"from":147, "to":148}, {"from":136, "to":149}, {"from":136, "to":150}, {"from":138, "to":151}, {"from":149, "to":151}, {"from":150, "to":151}, {"from":136, "to":152}, {"from":136, "to":153}, {"from":138, "to":154}, {"from":152, "to":154}, {"from":153, "to":154}, {"from":136, "to":155}, {"from":136, "to":156}, {"from":138, "to":157}, {"from":155, "to":157}, {"from":156, "to":157}, {"from":136, "to":158}, {"from":136, "to":159}, {"from":138, "to":160}, {"from":158, "to":160}, {"from":159, "to":160}, {"from":136, "to":161}, {"from":136, "to":162}, {"from":138, "to":163}, {"from":161, "to":163}, {"from":162, "to":163}, {"from":136, "to":164}, {"from":136, "to":165}, {"from":138, "to":166}, {"from":164, "to":166}, {"from":165, "to":166}, {"from":136, "to":167}, {"from":136, "to":168}, {"from":138, "to":169}, {"from":167, "to":169}, {"from":168, "to":169}, {"from":136, "to":170}, {"from":136, "to":171}, {"from":138, "to":172}, {"from":170, "to":172}, {"from":171, "to":172}, {"from":136, "to":173}, {"from":136, "to":174}, {"from":138, "to":175}, {"from":173, "to":175}, {"from":174, "to":175}, {"from":136, "to":176}, {"from":136, "to":177}, {"from":138, "to":178}, {"from":176, "to":178}, {"from":177, "to":178}, {"from":136, "to":179}, {"from":136, "to":180}, {"from":138, "to":181}, {"from":179, "to":181}, {"from":180, "to":181}, {"from":136, "to":182}, {"from":136, "to":183}, {"from":138, "to":184}, {"from":182, "to":184}, {"from":183, "to":184}, {"from":479, "to":185}, {"from":479, "to":186}, {"from":479, "to":187}, {"from":479, "to":188}, {"from":479, "to":189}, {"from":479, "to":190}, {"from":479, "to":191}, {"from":479, "to":192}, {"from":479, "to":193}, {"from":479, "to":194}, {"from":479, "to":195}, {"from":479, "to":196}, {"from":479, "to":197}, {"from":479, "to":198}, {"from":479, "to":199}, {"from":479, "to":200}, {"from":185, "to":201}, {"from":186, "to":201}, {"from":187, "to":201}, {"from":188, "to":201}, {"from":189, "to":201}, {"from":190, "to":201}, {"from":191, "to":201}, {"from":192, "to":201}, {"from":193, "to":201}, {"from":194, "to":201}, {"from":195, "to":201}, {"from":196, "to":201}, {"from":197, "to":201}, {"from":198, "to":201}, {"from":199, "to":201}, {"from":200, "to":201}, {"from":481, "to":202}, {"from":202, "to":203}, {"from":202, "to":204}, {"from":483, "to":205}, {"from":205, "to":206}, {"from":485, "to":207}, {"from":207, "to":208}, {"from":487, "to":209}, {"from":209, "to":210}, {"from":489, "to":211}, {"from":211, "to":212}, {"from":491, "to":213}, {"from":491, "to":214}, {"from":491, "to":215}, {"from":491, "to":216}, {"from":491, "to":217}, {"from":491, "to":218}, {"from":491, "to":219}, {"from":491, "to":220}, {"from":491, "to":221}, {"from":491, "to":222}, {"from":491, "to":223}, {"from":491, "to":224}, {"from":491, "to":225}, {"from":491, "to":226}, {"from":491, "to":227}, {"from":491, "to":228}, {"from":491, "to":229}, {"from":491, "to":230}, {"from":491, "to":231}, {"from":491, "to":232}, {"from":491, "to":233}, {"from":491, "to":234}, {"from":491, "to":235}, {"from":491, "to":236}, {"from":491, "to":237}, {"from":491, "to":238}, {"from":491, "to":239}, {"from":491, "to":240}, {"from":491, "to":241}, {"from":491, "to":242}, {"from":491, "to":243}, {"from":491, "to":244}, {"from":213, "to":245}, {"from":214, "to":245}, {"from":215, "to":245}, {"from":216, "to":245}, {"from":217, "to":245}, {"from":218, "to":245}, {"from":219, "to":245}, {"from":220, "to":245}, {"from":221, "to":245}, {"from":222, "to":245}, {"from":223, "to":245}, {"from":224, "to":245}, {"from":225, "to":245}, {"from":226, "to":245}, {"from":227, "to":245}, {"from":228, "to":245}, {"from":229, "to":245}, {"from":230, "to":245}, {"from":231, "to":245}, {"from":232, "to":245}, {"from":233, "to":245}, {"from":234, "to":245}, {"from":235, "to":245}, {"from":236, "to":245}, {"from":237, "to":245}, {"from":238, "to":245}, {"from":239, "to":245}, {"from":240, "to":245}, {"from":241, "to":245}, {"from":242, "to":245}, {"from":243, "to":245}, {"from":244, "to":245}, {"from":493, "to":246}, {"from":493, "to":247}, {"from":246, "to":248}, {"from":247, "to":248}, {"from":495, "to":249}, {"from":495, "to":250}, {"from":249, "to":251}, {"from":250, "to":251}, {"from":497, "to":252}, {"from":252, "to":253}, {"from":499, "to":254}, {"from":254, "to":255}, {"from":254, "to":256}, {"from":254, "to":257}, {"from":254, "to":258}, {"from":254, "to":259}, {"from":254, "to":260}, {"from":254, "to":261}, {"from":254, "to":262}, {"from":254, "to":263}, {"from":254, "to":264}, {"from":254, "to":265}, {"from":254, "to":266}, {"from":254, "to":267}, {"from":254, "to":268}, {"from":254, "to":269}, {"from":254, "to":270}, {"from":254, "to":271}, {"from":254, "to":272}, {"from":254, "to":273}, {"from":254, "to":274}, {"from":254, "to":275}, {"from":254, "to":276}, {"from":254, "to":277}, {"from":254, "to":278}, {"from":254, "to":279}, {"from":254, "to":280}, {"from":254, "to":281}, {"from":254, "to":282}, {"from":254, "to":283}, {"from":254, "to":284}, {"from":254, "to":285}, {"from":254, "to":286}, {"from":501, "to":287}, {"from":287, "to":288}, {"from":287, "to":289}, {"from":287, "to":290}, {"from":287, "to":291}, {"from":287, "to":292}, {"from":287, "to":293}, {"from":287, "to":294}, {"from":287, "to":295}, {"from":287, "to":296}, {"from":287, "to":297}, {"from":287, "to":298}, {"from":287, "to":299}, {"from":287, "to":300}, {"from":287, "to":301}, {"from":287, "to":302}, {"from":287, "to":303}, {"from":287, "to":304}, {"from":287, "to":305}, {"from":287, "to":306}, {"from":287, "to":307}, {"from":287, "to":308}, {"from":287, "to":309}, {"from":287, "to":310}, {"from":287, "to":311}, {"from":287, "to":312}, {"from":287, "to":313}, {"from":287, "to":314}, {"from":287, "to":315}, {"from":287, "to":316}, {"from":287, "to":317}, {"from":287, "to":318}, {"from":287, "to":319}, {"from":503, "to":320}, {"from":503, "to":321}, {"from":320, "to":322}, {"from":321, "to":322}, {"from":322, "to":323}, {"from":321, "to":323}, {"from":323, "to":324}, {"from":324, "to":325}, {"from":324, "to":326}, {"from":324, "to":327}, {"from":324, "to":328}, {"from":324, "to":329}, {"from":324, "to":330}, {"from":324, "to":331}, {"from":324, "to":332}, {"from":324, "to":333}, {"from":324, "to":334}, {"from":324, "to":335}, {"from":324, "to":336}, {"from":324, "to":337}, {"from":324, "to":338}, {"from":324, "to":339}, {"from":324, "to":340}, {"from":324, "to":341}, {"from":324, "to":342}, {"from":324, "to":343}, {"from":324, "to":344}, {"from":324, "to":345}, {"from":324, "to":346}, {"from":324, "to":347}, {"from":324, "to":348}, {"from":324, "to":349}, {"from":324, "to":350}, {"from":324, "to":351}, {"from":324, "to":352}, {"from":324, "to":353}, {"from":324, "to":354}, {"from":324, "to":355}, {"from":324, "to":356}, {"from":505, "to":357}, {"from":505, "to":358}, {"from":505, "to":359}, {"from":505, "to":360}, {"from":505, "to":361}, {"from":505, "to":362}, {"from":505, "to":363}, {"from":505, "to":364}, {"from":505, "to":365}, {"from":505, "to":366}, {"from":505, "to":367}, {"from":505, "to":368}, {"from":505, "to":369}, {"from":505, "to":370}, {"from":505, "to":371}, {"from":357, "to":372}, {"from":358, "to":372}, {"from":359, "to":372}, {"from":360, "to":372}, {"from":361, "to":372}, {"from":362, "to":372}, {"from":363, "to":372}, {"from":364, "to":372}, {"from":365, "to":372}, {"from":366, "to":372}, {"from":367, "to":372}, {"from":368, "to":372}, {"from":369, "to":372}, {"from":370, "to":372}, {"from":371, "to":372}, {"from":505, "to":373}, {"from":373, "to":374}, {"from":373, "to":375}, {"from":373, "to":376}, {"from":373, "to":377}, {"from":373, "to":378}, {"from":373, "to":379}, {"from":373, "to":380}, {"from":373, "to":381}, {"from":373, "to":382}, {"from":373, "to":383}, {"from":373, "to":384}, {"from":373, "to":385}, {"from":373, "to":386}, {"from":373, "to":387}, {"from":373, "to":388}, {"from":373, "to":389}, {"from":373, "to":390}, {"from":373, "to":391}, {"from":507, "to":392}, {"from":392, "to":393}, {"from":392, "to":394}, {"from":392, "to":395}, {"from":392, "to":396}, {"from":392, "to":397}, {"from":392, "to":398}, {"from":392, "to":399}, {"from":392, "to":400}, {"from":392, "to":401}, {"from":392, "to":402}, {"from":392, "to":403}, {"from":392, "to":404}, {"from":392, "to":405}, {"from":392, "to":406}, {"from":392, "to":407}, {"from":392, "to":408}, {"from":392, "to":409}, {"from":392, "to":410}, {"from":392, "to":411}, {"from":392, "to":412}, {"from":392, "to":413}, {"from":392, "to":414}, {"from":392, "to":415}, {"from":392, "to":416}, {"from":392, "to":417}, {"from":392, "to":418}, {"from":392, "to":419}, {"from":392, "to":420}, {"from":392, "to":421}, {"from":392, "to":422}, {"from":392, "to":423}, {"from":392, "to":424}, {"from":509, "to":425}, {"from":425, "to":426}, {"from":511, "to":427}, {"from":427, "to":428}, {"from":513, "to":429}, {"from":429, "to":430}, {"from":515, "to":431}, {"from":431, "to":432}, {"from":431, "to":433}, {"from":517, "to":434}, {"from":434, "to":435}, {"from":519, "to":436}, {"from":436, "to":437}, {"from":519, "to":438}, {"from":438, "to":439}, {"from":519, "to":440}, {"from":440, "to":441}, {"from":519, "to":442}, {"from":442, "to":443}, {"from":519, "to":444}, {"from":444, "to":445}, {"from":519, "to":446}, {"from":446, "to":447}, {"from":519, "to":448}, {"from":448, "to":449}, {"from":519, "to":450}, {"from":450, "to":451}, {"from":521, "to":452}, {"from":521, "to":453}, {"from":523, "to":454}, {"from":454, "to":455}, {"from":525, "to":456}, {"from":456, "to":457}, {"from":456, "to":458}, {"from":527, "to":459}, {"from":527, "to":460}, {"from":527, "to":461}, {"from":461, "to":462}, {"from":459, "to":463}, {"from":529, "to":464}, {"from":1014, "to":211}, {"from":428, "to":1014}, {"from":208, "to":1014}, {"from":455, "to":1014}, {"from":206, "to":1014}, {"from":1014, "to":431}, {"from":1014, "to":434}, {"from":1014, "to":209}, {"from":430, "to":1014}, {"from":1014, "to":90}, {"from":1014, "to":456}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: gefa", "data":["", "", ""], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":465}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: gefa.B78"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"gefa.B2", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":468}]], "details":[{"type":"brief", "text":"Out-of-order inner loop"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop.", "details":[{"type":"text", "text":"gefa.B78 (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"436"}]}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":207}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"16X Partially unrolled gefa.B26", "data":["Yes", "~1", "5"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":483}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"484"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}, {"name":"gefa.B28", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":492}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"499"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"505"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"499"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"499"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"505"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"499"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"501"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"505"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"501"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"501"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"505"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"501"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"505"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"505"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"502"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"331"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"360"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"370"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"372"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"372"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"373"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"383"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"383"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"383"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"383"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"383"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"383"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"383"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"383"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"383"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"383"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"383"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"383"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"383"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"383"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"383"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"384"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"390"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"397"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B29, gefa.B33, gefa.B38, gefa.B41, gefa.B45, gefa.B48, gefa.B50, gefa.B55, gefa.B57, gefa.B61. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"504"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"397"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"gefa.B29", "data":["Yes", ">=1", "9"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"16X Partially unrolled gefa.B31", "data":["Yes", "~1", "9"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"499"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"gefa.B33", "data":["Yes", ">=1", "9"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"16X Partially unrolled gefa.B35", "data":["Yes", "~1", "9"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"501"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"gefa.B57", "data":["Yes", ">=1", "9"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"16X Partially unrolled gefa.B59", "data":["Yes", "~1", "6"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"505"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"gefa.B61", "data":["Yes", ">=1", "9"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"16X Partially unrolled gefa.B63", "data":["Yes", "~1", "9"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"507"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"gefa.B48", "data":["Yes", "1", "8"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":357}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":359}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"gefa.B50", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":366}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 by user-constrained concurrency"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":369}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"gefa.B51", "data":["Yes", "1", "8"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":375}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":382}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"gefa.B53", "data":["Yes", "1", "8"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":387}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":389}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"gefa.B55", "data":["Yes", "1", "8"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":394}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":396}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"gefa.B38", "data":["Yes", "1", "9"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":296}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":298}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"gefa.B41", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":304}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 by user-constrained concurrency"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":307}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"gefa.B43", "data":["Yes", "1", "5"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":313}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":315}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"gefa.B44", "data":["Yes", "1", "8"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":321}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":323}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"gefa.B45", "data":["Yes", "1", "8"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":328}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":330}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"gefa.B66", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":513}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"567"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"567"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"437"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"97"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"437"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"98"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"525"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B68, gefa.B70. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"551"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"gefa.B68", "data":["Yes", "~1", "9"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":520}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"525"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":521}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":524}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":529}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":531}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"gefa.B70", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":538}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"567"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"567"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"437"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"97"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"437"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"98"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"446"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"525"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Iteration executed serially across gefa.B84, gefa.B72, gefa.B76, gefa.B80. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"551"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"gefa.B84", "data":["Yes", "~1", "9"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":546}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"551"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":547}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":550}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":555}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":557}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"gefa.B80", "data":["Yes", ">=1", "9"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"16X Partially unrolled gefa.B82", "data":["Yes", "~1", "5"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"gefa.B72", "data":["Yes", ">=1", "9"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"16X Partially unrolled gefa.B74", "data":["Yes", "~1", "9"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"567"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"gefa.B76", "data":["Yes", ">=1", "5"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":423}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":425}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":429}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":431}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":442}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":444}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"gefa.B78", "data":["Yes", "1", "0"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":436}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":93}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":95}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":105}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":107}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":112}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":114}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":123}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":125}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"gefa.B8", "data":["Yes", "1", "8"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":199}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":201}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"gefa.B10", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":213}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 by user-constrained concurrency"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":145}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":156}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":159}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":159}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":159}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":218}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":224}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"gefa.B13", "data":["Yes", "1", "8"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":235}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}, {"name":"gefa.B14", "data":["Yes", "1", "8"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":240}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}, {"name":"gefa.B16", "data":["Yes", "1", "8"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":245}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"478"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"250"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"478"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"250"}]}]}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"478"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"250"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"478"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"250"}]}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":248}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"gefa.B17", "data":["Yes", "1", "5"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":256}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":258}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"gefa.B11", "data":["Yes", "1", "9"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":159}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"gefa.B19", "data":["Yes", "1", "5"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":263}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":265}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"gefa.B3", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":41}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"16X Partially unrolled gefa.B5", "data":["Yes", "~1", "5"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":43}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"472"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"gefa.B22", "data":["Yes", ">=1", "5"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":65}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"16X Partially unrolled gefa.B24", "data":["Yes", "~1", "5"], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":67}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"488"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"gefa.B0":{"name":"gefa.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "gefa.B1":{"name":"gefa.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "gefa.B2":{"name":"gefa.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"468"}]}]}}, "gefa.B3":{"name":"gefa.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"41"}]}]}}, "gefa.B4":{"name":"gefa.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B5":{"name":"gefa.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":611, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"43"}]}]}}, "gefa.B6":{"name":"gefa.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "gefa.B7":{"name":"gefa.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "gefa.B8":{"name":"gefa.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":18, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"199"}]}]}}, "gefa.B9":{"name":"gefa.B9", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "gefa.B10":{"name":"gefa.B10", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"213"}]}]}}, "gefa.B11":{"name":"gefa.B11", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":14, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"159"}]}]}}, "gefa.B12":{"name":"gefa.B12", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B13":{"name":"gefa.B13", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":29, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"235"}]}]}}, "gefa.B14":{"name":"gefa.B14", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"240"}]}]}}, "gefa.B15":{"name":"gefa.B15", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B16":{"name":"gefa.B16", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":32, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"245"}]}]}}, "gefa.B17":{"name":"gefa.B17", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":19, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"256"}]}]}}, "gefa.B18":{"name":"gefa.B18", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B19":{"name":"gefa.B19", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":18, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"263"}]}]}}, "gefa.B20":{"name":"gefa.B20", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "gefa.B21":{"name":"gefa.B21", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "gefa.B22":{"name":"gefa.B22", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"65"}]}]}}, "gefa.B23":{"name":"gefa.B23", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B24":{"name":"gefa.B24", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":178, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"67"}]}]}}, "gefa.B25":{"name":"gefa.B25", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "gefa.B26":{"name":"gefa.B26", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":19, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"483"}]}]}}, "gefa.B27":{"name":"gefa.B27", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "gefa.B28":{"name":"gefa.B28", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"492"}]}]}}, "gefa.B29":{"name":"gefa.B29", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"41"}]}]}}, "gefa.B30":{"name":"gefa.B30", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "gefa.B31":{"name":"gefa.B31", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":611, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"43"}]}]}}, "gefa.B32":{"name":"gefa.B32", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B33":{"name":"gefa.B33", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"41"}]}]}}, "gefa.B34":{"name":"gefa.B34", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "gefa.B35":{"name":"gefa.B35", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":611, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"43"}]}]}}, "gefa.B36":{"name":"gefa.B36", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B37":{"name":"gefa.B37", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B38":{"name":"gefa.B38", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":21, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"296"}]}]}}, "gefa.B39":{"name":"gefa.B39", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "gefa.B40":{"name":"gefa.B40", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B41":{"name":"gefa.B41", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"304"}]}]}}, "gefa.B42":{"name":"gefa.B42", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "gefa.B43":{"name":"gefa.B43", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":24, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"313"}]}]}}, "gefa.B44":{"name":"gefa.B44", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":20, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"321"}]}]}}, "gefa.B45":{"name":"gefa.B45", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":20, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"328"}]}]}}, "gefa.B46":{"name":"gefa.B46", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B47":{"name":"gefa.B47", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B48":{"name":"gefa.B48", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":20, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"357"}]}]}}, "gefa.B49":{"name":"gefa.B49", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B50":{"name":"gefa.B50", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":47, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"366"}]}]}}, "gefa.B51":{"name":"gefa.B51", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":33, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"375"}]}]}}, "gefa.B52":{"name":"gefa.B52", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "gefa.B53":{"name":"gefa.B53", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":20, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"387"}]}]}}, "gefa.B54":{"name":"gefa.B54", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "gefa.B55":{"name":"gefa.B55", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":20, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"394"}]}]}}, "gefa.B56":{"name":"gefa.B56", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B57":{"name":"gefa.B57", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"65"}]}]}}, "gefa.B58":{"name":"gefa.B58", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "gefa.B59":{"name":"gefa.B59", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":180, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"67"}]}]}}, "gefa.B60":{"name":"gefa.B60", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B61":{"name":"gefa.B61", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"65"}]}]}}, "gefa.B62":{"name":"gefa.B62", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "gefa.B63":{"name":"gefa.B63", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":178, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"67"}]}]}}, "gefa.B64":{"name":"gefa.B64", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B65":{"name":"gefa.B65", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "gefa.B66":{"name":"gefa.B66", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"513"}]}]}}, "gefa.B67":{"name":"gefa.B67", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B68":{"name":"gefa.B68", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":615, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"520"}]}]}}, "gefa.B69":{"name":"gefa.B69", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B70":{"name":"gefa.B70", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"538"}]}]}}, "gefa.B71":{"name":"gefa.B71", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "gefa.B72":{"name":"gefa.B72", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"41"}]}]}}, "gefa.B73":{"name":"gefa.B73", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":4, "loop_location":{}}, "gefa.B74":{"name":"gefa.B74", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":610, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":5, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"43"}]}]}}, "gefa.B75":{"name":"gefa.B75", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "gefa.B76":{"name":"gefa.B76", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"423"}]}]}}, "gefa.B77":{"name":"gefa.B77", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":19, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":4, "loop_location":{}}, "gefa.B78":{"name":"gefa.B78", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":35, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":5, "details":[{"type":"text", "text":"Variable on loop carried feedback path", "details":[{"type":"text", "text":"From: Load Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"567"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}, {"type":"text", "text":"To: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"573"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"69"}]}, {"type":"text", "text":"From: Store Operation (%L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"567"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"44"}]}, {"type":"text", "text":"From: Load Operation (%L > %L > %L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"570"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"437"}, {"filename":"copied_lu_blocked_pvt_intel.cl", "line":"97"}]}, {"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"525"}]}]}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"436"}]}]}}, "gefa.B79":{"name":"gefa.B79", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "gefa.B80":{"name":"gefa.B80", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"65"}]}]}}, "gefa.B81":{"name":"gefa.B81", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":4, "loop_location":{}}, "gefa.B82":{"name":"gefa.B82", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":180, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":5, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"67"}]}]}}, "gefa.B83":{"name":"gefa.B83", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "gefa.B84":{"name":"gefa.B84", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":615, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":"546"}]}]}}, "gefa.B85":{"name":"gefa.B85", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":53, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "gefa.B86":{"name":"gefa.B86", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":13, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}}, "functions":{"gefa":{"debug":[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":465}], "loop_hierachy":{"gefa__no_loop":["gefa.B0", "gefa.B1"], "gefa.B2":["gefa.B2", "gefa.B3", "gefa.B6", "gefa.B7", "gefa.B8", "gefa.B9", "gefa.B10", "gefa.B19", "gefa.B20", "gefa.B21", "gefa.B22", "gefa.B25", "gefa.B26", "gefa.B27", "gefa.B28", "gefa.B66", "gefa.B65"], "gefa.B3":["gefa.B3", "gefa.B5", "gefa.B4"], "gefa.B5":["gefa.B5"], "gefa.B8":["gefa.B8"], "gefa.B10":["gefa.B10", "gefa.B11", "gefa.B12", "gefa.B13", "gefa.B14", "gefa.B15", "gefa.B16", "gefa.B17", "gefa.B85", "gefa.B86", "gefa.B18"], "gefa.B11":["gefa.B11"], "gefa.B13":["gefa.B13"], "gefa.B14":["gefa.B14"], "gefa.B16":["gefa.B16"], "gefa.B17":["gefa.B17"], "gefa.B19":["gefa.B19"], "gefa.B22":["gefa.B22", "gefa.B24", "gefa.B23"], "gefa.B24":["gefa.B24"], "gefa.B26":["gefa.B26"], "gefa.B28":["gefa.B28", "gefa.B29", "gefa.B32", "gefa.B33", "gefa.B36", "gefa.B37", "gefa.B38", "gefa.B40", "gefa.B41", "gefa.B45", "gefa.B46", "gefa.B47", "gefa.B48", "gefa.B49", "gefa.B50", "gefa.B55", "gefa.B56", "gefa.B57", "gefa.B60", "gefa.B61", "gefa.B64"], "gefa.B29":["gefa.B29", "gefa.B31", "gefa.B30"], "gefa.B31":["gefa.B31"], "gefa.B33":["gefa.B33", "gefa.B35", "gefa.B34"], "gefa.B35":["gefa.B35"], "gefa.B38":["gefa.B38"], "gefa.B41":["gefa.B41", "gefa.B42", "gefa.B43", "gefa.B44", "gefa.B39"], "gefa.B43":["gefa.B43"], "gefa.B44":["gefa.B44"], "gefa.B45":["gefa.B45"], "gefa.B48":["gefa.B48"], "gefa.B50":["gefa.B50", "gefa.B51", "gefa.B52", "gefa.B53", "gefa.B54"], "gefa.B51":["gefa.B51"], "gefa.B53":["gefa.B53"], "gefa.B55":["gefa.B55"], "gefa.B57":["gefa.B57", "gefa.B59", "gefa.B58"], "gefa.B59":["gefa.B59"], "gefa.B61":["gefa.B61", "gefa.B63", "gefa.B62"], "gefa.B63":["gefa.B63"], "gefa.B66":["gefa.B66", "gefa.B67", "gefa.B68", "gefa.B70", "gefa.B69"], "gefa.B68":["gefa.B68"], "gefa.B70":["gefa.B70", "gefa.B71", "gefa.B72", "gefa.B75", "gefa.B76", "gefa.B79", "gefa.B80", "gefa.B84", "gefa.B83"], "gefa.B72":["gefa.B72", "gefa.B74", "gefa.B73"], "gefa.B74":["gefa.B74"], "gefa.B76":["gefa.B76", "gefa.B78", "gefa.B77"], "gefa.B78":["gefa.B78"], "gefa.B80":["gefa.B80", "gefa.B82", "gefa.B81"], "gefa.B82":["gefa.B82"], "gefa.B84":["gefa.B84"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"gefa", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop gefa.B2."}], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":465}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"gefa", "data":[73121, 216798, 2985, 785.5, 1636], "debug":[[{"filename":"copied_lu_blocked_pvt_intel.cl", "line":465}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[7952, 8491, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[220164, 440329, 572, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[301239, 665689, 3559, 785, 1636], "data_percent":[16.1415, 17.835, 30.3643, 13.6458]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["lu_blocked_pvt"],"name":"Project Name"},{"data":["Stratix 10, 1SX280HN2F43E2VG, dcp_bsp:pac_s10_dc"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["18.1.2 Build 277 Pro"],"name":"Quartus Version"},{"data":["aoc /scratch/pc2-mitarbeiter/mariusme/synth/HPCC_FPGA/build/synth-pacsvm/LINPACK/src/device/copied_lu_blocked_pvt_intel.cl -DINTEL_FPGA -I/scratch/pc2-mitarbeiter/mariusme/synth/HPCC_FPGA/build/synth-pacsvm/LINPACK/src/device/../common -I/scratch/pc2-mitarbeiter/mariusme/synth/HPCC_FPGA/LINPACK/src/device -fpc -fp-relaxed -board=pac_s10_dc -o /scratch/pc2-mitarbeiter/mariusme/synth/HPCC_FPGA/build/synth-pacsvm/LINPACK/bin/lu_blocked_pvt.aocx"],"name":"Command"},{"data":["Wed May 27 15:12:03 2020"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and f<sub>MAX</sub> data generated by compiling the kernels through Quartus. \nTo generate the data, run a Quartus compile on the project created for this design. \nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fileJSON=[{"path":"/scratch/pc2-mitarbeiter/mariusme/synth/HPCC_FPGA/build/synth-pacsvm/LINPACK/src/device/copied_lu_blocked_pvt_intel.cl", "name":"copied_lu_blocked_pvt_intel.cl", "has_active_debug_locs":false, "absName":"/scratch/pc2-mitarbeiter/mariusme/synth/HPCC_FPGA/build/synth-pacsvm/LINPACK/src/device/copied_lu_blocked_pvt_intel.cl", "content":"/*\012Copyright (c) 2019 Marius Meyer\012\012Permission is hereby granted, free of charge, to any person obtaining a copy of\012this software and associated documentation files (the \"Software\"), to deal in\012the Software without restriction, including without limitation the rights to\012use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies\012of the Software, and to permit persons to whom the Software is furnished to do\012so, subject to the following conditions:\012\012The above copyright notice and this permission notice shall be included in all\012copies or substantial portions of the Software.\012\012THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR\012IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,\012FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE\012AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER\012LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,\012OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE\012SOFTWARE.\012*/\012#include \"parameters.h\"\012\012#define BLOCK_SIZE (1 << LOCAL_MEM_BLOCK_LOG)\012#define GEMM_BLOCK (1 << REGISTER_BLOCK_LOG)\012\012/**\012Load a block from global memory\012\012@param a_block local memory buffer to store the block in\012@param a the global memory buffer of the Matrix\012@param x_block x position of the block\012@param y_block y position of the block\012@param lda_block LDA of the matrix in number of blocks\012*/\012void\012load_block(DEVICE_DATA_TYPE a_block[BLOCK_SIZE][BLOCK_SIZE],\012			global DEVICE_DATA_TYPE* restrict a,\012			uint x_block, uint y_block, uint lda_block) {\012\012	for (int i = 0; i < BLOCK_SIZE; i++) {\012		#pragma unroll UNROLL_COUNT\012		for (int j = 0; j < BLOCK_SIZE; j++) {\012			a_block[i][j] = a[(y_block * lda_block * BLOCK_SIZE + x_block)\012							  * BLOCK_SIZE + j + i * lda_block * BLOCK_SIZE];\012		}\012	}\012}\012\012\012/**\012Store a block to global memory\012\012@param a_block local memory buffer to load the block from\012@param a the global memory buffer of the Matrix\012@param x_block x position of the block\012@param y_block y position of the block\012@param lda_block LDA of the matrix in number of blocks\012*/\012void\012store_block(DEVICE_DATA_TYPE a_block[BLOCK_SIZE][BLOCK_SIZE],\012			global DEVICE_DATA_TYPE* restrict a,\012			uint x_block, uint y_block, uint lda_block) {\012\012	for (int i = 0; i < BLOCK_SIZE; i++) {\012		#pragma unroll UNROLL_COUNT\012		for (int j = 0; j < BLOCK_SIZE; j++) {\012			a[(y_block * lda_block * BLOCK_SIZE + x_block) * BLOCK_SIZE + j\012						+ i * lda_block * BLOCK_SIZE] = a_block[i][j];\012		}\012	}\012}\012\012\012/**\012Calculate for the Level 2 block:\012\012c = c +  a * b\012\012where a,b,c are matrices of size GEMM_BLOCK.\012Calculation itself is fully unrolled.\012 */\012void register_gemm(const DEVICE_DATA_TYPE a[GEMM_BLOCK][GEMM_BLOCK],\012                   const DEVICE_DATA_TYPE b[GEMM_BLOCK][GEMM_BLOCK],\012                   DEVICE_DATA_TYPE c_out[GEMM_BLOCK][GEMM_BLOCK]) {\012\012    DEVICE_DATA_TYPE a_block[GEMM_BLOCK][GEMM_BLOCK + 1];\012    DEVICE_DATA_TYPE b_block[GEMM_BLOCK + 1][GEMM_BLOCK];\012    DEVICE_DATA_TYPE c_block[GEMM_BLOCK][GEMM_BLOCK];\012\012    // Load block of matrix A and B and init C and reorder values\012#pragma unroll\012    for (int y=0; y<GEMM_BLOCK; y++) {\012#pragma unroll\012        for (int x=0; x<GEMM_BLOCK; x++) {\012            int k = (x + y) % GEMM_BLOCK;\012            a_block[y][x] = a[y][k];\012            b_block[y][x] = b[k][x];\012            c_block[y][x] = 0;\012        }\012    }\012\012    // Calculate result for 8x8 matrix\012#pragma unroll\012    for (int i=0;i<GEMM_BLOCK; i++) {\012#pragma unroll\012        for (int x=0; x<GEMM_BLOCK;x++) {\012            a_block[x][GEMM_BLOCK] = a_block[x][0];\012            b_block[GEMM_BLOCK][x] = b_block[0][x];\012        }\012#pragma unroll\012        for(int y=0; y < GEMM_BLOCK; y++) {\012#pragma unroll\012            for (int x=0; x<GEMM_BLOCK;x++) {\012                c_block[y][x] += a_block[y][x] * b_block[y][x];\012                a_block[y][x] = a_block[y][x + 1];\012                b_block[y][x] = b_block[y + 1][x];\012            }\012        }\012    }\012\012#pragma unroll\012    for(int y=0; y < GEMM_BLOCK; y++) {\012#pragma unroll\012        for (int x=0; x<GEMM_BLOCK;x++) {\012            c_out[y][x] += c_block[y][x];\012        }\012    }\012}\012\012\012/**\012Searches for the index of the absoulte maximum in the column and returns it.\012\012@param column The array containing the current column\012@param current_k The current column\012@returns index of the absolute maximum of the values between k and BLOCK_SIZE\012*/\012int\012argmax(const DEVICE_DATA_TYPE column[BLOCK_SIZE], const int current_k) {\012    DEVICE_DATA_TYPE prepared_col[LOCAL_MEM_BLOCK_LOG + 1][BLOCK_SIZE];\012    int prepared_col_index[LOCAL_MEM_BLOCK_LOG + 1][BLOCK_SIZE];\012	// Initialize first row of values and indices\012	#pragma unroll\012	for (int i=0; i < BLOCK_SIZE; i++) {\012		if (i < current_k) {\012			prepared_col[0][i] = 0;\012		} else {\012			prepared_col[0][i] = fabs(column[i]);\012		}\012		prepared_col_index[0][i] = i;\012	}\012	// Fully unroll maximum calculation\012	int remaining_vals = BLOCK_SIZE;\012	#pragma unroll\012	for (int stage=1; stage <= LOCAL_MEM_BLOCK_LOG; stage++) {\012		remaining_vals = remaining_vals >> 1;\012		#pragma unroll\012		for (int i=0; i < remaining_vals; i++) {\012			if (prepared_col[stage - 1][i] > prepared_col[stage - 1]\012														[i + remaining_vals]) {\012				prepared_col[stage][i] = prepared_col[stage - 1][i];\012				prepared_col_index[stage][i] = prepared_col_index[stage - 1][i];\012			} else {\012				prepared_col[stage][i] = prepared_col[stage - 1]\012														[i + remaining_vals];\012				prepared_col_index[stage][i] = prepared_col_index[stage - 1]\012														[i + remaining_vals];\012			}\012		}\012	}\012	// The first value in the last row contains the maximum index\012	return prepared_col_index[LOCAL_MEM_BLOCK_LOG][0];\012}\012\012\012/**\012Standard LU factorization on a block with fixed size\012\012Case 1 of Zhangs description\012\012TODO: This routine is not optimized yet and just offer basic functionality\012\012@param a_block_in Input block that has to be LU factorized\012@param a_block_out Output block to write the result\012@param scale_factors scaling factors that where used to scale the columns. They can be reused in C2\012@param ipvt Pivoting information for C3 and solving of the system\012*/\012void\012lu_factorization_c1(const DEVICE_DATA_TYPE a_block_in[BLOCK_SIZE][BLOCK_SIZE],\012                    DEVICE_DATA_TYPE a_block_out[BLOCK_SIZE][BLOCK_SIZE],\012                    DEVICE_DATA_TYPE scale_factors[BLOCK_SIZE],\012					int ipvt[BLOCK_SIZE]) {\012\012    DEVICE_DATA_TYPE tmp_block_write[BLOCK_SIZE][BLOCK_SIZE];\012    DEVICE_DATA_TYPE tmp_block_read[BLOCK_SIZE][BLOCK_SIZE];\012\012	// copy columnwise\012	for (int i = 0; i < BLOCK_SIZE; i++) {\012		#pragma unroll\012		for (int j = 0; j <  BLOCK_SIZE; j++) {\012			tmp_block_read[i][j] = a_block_in[i][j];\012		}\012	}\012\012	#pragma unroll\012	for (int i = 0; i < BLOCK_SIZE; i++) {\012		ipvt[i] = i;\012	}\012\012	// For each diagnonal element\012	#pragma max_concurrency 1\012	for (int k = 0; k < BLOCK_SIZE; k++) {\012\012        DEVICE_DATA_TYPE tmp_scale_col[BLOCK_SIZE];\012		int col_order[BLOCK_SIZE];\012		#pragma unroll\012		for (int i=0; i < BLOCK_SIZE; i++) {\012			col_order[i] = i;\012		}\012\012        DEVICE_DATA_TYPE current_col[BLOCK_SIZE];\012		#pragma unroll\012		for (int i=0; i<BLOCK_SIZE; i++) {\012			current_col[i] = tmp_block_read[i][k];\012		}\012		int pivot_col = argmax(current_col, k);\012		ipvt[k] = pivot_col;\012		col_order[pivot_col] = k;\012		col_order[k] = pivot_col;\012\012\012		scale_factors[k] = -1.0 / tmp_block_read[col_order[k]][k];\012		#pragma unroll\012		for (int i = k + 1; i < BLOCK_SIZE; i++) {\012			tmp_scale_col[i] =  current_col[col_order[i]] * scale_factors[k];\012			tmp_block_write[i][k] = tmp_scale_col[i];\012		}\012		#pragma unroll\012		for (int i = k; i < BLOCK_SIZE; i++) {\012			tmp_block_write[k][i] = tmp_block_read[col_order[k]][i];\012		}\012\012		// For each column right of current diagonal element\012		for (int j = k + 1; j < BLOCK_SIZE; j++) {\012			// For each element below it\012			#pragma unroll BLOCK_SIZE\012			for (int i = 0; i < BLOCK_SIZE; i++) {\012				if (i > k) {\012					tmp_block_write[j][i] = tmp_block_read[col_order[j]][i]\012						+ tmp_scale_col[j] * tmp_block_read[col_order[k]][i];\012				}\012			}\012		}\012		#pragma unroll\012		for (int i = k; i < BLOCK_SIZE; i++) {\012			#pragma unroll\012			for (int j = 0; j <  BLOCK_SIZE; j++) {\012				tmp_block_read[i][j] = tmp_block_write[i][j];\012			}\012		}\012	}\012	for (int i = 0; i < BLOCK_SIZE; i++) {\012		#pragma unroll\012		for (int j = 0; j <  BLOCK_SIZE; j++) {\012			a_block_out[i][j] = tmp_block_read[i][j];\012		}\012	}\012\012}\012\012\012/**\012Modifying the blocks on the leftmost side\012\012Case 2 of Zhangs description\012\012TODO: This routine is not optimized yet and just offer basic functionality\012\012@param top_block LU factorized top block\012@param current_block_in Current input block\012@param current_block_out Block to write the output to\012@param scale_factors Scale factors that were calculated during LU factorization\012*/\012void\012left_blocks_c2(const DEVICE_DATA_TYPE top_block[BLOCK_SIZE][BLOCK_SIZE],\012				const DEVICE_DATA_TYPE current_block_in[BLOCK_SIZE][BLOCK_SIZE],\012                DEVICE_DATA_TYPE current_block_out[BLOCK_SIZE][BLOCK_SIZE],\012				const DEVICE_DATA_TYPE scale_factors[BLOCK_SIZE]) {\012\012    DEVICE_DATA_TYPE tmp_block_write2[BLOCK_SIZE][BLOCK_SIZE];\012    DEVICE_DATA_TYPE tmp_block_read2[BLOCK_SIZE][BLOCK_SIZE];\012    DEVICE_DATA_TYPE tmp_scale_col[BLOCK_SIZE];\012\012	// copy columnwise\012	for (int i = 0; i < BLOCK_SIZE; i++) {\012		#pragma unroll\012		for (int j = 0; j <  BLOCK_SIZE; j++) {\012			tmp_block_read2[i][j] = current_block_in[j][i];\012		}\012	}\012	// For each diagonal element in top block\012	#pragma max_concurrency 1\012	for (int k=0; k < BLOCK_SIZE; k++) {\012		// For each element below it in current block\012		#pragma unroll\012		for (int i=0; i < BLOCK_SIZE; i++) {\012			// printf(\"C2: %f * %f\\n\",tmp_block2[i][k], scale_factors[k]);\012			tmp_scale_col[i] = tmp_block_read2[k][i] * scale_factors[k];\012            tmp_block_write2[k][i] = tmp_scale_col[i];\012		}\012		// For each column right of the current diagnonal element\012		for (int j = k+1; j < BLOCK_SIZE; j++) {\012			#pragma unroll\012			for (int i = 0; i < BLOCK_SIZE; i++) {\012				tmp_block_write2[j][i] =\012							tmp_block_read2[j][i] + tmp_scale_col[i]\012												* top_block[k][j];\012			}\012		}\012		for (int i = k; i < BLOCK_SIZE; i++) {\012			#pragma unroll\012			for (int j = 0; j <  BLOCK_SIZE; j++) {\012				tmp_block_read2[i][j] = tmp_block_write2[i][j];\012			}\012		}\012	}\012	for (int i = 0; i < BLOCK_SIZE; i++) {\012		#pragma unroll\012		for (int j = 0; j <  BLOCK_SIZE; j++) {\012			current_block_out[j][i] = tmp_block_write2[i][j];\012		}\012	}\012}\012\012\012/**\012Modifying the blocks on the top but not on the left\012\012Case 3 of Zhangs description\012\012TODO: This routine is not optimized yet and just offer basic functionality\012\012@param left_block LU factorized left block\012@param current_block_in Current input block\012@param current_block_out Block to write the output to\012@param ipvt Pivot information created by the LU factorization\012*/\012void\012top_blocks_c3(const DEVICE_DATA_TYPE left_block[BLOCK_SIZE][BLOCK_SIZE],\012			  const DEVICE_DATA_TYPE current_block_in[BLOCK_SIZE][BLOCK_SIZE],\012              DEVICE_DATA_TYPE current_block_out[BLOCK_SIZE][BLOCK_SIZE],\012			  int ipvt[BLOCK_SIZE]) {\012    DEVICE_DATA_TYPE tmp_block_read3[BLOCK_SIZE][BLOCK_SIZE];\012    DEVICE_DATA_TYPE tmp_block_write3[BLOCK_SIZE][BLOCK_SIZE];\012\012	for (int j = 0; j < BLOCK_SIZE; j++) {\012		#pragma unroll\012		for (int i = 0; i <  BLOCK_SIZE; i++) {\012			tmp_block_read3[j][i] = current_block_in[j][i];\012		}\012	}\012\012	// For each diagonal element in left block\012	#pragma max_concurrency 1\012	for (int k=0; k < BLOCK_SIZE; k++) {\012		uint col_order[BLOCK_SIZE];\012		#pragma unroll\012		for (int i=0; i < BLOCK_SIZE; i++) {\012			col_order[i] = i;\012		}\012		col_order[k] = ipvt[k];\012		col_order[ipvt[k]] = k;\012		// For each column in current block\012		for (int j = k; j < BLOCK_SIZE; j++) {\012            DEVICE_DATA_TYPE multiply = 0.0;\012			// For each element below it\012			if (j > k) {\012				multiply = left_block[j][k];\012			}\012			#pragma unroll\012			for (int i = 0; i < BLOCK_SIZE; i++) {\012				tmp_block_write3[j][i] = tmp_block_read3[col_order[j]][i]\012					+ multiply * tmp_block_read3[col_order[k]][i];\012			}\012		}\012		for (int j = k; j < BLOCK_SIZE; j++) {\012			#pragma unroll\012			for (int i = 0; i <  BLOCK_SIZE; i++) {\012				tmp_block_read3[j][i] = tmp_block_write3[j][i];\012			}\012		}\012	}\012	for (int j = 0; j < BLOCK_SIZE; j++) {\012		#pragma unroll\012		for (int i = 0; i <  BLOCK_SIZE; i++) {\012			current_block_out[j][i] = tmp_block_write3[j][i];\012		}\012	}\012}\012\012#define SHIFT (1 << REGISTER_BLOCK_LOG)\012/**\012Modifying the inner blocks\012\012Case 4 of Zhangs description\012\012@param left_block Most left block that was modified by C2 before\012@param top_block Most upper block that was modified by C3 before\012@param current_block_in Current input block\012@param current_block_out Block to write the output to\012*/\012void\012inner_blocks_c4(const DEVICE_DATA_TYPE left_block[BLOCK_SIZE / GEMM_BLOCK][BLOCK_SIZE / GEMM_BLOCK]\012[GEMM_BLOCK][GEMM_BLOCK],\012				const DEVICE_DATA_TYPE top_block[BLOCK_SIZE / GEMM_BLOCK][BLOCK_SIZE / GEMM_BLOCK]\012                [GEMM_BLOCK][GEMM_BLOCK],\012                const DEVICE_DATA_TYPE current_block_in[BLOCK_SIZE][BLOCK_SIZE],\012                DEVICE_DATA_TYPE current_block_out[BLOCK_SIZE][BLOCK_SIZE]) {\012\012#pragma loop_coalesce 2\012    // For each column in top block\012    for (int i = 0; i < BLOCK_SIZE / GEMM_BLOCK; i++) {\012        // For each element below it in current block\012        for (int j = 0; j < BLOCK_SIZE / GEMM_BLOCK; j++) {\012            DEVICE_DATA_TYPE   tmp_small_block_out[GEMM_BLOCK][GEMM_BLOCK];\012\012#pragma unroll GEMM_BLOCK\012            for (int ii = 0; ii < GEMM_BLOCK; ii++) {\012#pragma unroll GEMM_BLOCK\012                for (int jj = 0; jj < GEMM_BLOCK; jj++) {\012                    tmp_small_block_out[ii][jj] = 0;\012                }\012            }\012            // For each diagonal element in left block\012            for (int k=0; k < BLOCK_SIZE / GEMM_BLOCK; k++) {\012                register_gemm(left_block[i][k], top_block[k][j],\012                              tmp_small_block_out);\012            }\012\012			#pragma unroll GEMM_BLOCK\012			for (int ii = 0; ii < GEMM_BLOCK; ii++) {\012				#pragma unroll GEMM_BLOCK\012				for (int jj = 0; jj < GEMM_BLOCK; jj++) {\012					current_block_out[i * GEMM_BLOCK + ii]\012						[j * GEMM_BLOCK + jj] = current_block_in[i * GEMM_BLOCK + ii]\012                                                                    [j * GEMM_BLOCK + jj]\012						+ tmp_small_block_out[ii][jj];\012				}\012			}\012		}\012	}\012}\012\012\012/**\012LU factorization kernel\012\012@param a The data array representing the whole matrix in global memory\012@param pvt Pivoting information\012@param a_size the x and y size of the matrix in blocks\012*/\012__attribute__((uses_global_work_offset(0)))\012__kernel\012void gefa(global DEVICE_DATA_TYPE* restrict a, global int* restrict pvt,  uint a_size) {\012\012	// For each diagonal block do the following\012	for (int diagonal_block=0; diagonal_block < a_size; diagonal_block++) {\012DEVICE_DATA_TYPE diag_block[BLOCK_SIZE][BLOCK_SIZE];\012DEVICE_DATA_TYPE diag_block_out[BLOCK_SIZE][BLOCK_SIZE];\012		// load next block for factorization\012		load_block(diag_block, a, diagonal_block, diagonal_block, a_size);\012\012DEVICE_DATA_TYPE scale_factors[BLOCK_SIZE];\012		int ipvt[BLOCK_SIZE];\012\012		// LU factorize the diagonal block\012		lu_factorization_c1(diag_block, diag_block_out, scale_factors,\012													ipvt);\012\012		// Store pivoting information in global memory\012		#pragma unroll UNROLL_COUNT\012		for (int i=0; i<BLOCK_SIZE; i++) {\012			pvt[diagonal_block * BLOCK_SIZE + i] = diagonal_block * BLOCK_SIZE\012																+ ipvt[i];\012		}\012\012		store_block(diag_block_out, a, diagonal_block, diagonal_block, a_size);\012\012		// For each block below and right of the diagonal block\012		// finish LU factorization and scaling\012		for (int inner_block = diagonal_block + 1; inner_block < a_size;\012			inner_block++) {\012            DEVICE_DATA_TYPE top_block[BLOCK_SIZE][BLOCK_SIZE];\012            DEVICE_DATA_TYPE left_block[BLOCK_SIZE][BLOCK_SIZE];\012            DEVICE_DATA_TYPE top_block_out[BLOCK_SIZE][BLOCK_SIZE];\012            DEVICE_DATA_TYPE left_block_out[BLOCK_SIZE][BLOCK_SIZE];\012			// update top block\012			load_block(left_block, a, diagonal_block,\012										inner_block, a_size);\012			load_block(top_block, a, inner_block, diagonal_block, a_size);\012			left_blocks_c2(diag_block_out, left_block,\012								left_block_out, scale_factors);\012			top_blocks_c3(diag_block_out, top_block, top_block_out, ipvt);\012			store_block(top_block_out, a, inner_block,\012													diagonal_block, a_size);\012			store_block(left_block_out, a, diagonal_block,\012										inner_block, a_size);\012\012		}\012\012		// Update all remaining blocks\012		for (int inner_x_block = diagonal_block + 1; inner_x_block < a_size;\012			inner_x_block++) {\012\012            DEVICE_DATA_TYPE top_block_out[BLOCK_SIZE / GEMM_BLOCK][BLOCK_SIZE / GEMM_BLOCK]\012            [GEMM_BLOCK][GEMM_BLOCK];\012			//load_block(top_block_out, a, inner_x_block, diagonal_block, a_size);\012#pragma loop_coalesce 2\012            for (int i = 0; i < BLOCK_SIZE ; i++) {\012                for (int j = 0; j < BLOCK_SIZE / UNROLL_COUNT; j++) {\012                    DEVICE_DATA_TYPE top_reorder_buffer[UNROLL_COUNT];\012#pragma unroll\012                    for (int u = 0; u < UNROLL_COUNT; u++) {\012                        top_reorder_buffer[u] = a[(diagonal_block * a_size * BLOCK_SIZE + inner_x_block) * BLOCK_SIZE +\012                                                   j * UNROLL_COUNT + u + i * a_size * BLOCK_SIZE];\012                    }\012#pragma unroll\012                    for (int b = 0; b < UNROLL_COUNT/GEMM_BLOCK; b++) {\012#pragma unroll\012                        for (int u = 0; u < GEMM_BLOCK; u++) {\012                            top_block_out[i / GEMM_BLOCK][j * (UNROLL_COUNT / GEMM_BLOCK)+ b][i & (GEMM_BLOCK - 1)][u] = top_reorder_buffer[b * GEMM_BLOCK + u];\012                        }\012                    }\012                }\012            }\012\012			for (int inner_y_block = diagonal_block + 1;\012								inner_y_block < a_size; inner_y_block++) {\012                DEVICE_DATA_TYPE left_block_out[BLOCK_SIZE / GEMM_BLOCK][BLOCK_SIZE / GEMM_BLOCK]\012                [GEMM_BLOCK][GEMM_BLOCK];\012                DEVICE_DATA_TYPE current_block[BLOCK_SIZE][BLOCK_SIZE];\012                DEVICE_DATA_TYPE current_block_out[BLOCK_SIZE][BLOCK_SIZE];\012\012#pragma loop_coalesce 2\012                for (int i = 0; i < BLOCK_SIZE ; i++) {\012                    for (int j = 0; j < BLOCK_SIZE / UNROLL_COUNT; j++) {\012                        DEVICE_DATA_TYPE left_reorder_buffer[UNROLL_COUNT];\012#pragma unroll\012                        for (int u = 0; u < UNROLL_COUNT; u++) {\012                            left_reorder_buffer[u] = a[(inner_y_block * a_size * BLOCK_SIZE + diagonal_block) * BLOCK_SIZE +\012                                                    j * UNROLL_COUNT + u + i * a_size * BLOCK_SIZE];\012                        }\012#pragma unroll\012                        for (int b = 0; b < UNROLL_COUNT/GEMM_BLOCK; b++) {\012#pragma unroll\012                            for (int u = 0; u < GEMM_BLOCK; u++) {\012                                left_block_out[i / GEMM_BLOCK][j * (UNROLL_COUNT / GEMM_BLOCK)+ b][i & (GEMM_BLOCK - 1)][u] = left_reorder_buffer[b * GEMM_BLOCK + u];\012                            }\012                        }\012                    }\012                }\012/*\012				load_block(left_block_out, a, diagonal_block,\012											inner_y_block, a_size);\012*/\012				load_block(current_block, a, inner_x_block,\012												inner_y_block, a_size);\012\012				inner_blocks_c4(left_block_out, top_block_out, current_block,\012													current_block_out);\012\012				store_block(current_block_out, a, inner_x_block,\012												inner_y_block, a_size);\012\012\012			}\012		}\012	}\012}\012"}, {"path":"/scratch/pc2-mitarbeiter/mariusme/synth/HPCC_FPGA/build/synth-pacsvm/LINPACK/src/common/parameters.h", "name":"parameters.h", "has_active_debug_locs":false, "absName":"/scratch/pc2-mitarbeiter/mariusme/synth/HPCC_FPGA/build/synth-pacsvm/LINPACK/src/common/parameters.h", "content":"#ifndef SRC_COMMON_PARAMETERS_H_\012#define SRC_COMMON_PARAMETERS_H_\012\012/**\012 * Host specific parameters\012 */\012#define VERSION \"2.0.1\"\012#define DEFAULT_REPETITIONS 10\012#define DEFAULT_PLATFORM -1\012#define DEFAULT_DEVICE -1\012#define HOST_DATA_TYPE cl_float\012#define DEFAULT_MATRIX_SIZE 1024\012/* #undef _DP */\012\012/**\012 * Device specific parameters\012 */\012#define DEVICE_DATA_TYPE float\012#define UNROLL_COUNT 16\012#define LOCAL_MEM_BLOCK_LOG 5\012#define REGISTER_BLOCK_LOG 3\012/**\012Output separator\012*/\012#define HLINE \"-------------------------------------------------------------\\n\"\012\012\012#endif // SRC_COMMON_PARAMETERS_H_\012"}];
