#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Mar 30 11:01:17 2017
# Process ID: 4172
# Current directory: C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9124 C:\Users\kmd17\Documents\GitHub\Embedded_Systems_lab3_CustomIP\CustomIP.xpr
# Log file: C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/vivado.log
# Journal file: C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/kmd17/Documents/GitHub/ip_repo/led_ip_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/kmd17/Documents/GitHub/ip_repo/led_ip_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/kmd17/Documents/GitHub/ip_repo/led_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/kmd17/Documents/GitHub/ip_repo/led_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/kmd17/Documents/GitHub/ip_repo/led_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Cortex_A9.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Cortex_A9_led_ip_0_1

open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 857.672 ; gain = 197.391
upgrade_ip[get_ips *]
invalid command name "upgrade_ipCortex_A9_axi_gpio_0_0 Cortex_A9_axi_gpio_0_1 Cortex_A9_led_ip_0_1 Cortex_A9_processing_system7_0_0 Cortex_A9_ps7_0_axi_periph_0 Cortex_A9_rst_ps7_0_100M_0"
upgrade_ip[get_ips*]
invalid command name "upgrade_ipCortex_A9_axi_gpio_0_0 Cortex_A9_axi_gpio_0_1 Cortex_A9_led_ip_0_1 Cortex_A9_processing_system7_0_0 Cortex_A9_ps7_0_axi_periph_0 Cortex_A9_rst_ps7_0_100M_0"
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_led_ip_0_1_1/synth/Cortex_A9_led_ip_0_1.v" into library work [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_led_ip_0_1_1/synth/Cortex_A9_led_ip_0_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/8be9/hdl/led_ip_v1_0.v" into library work [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/8be9/hdl/led_ip_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/8be9/hdl/led_ip_v1_0_S_AXI.v" into library work [c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ipshared/8be9/hdl/led_ip_v1_0_S_AXI.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Cortex_A9_led_ip_0_1' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 57 of file c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_led_ip_0_1_1/synth/Cortex_A9_led_ip_0_1.v
	Duplicate found in file c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_led_ip_0_1_1/Cortex_A9_led_ip_0_1.dcp
[Thu Mar 30 11:03:43 2017] Launched synth_1...
Run output will be captured here: C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.runs/synth_1/runme.log
open_bd_design {C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/Cortex_A9.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - btns_5bits
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - sws_8bits
Adding cell -- xilinx.com:user:led_ip:1.0 - led_ip
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <Cortex_A9> from BD file <C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/Cortex_A9.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 893.680 ; gain = 35.070
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets led_ip_0_LED] [get_bd_cells led_ip]
delete_bd_objs [get_bd_ports LED]
set_property  ip_repo_paths  {c:/Users/kmd17/Documents/GitHub/ip_repo/led_ip_1.0 C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/kmd17/Documents/GitHub/ip_repo/led_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/ip_repo'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:led_ip:1.0'. The one found in IP location 'c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/ip_repo/led_ip_1.0' will take precedence over the same IP in location c:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/ip_repo/led_ip_1.0/led_ip_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins led_ip_0/S_AXI]
</led_ip_0/S_AXI/S_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
set_property name led_ip [get_bd_cells led_ip_0]
startgroup
create_bd_port -dir O -from 7 -to 0 LED
connect_bd_net [get_bd_pins /led_ip/LED] [get_bd_ports LED]
endgroup
save_bd_design
Wrote  : <C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/Cortex_A9.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 2
Verilog Output written to : C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/hdl/Cortex_A9.v
Verilog Output written to : C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/hdl/Cortex_A9_wrapper.v
Wrote  : <C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/Cortex_A9.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_5bits .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sws_8bits .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/hw_handoff/Cortex_A9.hwh
Generated Block Design Tcl file C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/hw_handoff/Cortex_A9_bd.tcl
Generated Hardware Definition File C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/hdl/Cortex_A9.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Cortex_A9_auto_pc_0, cache-ID = 83e7b606e4f79014; cache size = 4.531 MB.
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/hdl/Cortex_A9_wrapper.v" into library work [C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/hdl/Cortex_A9_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/hdl/Cortex_A9.v" into library work [C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/hdl/Cortex_A9.v:1]
[Thu Mar 30 11:08:21 2017] Launched Cortex_A9_led_ip_0_0_synth_1...
Run output will be captured here: C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.runs/Cortex_A9_led_ip_0_0_synth_1/runme.log
[Thu Mar 30 11:08:22 2017] Launched synth_1...
Run output will be captured here: C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1113.645 ; gain = 103.461
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 30 11:10:27 2017] Launched impl_1...
Run output will be captured here: C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 11:24:41 2017...
