/*******************************************************************************
*                Copyright 2001, Marvell International Ltd.
* This code contains confidential information of Marvell semiconductor, inc.
* no rights are granted herein under any patent, mask work right or copyright
* of Marvell or any third party.
* Marvell reserves the right at its sole discretion to request that this code
* be immediately returned to Marvell. This code is provided "as is".
* Marvell makes no warranties, express, implied or otherwise, regarding its
* accuracy, completeness or performance.
********************************************************************************
*/
/**
********************************************************************************
* @file mvHwsMtiMac100BrRegDb.h
*
* @brief Hawk port interface header file
*
* @version   1
********************************************************************************
*/
#ifndef __mvHwsMtiMac100BrRegDb_H
#define __mvHwsMtiMac100BrRegDb_H

#ifdef __cplusplus
extern "C" {
#endif

typedef enum {
  /*0*/  MAC100_BR_UNITS_REVISION_P0_CORE_REVISION_E,
  /*1*/  MAC100_BR_UNITS_REVISION_P0_CORE_VERSION_E,
  /*2*/  MAC100_BR_UNITS_REVISION_P0_CUSTOMER_REVISION_E,
  /*3*/  MAC100_BR_UNITS_SCRATCH_P0_SCRATCH_E,
  /*4*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_TX_ENA_E,
  /*5*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_RX_ENA_E,
  /*6*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_PROMIS_EN_E,
  /*7*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_PAD_EN_E,
  /*8*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_CRC_FWD_E,
  /*9*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_PAUSE_FWD_E,
  /*10*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_PAUSE_IGNORE_E,
  /*11*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_TX_ADDR_INS_E,
  /*12*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_LOOPBACK_EN_E,
  /*13*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_TX_PAD_EN_E,
  /*14*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_SW_RESET_E,
  /*15*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_CNTL_FRAME_ENA_E,
  /*16*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_PHY_TXENA_E,
  /*17*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_SEND_IDLE_E,
  /*18*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_PMAC_PAUSE_MASK_P_E,
  /*19*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_PMAC_PAUSE_MASK_E_E,
  /*20*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_PFC_MODE_E,
  /*21*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_PAUSE_PFC_COMP_E,
  /*22*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_RX_SFD_ANY_E,
  /*23*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_TX_FLUSH_E,
  /*24*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_TX_LOWP_ENA_E,
  /*25*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_REG_LOWP_RXEMPTY_E,
  /*26*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_FLT_TX_STOP_E,
  /*27*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_TX_FIFO_RESET_E,
  /*28*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_FLT_HDL_DIS_E,
  /*29*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_PMAC_TX_PAUSE_DIS_E,
  /*30*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_PMAC_RX_PAUSE_DIS_E,
  /*31*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_SHORT_PREAMBLE_E,
  /*32*/  MAC100_BR_UNITS_COMMAND_CONFIG_P0_NO_PREAMBLE_E,
  /*33*/  MAC100_BR_UNITS_PMAC_MAC_ADDR_0_P0_MAC_ADDRESS_0_E,
  /*34*/  MAC100_BR_UNITS_PMAC_MAC_ADDR_1_P0_MAC_ADDRESS_1_E,
  /*35*/  MAC100_BR_UNITS_PMAC_FRM_LENGTH_P0_FRM_LENGTH_E,
  /*36*/  MAC100_BR_UNITS_PMAC_FRM_LENGTH_P0_TX_MTU_E,
  /*37*/  MAC100_BR_UNITS_PMAC_RX_FIFO_SECTIONS_P0_RX_SECTION_FULL_E,
  /*38*/  MAC100_BR_UNITS_PMAC_RX_FIFO_SECTIONS_P0_RX_SECTION_EMPTY_E,
  /*39*/  MAC100_BR_UNITS_PMAC_TX_FIFO_SECTIONS_P0_TX_SECTION_FULL_E,
  /*40*/  MAC100_BR_UNITS_PMAC_TX_FIFO_SECTIONS_P0_TX_SECTION_EMPTY_E,
  /*41*/  MAC100_BR_UNITS_MDIO_CFG_STATUS_P0_MDIO_BUSY_E,
  /*42*/  MAC100_BR_UNITS_MDIO_CFG_STATUS_P0_MDIO_READ_ERROR_E,
  /*43*/  MAC100_BR_UNITS_MDIO_CFG_STATUS_P0_MDIO_HOLD_TIME_SETTING_E,
  /*44*/  MAC100_BR_UNITS_MDIO_CFG_STATUS_P0_MDIO_DISABLE_PREAMBLE_E,
  /*45*/  MAC100_BR_UNITS_MDIO_CFG_STATUS_P0_MDIO_CLAUSE45_E,
  /*46*/  MAC100_BR_UNITS_MDIO_CFG_STATUS_P0_MDIO_CLOCK_DIVISOR_E,
  /*47*/  MAC100_BR_UNITS_MDIO_COMMAND_P0_DEVICE_ADDRESS_E,
  /*48*/  MAC100_BR_UNITS_MDIO_COMMAND_P0_PORT_ADDRESS_E,
  /*49*/  MAC100_BR_UNITS_MDIO_COMMAND_P0_READ_ADDRESS_POST_INCREMENT_E,
  /*50*/  MAC100_BR_UNITS_MDIO_COMMAND_P0_NORMAL_READ_TRANSACTION_E,
  /*51*/  MAC100_BR_UNITS_MDIO_DATA_P0_MDIO_DATA_E,
  /*52*/  MAC100_BR_UNITS_MDIO_REGADDR_P0_MDIO_REGADDR_E,
  /*53*/  MAC100_BR_UNITS_STATUS_P0_RX_LOC_FAULT_E,
  /*54*/  MAC100_BR_UNITS_STATUS_P0_RX_REM_FAULT_E,
  /*55*/  MAC100_BR_UNITS_STATUS_P0_PHY_LOS_E,
  /*56*/  MAC100_BR_UNITS_STATUS_P0_TS_AVAIL_E,
  /*57*/  MAC100_BR_UNITS_STATUS_P0_RX_LOWP_E,
  /*58*/  MAC100_BR_UNITS_STATUS_P0_PMAC_TX_EMPTY_E,
  /*59*/  MAC100_BR_UNITS_STATUS_P0_PMAC_RX_EMPTY_E,
  /*60*/  MAC100_BR_UNITS_STATUS_P0_RX_LINT_FAULT_E,
  /*61*/  MAC100_BR_UNITS_STATUS_P0_TX_IS_IDLE_E,
  /*62*/  MAC100_BR_UNITS_STATUS_P0_TX_MERGE_ISIDLE_E,
  /*63*/  MAC100_BR_UNITS_STATUS_P0_EMAC_TX_EMPTY_E,
  /*64*/  MAC100_BR_UNITS_STATUS_P0_EMAC_RX_EMPTY_E,
  /*65*/  MAC100_BR_UNITS_TX_IPG_LENGTH_P0_TXIPG_E,
  /*66*/  MAC100_BR_UNITS_TX_IPG_LENGTH_P0_COMPENSATION_E,
  /*67*/  MAC100_BR_UNITS_CRC_MODE_P0_DISABLE_RX_CRC_CHECK_E,
  /*68*/  MAC100_BR_UNITS_CRC_MODE_P0_CRC_1BYTE_E,
  /*69*/  MAC100_BR_UNITS_CRC_MODE_P0_CRC_2BYTE_E,
  /*70*/  MAC100_BR_UNITS_CRC_MODE_P0_CRC_0BYTE_E,
  /*71*/  MAC100_BR_UNITS_PMAC_CL01_PAUSE_QUANTA_P0_CL0_PAUSE_QUANTA_E,
  /*72*/  MAC100_BR_UNITS_PMAC_CL01_PAUSE_QUANTA_P0_CL1_PAUSE_QUANTA_E,
  /*73*/  MAC100_BR_UNITS_PMAC_CL23_PAUSE_QUANTA_P0_CL2_PAUSE_QUANTA_E,
  /*74*/  MAC100_BR_UNITS_PMAC_CL23_PAUSE_QUANTA_P0_CL3_PAUSE_QUANTA_E,
  /*75*/  MAC100_BR_UNITS_PMAC_CL45_PAUSE_QUANTA_P0_CL4_PAUSE_QUANTA_E,
  /*76*/  MAC100_BR_UNITS_PMAC_CL45_PAUSE_QUANTA_P0_CL5_PAUSE_QUANTA_E,
  /*77*/  MAC100_BR_UNITS_PMAC_CL67_PAUSE_QUANTA_P0_CL6_PAUSE_QUANTA_E,
  /*78*/  MAC100_BR_UNITS_PMAC_CL67_PAUSE_QUANTA_P0_CL7_PAUSE_QUANTA_E,
  /*79*/  MAC100_BR_UNITS_PMAC_CL01_QUANTA_THRESH_P0_CL0_QUANTA_THRESH_E,
  /*80*/  MAC100_BR_UNITS_PMAC_CL01_QUANTA_THRESH_P0_CL1_QUANTA_THRESH_E,
  /*81*/  MAC100_BR_UNITS_PMAC_CL23_QUANTA_THRESH_P0_CL2_QUANTA_THRESH_E,
  /*82*/  MAC100_BR_UNITS_PMAC_CL23_QUANTA_THRESH_P0_CL3_QUANTA_THRESH_E,
  /*83*/  MAC100_BR_UNITS_PMAC_CL45_QUANTA_THRESH_P0_CL4_QUANTA_THRESH_E,
  /*84*/  MAC100_BR_UNITS_PMAC_CL45_QUANTA_THRESH_P0_CL5_QUANTA_THRESH_E,
  /*85*/  MAC100_BR_UNITS_PMAC_CL67_QUANTA_THRESH_P0_CL6_QUANTA_THRESH_E,
  /*86*/  MAC100_BR_UNITS_PMAC_CL67_QUANTA_THRESH_P0_CL7_QUANTA_THRESH_E,
  /*87*/  MAC100_BR_UNITS_TS_TIMESTAMP_P0_TS_TIMESTAMP_E,
  /*88*/  MAC100_BR_UNITS_XIF_MODE_P0_XGMII_E,
  /*89*/  MAC100_BR_UNITS_XIF_MODE_P0_PAUSETIMERX8_E,
  /*90*/  MAC100_BR_UNITS_XIF_MODE_P0_ONESTEPENA_E,
  /*91*/  MAC100_BR_UNITS_XIF_MODE_P0_EMAC_RX_PAUSE_BYPASS_E,
  /*92*/  MAC100_BR_UNITS_XIF_MODE_P0_PMAC_RX_PAUSE_BYPASS_E,
  /*93*/  MAC100_BR_UNITS_XIF_MODE_P0_TX_MAC_RS_ERR_E,
  /*94*/  MAC100_BR_UNITS_XIF_MODE_P0_CFG_1STEP_DELTA_MODE_E,
  /*95*/  MAC100_BR_UNITS_XIF_MODE_P0_CFG_1STEP_DELAY_MODE_E,
  /*96*/  MAC100_BR_UNITS_XIF_MODE_P0_CFG_1STEP_BINARY_MODE_E,
  /*97*/  MAC100_BR_UNITS_XIF_MODE_P0_CFG_1STEP_64UPD_MODE_E,
  /*98*/  MAC100_BR_UNITS_XIF_MODE_P0_CFG_PFC_PULSE_MODE_E,
  /*99*/  MAC100_BR_UNITS_PMAC_CL89_PAUSE_QUANTA_P0_CL8_PAUSE_QUANTA_E,
  /*100*/  MAC100_BR_UNITS_PMAC_CL89_PAUSE_QUANTA_P0_CL9_PAUSE_QUANTA_E,
  /*101*/  MAC100_BR_UNITS_PMAC_CL1011_PAUSE_QUANTA_P0_CL10_PAUSE_QUANTA_E,
  /*102*/  MAC100_BR_UNITS_PMAC_CL1011_PAUSE_QUANTA_P0_CL11_PAUSE_QUANTA_E,
  /*103*/  MAC100_BR_UNITS_PMAC_CL1213_PAUSE_QUANTA_P0_CL12_PAUSE_QUANTA_E,
  /*104*/  MAC100_BR_UNITS_PMAC_CL1213_PAUSE_QUANTA_P0_CL13_PAUSE_QUANTA_E,
  /*105*/  MAC100_BR_UNITS_PMAC_CL1415_PAUSE_QUANTA_P0_CL14_PAUSE_QUANTA_E,
  /*106*/  MAC100_BR_UNITS_PMAC_CL1415_PAUSE_QUANTA_P0_CL15_PAUSE_QUANTA_E,
  /*107*/  MAC100_BR_UNITS_PMAC_CL89_QUANTA_THRESH_P0_CL8_QUANTA_THRESH_E,
  /*108*/  MAC100_BR_UNITS_PMAC_CL89_QUANTA_THRESH_P0_CL9_QUANTA_THRESH_E,
  /*109*/  MAC100_BR_UNITS_PMAC_CL1011_QUANTA_THRESH_P0_CL10_QUANTA_THRESH_E,
  /*110*/  MAC100_BR_UNITS_PMAC_CL1011_QUANTA_THRESH_P0_CL11_QUANTA_THRESH_E,
  /*111*/  MAC100_BR_UNITS_PMAC_CL1213_QUANTA_THRESH_P0_CL12_QUANTA_THRESH_E,
  /*112*/  MAC100_BR_UNITS_PMAC_CL1213_QUANTA_THRESH_P0_CL13_QUANTA_THRESH_E,
  /*113*/  MAC100_BR_UNITS_PMAC_CL1415_QUANTA_THRESH_P0_CL14_QUANTA_THRESH_E,
  /*114*/  MAC100_BR_UNITS_PMAC_CL1415_QUANTA_THRESH_P0_CL15_QUANTA_THRESH_E,
  /*115*/  MAC100_BR_UNITS_BR_RX_FRAG_COUNT_P0_RX_FRAG_COUNT_E,
  /*116*/  MAC100_BR_UNITS_BR_RX_VERIFY_COUNT_P0_RX_VERIFY_COUNT_GOOD_E,
  /*117*/  MAC100_BR_UNITS_BR_RX_VERIFY_COUNT_P0_RX_VERIFY_COUNT_BAD_E,
  /*118*/  MAC100_BR_UNITS_EMAC_CL01_PAUSE_QUANTA_P0_CL0_PAUSE_QUANTA_E,
  /*119*/  MAC100_BR_UNITS_EMAC_CL01_PAUSE_QUANTA_P0_CL1_PAUSE_QUANTA_E,
  /*120*/  MAC100_BR_UNITS_EMAC_MAC_ADDR_1_P0_MAC_ADDRESS_1_E,
  /*121*/  MAC100_BR_UNITS_BR_RX_ASSY_ERR_COUNT_P0_RX_ASSY_ERR_COUNT_E,
  /*122*/  MAC100_BR_UNITS_EMAC_RX_FIFO_SECTIONS_P0_RX_SECTION_FULL_E,
  /*123*/  MAC100_BR_UNITS_EMAC_RX_FIFO_SECTIONS_P0_RX_SECTION_EMPTY_E,
  /*124*/  MAC100_BR_UNITS_BR_RX_ASSY_OK_COUNT_P0_RX_ASSY_OK_COUNT_E,
  /*125*/  MAC100_BR_UNITS_BR_RX_RESPONSE_COUNT_P0_RX_RESP_COUNT_GOOD_E,
  /*126*/  MAC100_BR_UNITS_BR_RX_RESPONSE_COUNT_P0_RX_RESP_COUNT_BAD_E,
  /*127*/  MAC100_BR_UNITS_BR_CONTROL_P0_TX_PREEMPT_EN_E,
  /*128*/  MAC100_BR_UNITS_BR_CONTROL_P0_TX_VERIF_DIS_E,
  /*129*/  MAC100_BR_UNITS_BR_CONTROL_P0_TX_ADDFRAGSIZE_E,
  /*130*/  MAC100_BR_UNITS_BR_CONTROL_P0_TX_VERIFY_TIME_E,
  /*131*/  MAC100_BR_UNITS_BR_CONTROL_P0_TX_PAUSE_PRI_EN_E,
  /*132*/  MAC100_BR_UNITS_BR_CONTROL_P0_TX_FRAG_PAUSE_EN_E,
  /*133*/  MAC100_BR_UNITS_BR_CONTROL_P0_TX_NON_EMPTY_PREEMPT_EN_E,
  /*134*/  MAC100_BR_UNITS_BR_CONTROL_P0_TX_ALLOW_PMAC_IF_NVERIF_E,
  /*135*/  MAC100_BR_UNITS_BR_CONTROL_P0_TX_ALLOW_EMAC_IF_NVERIF_E,
  /*136*/  MAC100_BR_UNITS_BR_CONTROL_P0_BR_COUNT_CLR_ON_RD_E,
  /*137*/  MAC100_BR_UNITS_BR_CONTROL_P0_BR_COUNT_SAT_E,
  /*138*/  MAC100_BR_UNITS_BR_CONTROL_P0_RX_STRICT_PREAMBLE_E,
  /*139*/  MAC100_BR_UNITS_BR_CONTROL_P0_PMAC_TO_EMAC_STATS_E,
  /*140*/  MAC100_BR_UNITS_BR_CONTROL_P0_BR_RX_SMD_DIS_E,
  /*141*/  MAC100_BR_UNITS_BR_TX_HOLD_COUNT_P0_TX_HOLD_COUNT_E,
  /*142*/  MAC100_BR_UNITS_BR_TX_VERIF_COUNT_P0_TX_VERIF_COUNT_E,
  /*143*/  MAC100_BR_UNITS_BR_TX_VERIF_COUNT_P0_TX_RESP_COUNT_E,
  /*144*/  MAC100_BR_UNITS_EMAC_CL45_QUANTA_THRESH_P0_CL4_QUANTA_THRESH_E,
  /*145*/  MAC100_BR_UNITS_EMAC_CL45_QUANTA_THRESH_P0_CL5_QUANTA_THRESH_E,
  /*146*/  MAC100_BR_UNITS_EMAC_CL23_QUANTA_THRESH_P0_CL2_QUANTA_THRESH_E,
  /*147*/  MAC100_BR_UNITS_EMAC_CL23_QUANTA_THRESH_P0_CL3_QUANTA_THRESH_E,
  /*148*/  MAC100_BR_UNITS_EMAC_CL1213_PAUSE_QUANTA_P0_CL12_PAUSE_QUANTA_E,
  /*149*/  MAC100_BR_UNITS_EMAC_CL1213_PAUSE_QUANTA_P0_CL13_PAUSE_QUANTA_E,
  /*150*/  MAC100_BR_UNITS_EMAC_CL1415_PAUSE_QUANTA_P0_CL14_PAUSE_QUANTA_E,
  /*151*/  MAC100_BR_UNITS_EMAC_CL1415_PAUSE_QUANTA_P0_CL15_PAUSE_QUANTA_E,
  /*152*/  MAC100_BR_UNITS_EMAC_CL1213_QUANTA_THRESH_P0_CL12_QUANTA_THRESH_E,
  /*153*/  MAC100_BR_UNITS_EMAC_CL1213_QUANTA_THRESH_P0_CL13_QUANTA_THRESH_E,
  /*154*/  MAC100_BR_UNITS_EMAC_MAC_ADDR_0_P0_MAC_ADDRESS_0_E,
  /*155*/  MAC100_BR_UNITS_BR_RX_SMD_ERR_COUNT_P0_RX_SMD_ERR_COUNT_E,
  /*156*/  MAC100_BR_UNITS_EMAC_CL45_PAUSE_QUANTA_P0_CL4_PAUSE_QUANTA_E,
  /*157*/  MAC100_BR_UNITS_EMAC_CL45_PAUSE_QUANTA_P0_CL5_PAUSE_QUANTA_E,
  /*158*/  MAC100_BR_UNITS_EMAC_CL67_QUANTA_THRESH_P0_CL6_QUANTA_THRESH_E,
  /*159*/  MAC100_BR_UNITS_EMAC_CL67_QUANTA_THRESH_P0_CL7_QUANTA_THRESH_E,
  /*160*/  MAC100_BR_UNITS_EMAC_CL01_QUANTA_THRESH_P0_CL0_QUANTA_THRESH_E,
  /*161*/  MAC100_BR_UNITS_EMAC_CL01_QUANTA_THRESH_P0_CL1_QUANTA_THRESH_E,
  /*162*/  MAC100_BR_UNITS_EMAC_CL67_PAUSE_QUANTA_P0_CL6_PAUSE_QUANTA_E,
  /*163*/  MAC100_BR_UNITS_EMAC_CL67_PAUSE_QUANTA_P0_CL7_PAUSE_QUANTA_E,
  /*164*/  MAC100_BR_UNITS_EMAC_CL23_PAUSE_QUANTA_P0_CL2_PAUSE_QUANTA_E,
  /*165*/  MAC100_BR_UNITS_EMAC_CL23_PAUSE_QUANTA_P0_CL3_PAUSE_QUANTA_E,
  /*166*/  MAC100_BR_UNITS_EMAC_CL89_QUANTA_THRESH_P0_CL8_QUANTA_THRESH_E,
  /*167*/  MAC100_BR_UNITS_EMAC_CL89_QUANTA_THRESH_P0_CL9_QUANTA_THRESH_E,
  /*168*/  MAC100_BR_UNITS_EMAC_CL1415_QUANTA_THRESH_P0_CL14_QUANTA_THRESH_E,
  /*169*/  MAC100_BR_UNITS_EMAC_CL1415_QUANTA_THRESH_P0_CL15_QUANTA_THRESH_E,
  /*170*/  MAC100_BR_UNITS_BR_TX_FRAG_COUNT_P0_TX_FRAG_COUNT_E,
  /*171*/  MAC100_BR_UNITS_EMAC_CL89_PAUSE_QUANTA_P0_CL8_PAUSE_QUANTA_E,
  /*172*/  MAC100_BR_UNITS_EMAC_CL89_PAUSE_QUANTA_P0_CL9_PAUSE_QUANTA_E,
  /*173*/  MAC100_BR_UNITS_EMAC_TX_FIFO_SECTIONS_P0_TX_SECTION_FULL_E,
  /*174*/  MAC100_BR_UNITS_EMAC_TX_FIFO_SECTIONS_P0_TX_SECTION_EMPTY_E,
  /*175*/  MAC100_BR_UNITS_BR_STATUS_P0_TX_VERIFY_STATUS_E,
  /*176*/  MAC100_BR_UNITS_BR_STATUS_P0_TX_PREEMPT_STATUS_E,
  /*177*/  MAC100_BR_UNITS_BR_STATUS_P0_ASSY_ERR_LH_E,
  /*178*/  MAC100_BR_UNITS_BR_STATUS_P0_SMD_ERR_LH_E,
  /*179*/  MAC100_BR_UNITS_BR_STATUS_P0_VERIF_SEEN_LH_E,
  /*180*/  MAC100_BR_UNITS_BR_STATUS_P0_RESP_SEEN_LH_E,
  /*181*/  MAC100_BR_UNITS_EMAC_CL1011_PAUSE_QUANTA_P0_CL10_PAUSE_QUANTA_E,
  /*182*/  MAC100_BR_UNITS_EMAC_CL1011_PAUSE_QUANTA_P0_CL11_PAUSE_QUANTA_E,
  /*183*/  MAC100_BR_UNITS_EMAC_CL1011_QUANTA_THRESH_P0_CL10_QUANTA_THRESH_E,
  /*184*/  MAC100_BR_UNITS_EMAC_CL1011_QUANTA_THRESH_P0_CL11_QUANTA_THRESH_E,
  /*185*/  MAC100_BR_UNITS_EMAC_RX_PAUSE_STATUS_P0_EMAC_RX_PAUSE_STATUS_E,
  /*186*/  MAC100_BR_UNITS_EMAC_FRM_LENGTH_P0_FRM_LENGTH_E,
  /*187*/  MAC100_BR_UNITS_EMAC_FRM_LENGTH_P0_TX_MTU_E,
  /*188*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_TX_ENA_E,
  /*189*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_RX_ENA_E,
  /*190*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_PROMIS_EN_E,
  /*191*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_PAUSE_FWD_E,
  /*192*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_PAUSE_IGNORE_E,
  /*193*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_TX_ADDR_INS_E,
  /*194*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_LOOPBACK_EN_E,
  /*195*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_SW_RESET_E,
  /*196*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_CNTL_FRAME_ENA_E,
  /*197*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_EMAC_PAUSE_MASK_P_E,
  /*198*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_EMAC_PAUSE_MASK_E_E,
  /*199*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_PFC_MODE_E,
  /*200*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_PAUSE_PFC_COMP_E,
  /*201*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_TX_FLUSH_E,
  /*202*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_TX_FIFO_RESET_E,
  /*203*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_EMAC_TX_PAUSE_DIS_E,
  /*204*/  MAC100_BR_UNITS_EMAC_COMMAND_CONFIG_P0_EMAC_RX_PAUSE_DIS_E,
    MAC100_BR_REGISTER_LAST_E
} MV_HWS_MTIP_MAC100_BR_UNIT_FIELDS_E;





#ifdef __cplusplus
}
#endif

#endif /* __mvHwsMtiMac100BrRegDb_H */

