#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: GCALLSEN

# Tue Jan 16 08:54:54 2018

#Implementation: PHY_1_Debug

$ Running Identify Instrumentor. See log file:
@N::"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\PHY_1_Debug\synlog\m2s010_som_identify_compile.log"|
#Tue Jan 16 08:54:54 2018

Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som\m2s010_som.vhd":20:7:20:16|Top entity is set to m2s010_som.
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\BitDetector.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\COREFIFO\2.6.108\rtl\vhdl\core\fifo_pkg.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_fwft.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\RX_SM.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Edge_Detect.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Jabber_SM.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Nib2Ser_SM.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Phy_Mux.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Debounce.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\TX_Collision_Detector2.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_sync.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_sync_scntr.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder2.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesEncoder2.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\TriDebounce.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Interrupts.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\m2s010_som_sb.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd
Parsing C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som\m2s010_som.vhd
VHDL syntax check successful!

Identify db is up to date. No re-compile necessary

@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 84MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 16 08:54:55 2018

###########################################################]
Running in restricted mode: identify_job

Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\identify_instrumentor_shell.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    GCALLSEN
Date:        Tue Jan 16 08:54:55 2018
Version:     L-2016.09M-2

Arguments:   -product identify_instrumentor -tsl HnkVBtok -af _CMD_.CML
ProductType: identify_instrumentor




*** Integrated Instrumentor ***
Added instrumentation 'synthesis' to the project
"design_flow" is unrecognized option for current device
Added instrumentation 'PHY_1_Debug' to the project
"design_flow" is unrecognized option for current device
Warning: CommsFPGA_top.vhd(248): Process `bit_clock_gen' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: CommsFPGA_top.vhd(262): Process `clock_gen' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: uP_if.vhd(157): Process `ready_delay_proc' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: mdio_slave_interface.vhd(179): Process `process_179' contains multiple clock-event conditions. No breakpoints will be detected in this process
Warning: mdio_slave_interface.vhd(193): Process `process_193' contains multiple clock-event conditions. No breakpoints will be detected in this process
Warning: mdio_slave_interface.vhd(207): Process `process_207' contains multiple clock-event conditions. No breakpoints will be detected in this process
Warning: coreresetp.vhd(1368): Process `process_1368' is sensitive to a clock edge, but contains multiple top-level conditional statements
Warning: No breakpoints will be detected in this process
Current design is m2s010_som
Loading instrumentation 'PHY_1_Debug'
Source IDC file C:/Users/gcallsen/Documents/GitHubBF/PPI.SOC.FPGAv2.0/synthesis/PHY_1_Debug/identify.idc
Setting IICE sampler (sampledepth) to 4096 for IICE named 'IICE'(previous value: 128)
Setting IICE sampler (set IICE clock) to '/rtl/CommsFPGA_top_0/clk16x' for IICE named 'IICE' (previous value: '')
Instrumenting design `m2s010_som' in directory C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\PHY_1_Debug
The target device family is 'SmartFusion2' (and considered a ProAsic3-based family; hence we do care about UJTAG / UJTAG_WRAPPER instances).
The design does not contain a UJTAG_WRAPPER instance.
OK, the design does not contain a UJTAG instance.
Current instrumentation information: 	IICE=IICE 
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 48
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 48

exit status=0
Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N::Reading compiler constraint file C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\PHY_1_Debug\instr_sources\syn_dics.cdc
@N: CD720 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som\m2s010_som.vhd":20:7:20:16|Top entity is set to m2s010_som.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD231 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som\m2s010_som.vhd":20:7:20:16|Synthesizing work.m2s010_som.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":434:10:434:14|Synthesizing smartfusion2.bibuf.syn_black_box.
Post processing for smartfusion2.bibuf.syn_black_box
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\m2s010_som_sb.vhd":17:7:17:19|Synthesizing work.m2s010_som_sb.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":786:10:786:17|Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd":17:7:17:23|Synthesizing work.m2s010_som_sb_mss.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":413:10:413:15|Synthesizing smartfusion2.outbuf.syn_black_box.
Post processing for smartfusion2.outbuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":503:10:503:20|Synthesizing smartfusion2.outbuf_diff.syn_black_box.
Post processing for smartfusion2.outbuf_diff.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":403:10:403:14|Synthesizing smartfusion2.inbuf.syn_black_box.
Post processing for smartfusion2.inbuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":423:10:423:16|Synthesizing smartfusion2.tribuff.syn_black_box.
Post processing for smartfusion2.tribuff.syn_black_box
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd":10:7:10:13|Synthesizing work.mss_010.def_arch.
Post processing for work.mss_010.def_arch
Post processing for work.m2s010_som_sb_mss.rtl
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":8:7:8:32|Synthesizing work.m2s010_som_sb_fabosc_0_osc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":39:7:39:12|Synthesizing work.xtlosc.def_arch.
Post processing for work.xtlosc.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":79:7:79:24|Synthesizing work.rcosc_25_50mhz_fab.def_arch.
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.m2s010_som_sb_fabosc_0_osc.def_arch
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":11:10:11:27|Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":27:7:27:16|Synthesizing work.coreresetp.rtl.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":477:8:477:25|Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":478:8:478:21|Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":479:8:479:20|Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":480:8:480:37|Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":481:8:481:27|Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":482:8:482:27|Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":483:8:483:28|Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":484:8:484:27|Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":485:8:485:28|Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":486:8:486:27|Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":487:8:487:28|Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":488:8:488:27|Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":489:8:489:28|Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":490:8:490:30|Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":491:8:491:30|Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.coreresetp.rtl
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1447:8:1447:9|Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1423:8:1423:9|Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd":26:7:26:17|Synthesizing work.coreconfigp.rtl.
Post processing for work.coreconfigp.rtl
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd":8:7:8:30|Synthesizing work.m2s010_som_sb_ccc_0_fccc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":794:10:794:12|Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.m2s010_som_sb_ccc_0_fccc.def_arch
Post processing for work.m2s010_som_sb.rtl
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":34:7:34:14|Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N: CD604 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":665:16:665:29|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":1453:41:1453:46|Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd":33:7:33:23|Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":51:7:51:19|Synthesizing work.commsfpga_top.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":236:10:236:24|Removing redundant assignment.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":156:7:156:16|Signal mii_tx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":184:7:184:12|Signal f_rxer is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":185:7:185:11|Signal f_crs is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":186:7:186:11|Signal f_col is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":193:7:193:15|Signal mii_tx_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":194:7:194:14|Signal mii_tx_d is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":196:7:196:16|Signal mii_rx_clk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":197:7:197:15|Signal mii_rx_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":198:7:198:14|Signal mii_rx_d is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":22:7:22:26|Synthesizing work.mdio_slave_interface.translated.
@N: CD231 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":97:29:97:30|Using onehot encoding for type mdio_slave_state_type. For example, enumeration sm_st_0 is mapped to "100000000".
@W: CG296 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":167:1:167:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":169:7:169:17|Referenced variable pmad_rst_in is not in sensitivity list.
@N: CD604 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":479:10:479:24|OTHERS clause is not synthesized.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":69:10:69:23|Signal status_bit15_9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":70:10:70:20|Signal status_bit8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":71:10:71:22|Signal status_bit6_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":73:10:73:16|Signal phy_id1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":75:10:75:16|Signal phy_id2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":76:10:76:17|Signal phy_addr is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.mdio_slave_interface.translated
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":334:6:334:7|Pruning unused register respond_to_all_phy_addr_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":240:8:240:9|Pruning unused register reg_data_out_1(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL116 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":209:6:209:7|Input data for signal PMAD_link_status_d contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL116 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":195:6:195:7|Input data for signal PMAD_jabber_det_d contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL116 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":181:6:181:7|Input data for signal PMAD_fault_status_d contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL190 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":549:4:549:5|Optimizing register bit Register0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":549:4:549:5|Optimizing register bit Register0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":549:4:549:5|Optimizing register bit Register0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":549:4:549:5|Optimizing register bit Register0(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":549:4:549:5|Optimizing register bit Register0(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":549:4:549:5|Optimizing register bit Register0(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":549:4:549:5|Optimizing register bit Register0(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":549:4:549:5|Optimizing register bit Register0(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":549:4:549:5|Optimizing register bit Register0(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":549:4:549:5|Optimizing register bit Register0(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":549:4:549:5|Optimizing register bit Register0(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":549:4:549:5|Pruning register bits 13 to 12 of Register0(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":549:4:549:5|Pruning register bits 9 to 8 of Register0(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":549:4:549:5|Pruning register bits 6 to 0 of Register0(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Phy_Mux.vhd":22:7:22:13|Synthesizing work.phy_mux.translated.
Post processing for work.phy_mux.translated
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Phy_Mux.vhd":77:2:77:7|Signal H_RXER is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\TX_Collision_Detector2.vhd":42:7:42:28|Synthesizing work.tx_collision_detector2.behavioral.
Post processing for work.tx_collision_detector2.behavioral
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder2.vhd":43:7:43:21|Synthesizing work.manchesdecoder2.v1.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder2.vhd":88:9:88:26|Signal packetlength_bytes is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder2.vhd":89:9:89:21|Signal mii_rx_d_fail is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER.vhd":19:7:19:25|Synthesizing work.clock_domain_buffer.rtl.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":34:7:34:56|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo.translated.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":400:10:400:18|Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":401:10:401:15|Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":404:10:404:22|Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":405:10:405:16|Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":406:10:406:20|Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":410:10:410:13|Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":413:10:413:15|Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":430:10:430:17|Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":434:10:434:15|Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":435:10:435:16|Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":444:10:444:26|Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":445:10:445:25|Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":447:10:447:18|Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":456:10:456:23|Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":457:10:457:23|Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":470:10:470:23|Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":504:10:504:19|Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":505:10:505:23|Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":524:10:524:26|Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":525:10:525:26|Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":526:10:526:25|Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":527:10:527:25|Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":530:10:530:25|Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":531:10:531:25|Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":532:10:532:24|Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":533:10:533:24|Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd":8:7:8:59|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_ram_wrapper.generated.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top.vhd":8:7:8:57|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_usram_top.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":627:10:627:17|Synthesizing smartfusion2.ram64x18.syn_black_box.
Post processing for smartfusion2.ram64x18.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":342:10:342:12|Synthesizing smartfusion2.inv.syn_black_box.
Post processing for smartfusion2.inv.syn_black_box
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_usram_top.def_arch
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_ram_wrapper.generated
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd":29:0:29:10|Signal B_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd":28:0:28:10|Signal A_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd":27:0:27:11|Signal B_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd":26:0:26:11|Signal A_SB_CORRECT is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":33:7:33:62|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_async.translated.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":730:33:730:46|Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":922:14:922:20|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":967:12:967:18|Removing redundant assignment.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":179:10:179:26|Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":182:10:182:20|Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":190:10:190:24|Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":191:10:191:17|Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":32:7:32:70|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_graytobinconv.translated.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":73:36:73:36|Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":59:10:59:10|Signal i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_graytobinconv.translated
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd":31:7:31:67|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_doublesync.translated.
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_doublesync.translated
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":32:7:32:70|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_graytobinconv.translated.
@W: CD434 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":73:36:73:36|Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":59:10:59:10|Signal i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_graytobinconv.translated
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd":31:7:31:67|Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_doublesync.translated.
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_doublesync.translated
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_async.translated
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":191:10:191:17|Signal re_top_p is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":179:10:179:26|Signal almostemptyi_fwft is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":852:6:852:7|Pruning unused register rptr_gray_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":852:6:852:7|Pruning unused register rptr_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":774:6:774:7|Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":774:6:774:7|Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":759:6:759:7|Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":759:6:759:7|Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":746:6:746:7|Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":696:6:696:7|Pruning unused register rptr_bin_sync2_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL168 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":683:3:683:23|Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":669:3:669:20|Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL260 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":655:6:655:7|Pruning register bit 0 of rptr_bin_sync2(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo.translated
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":532:10:532:24|Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":530:10:530:25|Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":527:10:527:25|Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":526:10:526:25|Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":525:10:525:26|Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":524:10:524:26|Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":445:10:445:25|Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":444:10:444:26|Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1241:6:1241:7|Pruning unused register RDATA_ext_r1_2(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1227:6:1227:7|Pruning unused register RDATA_ext_r_2(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1143:6:1143:7|Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1143:6:1143:7|Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1143:6:1143:7|Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1143:6:1143:7|Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1143:6:1143:7|Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1143:6:1143:7|Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1130:6:1130:7|Pruning unused register fwft_Q_r_2(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1115:6:1115:7|Pruning unused register RDATA_r2_2(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1101:6:1101:7|Pruning unused register RDATA_r1_2(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1088:6:1088:7|Pruning unused register RDATA_r_pre_3(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1043:6:1043:7|Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":1043:6:1043:7|Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":643:6:643:7|Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":643:6:643:7|Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":643:6:643:7|Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.
Post processing for work.clock_domain_buffer.rtl
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\RX_SM.vhd":34:7:34:11|Synthesizing work.rx_sm.behavioral.
@N: CD231 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\RX_SM.vhd":67:23:67:24|Using onehot encoding for type rx_state_type. For example, enumeration idle is mapped to "100000".
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\RX_SM.vhd":111:8:111:21|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\RX_SM.vhd":114:8:114:21|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\RX_SM.vhd":115:8:115:23|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\RX_SM.vhd":199:16:199:23|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\RX_SM.vhd":233:16:233:23|Removing redundant assignment.
Post processing for work.rx_sm.behavioral
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\BitDetector.vhd":40:7:40:17|Synthesizing work.bitdetector.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\BitDetector.vhd":78:10:78:25|Removing redundant assignment.
Post processing for work.bitdetector.behavioral
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":44:7:44:28|Synthesizing work.manchesdecoder_adapter.v1.
@W: CG296 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":220:2:220:8|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":224:36:224:47|Referenced variable clock_adjust is not in sensitivity list.
@W: CG296 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":244:25:244:31|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":248:38:248:49|Referenced variable clock_adjust is not in sensitivity list.
@W: CG296 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":256:26:256:32|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":260:38:260:49|Referenced variable clock_adjust is not in sensitivity list.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":79:9:79:22|Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":90:9:90:19|Signal imanches_in is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd":40:7:40:22|Synthesizing work.idlelinedetector.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd":85:10:85:23|Removing redundant assignment.
Post processing for work.idlelinedetector.behavioral
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd":103:4:103:5|Pruning unused register prbs_gen_reg_4(15 downto 0). Make sure that there are no unused intermediate registers.
Post processing for work.manchesdecoder_adapter.v1
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":188:4:188:5|Pruning unused register manches_in_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":107:4:107:5|Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":107:4:107:5|Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":107:4:107:5|Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":107:4:107:5|Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":258:4:258:5|Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":246:4:246:5|Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesDecoder_Adapter.vhd":222:4:222:5|Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.manchesdecoder2.v1
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesEncoder2.vhd":40:7:40:21|Synthesizing work.manchesencoder2.behavioral.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Jabber_SM.vhd":49:7:49:15|Synthesizing work.jabber_sm.behavioral.
@N: CD233 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Jabber_SM.vhd":78:27:78:28|Using sequential encoding for type jabber_state_type.
Post processing for work.jabber_sm.behavioral
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Nib2Ser_SM.vhd":49:7:49:16|Synthesizing work.nib2ser_sm.behavioral.
@N: CD231 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Nib2Ser_SM.vhd":77:23:77:24|Using onehot encoding for type tx_state_type. For example, enumeration idle is mapped to "10000".
Post processing for work.nib2ser_sm.behavioral
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Nib2Ser_SM.vhd":90:4:90:5|Pruning unused register nibble_cntr_10(11 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Edge_Detect.vhd":47:7:47:17|Synthesizing work.edge_detect.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Edge_Detect.vhd":97:6:97:14|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Edge_Detect.vhd":98:6:98:17|Removing redundant assignment.
@W: CG296 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Edge_Detect.vhd":88:14:88:20|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Edge_Detect.vhd":93:34:93:39|Referenced variable clk_en is not in sensitivity list.
Post processing for work.edge_detect.behavioral
@W: CL271 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Edge_Detect.vhd":90:4:90:5|Pruning unused bits 7 to 4 of sig_out_d_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Edge_Detect.vhd":90:4:90:5|Feedback mux created for signal sig_out_d[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Edge_Detect.vhd":90:4:90:5|Feedback mux created for signal sig_clr_sync[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL279 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Edge_Detect.vhd":90:4:90:5|Pruning register bits 3 to 2 of sig_clr_sync(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.manchesencoder2.behavioral
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":48:7:48:11|Synthesizing work.up_if.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":180:8:180:19|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":210:10:210:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":211:10:211:23|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":212:10:212:24|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":213:10:213:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":238:12:238:26|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":239:12:239:22|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":240:12:240:25|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":241:12:241:32|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":262:8:262:18|Removing redundant assignment.
@W: CG296 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":269:19:269:25|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":291:28:291:48|Referenced variable i_mii_mux_control_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":285:28:285:41|Referenced variable i_int_mask_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":287:28:287:37|Referenced variable status_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":281:28:281:38|Referenced variable control_reg is not in sensitivity list.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Interrupts.vhd":40:7:40:16|Synthesizing work.interrupts.behavioral.
Post processing for work.interrupts.behavioral
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Interrupts.vhd":151:6:151:7|All reachable assignments to iint_reg(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Interrupts.vhd":151:6:151:7|All reachable assignments to iint_reg(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Interrupts.vhd":151:6:151:7|All reachable assignments to iint_reg(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Interrupts.vhd":151:6:151:7|All reachable assignments to iint_reg(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Interrupts.vhd":151:6:151:7|All reachable assignments to iint_reg(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
Post processing for work.up_if.behavioral
@W: CL117 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":272:8:272:9|Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\TriDebounce.vhd":22:7:22:17|Synthesizing work.tridebounce.behavioral.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Debounce.vhd":22:7:22:14|Synthesizing work.debounce.behavioral.
@W: CG296 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Debounce.vhd":47:17:47:23|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Debounce.vhd":52:11:52:21|Referenced variable debounce_in is not in sensitivity list.
Post processing for work.debounce.behavioral
Post processing for work.tridebounce.behavioral
Post processing for work.commsfpga_top.behavioral
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":185:7:185:11|Signal F_CRS is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":184:7:184:12|Signal F_RXER is floating; a simulation mismatch is possible.
@W: CL167 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":428:22:428:33|Input f_rxer of instance Phy_Mux_Inst is floating
@W: CL167 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":428:22:428:33|Input f_crs of instance Phy_Mux_Inst is floating
@W: CL265 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\CommsFPGA_top.vhd":264:4:264:5|Removing unused bit 2 of ClkDivider(2 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd":8:7:8:37|Synthesizing work.m2s010_som_commsfpga_ccc_0_fccc.def_arch.
Post processing for work.m2s010_som_commsfpga_ccc_0_fccc.def_arch
Post processing for work.m2s010_som.rtl
@W: CL247 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Interrupts.vhd":47:4:47:13|Input port bit 7 of apb3_wdata(7 downto 0) is unused 
@W: CL246 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Interrupts.vhd":47:4:47:13|Input port bits 5 to 2 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Interrupts.vhd":51:4:51:15|Input port bit 7 of int_mask_reg(7 downto 0) is unused 
@W: CL246 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Interrupts.vhd":51:4:51:15|Input port bits 5 to 2 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Interrupts.vhd":43:4:43:9|Input clk16x is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\uP_if.vhd":50:4:50:6|Input rst is unused.
@N: CL201 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Nib2Ser_SM.vhd":90:4:90:5|Trying to extract state machine for register TX_STATE.
Extracted state machine for register TX_STATE
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Nib2Ser_SM.vhd":53:4:53:12|Input idle_line is unused.
@N: CL201 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\Jabber_SM.vhd":91:4:91:5|Trying to extract state machine for register JABBER_STATE.
Extracted state machine for register JABBER_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\ManchesEncoder2.vhd":45:3:45:12|Input MII_TX_CLK is unused.
@W: CL190 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd":118:6:118:7|Optimizing register bit prbs_gen_hold(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd":118:6:118:7|Pruning register bit 15 of prbs_gen_hold(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd":118:6:118:7|Optimizing register bit prbs_gen_hold(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd":118:6:118:7|Pruning register bit 14 of prbs_gen_hold(14 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd":118:6:118:7|Optimizing register bit prbs_gen_hold(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd":118:6:118:7|Pruning register bit 13 of prbs_gen_hold(13 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd":118:6:118:7|Trying to extract state machine for register Idle_Debug_SM.
Extracted state machine for register Idle_Debug_SM
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@W: CL190 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd":118:6:118:7|Optimizing register bit prbs_gen_hold(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd":118:6:118:7|Pruning register bit 12 of prbs_gen_hold(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\IdleLineDetector.vhd":49:3:49:11|Input TX_Enable is unused.
@N: CL201 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\RX_SM.vhd":125:6:125:7|Trying to extract state machine for register RX_STATE.
Extracted state machine for register RX_STATE
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd":81:6:81:11|Input re_top is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd":24:4:24:8|Input CLOCK is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd":109:6:109:10|Input MEMRD is unused.
@N: CL189 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":181:6:181:7|Register bit PMAD_fault_status_d is always 1.
@N: CL189 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":195:6:195:7|Register bit PMAD_jabber_det_d is always 1.
@N: CL189 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":209:6:209:7|Register bit PMAD_link_status_d is always 0.
@W: CL169 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":223:6:223:7|Pruning unused register status_regClear_d(2 downto 0). Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":334:6:334:7|Trying to extract state machine for register slave_state.
Extracted state machine for register slave_state
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":26:3:26:18|Input PMAD_link_status is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":27:3:27:19|Input PMAD_fault_status is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\hdl\mdio_slave_interface.vhd":28:3:28:17|Input PMAD_jabber_det is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":75:0:75:4|Input IADDR is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":76:0:76:6|Input PRESETN is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":77:0:77:3|Input PCLK is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":108:0:108:7|Input PRDATAS1 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":109:0:109:7|Input PRDATAS2 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":110:0:110:7|Input PRDATAS3 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":111:0:111:7|Input PRDATAS4 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":112:0:112:7|Input PRDATAS5 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":113:0:113:7|Input PRDATAS6 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":114:0:114:7|Input PRDATAS7 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":115:0:115:7|Input PRDATAS8 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":116:0:116:7|Input PRDATAS9 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":117:0:117:8|Input PRDATAS10 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":118:0:118:8|Input PRDATAS11 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":119:0:119:8|Input PRDATAS12 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":120:0:120:8|Input PRDATAS13 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":121:0:121:8|Input PRDATAS14 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":122:0:122:8|Input PRDATAS15 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":125:0:125:7|Input PREADYS1 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":126:0:126:7|Input PREADYS2 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":127:0:127:7|Input PREADYS3 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":128:0:128:7|Input PREADYS4 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":129:0:129:7|Input PREADYS5 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":130:0:130:7|Input PREADYS6 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":131:0:131:7|Input PREADYS7 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":132:0:132:7|Input PREADYS8 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":133:0:133:7|Input PREADYS9 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":134:0:134:8|Input PREADYS10 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":135:0:135:8|Input PREADYS11 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":136:0:136:8|Input PREADYS12 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":137:0:137:8|Input PREADYS13 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":138:0:138:8|Input PREADYS14 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":139:0:139:8|Input PREADYS15 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":142:0:142:8|Input PSLVERRS1 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":143:0:143:8|Input PSLVERRS2 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":144:0:144:8|Input PSLVERRS3 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":145:0:145:8|Input PSLVERRS4 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":146:0:146:8|Input PSLVERRS5 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":147:0:147:8|Input PSLVERRS6 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":148:0:148:8|Input PSLVERRS7 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":149:0:149:8|Input PSLVERRS8 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":150:0:150:8|Input PSLVERRS9 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":151:0:151:9|Input PSLVERRS10 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":152:0:152:9|Input PSLVERRS11 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":153:0:153:9|Input PSLVERRS12 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":154:0:154:9|Input PSLVERRS13 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":155:0:155:9|Input PSLVERRS14 is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":156:0:156:9|Input PSLVERRS15 is unused.
@N: CL201 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd":517:8:517:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL177 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Trying to extract state machine for register sm2_state.
Extracted state machine for register sm2_state
State machine has 2 reachable states with original encodings of:
   000
   001
@N: CL201 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":96:4:96:12|Input CLK_LTSSM is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":123:4:123:12|Input FPLL_LOCK is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":126:4:126:18|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":135:4:135:18|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":139:4:139:18|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":143:4:143:18|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":157:4:157:13|Input SDIF0_PSEL is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":158:4:158:15|Input SDIF0_PWRITE is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":159:4:159:15|Input SDIF0_PRDATA is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":160:4:160:13|Input SDIF1_PSEL is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":161:4:161:15|Input SDIF1_PWRITE is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":162:4:162:15|Input SDIF1_PRDATA is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":163:4:163:13|Input SDIF2_PSEL is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":164:4:164:15|Input SDIF2_PWRITE is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":165:4:165:15|Input SDIF2_PRDATA is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":166:4:166:13|Input SDIF3_PSEL is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":167:4:167:15|Input SDIF3_PWRITE is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":168:4:168:15|Input SDIF3_PRDATA is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":174:4:174:21|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":175:4:175:17|Input SOFT_RESET_F2M is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":176:4:176:16|Input SOFT_M3_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":177:4:177:33|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":178:4:178:23|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":179:4:179:23|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":180:4:180:24|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":181:4:181:23|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":182:4:182:24|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":183:4:183:23|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":184:4:184:24|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":185:4:185:23|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":186:4:186:24|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":190:4:190:26|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":191:4:191:26|Input SOFT_SDIF0_1_CORE_RESET is unused.
@W: CL158 :"C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\component\work\m2s010_som\m2s010_som.vhd":88:8:88:18|Inout GPIO_1_BIDI is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 105MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 16 08:54:57 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
File C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 16 08:54:58 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 16 08:54:58 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
File C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\synwork\m2s010_som_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 16 08:54:59 2018

###########################################################]
Pre-mapping Report

# Tue Jan 16 08:54:59 2018

Synopsys Generic Technology Pre-mapping, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\PHY_1_Debug\instr_sources\syn_dics.sdc
@L: C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\PHY_1_Debug\m2s010_som_scck.rpt 
Printing clock  summary report in "C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\PHY_1_Debug\m2s010_som_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 116MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 116MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 116MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 116MB)

@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF625 |Insert Identify debug core
*** Launch instrumentor shell: "C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\identify_instrumentor_shell.exe" -srs_gen_hw "C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\PHY_1_Debug\instr_sources\syn_dics.v" -prj "C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\m2s010_som_syn.prj" -idb "C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\PHY_1_Debug\identify.db" -curimpl PHY_1_Debug -write_sdc -log C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\PHY_1_Debug\identify.log -tsl HnkVBtok -idc C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\PHY_1_Debug\identify.idc
Reading constraint file: C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\PHY_1_Debug\instr_sources\syn_dics.sdc

Making connections to hyper_source modules
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5471:28:5471:60|Connected syn_hyper_connect ident_coreinst.ident_hyperc_mii_dbg_phyn_IICE_47, tag CommsFPGA_top_0.Phy_Mux_Inst.mii_dbg_phyn
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5464:28:5464:59|Connected syn_hyper_connect ident_coreinst.ident_hyperc_mac_mii_txd_IICE_40, tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_txd
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5457:28:5457:61|Connected syn_hyper_connect ident_coreinst.ident_hyperc_mac_mii_tx_en_IICE_39, tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_tx_en
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5450:28:5450:62|Connected syn_hyper_connect ident_coreinst.ident_hyperc_mac_mii_tx_clk_IICE_38, tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_tx_clk
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5443:28:5443:59|Connected syn_hyper_connect ident_coreinst.ident_hyperc_mac_mii_rxd_IICE_34, tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_rxd
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5436:28:5436:61|Connected syn_hyper_connect ident_coreinst.ident_hyperc_mac_mii_rx_er_IICE_33, tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_rx_er
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5429:28:5429:61|Connected syn_hyper_connect ident_coreinst.ident_hyperc_mac_mii_rx_dv_IICE_32, tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_rx_dv
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5422:28:5422:62|Connected syn_hyper_connect ident_coreinst.ident_hyperc_mac_mii_rx_clk_IICE_31, tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_rx_clk
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5415:28:5415:62|Connected syn_hyper_connect ident_coreinst.ident_hyperc_mac_mii_mdo_en_IICE_30, tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_mdo_en
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5408:28:5408:59|Connected syn_hyper_connect ident_coreinst.ident_hyperc_mac_mii_mdo_IICE_29, tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_mdo
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5401:28:5401:59|Connected syn_hyper_connect ident_coreinst.ident_hyperc_mac_mii_mdi_IICE_28, tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_mdi
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5394:28:5394:59|Connected syn_hyper_connect ident_coreinst.ident_hyperc_mac_mii_mdc_IICE_27, tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_mdc
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5387:28:5387:59|Connected syn_hyper_connect ident_coreinst.ident_hyperc_mac_mii_crs_IICE_26, tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_crs
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5380:28:5380:59|Connected syn_hyper_connect ident_coreinst.ident_hyperc_mac_mii_col_IICE_25, tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_col
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5373:28:5373:54|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_txen_IICE_24, tag CommsFPGA_top_0.Phy_Mux_Inst.d_txen
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5366:28:5366:53|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_txd_IICE_19, tag CommsFPGA_top_0.Phy_Mux_Inst.d_txd
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5359:28:5359:55|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_mdo_en_IICE_6, tag CommsFPGA_top_0.Phy_Mux_Inst.d_mdo_en
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5352:28:5352:52|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_mdo_IICE_5, tag CommsFPGA_top_0.Phy_Mux_Inst.d_mdo
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5345:28:5345:52|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_mdi_IICE_4, tag CommsFPGA_top_0.Phy_Mux_Inst.d_mdi
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5338:28:5338:52|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_mdc_IICE_3, tag CommsFPGA_top_0.Phy_Mux_Inst.d_mdc
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5331:28:5331:61|Connected syn_hyper_connect ident_coreinst.ident_hyperc_manchester_in_IICE_46, tag manchester_in
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5324:28:5324:59|Connected syn_hyper_connect ident_coreinst.ident_hyperc_manch_out_p_IICE_45, tag manch_out_p
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5317:28:5317:59|Connected syn_hyper_connect ident_coreinst.ident_hyperc_manch_out_n_IICE_44, tag manch_out_n
Multiple choices found for hypersource d_txen; they are 
0	 ident_hs_D_TXEN
1	 CommsFPGA_top_0.Phy_Mux_Inst.ident_hs_D_TXEN
Choosing : ident_hs_D_TXEN 

@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5310:28:5310:54|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_txen_IICE_23, tag d_txen
Multiple choices found for hypersource d_txd; they are 
0	 ident_hs_D_TXD
1	 CommsFPGA_top_0.Phy_Mux_Inst.ident_hs_D_TXD
Choosing : ident_hs_D_TXD 

@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5303:28:5303:53|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_txd_IICE_15, tag d_txd
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5296:28:5296:53|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_txc_IICE_14, tag d_txc
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5289:28:5289:54|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_rxer_IICE_13, tag d_rxer
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5282:28:5282:54|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_rxdv_IICE_12, tag d_rxdv
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5275:28:5275:52|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_rxd_IICE_8, tag d_rxd
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5268:28:5268:52|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_rxc_IICE_7, tag d_rxc
Multiple choices found for hypersource d_mdc; they are 
0	 ident_hs_D_MDC
1	 CommsFPGA_top_0.Phy_Mux_Inst.ident_hs_D_MDC
Choosing : ident_hs_D_MDC 

@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5261:28:5261:52|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_mdc_IICE_2, tag d_mdc
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5254:28:5254:52|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_crs_IICE_1, tag d_crs
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5247:28:5247:52|Connected syn_hyper_connect ident_coreinst.ident_hyperc_d_col_IICE_0, tag d_col
@N: BN397 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5240:28:5240:46|Connected syn_hyper_connect ident_coreinst.ident_hyperc_clk16x, tag CommsFPGA_top_0.clk16x
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":528:8:528:9|Removing sequential instance FDDR_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":528:8:528:9|Removing sequential instance SDIF0_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":528:8:528:9|Removing sequential instance SDIF1_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":528:8:528:9|Removing sequential instance SDIF2_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":528:8:528:9|Removing sequential instance SDIF3_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Removing sequential instance EXT_RESET_OUT_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":4821:6:4821:11|Removing sequential instance genblk4\.b9_ibScJX_E2 (in view: VhdlGenLib.b8_nR_ymqrG_12s_5s_0_0s_0s_1_2046_x(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":4529:2:4529:7|Removing sequential instance b13_xYTFKCkrt_FH9 (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|Removing sequential instance afull_r (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":4845:2:4845:7|Removing sequential instance b11_ibScJX_E2_P (in view: VhdlGenLib.b8_nR_ymqrG_12s_5s_0_0s_0s_1_2046_x(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|Removing sequential instance underflow_r (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd":945:6:945:7|Removing sequential instance overflow_r (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Removing sequential instance sm2_state[0:1] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Removing sequential instance sm2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":803:8:803:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":814:8:814:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":825:8:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":836:8:836:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Removing sequential instance sm2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":803:8:803:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":814:8:814:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":825:8:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":836:8:836:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MT480 :"c:/users/gcallsen/documents/githubbf/ppi.soc.fpgav2.0/synthesis/phy_1_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 
syn_allowed_resources : blockrams=21  set on top level netlist m2s010_som

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 147MB)



Clock Summary
*****************

Start                                                                 Requested     Requested     Clock        Clock                    Clock
Clock                                                                 Frequency     Period        Type         Group                    Load 
---------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  100.0 MHz     10.000        inferred     Inferred_clkgroup_7      151  
CommsFPGA_top|ClkDivider_inferred_clock[1]                            100.0 MHz     10.000        inferred     Inferred_clkgroup_9      57   
System                                                                100.0 MHz     10.000        system       system_clkgroup          12   
ident_coreinst.comm_block_INST.dr2_tck                                1.0 MHz       1000.000      declared     identify_jtag_group1     8    
jtag_interface_x|b9_nv_oQwfYF                                         100.0 MHz     10.000        inferred     Inferred_clkgroup_12     18   
jtag_interface_x|b10_8Kz_rKlrtX                                       100.0 MHz     10.000        inferred     Inferred_clkgroup_11     8    
jtag_interface_x|identify_clk_int_inferred_clock                      100.0 MHz     10.000        inferred     Inferred_clkgroup_10     522  
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_0      471  
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_6      21   
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     10.000        inferred     Inferred_clkgroup_2      100  
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_5      31   
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     100.0 MHz     10.000        inferred     Inferred_clkgroup_1      109  
m2s010_som|D_RXC                                                      100.0 MHz     10.000        inferred     Inferred_clkgroup_4      97   
m2s010_som|D_TXC                                                      100.0 MHz     10.000        inferred     Inferred_clkgroup_3      97   
m2s010_som|H_MDC                                                      100.0 MHz     10.000        inferred     Inferred_clkgroup_8      270  
=============================================================================================================================================

@W: MT532 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\edge_detect.vhd":78:4:78:5|Found signal identified as System clock which controls 12 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.COLLISION_DETECT_INT_SYNC.sig_edge_detect.  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\idlelinedetector.vhd":78:4:78:5|Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 471 sequential elements including CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":517:8:517:9|Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\edge_detect.vhd":90:4:90:5|Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 100 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.COLLISION_DETECT_INT_SYNC.sig_out_d[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd":1927:0:1927:13|Found inferred clock m2s010_som|D_TXC which controls 97 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd":1927:0:1927:13|Found inferred clock m2s010_som|D_RXC which controls 97 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\manchesencoder2.vhd":133:4:133:5|Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 21 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\debounce.vhd":49:4:49:5|Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 151 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\mdio_slave_interface.vhd":334:6:334:7|Found inferred clock m2s010_som|H_MDC which controls 270 sequential elements including CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt_reset. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_doublesync.vhd":84:6:84:7|Found inferred clock CommsFPGA_top|ClkDivider_inferred_clock[1] which controls 57 sequential elements including CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.Wr_corefifo_doubleSync.sync_out_xhdl1[6:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":4384:3:4384:8|Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 522 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":344:6:344:11|Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":4792:6:4792:11|Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 18 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"c:/users/gcallsen/documents/githubbf/ppi.soc.fpgav2.0/synthesis/phy_1_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 
@N: BN225 |Writing default property annotation file C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\PHY_1_Debug\m2s010_som.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 147MB)

Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_1(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TX_STATE[0:4] (in view: work.Nib2Ser_SM(behavioral))
original code -> new code
   00001 -> 00000
   00010 -> 00011
   00100 -> 00101
   01000 -> 01001
   10000 -> 10001
Encoding state machine JABBER_STATE[0:2] (in view: work.Jabber_SM(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_0(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine RX_STATE[0:5] (in view: work.RX_SM(behavioral))
original code -> new code
   000001 -> 000000
   000010 -> 000011
   000100 -> 000101
   001000 -> 001001
   010000 -> 010001
   100000 -> 100001
Encoding state machine slave_state[0:8] (in view: work.mdio_slave_interface(translated))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine state[0:2] (in view: work.CoreConfigP(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sm0_state[0:6] (in view: work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine b13_nAzGfFM_sLsv3[5:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   1101 -> 100000
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance paddr[11] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[16] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[17] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[18] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[19] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[20] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[21] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[22] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[23] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[24] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[25] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[26] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[27] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[28] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[29] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[30] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[31] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_doublesync.vhd":84:6:84:7|Removing sequential instance sync_out_xhdl1[0] (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_doubleSync_0_7(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_doublesync.vhd":84:6:84:7|Removing sequential instance sync_int[0] (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_doubleSync_0_7(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 61MB peak: 149MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Jan 16 08:55:02 2018

###########################################################]
Map & Optimize Report

# Tue Jan 16 08:55:02 2018

Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)

@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":850:8:850:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":861:8:861:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) (flattening)

@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd":876:6:876:7|Removing sequential instance aempty_r (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) of type view:PrimLib.dffse(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
HyperSrc tag d_col
HyperSrc tag d_crs
HyperSrc tag d_mdc
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.d_mdc
HyperSrc tag d_rxc
HyperSrc tag d_rxd
HyperSrc tag d_rxdv
HyperSrc tag d_rxer
HyperSrc tag d_txc
HyperSrc tag d_txd
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.d_txd
HyperSrc tag d_txen
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.d_txen
HyperSrc tag manchester_in
HyperSrc tag manch_out_n
HyperSrc tag manch_out_p
HyperSrc tag CommsFPGA_top_0.clk16x
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.d_mdi
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.d_mdo
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.d_mdo_en
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_col
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_crs
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_mdc
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_mdi
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_mdo
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_mdo_en
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_rxd
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_rx_clk
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_rx_dv
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_rx_er
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_txd
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_tx_clk
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.mac_mii_tx_en
HyperSrc tag CommsFPGA_top_0.Phy_Mux_Inst.mii_dbg_phyn
HyperSrc tag ident_coreinst.IICE_INST.b3_SoW.identify_sampler_ready
HyperSrc tag ident_coreinst.IICE_INST.Identify_IICE_trigger_ext
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_uireg
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_urstb
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrupd
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrck
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrcap
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrsh
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_utdi

Making connections to hyper_source modules
@W: BN401 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":212:20:212:44|Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'
Deleting unused hyper source hypers_sampler_ready (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog))
Deleting unused hyper source trigger_hs (in view: VhdlGenLib.IICE_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_uireg (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_urstb (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrupd (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrck (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrcap (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrsh (in view: VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_utdi (in view: VhdlGenLib.comm_block_x(verilog))
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":5151:2:5151:7|Removing sequential instance b13_PSyil9s_99H_L (in view: VhdlGenLib.IICE_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MT480 :"c:/users/gcallsen/documents/githubbf/ppi.soc.fpgav2.0/synthesis/phy_1_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 146MB)

Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_1(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\idlelinedetector.vhd":78:4:78:5|Found counter in view:work.IdleLineDetector_1(behavioral) instance idle_line_cntr[15:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\idlelinedetector.vhd":118:6:118:7|Found counter in view:work.IdleLineDetector_1(behavioral) instance prbs_gen_hold[11:0] 
Encoding state machine TX_STATE[0:4] (in view: work.Nib2Ser_SM(behavioral))
original code -> new code
   00001 -> 00000
   00010 -> 00011
   00100 -> 00101
   01000 -> 01001
   10000 -> 10001
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\nib2ser_sm.vhd":90:4:90:5|Found counter in view:work.Nib2Ser_SM(behavioral) instance Jam_cntr[11:0] 
Encoding state machine JABBER_STATE[0:2] (in view: work.Jabber_SM(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\jabber_sm.vhd":91:4:91:5|Found counter in view:work.Jabber_SM(behavioral) instance UnJab_timer[23:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\jabber_sm.vhd":91:4:91:5|Found counter in view:work.Jabber_SM(behavioral) instance Jabber_cntr[23:0] 
Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_0(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\idlelinedetector.vhd":78:4:78:5|Found counter in view:work.IdleLineDetector_0(behavioral) instance idle_line_cntr[15:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\idlelinedetector.vhd":118:6:118:7|Found counter in view:work.IdleLineDetector_0(behavioral) instance prbs_gen_hold[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\bitdetector.vhd":71:4:71:5|Found counter in view:work.BitDetector(behavioral) instance bit_detect_timer[15:0] 
Encoding state machine RX_STATE[0:5] (in view: work.RX_SM(behavioral))
original code -> new code
   000001 -> 000000
   000010 -> 000011
   000100 -> 000101
   001000 -> 001001
   010000 -> 010001
   100000 -> 100001
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\rx_sm.vhd":103:4:103:5|Found counter in view:work.RX_SM(behavioral) instance start_bit_cntr[7:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd":831:6:831:7|Found counter in view:corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated) instance rptr[7:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd":1011:6:1011:7|Found counter in view:corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated) instance memraddr_r[6:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd":989:6:989:7|Found counter in view:corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated) instance memwaddr_r[5:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd":807:6:807:7|Found counter in view:corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated) instance wptr[6:0] 
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_doublesync.vhd":84:6:84:7|Removing sequential instance Rd_corefifo_doubleSync.sync_out_xhdl1[0] (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_doublesync.vhd":84:6:84:7|Removing sequential instance Rd_corefifo_doubleSync.sync_int[0] (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_doublesync.vhd":84:6:84:7|Boundary register Rd_corefifo_doubleSync.sync_int[0] (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd":831:6:831:7|Removing sequential instance rptr_gray[0] (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd":831:6:831:7|Boundary register rptr_gray[0] (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\tx_collision_detector2.vhd":110:4:110:5|Found counter in view:work.TX_Collision_Detector2(behavioral) instance clk_count[15:0] 
Encoding state machine slave_state[0:8] (in view: work.mdio_slave_interface(translated))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine state[0:2] (in view: work.CoreConfigP(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[16] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[17] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[18] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[19] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[20] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[21] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[22] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[23] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[24] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[25] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[26] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[27] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[28] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[29] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[30] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[31] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance paddr[11] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine sm0_state[0:6] (in view: work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Found counter in view:work.CoreResetP(rtl) instance count_ddr[13:0] 
Encoding state machine b13_nAzGfFM_sLsv3[5:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   1101 -> 100000
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":4499:2:4499:7|Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) instance b7_nYhI39s[11:0] 
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":4356:3:4356:8|Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":4384:3:4384:8|Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[48] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[49] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[50] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[51] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[52] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2653:2:2653:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[53] is reduced to a combinational gate by constant propagation.
@N: FX403 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2649:3:2649:8|Property "block_ram" or "no_rw_check" found for RAM b3_SoW.b3_SoW[47:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2649:3:2649:8|RAM b3_SoW.b3_SoW[47:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2497:10:2497:15|Found counter in view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) instance genblk9\.b9_v_mzCDYXs[11:0] 
@N: MO231 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2446:2:2446:7|Found counter in view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) instance b12_2_St6KCa_jHv[11:0] 
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[54] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[53] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[52] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[51] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[50] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\synthesis\phy_1_debug\instr_sources\syn_dics.v":2516:10:2516:15|Register bit genblk9\.b3_PfG[49] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 147MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 157MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 160MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 160MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 157MB peak: 160MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 156MB peak: 160MB)

@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\idlelinedetector.vhd":118:6:118:7|Removing sequential instance CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.Idle_Debug_SM[0] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\idlelinedetector.vhd":118:6:118:7|Removing sequential instance CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.Idle_Debug_SM[1] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\idlelinedetector.vhd":118:6:118:7|Removing sequential instance CommsFPGA_top_0.IDLE_LINE_DETECTOR.Idle_Debug_SM[0] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\hdl\idlelinedetector.vhd":118:6:118:7|Removing sequential instance CommsFPGA_top_0.IDLE_LINE_DETECTOR.Idle_Debug_SM[1] (in view: work.m2s010_som(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 157MB peak: 160MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 164MB peak: 167MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -0.51ns		1892 /      1542
   2		0h:00m:02s		    -0.82ns		1641 /      1543
   3		0h:00m:02s		    -0.82ns		1641 /      1543

   4		0h:00m:03s		    -0.44ns		1641 /      1543


   5		0h:00m:03s		    -0.44ns		1622 /      1543
   6		0h:00m:03s		    -0.44ns		1623 /      1543
@N: MF322 |Retiming summary: 0 registers retimed to 1 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 0 registers retimed to 1

Original and Pipelined registers replaced by retiming :
		None

New registers created by retiming :
		CommsFPGA_top_0.MDIO_SLAVE_INST.mdio_output_enable_ret_1


		#####   END RETIMING REPORT  #####

@N: BN362 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance m2s010_som_sb_0.CORECONFIGP_0.paddr[14] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N: FP130 |Promoting Net CommsFPGA_top_0.MDIO_SLAVE_INST.PMAD_rst_reg on CLKINT  I_392 
@N: FP130 |Promoting Net H_MDC_c on CLKINT  I_393 
@N: FP130 |Promoting Net CommsFPGA_top_0.RESET on CLKINT  I_394 
@N: FP130 |Promoting Net CommsFPGA_top_0.BIT_CLK on CLKINT  I_395 
@N: FP130 |Promoting Net ident_coreinst.IICE_INST.b5_voSc3 on CLKINT  I_396 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_397 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_398 
@N: FP130 |Promoting Net CommsFPGA_top_0.long_reset on CLKINT  I_399 
@N: FP130 |Promoting Net H_RXC_c on CLKINT  I_400 
@N: FP130 |Promoting Net ident_coreinst.IICE_INST.b5_nUTGT.b6_nfs_IF[1] on CLKINT  I_401 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_402 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_403 
@N: FP130 |Promoting Net CommsFPGA_top_0.bd_reset_i on CLKINT  I_404 
@N: FP130 |Promoting Net hcr_update on CLKINT  I_20 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 166MB peak: 169MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 168MB peak: 169MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
5 non-gated/non-generated clock tree(s) driving 752 clock pin(s) of sequential element(s)
15 gated/generated clock tree(s) driving 835 clock pin(s) of sequential element(s)
0 instances converted, 835 sequential instances remain driven by gated/generated clocks

====================================================================== Non-Gated/Non-Generated Clocks ======================================================================
Clock Tree ID     Driving Element                                       Drive Element Type              Fanout     Sample Instance                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0016       ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     UJTAG                           471        ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]    
@K:CKID0017       H_MDC                                                 port                            271        CommsFPGA_top_0.MDIO_SLAVE_INST.mdio_output_enable_ret_1 
@K:CKID0018       D_TXC                                                 port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0019       D_RXC                                                 port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0020       ident_coreinst.comm_block_INST.dr2_tck_keep           clock definition on keepbuf     8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]
============================================================================================================================================================================
============================================================================================================================================= Gated/Generated Clocks ==============================================================================================================================================
Clock Tree ID     Driving Element                                                                             Drive Element Type     Fanout     Sample Instance                                                                                         Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CommsFPGA_top_0.long_reset_RNI6UP7                                                          CFG2                   3          CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un3_debounce_in_rs                   No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0002       CommsFPGA_CCC_0.CCC_INST                                                                    CCC                    379        ident_coreinst.IICE_INST.mdiclink_reg[42]                                                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       CommsFPGA_top_0.BIT_CLK                                                                     SLE                    150        CommsFPGA_top_0.long_reset                                                                              No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       m2s010_som_sb_0.CCC_0.CCC_INST                                                              CCC                    95         m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                      No gated clock conversion method for cell cell:work.MSS_010
@K:CKID0005       m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                          MSS_010                75         m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                      No gated clock conversion method for cell cell:work.MSS_010
@K:CKID0006       CommsFPGA_top_0.ClkDivider[1]                                                               SLE                    53         CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.re_pulse_d1     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0007       CommsFPGA_CCC_0.CCC_INST                                                                    CCC                    21         CommsFPGA_top_0.BIT_CLK                                                                                 No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                                                   RCOSC_25_50MHZ         20         m2s010_som_sb_0.CORERESETP_0.count_ddr[13]                                                              No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0009       CommsFPGA_top_0.COLLISION_DETECTOR_INST.TX_collision_detect                                 SLE                    2          CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.COLLISION_DETECT_INT_SYNC.sig_edge_detect                     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0010       CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.i_Jabber_detect                SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.JABBER_DETECT_INT_SYNC.sig_edge_detect          No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0011       CommsFPGA_top_0.MANCHESTER_DECODER2_INST.RECEIVE_STATE_MACHINE_INST.i_rx_packet_end_all     SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.RX_PACKET_END_ALL_NEW_SYNC.sig_edge_detect      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0012       CommsFPGA_top_0.long_reset                                                                  SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0013       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3_0_a2                                    CFG3                   18         ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3.b8_vABZ3qsY                                   No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0014       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.REG_READ_PROC.un18_read_reg_en_0                   CFG4                   8          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                                                  No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0015       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_RNO                                     CFG2                   8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1.b10_dZst39_EF3[4]                                     No gated clock conversion method for cell cell:ACG4.SLE    
===================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 128MB peak: 169MB)

Writing Analyst data base C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\PHY_1_Debug\synwork\m2s010_som_m.srm
@N: MT480 :"c:/users/gcallsen/documents/githubbf/ppi.soc.fpgav2.0/synthesis/phy_1_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 156MB peak: 169MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"c:/users/gcallsen/documents/githubbf/ppi.soc.fpgav2.0/synthesis/phy_1_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 
@N: FX1056 |Writing EDF file: C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\PHY_1_Debug\m2s010_som.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 158MB peak: 169MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 157MB peak: 169MB)

@W: MT246 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd":66:4:66:11|Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT480 :"c:/users/gcallsen/documents/githubbf/ppi.soc.fpgav2.0/synthesis/phy_1_debug/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock n:ident_coreinst.comm_block_INST.dr2_tck -period 1000.0 -clockgroup identify_jtag_group1 
@W: MT420 |Found inferred clock m2s010_som|D_RXC with period 10.00ns. Please declare a user-defined clock on object "p:D_RXC"
@W: MT420 |Found inferred clock m2s010_som|D_TXC with period 10.00ns. Please declare a user-defined clock on object "p:D_TXC"
@W: MT420 |Found inferred clock m2s010_som|H_MDC with period 10.00ns. Please declare a user-defined clock on object "p:H_MDC"
@N: MT615 |Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns 
@W: MT420 |Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"
@W: MT420 |Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"
@W: MT420 |Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"
@W: MT420 |Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"
@W: MT420 |Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"
@W: MT420 |Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"
@W: MT420 |Found inferred clock CommsFPGA_top|ClkDivider_inferred_clock[1] with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.ClkDivider[1]"
@W: MT420 |Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"
@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"
@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jan 16 08:55:08 2018
#


Top view:               m2s010_som
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\PHY_1_Debug\instr_sources\syn_dics.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.860

                                                                      Requested     Estimated     Requested     Estimated                 Clock        Clock               
Starting Clock                                                        Frequency     Frequency     Period        Period        Slack       Type         Group               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  100.0 MHz     136.4 MHz     10.000        7.332         2.668       inferred     Inferred_clkgroup_7 
CommsFPGA_top|ClkDivider_inferred_clock[1]                            100.0 MHz     254.3 MHz     10.000        3.932         6.068       inferred     Inferred_clkgroup_9 
ident_coreinst.comm_block_INST.dr2_tck                                1.0 MHz       883.6 MHz     1000.000      1.132         998.868     declared     identify_jtag_group1
jtag_interface_x|b9_nv_oQwfYF                                         100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_12
jtag_interface_x|b10_8Kz_rKlrtX                                       100.0 MHz     737.2 MHz     10.000        1.357         8.643       inferred     Inferred_clkgroup_11
jtag_interface_x|identify_clk_int_inferred_clock                      100.0 MHz     250.2 MHz     10.000        3.997         6.003       inferred     Inferred_clkgroup_10
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                100.0 MHz     176.1 MHz     10.000        5.677         4.323       inferred     Inferred_clkgroup_0 
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                100.0 MHz     226.8 MHz     10.000        4.410         5.590       inferred     Inferred_clkgroup_6 
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     109.4 MHz     10.000        9.140         0.860       inferred     Inferred_clkgroup_2 
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     372.7 MHz     10.000        2.683         7.317       inferred     Inferred_clkgroup_5 
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     100.0 MHz     110.0 MHz     10.000        9.089         0.911       inferred     Inferred_clkgroup_1 
m2s010_som|D_RXC                                                      100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_4 
m2s010_som|D_TXC                                                      100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_3 
m2s010_som|H_MDC                                                      100.0 MHz     180.4 MHz     10.000        5.542         4.458       inferred     Inferred_clkgroup_8 
System                                                                100.0 MHz     171.1 MHz     10.000        5.843         4.157       system       system_clkgroup     
===========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                           Ending                                                             |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                             System                                                             |  10.000      4.157    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      4.204    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      5.628    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  10.000      4.204    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      4.204    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             CommsFPGA_top|ClkDivider_inferred_clock[1]                         |  10.000      4.600    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             jtag_interface_x|identify_clk_int_inferred_clock                   |  10.000      3.879    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             jtag_interface_x|b10_8Kz_rKlrtX                                    |  10.000      5.996    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             jtag_interface_x|b9_nv_oQwfYF                                      |  10.000      4.791    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    995.058  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      4.323    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             CommsFPGA_top|ClkDivider_inferred_clock[1]                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             jtag_interface_x|identify_clk_int_inferred_clock                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  10.000      0.911    |  No paths    -      |  5.000       2.688  |  5.000       1.516
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    System                                                             |  10.000      1.627    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      0.860    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som|D_TXC                                                   m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  10.000      7.317    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  10.000      5.590    |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      2.669    |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               CommsFPGA_top|ClkDivider_inferred_clock[1]                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som|H_MDC                                                   m2s010_som|H_MDC                                                   |  10.000      4.458    |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|ClkDivider_inferred_clock[1]                         m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|ClkDivider_inferred_clock[1]                         CommsFPGA_top|ClkDivider_inferred_clock[1]                         |  10.000      6.068    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   System                                                             |  10.000      3.718    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   jtag_interface_x|identify_clk_int_inferred_clock                   |  10.000      6.003    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock                   jtag_interface_x|b9_nv_oQwfYF                                      |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    System                                                             |  10.000      3.637    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    jtag_interface_x|identify_clk_int_inferred_clock                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    jtag_interface_x|b10_8Kz_rKlrtX                                    |  10.000      8.644    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                                    jtag_interface_x|b9_nv_oQwfYF                                      |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                                      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                                      jtag_interface_x|identify_clk_int_inferred_clock                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                             System                                                             |  1000.000    997.776  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                             jtag_interface_x|b10_8Kz_rKlrtX                                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    998.868  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CommsFPGA_top|BIT_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                 Starting                                                                      Arrival          
Instance                                                                         Reference                                Type     Pin     Net                 Time        Slack
                                                                                 Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.long_reset                                                       CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       long_reset_0        0.087       2.668
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.UnJab_timer[2]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       UnJab_timer[2]      0.087       5.016
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.UnJab_timer[3]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       UnJab_timer[3]      0.087       5.116
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.UnJab_timer[7]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       UnJab_timer[7]      0.108       5.190
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.UnJab_timer[4]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       UnJab_timer[4]      0.087       5.199
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.UnJab_timer[18]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       UnJab_timer[18]     0.108       5.235
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.UnJab_timer[23]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       UnJab_timer[23]     0.087       5.242
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.UnJab_timer[8]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       UnJab_timer[8]      0.108       5.268
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.UnJab_timer[17]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       UnJab_timer[17]     0.108       5.312
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.UnJab_timer[10]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       UnJab_timer[10]     0.108       5.313
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                   Starting                                                              Required          
Instance                                                                           Reference                                Type     Pin     Net         Time         Slack
                                                                                   Clock                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.Jabber_TX_Disable     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i     9.662        2.668
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.Jabber_cntr[0]        CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i     9.662        2.668
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.Jabber_cntr[1]        CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i     9.662        2.668
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.Jabber_cntr[2]        CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i     9.662        2.668
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.Jabber_cntr[3]        CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i     9.662        2.668
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.Jabber_cntr[4]        CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i     9.662        2.668
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.Jabber_cntr[5]        CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i     9.662        2.668
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.Jabber_cntr[6]        CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i     9.662        2.668
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.Jabber_cntr[7]        CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i     9.662        2.668
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.Jabber_cntr[8]        CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i     9.662        2.668
===========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      6.994
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.668

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.long_reset / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.Jabber_TX_Disable / SLn
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.long_reset                                                         SLE        Q        Out     0.087     0.087       -         
long_reset_0                                                                       Net        -        -       1.117     -           1         
CommsFPGA_top_0.long_reset_RNIUA27                                                 CLKINT     A        In      -         1.205       -         
CommsFPGA_top_0.long_reset_RNIUA27                                                 CLKINT     Y        Out     0.387     1.592       -         
long_reset                                                                         Net        -        -       1.138     -           11        
CommsFPGA_top_0.long_reset_RNI6UP7                                                 CFG2       A        In      -         2.729       -         
CommsFPGA_top_0.long_reset_RNI6UP7                                                 CFG2       Y        Out     0.077     2.807       -         
long_reset_RNI6UP7                                                                 Net        -        -       1.117     -           1         
CommsFPGA_top_0.long_reset_RNI6UP7_0                                               CLKINT     A        In      -         3.924       -         
CommsFPGA_top_0.long_reset_RNI6UP7_0                                               CLKINT     Y        Out     0.387     4.311       -         
long_reset_RNI6UP7_0                                                               Net        -        -       1.149     -           42        
CommsFPGA_top_0.long_reset_RNI6UP7_1                                               CFG1       A        In      -         5.460       -         
CommsFPGA_top_0.long_reset_RNI6UP7_1                                               CFG1       Y        Out     0.100     5.560       -         
RESET_i                                                                            Net        -        -       1.434     -           302       
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.Jabber_TX_Disable     SLE        SLn      In      -         6.994       -         
===============================================================================================================================================
Total path delay (propagation time + setup) of 7.332 is 1.377(18.8%) logic and 5.955(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CommsFPGA_top|ClkDivider_inferred_clock[1]
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                           Starting                                                                                        Arrival          
Instance                                                                                                                                                                                   Reference                                      Type         Pin           Net                   Time        Slack
                                                                                                                                                                                           Clock                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[7]                                                                      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             rptr[7]               0.108       6.068
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[0]                                                                      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             rptr[0]               0.108       6.162
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[2]                                                                      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             rptr[2]               0.108       6.168
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[3]                                                                      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             rptr[3]               0.108       6.184
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[1]                                                                      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             rptr[1]               0.108       6.197
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[4]                                                                      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             rptr[4]               0.108       6.201
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[5]                                                                      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             rptr[5]               0.108       6.217
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[6]                                                                      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             rptr[6]               0.108       6.233
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.wptr_bin_sync2[6]                                                            CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             wptr_bin_sync2[6]     0.108       6.331
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.RW1\.UI_ram_wrapper_1.U2_asyncnonpipe.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top_R0C0     CommsFPGA_top|ClkDivider_inferred_clock[1]     RAM64x18     A_DOUT[0]     RDATA_int[0]          1.747       6.955
============================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                Starting                                                                            Required          
Instance                                                                                                                        Reference                                      Type     Pin     Net                 Time         Slack
                                                                                                                                Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.empty_r           CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE      D       empty_r_3           9.745        6.068
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.RDATA_r[0]                              CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE      D       RDATA_int[0]        9.825        6.955
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.RDATA_r[1]                              CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE      D       RDATA_int[1]        9.825        6.955
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.RDATA_r[2]                              CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE      D       RDATA_int[2]        9.825        6.955
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.RDATA_r[3]                              CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE      D       RDATA_int[3]        9.825        6.955
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.memraddr_r[6]     CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE      D       memraddr_r_s[6]     9.745        7.035
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.memraddr_r[5]     CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE      D       memraddr_r_s[5]     9.745        7.051
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.memraddr_r[4]     CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE      D       memraddr_r_s[4]     9.745        7.068
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.memraddr_r[3]     CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE      D       memraddr_r_s[3]     9.745        7.084
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.memraddr_r[1]     CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE      D       memraddr_r_s[1]     9.745        7.085
======================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.676
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.068

    Number of logic level(s):                3
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[7] / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.empty_r / D
    The start point is clocked by            CommsFPGA_top|ClkDivider_inferred_clock[1] [rising] on pin CLK
    The end   point is clocked by            CommsFPGA_top|ClkDivider_inferred_clock[1] [rising] on pin CLK

Instance / Net                                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[7]                  SLE      Q        Out     0.108     0.108       -         
rptr[7]                                                                                                                                Net      -        -       0.908     -           4         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_s_7            ARI1     B        In      -         1.017       -         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_s_7            ARI1     S        Out     0.308     1.325       -         
rdiff_bus[7]                                                                                                                           Net      -        -       1.117     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.L1\.empty_r_3_0_a2_5     CFG4     D        In      -         2.442       -         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.L1\.empty_r_3_0_a2_5     CFG4     Y        Out     0.317     2.759       -         
empty_r_3_0_a2_5                                                                                                                       Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.L1\.empty_r_3_0_a2       CFG4     C        In      -         3.315       -         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.L1\.empty_r_3_0_a2       CFG4     Y        Out     0.203     3.518       -         
empty_r_3                                                                                                                              Net      -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.empty_r                  SLE      D        In      -         3.676       -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.932 is 1.192(30.3%) logic and 2.740(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ident_coreinst.comm_block_INST.dr2_tck
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                        Arrival            
Instance                                                      Reference                                  Type     Pin     Net                 Time        Slack  
                                                              Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[0]     0.108       997.776
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[1]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[2]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[3]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[4]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[5]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[6]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[7]     0.087       998.868
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                          Required            
Instance                                                      Reference                                  Type      Pin      Net                 Time         Slack  
                                                              Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             ident_coreinst.comm_block_INST.dr2_tck     UJTAG     UTDO     b9_PLF_6lNa2        1000.000     997.776
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[1]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[2]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[3]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[4]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[5]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[6]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[7]     999.745      998.868
====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      2.224
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 997.776

    Number of logic level(s):                1
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.dr2_tck [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     SLE       Q        Out     0.108     0.108       -         
b9_OvyH3_saL[0]                                               Net       -        -       0.789     -           2         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1      CFG4      C        In      -         0.897       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1      CFG4      Y        Out     0.210     1.107       -         
b9_PLF_6lNa2                                                  Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             UJTAG     UTDO     In      -         2.224       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 2.224 is 0.318(14.3%) logic and 1.906(85.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: jtag_interface_x|b10_8Kz_rKlrtX
====================================



Starting Points with Worst Slack
********************************

                                                                         Starting                                                                      Arrival          
Instance                                                                 Reference                           Type     Pin     Net                      Time        Slack
                                                                         Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[2]     0.108       3.637
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[1]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[0]     0.108       3.696
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[4]     0.108       3.780
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[5]     0.108       3.903
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[3]     0.108       4.518
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[2]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[1]     0.108       4.579
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b11_uRrc_WYOFjZ[0]       0.108       5.615
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b12_ORbIwXaEF_bd         0.108       7.067
========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                     Required          
Instance                                                                 Reference                           Type      Pin      Net                   Time         Slack
                                                                         Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        jtag_interface_x|b10_8Kz_rKlrtX     UJTAG     UTDO     b9_PLF_6lNa2          10.000       3.637
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]     jtag_interface_x|b10_8Kz_rKlrtX     SLE       D        b10_dZst39_EF3_18     9.745        8.643
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      6.363
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.637

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|b10_8Kz_rKlrtX [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     SLE       Q        Out     0.108     0.108       -         
b13_nvmFL_fx2rbuQ[2]                                                     Net       -        -       0.976     -           12        
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux              ARI1      B        In      -         1.084       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux              ARI1      Y        Out     0.165     1.248       -         
b3_PLF_5_i_m2_0_0_y0                                                     Net       -        -       0.372     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0            ARI1      A        In      -         1.621       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0            ARI1      Y        Out     0.100     1.721       -         
N_29                                                                     Net       -        -       1.117     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_3L3                    CFG4      C        In      -         2.838       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_3L3                    CFG4      Y        Out     0.226     3.064       -         
b3_PLF_u_0_1                                                             Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                          CFG4      C        In      -         3.620       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                          CFG4      Y        Out     0.223     3.843       -         
b3_PLF                                                                   Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1_1               CFG3      B        In      -         4.398       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1_1               CFG3      Y        Out     0.143     4.542       -         
b9_PLF_6lNa2_0_a2_1_1                                                    Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                 CFG4      B        In      -         5.097       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1                 CFG4      Y        Out     0.148     5.246       -         
b9_PLF_6lNa2                                                             Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        UJTAG     UTDO     In      -         6.363       -         
====================================================================================================================================
Total path delay (propagation time + setup) of 6.363 is 1.114(17.5%) logic and 5.249(82.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: jtag_interface_x|identify_clk_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                Starting                                                                                            Arrival          
Instance                                                                        Reference                                            Type        Pin           Net                  Time        Slack
                                                                                Clock                                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0]                          jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b12_PSyi_XlK_qHv     0.108       3.718
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nfs_M9kYfr[0]             jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b8_nUTQ_XlK          0.108       3.763
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b15_vABZ3qsY_ub3Rme           jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b10_vbTtJX_Y2x       0.108       4.135
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[0]                              jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b10_OFWNT9_Y2x       0.108       4.203
ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.b10_nUT_M9kYfr[0]             jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b10_PKFoLX_Y2x       0.108       4.236
ident_coreinst.IICE_INST.b5_nUTGT.b12_uRrc2XfY_rbN[0]                           jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b9_ubTt3_Mxf         0.108       4.280
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[0]            jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             b4_ycsM              0.108       5.656
ident_coreinst.IICE_INST.b3_SoW.samplerStatus.genblk1\.b13_PLF_2grFt_FH9[0]     jtag_interface_x|identify_clk_int_inferred_clock     SLE         Q             ttdo                 0.108       5.734
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                        jtag_interface_x|identify_clk_int_inferred_clock     RAM1K18     A_DOUT[0]     b7_vFW_PlM[0]        2.263       6.003
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                        jtag_interface_x|identify_clk_int_inferred_clock     RAM1K18     A_DOUT[1]     b7_vFW_PlM[1]        2.263       6.003
=====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                                 Required          
Instance                                               Reference                                            Type      Pin      Net              Time         Slack
                                                       Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw      jtag_interface_x|identify_clk_int_inferred_clock     UJTAG     UTDO     b9_PLF_6lNa2     10.000       3.718
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[1]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[1]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[2]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[2]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[3]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[3]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[4]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[4]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[5]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[5]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[6]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[6]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[7]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[7]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[8]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[8]      9.745        6.003
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[9]     jtag_interface_x|identify_clk_int_inferred_clock     SLE       D        b3_PfG_6[9]      9.745        6.003
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      6.282
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.718

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                              Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b4_PfFz.b5_PbrtL.b6_OKctIF[0]            SLE       Q        Out     0.108     0.108       -         
b12_PSyi_XlK_qHv                                                  Net       -        -       0.733     -           3         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux       ARI1      D        In      -         0.841       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux       ARI1      Y        Out     0.326     1.168       -         
b3_PLF_5_i_m2_0_0_y0                                              Net       -        -       0.372     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0     ARI1      A        In      -         1.540       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_5_i_m2_0_0_wmux_0     ARI1      Y        Out     0.100     1.640       -         
N_29                                                              Net       -        -       1.117     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_3L3             CFG4      C        In      -         2.757       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0_N_3L3             CFG4      Y        Out     0.226     2.983       -         
b3_PLF_u_0_1                                                      Net       -        -       0.556     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                   CFG4      C        In      -         3.539       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_u_0                   CFG4      Y        Out     0.223     3.762       -         
b3_PLF                                                            Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1_1        CFG3      B        In      -         4.317       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1_1        CFG3      Y        Out     0.143     4.461       -         
b9_PLF_6lNa2_0_a2_1_1                                             Net       -        -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1          CFG4      B        In      -         5.016       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_1          CFG4      Y        Out     0.148     5.165       -         
b9_PLF_6lNa2                                                      Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                 UJTAG     UTDO     In      -         6.282       -         
=============================================================================================================================
Total path delay (propagation time + setup) of 6.282 is 1.276(20.3%) logic and 5.006(79.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                      Starting                                                                                             Arrival          
Instance                                                                                                              Reference                                                  Type     Pin     Net                      Time        Slack
                                                                                                                      Clock                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[12]                                                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[12]       0.087       4.323
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.LINE_BIT_IDLE_DETECTOR.bit_detect_timer[4]                                   m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       bit_detect_timer[4]      0.108       4.341
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[9]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[9]        0.108       4.341
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.LINE_BIT_IDLE_DETECTOR.bit_detect_timer[5]                                   m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       bit_detect_timer[5]      0.108       4.419
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[10]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[10]       0.108       4.419
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[13]                                                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[13]       0.108       4.422
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.LINE_BIT_IDLE_DETECTOR.bit_detect_timer[14]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       bit_detect_timer[14]     0.108       4.496
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[14]                                                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[14]       0.108       4.496
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[14]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[14]       0.108       4.496
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.LINE_BIT_IDLE_DETECTOR.bit_detect_timer[15]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       bit_detect_timer[15]     0.108       4.545
============================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                      Starting                                                                                               Required          
Instance                                                                                                              Reference                                                  Type     Pin     Net                        Time         Slack
                                                                                                                      Clock                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[15]                                                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[15]       9.745        4.323
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[14]                                                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[14]       9.745        4.339
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.LINE_BIT_IDLE_DETECTOR.bit_detect_timer[15]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       bit_detect_timer_s[15]     9.745        4.341
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[15]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[15]       9.745        4.341
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[13]                                                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[13]       9.745        4.356
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.LINE_BIT_IDLE_DETECTOR.bit_detect_timer[14]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       bit_detect_timer_s[14]     9.745        4.357
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[14]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[14]       9.745        4.357
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[12]                                                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[12]       9.745        4.372
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.LINE_BIT_IDLE_DETECTOR.bit_detect_timer[13]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       bit_detect_timer_s[13]     9.745        4.373
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[13]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[13]       9.745        4.373
===============================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.323

    Number of logic level(s):                19
    Starting point:                          CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[12] / Q
    Ending point:                            CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[15] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[12]                                       SLE      Q        Out     0.087     0.087       -         
idle_line_cntr[12]                                                                          Net      -        -       0.674     -           2         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un5_manches_in_dly_8              CFG4     D        In      -         0.762       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un5_manches_in_dly_8              CFG4     Y        Out     0.326     1.088       -         
un5_manches_in_dly_8                                                                        Net      -        -       0.556     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un5_manches_in_dly_11             CFG4     D        In      -         1.644       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un5_manches_in_dly_11             CFG4     Y        Out     0.288     1.932       -         
un5_manches_in_dly_11                                                                       Net      -        -       0.630     -           2         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un5_manches_in_dly_10_RNI2DOM     ARI1     A        In      -         2.562       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un5_manches_in_dly_10_RNI2DOM     ARI1     Y        Out     0.100     2.662       -         
un5_manches_in_dly_10_RNI2DOM_Y                                                             Net      -        -       1.141     -           16        
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIVVAH1[0]                               ARI1     B        In      -         3.803       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIVVAH1[0]                               ARI1     FCO      Out     0.201     4.003       -         
idle_line_cntr_cry[0]                                                                       Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNITJTB2[1]                               ARI1     FCI      In      -         4.003       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNITJTB2[1]                               ARI1     FCO      Out     0.016     4.020       -         
idle_line_cntr_cry[1]                                                                       Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIS8G63[2]                               ARI1     FCI      In      -         4.020       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIS8G63[2]                               ARI1     FCO      Out     0.016     4.036       -         
idle_line_cntr_cry[2]                                                                       Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNISU214[3]                               ARI1     FCI      In      -         4.036       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNISU214[3]                               ARI1     FCO      Out     0.016     4.052       -         
idle_line_cntr_cry[3]                                                                       Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNITLLR4[4]                               ARI1     FCI      In      -         4.052       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNITLLR4[4]                               ARI1     FCO      Out     0.016     4.069       -         
idle_line_cntr_cry[4]                                                                       Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIVD8M5[5]                               ARI1     FCI      In      -         4.069       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIVD8M5[5]                               ARI1     FCO      Out     0.016     4.085       -         
idle_line_cntr_cry[5]                                                                       Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNI27RG6[6]                               ARI1     FCI      In      -         4.085       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNI27RG6[6]                               ARI1     FCO      Out     0.016     4.101       -         
idle_line_cntr_cry[6]                                                                       Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNI61EB7[7]                               ARI1     FCI      In      -         4.101       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNI61EB7[7]                               ARI1     FCO      Out     0.016     4.117       -         
idle_line_cntr_cry[7]                                                                       Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIBS068[8]                               ARI1     FCI      In      -         4.117       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIBS068[8]                               ARI1     FCO      Out     0.016     4.134       -         
idle_line_cntr_cry[8]                                                                       Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIHDB99[9]                               ARI1     FCI      In      -         4.134       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIHDB99[9]                               ARI1     FCO      Out     0.016     4.150       -         
idle_line_cntr_cry[9]                                                                       Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIV6RMA[10]                              ARI1     FCI      In      -         4.150       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIV6RMA[10]                              ARI1     FCO      Out     0.016     4.166       -         
idle_line_cntr_cry[10]                                                                      Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIECJRB[11]                              ARI1     FCI      In      -         4.166       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIECJRB[11]                              ARI1     FCO      Out     0.016     4.183       -         
idle_line_cntr_cry[11]                                                                      Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIUIB0D[12]                              ARI1     FCI      In      -         4.183       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIUIB0D[12]                              ARI1     FCO      Out     0.016     4.199       -         
idle_line_cntr_cry[12]                                                                      Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIFQ35E[13]                              ARI1     FCI      In      -         4.199       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNIFQ35E[13]                              ARI1     FCO      Out     0.016     4.215       -         
idle_line_cntr_cry[13]                                                                      Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNI13S9F[14]                              ARI1     FCI      In      -         4.215       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNI13S9F[14]                              ARI1     FCO      Out     0.016     4.232       -         
idle_line_cntr_cry[14]                                                                      Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNO[15]                                   ARI1     FCI      In      -         4.232       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_RNO[15]                                   ARI1     S        Out     0.073     4.305       -         
idle_line_cntr_s[15]                                                                        Net      -        -       1.117     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[15]                                       SLE      D        In      -         5.422       -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 5.677 is 1.559(27.5%) logic and 4.118(72.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                                                      Arrival          
Instance                                                  Reference                                                  Type     Pin     Net               Time        Slack
                                                          Clock                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[11]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[11]     0.108       5.590
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[10]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[10]     0.108       5.639
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[0]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[0]      0.108       6.122
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[1]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[1]      0.108       6.275
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[12]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[12]     0.108       6.287
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[8]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[8]      0.108       6.343
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[2]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[2]      0.108       6.349
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[3]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[3]      0.108       6.374
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[13]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[13]     0.108       6.382
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[9]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[9]      0.108       6.417
=========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                Starting                                                                                            Required          
Instance                                                        Reference                                                  Type     Pin     Net                     Time         Slack
                                                                Clock                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.COLLISION_DETECTOR_INST.TX_collision_detect     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       TX_collision_detect     9.745        5.590
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.MANCHESTER_OUT        m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       MANCHESTER_OUT_0        9.745        7.159
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[15]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[15]         9.745        7.284
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[14]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[14]         9.745        7.301
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[13]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[13]         9.745        7.317
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[12]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[12]         9.745        7.333
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[11]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[11]         9.745        7.350
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[10]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[10]         9.745        7.366
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[9]            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[9]          9.745        7.382
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[8]            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[8]          9.745        7.399
======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      4.154
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.590

    Number of logic level(s):                5
    Starting point:                          CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[11] / Q
    Ending point:                            CommsFPGA_top_0.COLLISION_DETECTOR_INST.TX_collision_detect / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[11]                              SLE      Q        Out     0.108     0.108       -         
clk_count[11]                                                                      Net      -        -       0.674     -           2         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.COLLISION_CHECK_PROC\.un7_tx_enable_7      CFG2     B        In      -         0.783       -         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.COLLISION_CHECK_PROC\.un7_tx_enable_7      CFG2     Y        Out     0.148     0.931       -         
un7_tx_enable_7                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.COLLISION_CHECK_PROC\.un7_tx_enable_12     CFG4     D        In      -         1.487       -         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.COLLISION_CHECK_PROC\.un7_tx_enable_12     CFG4     Y        Out     0.271     1.758       -         
un7_tx_enable_12                                                                   Net      -        -       0.556     -           1         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.COLLISION_CHECK_PROC\.un7_tx_enable        CFG4     C        In      -         2.314       -         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.COLLISION_CHECK_PROC\.un7_tx_enable        CFG4     Y        Out     0.203     2.517       -         
un7_tx_enable                                                                      Net      -        -       0.556     -           1         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.un1_tx_enable                              CFG4     B        In      -         3.072       -         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.un1_tx_enable                              CFG4     Y        Out     0.165     3.237       -         
un1_tx_enable                                                                      Net      -        -       0.556     -           1         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.TX_collision_detect_r                      CFG3     C        In      -         3.793       -         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.TX_collision_detect_r                      CFG3     Y        Out     0.203     3.996       -         
TX_collision_detect                                                                Net      -        -       0.159     -           1         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.TX_collision_detect                        SLE      D        In      -         4.154       -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 4.410 is 1.354(30.7%) logic and 3.055(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                                                                          Arrival          
Instance                                               Reference                                           Type        Pin                Net                                            Time        Slack
                                                       Clock                                                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[15]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]     3.580       0.860
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_SEL          m2s010_som_sb_0_FIC_0_APB_MASTER_PSELx         3.488       0.888
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[12]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[12]     3.677       1.302
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[13]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[13]     3.647       1.510
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[14]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]     3.652       1.553
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[0]      CoreAPB3_0_APBmslave0_PADDR[0]                 3.660       1.627
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]                 3.746       1.635
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                 3.576       1.821
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[7]      CoreAPB3_0_APBmslave0_PADDR[7]                 3.593       1.862
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]                 3.657       1.893
==========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                                                                  Required          
Instance                                                   Reference                                           Type        Pin                Net                                    Time         Slack
                                                           Clock                                                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_READY        CoreAPB3_0_APBmslave0_PREADY_i_m_i     8.486        0.860
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[0]                        9.745        1.627
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[1]                        9.745        1.627
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[5]                        9.745        1.627
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[6]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[6]                        9.745        1.627
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[2]                        9.745        1.665
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[3]                        9.745        1.665
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[4]                        9.745        1.665
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[7]                        9.745        1.665
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[3]     CoreAPB3_0_APBmslave0_PRDATA_m[3]      9.475        1.862
=======================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            1.514
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.486

    - Propagation time:                      7.626
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.860

    Number of logic level(s):                3
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                           Pin                Pin               Arrival     No. of    
Name                                                         Type        Name               Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST           MSS_010     F_HM0_ADDR[15]     Out     3.580     3.580       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]                   Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1_0[0]                                 CFG2        A                  In      -         4.697       -         
CoreAPB3_0.iPSELS_raw_1_0[0]                                 CFG2        Y                  Out     0.100     4.798       -         
iPSELS_raw_1[0]                                              Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                     CFG4        C                  In      -         5.353       -         
CoreAPB3_0.iPSELS_raw[0]                                     CFG4        Y                  Out     0.210     5.563       -         
CoreAPB3_0_APBmslave0_PSELx                                  Net         -                  -       0.846     -           10        
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST_RNO_7     CFG2        A                  In      -         6.409       -         
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST_RNO_7     CFG2        Y                  Out     0.100     6.509       -         
CoreAPB3_0_APBmslave0_PREADY_i_m_i                           Net         -                  -       1.117     -           1         
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST           MSS_010     F_HM0_READY        In      -         7.626       -         
====================================================================================================================================
Total path delay (propagation time + setup) of 9.140 is 5.504(60.2%) logic and 3.636(39.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                                                Arrival          
Instance                                      Reference                                                             Type     Pin     Net              Time        Slack
                                              Clock                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[0]     0.108       7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[1]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[1]     0.108       7.392
m2s010_som_sb_0.CORERESETP_0.count_ddr[2]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[2]     0.108       7.408
m2s010_som_sb_0.CORERESETP_0.count_ddr[3]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[3]     0.108       7.425
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[4]     0.108       7.441
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[5]     0.108       7.457
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[6]     0.108       7.473
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[7]     0.108       7.490
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[8]     0.108       7.506
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[9]     0.108       7.522
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                                   Required          
Instance                                       Reference                                                             Type     Pin     Net                 Time         Slack
                                               Clock                                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[13]     9.745        7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[12]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[12]     9.745        7.333
m2s010_som_sb_0.CORERESETP_0.count_ddr[11]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[11]     9.745        7.350
m2s010_som_sb_0.CORERESETP_0.count_ddr[10]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[10]     9.745        7.366
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[9]      9.745        7.382
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[8]      9.745        7.399
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[7]      9.745        7.415
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[6]      9.745        7.431
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[5]      9.745        7.447
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[4]      9.745        7.464
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.317

    Number of logic level(s):                14
    Starting point:                          m2s010_som_sb_0.CORERESETP_0.count_ddr[0] / Q
    Ending point:                            m2s010_som_sb_0.CORERESETP_0.count_ddr[13] / D
    The start point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]          SLE      Q        Out     0.108     0.108       -         
count_ddr[0]                                       Net      -        -       0.733     -           3         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_379       ARI1     B        In      -         0.841       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_379       ARI1     FCO      Out     0.201     1.042       -         
count_ddr_s_379_FCO                                Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCI      In      -         1.042       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCO      Out     0.016     1.058       -         
count_ddr_cry[1]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCI      In      -         1.058       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCO      Out     0.016     1.075       -         
count_ddr_cry[2]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCI      In      -         1.075       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCO      Out     0.016     1.091       -         
count_ddr_cry[3]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCI      In      -         1.091       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCO      Out     0.016     1.107       -         
count_ddr_cry[4]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCI      In      -         1.107       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCO      Out     0.016     1.123       -         
count_ddr_cry[5]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCI      In      -         1.123       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCO      Out     0.016     1.140       -         
count_ddr_cry[6]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCI      In      -         1.140       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCO      Out     0.016     1.156       -         
count_ddr_cry[7]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCI      In      -         1.156       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCO      Out     0.016     1.172       -         
count_ddr_cry[8]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCI      In      -         1.172       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCO      Out     0.016     1.189       -         
count_ddr_cry[9]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCI      In      -         1.189       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCO      Out     0.016     1.205       -         
count_ddr_cry[10]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCI      In      -         1.205       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCO      Out     0.016     1.221       -         
count_ddr_cry[11]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCI      In      -         1.221       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCO      Out     0.016     1.238       -         
count_ddr_cry[12]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     FCI      In      -         1.238       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     S        Out     0.073     1.311       -         
count_ddr_s[13]                                    Net      -        -       1.117     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]         SLE      D        In      -         2.428       -         
=============================================================================================================
Total path delay (propagation time + setup) of 2.683 is 0.833(31.0%) logic and 1.850(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                                                                                 Arrival          
Instance                                               Reference                                             Type        Pin                        Net                                         Time        Slack
                                                       Clock                                                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PREADY         CORECONFIGP_0_MDDR_APBmslave_PREADY         6.394       0.911
m2s010_som_sb_0.CORECONFIGP_0.psel                     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          psel                                        0.108       1.516
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[12]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[12]     6.424       1.774
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[10]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[10]     6.389       1.809
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[6]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[6]      6.340       1.858
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[5]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[5]      6.332       1.866
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[2]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[2]      6.331       1.867
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[15]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]     6.312       1.886
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[3]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]      6.282       1.916
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[4]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[4]      6.276       1.922
=================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                                                        Required          
Instance                                                   Reference                                             Type     Pin     Net                                      Time         Slack
                                                           Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0         m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      EN      un1_next_FIC_2_APB_M_PREADY_0_sqmuxa     9.662        0.911
m2s010_som_sb_0.CORECONFIGP_0.state[1]                     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       state_ns[1]                              9.745        1.132
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[0]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[0]                                4.745        1.516
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[1]                                4.745        1.516
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[16]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[16]                               4.745        1.560
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[12]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[12]                               9.745        1.774
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[2]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[2]                                4.745        1.776
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[3]                                4.745        1.776
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[4]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[4]                                4.745        1.776
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[5]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[5]                                4.745        1.776
=============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      8.752
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.911

    Number of logic level(s):                2
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PREADY
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0 / EN
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin                    Pin               Arrival     No. of    
Name                                                       Type        Name                   Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_010     MDDR_FABRIC_PREADY     Out     6.394     6.394       -         
CORECONFIGP_0_MDDR_APBmslave_PREADY                        Net         -                      -       1.117     -           1         
m2s010_som_sb_0.CORECONFIGP_0.psel_RNI30HQ1                CFG3        B                      In      -         7.511       -         
m2s010_som_sb_0.CORECONFIGP_0.psel_RNI30HQ1                CFG3        Y                      Out     0.164     7.675       -         
pready                                                     Net         -                      -       0.630     -           2         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0_RNO     CFG4        D                      In      -         8.305       -         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0_RNO     CFG4        Y                      Out     0.288     8.593       -         
un1_next_FIC_2_APB_M_PREADY_0_sqmuxa                       Net         -                      -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0         SLE         EN                     In      -         8.752       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 9.089 is 7.183(79.0%) logic and 1.906(21.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som|H_MDC
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                     Arrival          
Instance                                               Reference            Type     Pin     Net                    Time        Slack
                                                       Clock                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MDIO_SLAVE_INST.reg_address[0]         m2s010_som|H_MDC     SLE      Q       reg_address[0]         0.108       4.458
CommsFPGA_top_0.MDIO_SLAVE_INST.reg_address[3]         m2s010_som|H_MDC     SLE      Q       reg_address[3]         0.108       4.577
CommsFPGA_top_0.MDIO_SLAVE_INST.reg_address[1]         m2s010_som|H_MDC     SLE      Q       reg_address[1]         0.108       4.787
CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt[2]     m2s010_som|H_MDC     SLE      Q       md_transfer_cnt[2]     0.087       5.105
CommsFPGA_top_0.MDIO_SLAVE_INST.mdio_rd_wr             m2s010_som|H_MDC     SLE      Q       mdio_rd_wr             0.108       5.127
CommsFPGA_top_0.MDIO_SLAVE_INST.Register12[2]          m2s010_som|H_MDC     SLE      Q       Register12[2]          0.108       5.136
CommsFPGA_top_0.MDIO_SLAVE_INST.Register12[3]          m2s010_som|H_MDC     SLE      Q       Register12[3]          0.108       5.136
CommsFPGA_top_0.MDIO_SLAVE_INST.Register12[8]          m2s010_som|H_MDC     SLE      Q       Register12[8]          0.108       5.136
CommsFPGA_top_0.MDIO_SLAVE_INST.Register12[9]          m2s010_som|H_MDC     SLE      Q       Register12[9]          0.108       5.136
CommsFPGA_top_0.MDIO_SLAVE_INST.Register12[1]          m2s010_som|H_MDC     SLE      Q       Register12[1]          0.108       5.145
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                          Required          
Instance                                                 Reference            Type     Pin     Net                         Time         Slack
                                                         Clock                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[2]      m2s010_som|H_MDC     SLE      D       register_bus_out_17[2]      9.745        4.458
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[3]      m2s010_som|H_MDC     SLE      D       register_bus_out_17[3]      9.745        4.458
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[8]      m2s010_som|H_MDC     SLE      D       register_bus_out_17[8]      9.745        4.458
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[9]      m2s010_som|H_MDC     SLE      D       register_bus_out_17[9]      9.745        4.458
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[1]      m2s010_som|H_MDC     SLE      D       register_bus_out_17[1]      9.745        4.467
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[0]      m2s010_som|H_MDC     SLE      D       register_bus_out_17[0]      9.745        4.546
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[7]      m2s010_som|H_MDC     SLE      D       register_bus_out_17[7]      9.745        4.613
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[10]     m2s010_som|H_MDC     SLE      D       register_bus_out_17[10]     9.745        4.613
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[11]     m2s010_som|H_MDC     SLE      D       register_bus_out_17[11]     9.745        4.613
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[14]     m2s010_som|H_MDC     SLE      D       register_bus_out_17[14]     9.745        4.613
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.287
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.458

    Number of logic level(s):                5
    Starting point:                          CommsFPGA_top_0.MDIO_SLAVE_INST.reg_address[0] / Q
    Ending point:                            CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[2] / D
    The start point is clocked by            m2s010_som|H_MDC [rising] on pin CLK
    The end   point is clocked by            m2s010_som|H_MDC [rising] on pin CLK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MDIO_SLAVE_INST.reg_address[0]                         SLE      Q        Out     0.108     0.108       -         
reg_address[0]                                                         Net      -        -       1.424     -           100       
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out_17_14_0_0_wmux[2]     ARI1     B        In      -         1.533       -         
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out_17_14_0_0_wmux[2]     ARI1     Y        Out     0.165     1.697       -         
register_bus_out_17_14_0_0_y0[2]                                       Net      -        -       0.372     -           1         
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out_17_14_0_wmux_0[2]     ARI1     A        In      -         2.069       -         
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out_17_14_0_wmux_0[2]     ARI1     Y        Out     0.100     2.170       -         
register_bus_out_17_14_0_wmux_0_Y[2]                                   Net      -        -       1.117     -           1         
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out_17_16_RNO_0[2]        CFG4     D        In      -         3.287       -         
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out_17_16_RNO_0[2]        CFG4     Y        Out     0.326     3.613       -         
register_bus_out_17_15_4_2[2]                                          Net      -        -       0.556     -           1         
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out_17_16_RNO[2]          CFG4     D        In      -         4.169       -         
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out_17_16_RNO[2]          CFG4     Y        Out     0.326     4.495       -         
register_bus_out_17_16_RNO[2]                                          Net      -        -       0.556     -           1         
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out_17_16[2]              CFG2     A        In      -         5.051       -         
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out_17_16[2]              CFG2     Y        Out     0.077     5.128       -         
register_bus_out_17[2]                                                 Net      -        -       0.159     -           1         
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[2]                    SLE      D        In      -         5.287       -         
=================================================================================================================================
Total path delay (propagation time + setup) of 5.542 is 1.358(24.5%) logic and 4.183(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                               Starting                                                      Arrival          
Instance                                                                       Reference     Type      Pin          Net                      Time        Slack
                                                                               Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[6]     b3_1Um                   0.000       3.879
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[3]     b6_uS_MrX[2]             0.000       3.940
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[4]     b6_uS_MrX[3]             0.000       4.015
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[5]     b6_uS_MrX[4]             0.000       4.063
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[2]     b6_uS_MrX[1]             0.000       4.166
CommsFPGA_CCC_0.CCC_INST                                                       System        CCC       LOCK         CommsFPGA_CCC_0_LOCK     0.000       4.204
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UIREG[1]     b6_uS_MrX[0]             0.000       4.223
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UDRCAP       b7_nFG0rDY               0.000       4.905
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC\.un5_apb3_rst_rs     System        SLE       Q            un5_apb3_rst_rs          0.108       5.628
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                              System        UJTAG     UDRSH        b5_OvyH3                 0.000       5.784
==============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                         Required          
Instance                                                   Reference     Type     Pin     Net                               Time         Slack
                                                           Clock                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]      System        SLE      EN      b3_ORb_0_sqmuxa_0_a2_RNICVQ12     9.662        3.879
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[2]      System        SLE      EN      b3_ORb_0_sqmuxa_0_a2_RNICVQ12     9.662        3.879
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[3]      System        SLE      EN      b3_ORb_0_sqmuxa_0_a2_RNICVQ12     9.662        3.879
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[4]      System        SLE      EN      b3_ORb_0_sqmuxa_0_a2_RNICVQ12     9.662        3.879
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[5]      System        SLE      EN      b3_ORb_0_sqmuxa_0_a2_RNICVQ12     9.662        3.879
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[6]      System        SLE      EN      b3_ORb_0_sqmuxa_0_a2_RNICVQ12     9.662        3.879
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[7]      System        SLE      EN      b3_ORb_0_sqmuxa_0_a2_RNICVQ12     9.662        3.879
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[8]      System        SLE      EN      b3_ORb_0_sqmuxa_0_a2_RNICVQ12     9.662        3.879
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[9]      System        SLE      EN      b3_ORb_0_sqmuxa_0_a2_RNICVQ12     9.662        3.879
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[10]     System        SLE      EN      b3_ORb_0_sqmuxa_0_a2_RNICVQ12     9.662        3.879
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.783
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.879

    Number of logic level(s):                4
    Starting point:                          ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UIREG[6]
    Ending point:                            ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1] / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] on pin CLK

Instance / Net                                                                          Pin          Pin               Arrival     No. of    
Name                                                                          Type      Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                             UJTAG     UIREG[6]     Out     0.000     0.000       -         
b3_1Um                                                                        Net       -            -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_0                      CFG4      D            In      -         1.117       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_0_a2_0                      CFG4      Y            Out     0.288     1.405       -         
b9_PLF_6lNa2_0_a2_0_0                                                         Net       -            -       0.792     -           7         
ident_coreinst.comm_block_INST.jtagi.b10_nv_ywKMm9X_0_a2                      CFG3      B            In      -         2.197       -         
ident_coreinst.comm_block_INST.jtagi.b10_nv_ywKMm9X_0_a2                      CFG3      Y            Out     0.164     2.361       -         
N_39                                                                          Net       -            -       1.416     -           92        
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb_0_sqmuxa_0_a2              CFG2      A            In      -         3.777       -         
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb_0_sqmuxa_0_a2              CFG2      Y            Out     0.087     3.864       -         
N_65                                                                          Net       -            -       0.630     -           2         
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb_0_sqmuxa_0_a2_RNICVQ12     CFG2      A            In      -         4.494       -         
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb_0_sqmuxa_0_a2_RNICVQ12     CFG2      Y            Out     0.087     4.581       -         
b3_ORb_0_sqmuxa_0_a2_RNICVQ12                                                 Net       -            -       1.202     -           32        
ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]                         SLE       EN           In      -         5.783       -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 6.121 is 0.964(15.7%) logic and 5.157(84.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 157MB peak: 169MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 157MB peak: 169MB)

---------------------------------------
Resource Usage Report for m2s010_som 

Mapping to part: m2s010fbga484std
Cell usage:
CCC             2 uses
CLKINT          19 uses
INV             4 uses
MSS_010         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
UJTAG           1 use
XTLOSC          1 use
CFG1           25 uses
CFG2           200 uses
CFG3           326 uses
CFG4           602 uses

Carry cells:
ARI1            319 uses - used for arithmetic functions
ARI1            86 uses - used for Wide-Mux implementation
Total ARI1      405 uses


Sequential Cells: 
SLE            1556 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 128
I/O primitives: 119
BIBUF          30 uses
INBUF          30 uses
OUTBUF         54 uses
OUTBUF_DIFF    1 use
TRIBUFF        4 uses


Global Clock Buffers: 19 of 8 (237%)


RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 12 of 21 (57%)
Total Block RAMs (RAM64x18) : 1 of 22 (4%)

Total LUTs:    1558

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 36; LUTs = 36;
RAM1K18  Interface Logic : SLEs = 432; LUTs = 432;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  1556 + 36 + 432 + 0 = 2024;
Total number of LUTs after P&R:  1558 + 36 + 432 + 0 = 2026;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 37MB peak: 169MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Tue Jan 16 08:55:08 2018

###########################################################]
