Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Apr 11 15:05:09 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 3.619ns (45.662%)  route 4.307ns (54.338%))
  Logic Levels:           20  (CARRY4=16 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.680 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.680    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]_i_1_n_0
    SLICE_X32Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.899 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.899    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[63]
    SLICE_X32Y101        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y101        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[63]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y101        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[63]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 3.606ns (45.573%)  route 4.307ns (54.427%))
  Logic Levels:           19  (CARRY4=15 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.886 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.886    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[60]
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[60]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y100        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[60]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 3.598ns (45.518%)  route 4.307ns (54.483%))
  Logic Levels:           19  (CARRY4=15 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.878 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.878    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[62]
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y100        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 3.522ns (44.989%)  route 4.307ns (55.011%))
  Logic Levels:           19  (CARRY4=15 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.802 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.802    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[61]
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[61]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y100        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[61]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 3.502ns (44.848%)  route 4.307ns (55.152%))
  Logic Levels:           19  (CARRY4=15 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.562 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.563    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.782 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[62]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.782    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[59]
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y100        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[59]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y100        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[59]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 3.489ns (44.760%)  route 4.306ns (55.240%))
  Logic Levels:           18  (CARRY4=14 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.768 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.768    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[56]
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[56]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[56]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 3.481ns (44.703%)  route 4.306ns (55.297%))
  Logic Levels:           18  (CARRY4=14 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.760 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.760    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[58]
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 3.405ns (44.158%)  route 4.306ns (55.842%))
  Logic Levels:           18  (CARRY4=14 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.684 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.684    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[57]
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[57]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[57]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 3.385ns (44.013%)  route 4.306ns (55.987%))
  Logic Levels:           18  (CARRY4=14 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.445 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.664 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[58]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.664    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[55]
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[55]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[55]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 3.372ns (43.918%)  route 4.306ns (56.082%))
  Logic Levels:           17  (CARRY4=13 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/tmp_8_reg_423_reg[0]/Q
                         net (fo=129, routed)         1.234     2.725    bd_0_i/hls_inst/inst/tmp_8_reg_423[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19/O
                         net (fo=4, routed)           0.766     3.616    bd_0_i/hls_inst/inst/add_ln14_reg_434[2]_i_19_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.740 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35/O
                         net (fo=4, routed)           1.006     4.745    bd_0_i/hls_inst/inst/add_ln14_reg_434[62]_i_35_n_0
    SLICE_X34Y92         LUT5 (Prop_lut5_I4_O)        0.148     4.893 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11/O
                         net (fo=2, routed)           0.575     5.468    bd_0_i/hls_inst/inst/add_ln14_reg_434[38]_i_11_n_0
    SLICE_X33Y91         LUT5 (Prop_lut5_I1_O)        0.328     5.796 r  bd_0_i/hls_inst/inst/add_ln14_reg_434[6]_i_4/O
                         net (fo=1, routed)           0.725     6.521    bd_0_i/hls_inst/inst/val_fu_238_p3__0[4]
    SLICE_X32Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.041 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[6]_i_1_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[10]_i_1_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[14]_i_1_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[18]_i_1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.509 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.509    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[22]_i_1_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.626 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.626    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[26]_i_1_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.743 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.743    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[30]_i_1_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.860 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[34]_i_1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.977 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[38]_i_1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.094 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.094    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[42]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.211 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.211    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[46]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.328 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.328    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[50]_i_1_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.651 r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[54]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.651    bd_0_i/hls_inst/inst/add_ln14_fu_246_p2[52]
    SLICE_X32Y98         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1451, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y98         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[52]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/add_ln14_reg_434_reg[52]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                  2.347    




