---
title: "2025-08-12"
tags:
    - Study
    - System Verilog
date: "2025-08-12"
thumbnail: "/assets/img/thumbnail/SystemVerilog.png"
bookmark: true
---

# Dedicated Processor Design
---
### < C언어 >
```c
i = 0;
sum = 0;
while (i <= 10) {
    sum = sum + i
    i = i + 1;
    outport = sum;
}
halt;
```

### < Design Specification >
> - i 저장 → Register 1개
> - sum 저장할 → Register 1개
> - 출력을 저장할 → Register 1게
> - while 문 → Comparator
> - 덧셈 연산 → Adder

### < Data Path >

### < ASM >


