{"vcc": {"nios2_qsys_0": {"count": 2025, "the_nios_sys_nios2_qsys_0_nios2_oci": {"count": 602, "writedata[25]": {"count": 3}, "the_nios_sys_nios2_qsys_0_nios2_oci_break": {"count": 64, "break_readreg[3]": {"count": 2}, "break_readreg[16]": {"count": 2}, "break_readreg[31]": {"count": 2}, "break_readreg[11]": {"count": 2}, "break_readreg[8]": {"count": 2}, "break_readreg[22]": {"count": 2}, "break_readreg[20]": {"count": 2}, "break_readreg[10]": {"count": 2}, "break_readreg[5]": {"count": 2}, "break_readreg[6]": {"count": 2}, "break_readreg[12]": {"count": 2}, "break_readreg[21]": {"count": 2}, "break_readreg[9]": {"count": 2}, "break_readreg[29]": {"count": 2}, "break_readreg[15]": {"count": 2}, "break_readreg[26]": {"count": 2}, "break_readreg[1]": {"count": 2}, "break_readreg[23]": {"count": 2}, "break_readreg[25]": {"count": 2}, "break_readreg[2]": {"count": 2}, "break_readreg[0]": {"count": 2}, "break_readreg[28]": {"count": 2}, "break_readreg[30]": {"count": 2}, "break_readreg[19]": {"count": 2}, "break_readreg[24]": {"count": 2}, "break_readreg[18]": {"count": 2}, "break_readreg[4]": {"count": 2}, "break_readreg[14]": {"count": 2}, "break_readreg[13]": {"count": 2}, "break_readreg[17]": {"count": 2}, "break_readreg[27]": {"count": 2}, "break_readreg[7]": {"count": 2}}, "writedata[2]": {"count": 3}, "writedata[0]": {"count": 3}, "the_nios_sys_nios2_qsys_0_jtag_debug_module_wrapper": {"count": 212, "the_nios_sys_nios2_qsys_0_jtag_debug_module_tck": {"count": 105, "sr[30]": {"count": 2}, "sr[6]": {"count": 2}, "sr[15]": {"count": 3}, "sr[21]": {"count": 2}, "sr[12]": {"count": 2}, "sr[37]": {"count": 2}, "DRsize.100": {"count": 2}, "ir_out[1]": {"count": 3}, "the_altera_std_synchronizer2": {"count": 6, "dreg[0]": {"count": 3}, "din_s1": {"count": 3}}, "DRsize.010": {"count": 2}, "sr[7]": {"count": 3}, "the_altera_std_synchronizer1": {"count": 6, "dreg[0]": {"count": 3}, "din_s1": {"count": 3}}, "sr[27]": {"count": 2}, "sr[24]": {"count": 2}, "sr[14]": {"count": 2}, "sr[19]": {"count": 2}, "sr[17]": {"count": 2}, "sr[5]": {"count": 2}, "sr[28]": {"count": 2}, "sr[36]": {"count": 2}, "sr[9]": {"count": 2}, "sr[8]": {"count": 2}, "sr[22]": {"count": 2}, "sr[13]": {"count": 2}, "sr[10]": {"count": 2}, "sr[33]": {"count": 2}, "DRsize.000": {"count": 2}, "sr[16]": {"count": 2}, "sr[4]": {"count": 2}, "sr[35]": {"count": 3}, "sr[29]": {"count": 2}, "sr[34]": {"count": 2}, "sr[1]": {"count": 2}, "sr[23]": {"count": 2}, "sr[18]": {"count": 2}, "ir_out[0]": {"count": 3}, "sr[26]": {"count": 2}, "sr[25]": {"count": 2}, "sr[3]": {"count": 2}, "sr[20]": {"count": 2}, "sr[11]": {"count": 2}, "sr[32]": {"count": 2}, "sr[0]": {"count": 3}, "sr[2]": {"count": 2}, "sr[31]": {"count": 3}}, "the_nios_sys_nios2_qsys_0_jtag_debug_module_sysclk": {"count": 107, "jdo[37]": {"count": 2}, "jxuir": {"count": 3}, "jdo[35]": {"count": 2}, "jdo[30]": {"count": 2}, "jdo[5]": {"count": 2}, "jdo[14]": {"count": 2}, "jdo[20]": {"count": 2}, "jdo[36]": {"count": 2}, "enable_action_strobe": {"count": 3}, "jdo[3]": {"count": 2}, "jdo[19]": {"count": 2}, "update_jdo_strobe": {"count": 3}, "jdo[11]": {"count": 2}, "jdo[10]": {"count": 2}, "jdo[29]": {"count": 2}, "sync2_uir": {"count": 3}, "the_altera_std_synchronizer4": {"count": 6, "dreg[0]": {"count": 3}, "din_s1": {"count": 3}}, "jdo[32]": {"count": 2}, "jdo[6]": {"count": 2}, "jdo[21]": {"count": 2}, "jdo[9]": {"count": 2}, "jdo[16]": {"count": 2}, "jdo[15]": {"count": 2}, "jdo[17]": {"count": 2}, "jdo[18]": {"count": 2}, "jdo[1]": {"count": 2}, "the_altera_std_synchronizer3": {"count": 6, "din_s1": {"count": 3}, "dreg[0]": {"count": 3}}, "jdo[28]": {"count": 2}, "jdo[27]": {"count": 2}, "jdo[8]": {"count": 2}, "jdo[31]": {"count": 2}, "jdo[0]": {"count": 2}, "jdo[23]": {"count": 2}, "ir[0]": {"count": 2}, "jdo[13]": {"count": 2}, "jdo[4]": {"count": 2}, "jdo[24]": {"count": 2}, "jdo[25]": {"count": 2}, "jdo[26]": {"count": 2}, "jdo[12]": {"count": 2}, "jdo[22]": {"count": 2}, "jdo[2]": {"count": 2}, "sync2_udr": {"count": 3}, "jdo[34]": {"count": 2}, "jdo[33]": {"count": 2}, "ir[1]": {"count": 2}, "jdo[7]": {"count": 2}}}, "writedata[20]": {"count": 3}, "readdata[19]": {"count": 2}, "the_nios_sys_nios2_qsys_0_nios2_ocimem": {"count": 85, "MonDReg[7]": {"count": 1}, "MonAReg[5]": {"count": 1}, "MonDReg[29]": {"count": 2}, "MonDReg[28]": {"count": 1}, "MonDReg[31]": {"count": 1}, "MonDReg[14]": {"count": 1}, "MonDReg[30]": {"count": 1}, "jtag_ram_access": {"count": 3}, "MonDReg[0]": {"count": 1}, "MonDReg[17]": {"count": 1}, "MonDReg[19]": {"count": 1}, "avalon_ociram_readdata_ready": {"count": 3}, "MonDReg[6]": {"count": 1}, "MonDReg[27]": {"count": 1}, "MonAReg[7]": {"count": 1}, "MonDReg[10]": {"count": 2}, "MonDReg[21]": {"count": 1}, "MonAReg[8]": {"count": 1}, "MonAReg[9]": {"count": 1}, "MonDReg[22]": {"count": 1}, "MonDReg[18]": {"count": 2}, "jtag_rd": {"count": 2}, "MonDReg[8]": {"count": 2}, "jtag_rd_d1": {"count": 3}, "waitrequest": {"count": 3}, "nios_sys_nios2_qsys_0_ociram_sp_ram": {"count": 10, "the_altsyncram": {"count": 10, "auto_generated": {"count": 10, "ram_block1a0": {"count": 5}, "ram_block1a8": {"count": 5}}}}, "MonDReg[4]": {"count": 1}, "MonDReg[16]": {"count": 1}, "MonDReg[26]": {"count": 1}, "MonAReg[2]": {"count": 1}, "jtag_ram_rd": {"count": 2}, "MonDReg[9]": {"count": 2}, "jtag_ram_wr": {"count": 3}, "MonAReg[10]": {"count": 1}, "MonDReg[20]": {"count": 1}, "MonAReg[6]": {"count": 1}, "MonAReg[3]": {"count": 1}, "MonDReg[11]": {"count": 2}, "MonDReg[5]": {"count": 2}, "jtag_ram_rd_d1": {"count": 3}, "MonDReg[3]": {"count": 2}, "MonDReg[25]": {"count": 1}, "MonDReg[13]": {"count": 2}, "MonDReg[23]": {"count": 1}, "MonDReg[24]": {"count": 1}, "MonDReg[12]": {"count": 2}, "MonAReg[4]": {"count": 1}, "MonDReg[1]": {"count": 2}, "MonDReg[2]": {"count": 2}, "MonDReg[15]": {"count": 1}}, "the_nios_sys_nios2_qsys_0_nios2_oci_debug": {"count": 26, "break_on_reset": {"count": 2}, "monitor_go": {"count": 3}, "the_altera_std_synchronizer": {"count": 6, "din_s1": {"count": 3}, "dreg[0]": {"count": 3}}, "monitor_error": {"count": 3}, "resetlatch": {"count": 3}, "resetrequest~clkctrl": {"count": 1}, "resetrequest": {"count": 2}, "jtag_break": {"count": 3}, "monitor_ready": {"count": 3}}, "address[2]": {"count": 3}, "readdata[14]": {"count": 2}, "readdata[22]": {"count": 2}, "address[6]": {"count": 3}, "writedata[27]": {"count": 3}, "readdata[11]": {"count": 2}, "the_nios_sys_nios2_qsys_0_nios2_avalon_reg": {"count": 7, "oci_single_step_mode": {"count": 3}, "oci_ienable[0]": {"count": 2}, "oci_ienable[31]": {"count": 2}}, "readdata[31]": {"count": 2}, "writedata[7]": {"count": 3}, "readdata[24]": {"count": 2}, "readdata[16]": {"count": 2}, "byteenable[2]": {"count": 3}, "writedata[12]": {"count": 3}, "writedata[10]": {"count": 3}, "readdata[28]": {"count": 2}, "readdata[20]": {"count": 2}, "readdata[5]": {"count": 2}, "address[7]": {"count": 3}, "writedata[8]": {"count": 3}, "readdata[7]": {"count": 2}, "readdata[4]": {"count": 2}, "readdata[13]": {"count": 2}, "writedata[29]": {"count": 3}, "readdata[8]": {"count": 2}, "readdata[23]": {"count": 2}, "writedata[5]": {"count": 3}, "writedata[9]": {"count": 3}, "byteenable[0]": {"count": 3}, "writedata[18]": {"count": 3}, "readdata[18]": {"count": 2}, "readdata[27]": {"count": 2}, "writedata[17]": {"count": 3}, "writedata[15]": {"count": 3}, "readdata[21]": {"count": 2}, "readdata[29]": {"count": 2}, "writedata[24]": {"count": 3}, "address[8]": {"count": 3}, "address[1]": {"count": 3}, "writedata[14]": {"count": 3}, "readdata[1]": {"count": 2}, "byteenable[3]": {"count": 3}, "readdata[3]": {"count": 2}, "readdata[30]": {"count": 2}, "writedata[22]": {"count": 3}, "address[5]": {"count": 3}, "address[0]": {"count": 3}, "writedata[6]": {"count": 3}, "readdata[26]": {"count": 2}, "readdata[9]": {"count": 2}, "writedata[13]": {"count": 3}, "readdata[0]": {"count": 2}, "writedata[3]": {"count": 3}, "writedata[19]": {"count": 3}, "writedata[11]": {"count": 3}, "readdata[17]": {"count": 2}, "writedata[23]": {"count": 3}, "writedata[1]": {"count": 3}, "writedata[31]": {"count": 3}, "writedata[26]": {"count": 3}, "writedata[28]": {"count": 3}, "read": {"count": 3}, "writedata[21]": {"count": 3}, "readdata[25]": {"count": 2}, "readdata[15]": {"count": 2}, "writedata[30]": {"count": 3}, "byteenable[1]": {"count": 3}, "address[4]": {"count": 3}, "address[3]": {"count": 3}, "write": {"count": 3}, "readdata[6]": {"count": 2}, "readdata[2]": {"count": 2}, "writedata[16]": {"count": 3}, "debugaccess": {"count": 3}, "readdata[12]": {"count": 2}, "writedata[4]": {"count": 3}, "readdata[10]": {"count": 2}}, "M_mul_shift_rot_result[21]": {"count": 3}, "E_src1_prelim[27]": {"count": 2}, "ic_tag_wraddress[3]": {"count": 3}, "M_iw[11]": {"count": 2}, "d_readdata_d1[12]": {"count": 3}, "E_src2_imm[17]": {"count": 1}, "av_ld_data_aligned_or_div[27]": {"count": 2}, "D_br_taken_waddr_partial[5]": {"count": 2}, "ic_fill_valid_bits[7]": {"count": 2}, "av_ld_data_aligned_or_div[7]": {"count": 3}, "M_pipe_flush_waddr[0]": {"count": 1}, "M_mul_shift_rot_result[2]": {"count": 3}, "D_ic_fill_starting_d1": {"count": 3}, "nios_sys_nios2_qsys_0_ic_data": {"count": 16, "the_altsyncram": {"count": 16, "auto_generated": {"count": 16, "ram_block1a13": {"count": 4}, "ram_block1a9": {"count": 4}, "ram_block1a0": {"count": 4}, "ram_block1a6": {"count": 4}}}}, "av_ld_data_aligned_or_div[9]": {"count": 2}, "the_nios_sys_nios2_qsys_0_mult_cell": {"count": 122, "the_altmult_add": {"count": 122, "auto_generated": {"count": 122, "altera_mult_add_rtl1": {"count": 122, "dataa_split": {"count": 51, "data_register_block_0": {"count": 51, "data_out_wire[16]": {"count": 3}, "data_out_wire[20]": {"count": 3}, "data_out_wire[26]": {"count": 3}, "data_out_wire[19]": {"count": 3}, "data_out_wire[31]": {"count": 3}, "data_out_wire[17]": {"count": 3}, "data_out_wire[25]": {"count": 3}, "data_out_wire[23]": {"count": 3}, "data_out_wire[22]": {"count": 3}, "data_out_wire[27]": {"count": 3}, "data_out_wire[29]": {"count": 3}, "data_out_wire[28]": {"count": 3}, "data_out_wire[30]": {"count": 3}, "data_out_wire[18]": {"count": 3}, "data_out_wire[24]": {"count": 3}, "data_out_wire[15]": {"count": 3}, "data_out_wire[21]": {"count": 3}}}, "datab_split": {"count": 51, "data_register_block_0": {"count": 51, "data_out_wire[28]": {"count": 3}, "data_out_wire[16]": {"count": 3}, "data_out_wire[27]": {"count": 3}, "data_out_wire[31]": {"count": 3}, "data_out_wire[30]": {"count": 3}, "data_out_wire[24]": {"count": 3}, "data_out_wire[23]": {"count": 3}, "data_out_wire[29]": {"count": 3}, "data_out_wire[25]": {"count": 3}, "data_out_wire[22]": {"count": 3}, "data_out_wire[26]": {"count": 3}, "data_out_wire[21]": {"count": 3}, "data_out_wire[19]": {"count": 3}, "data_out_wire[15]": {"count": 3}, "data_out_wire[18]": {"count": 3}, "data_out_wire[20]": {"count": 3}, "data_out_wire[17]": {"count": 3}}}, "signb_reg_block": {"count": 3, "data_out_wire[0]": {"count": 3}}, "multiplier_block": {"count": 14, "Mult0": {"count": 14, "auto_generated": {"count": 14, "mac_mult2": {"count": 2}, "mac_out5": {"count": 3}, "mac_mult4": {"count": 3}, "mac_mult3": {"count": 3}, "mac_mult1": {"count": 3}}}}, "signa_reg_block": {"count": 3, "data_out_wire[0]": {"count": 3}}}}}}, "M_st_data[9]": {"count": 1}, "E_pc[0]": {"count": 2}, "E_src2_imm[18]": {"count": 1}, "M_bstatus_reg_pie": {"count": 2}, "D_pc_plus_one[8]": {"count": 2}, "ic_fill_prevent_refill": {"count": 3}, "E_src2_prelim[28]": {"count": 2}, "d_readdata_d1[6]": {"count": 3}, "M_iw[12]": {"count": 2}, "M_mul_shift_rot_result[19]": {"count": 3}, "M_st_data[15]": {"count": 1}, "i_readdata_d1[20]": {"count": 3}, "E_pc[7]": {"count": 2}, "d_readdata_d1[25]": {"count": 3}, "d_readdata_d1[30]": {"count": 3}, "F_pc[4]": {"count": 2}, "ic_tag_wraddress[1]": {"count": 3}, "E_dst_regnum[3]": {"count": 2}, "M_alu_result[31]": {"count": 2}, "D_br_taken_waddr_partial[7]": {"count": 2}, "d_readdata_d1[24]": {"count": 3}, "av_ld_data_aligned_or_div[24]": {"count": 2}, "E_src2_prelim[29]": {"count": 2}, "d_readdata_d1[13]": {"count": 3}, "W_dst_regnum[0]": {"count": 2}, "i_readdata_d1[12]": {"count": 3}, "E_src2_imm[27]": {"count": 1}, "ic_fill_ap_offset[1]": {"count": 2}, "M_mul_shift_rot_result[10]": {"count": 3}, "M_mem_byte_en[2]": {"count": 2}, "E_src1_prelim[15]": {"count": 2}, "E_ctrl_shift_rot": {"count": 2}, "M_mul_shift_rot_result[3]": {"count": 3}, "E_src2_imm[0]": {"count": 2}, "M_mul_shift_rot_result[20]": {"count": 3}, "E_dst_regnum[0]": {"count": 2}, "M_st_data[31]": {"count": 2}, "ic_fill_tag[1]": {"count": 2}, "i_readdata_d1[18]": {"count": 3}, "av_ld_data_aligned_or_div[21]": {"count": 2}, "M_st_data[4]": {"count": 2}, "E_extra_pc[8]": {"count": 1}, "ic_fill_valid_bits[2]": {"count": 2}, "i_readdata_d1[4]": {"count": 3}, "E_src1_prelim[9]": {"count": 2}, "E_src2_prelim[17]": {"count": 2}, "D_pc[3]": {"count": 2}, "E_ctrl_rot": {"count": 2}, "nios_sys_nios2_qsys_0_ic_tag": {"count": 5, "the_altsyncram": {"count": 5, "auto_generated": {"count": 5, "ram_block1a0": {"count": 5}}}}, "M_pipe_flush_waddr[3]": {"count": 1}, "W_wr_data[16]": {"count": 2}, "D_iw[4]": {"count": 2}, "M_st_data[24]": {"count": 2}, "M_status_reg_pie": {"count": 2}, "M_pipe_flush_waddr[9]": {"count": 1}, "D_iw_valid": {"count": 2}, "E_ctrl_break": {"count": 2}, "av_ld_data_aligned_or_div[2]": {"count": 3}, "E_extra_pc[6]": {"count": 1}, "M_mul_shift_rot_stall": {"count": 3}, "D_br_taken_waddr_partial[2]": {"count": 2}, "E_src1_prelim[7]": {"count": 2}, "W_wr_data[8]": {"count": 2}, "D_iw[23]": {"count": 2}, "av_ld_data_aligned_or_div[23]": {"count": 2}, "ic_fill_active": {"count": 3}, "D_pc[10]": {"count": 2}, "E_pc[6]": {"count": 2}, "D_iw[25]": {"count": 2}, "M_alu_result[2]": {"count": 2}, "ic_tag_clr_valid_bits": {"count": 3}, "F_pc[3]": {"count": 2}, "M_st_data[13]": {"count": 1}, "E_iw[16]": {"count": 2}, "ic_tag_wraddress[4]": {"count": 3}, "E_iw[13]": {"count": 2}, "E_compare_op[0]": {"count": 2}, "M_mul_shift_rot_result[18]": {"count": 3}, "D_iw[1]": {"count": 2}, "W_wr_data[30]": {"count": 2}, "E_ctrl_rdctl_inst": {"count": 2}, "M_mul_shift_rot_result[28]": {"count": 3}, "i_readdata_d1[3]": {"count": 3}, "M_pipe_flush_waddr[4]": {"count": 1}, "i_readdata_d1[8]": {"count": 3}, "E_ctrl_retaddr": {"count": 2}, "i_readdata_d1[15]": {"count": 3}, "ic_fill_ap_offset[2]": {"count": 2}, "D_pc_plus_one[6]": {"count": 2}, "M_dst_regnum[1]": {"count": 2}, "D_pc[2]": {"count": 2}, "M_ctrl_rot": {"count": 2}, "E_src1_prelim[0]": {"count": 2}, "d_readdata_d1[4]": {"count": 3}, "M_pipe_flush_waddr[2]": {"count": 1}, "D_iw[31]": {"count": 2}, "D_br_taken_waddr_partial[1]": {"count": 2}, "M_st_data[28]": {"count": 2}, "d_readdata_d1[10]": {"count": 3}, "M_alu_result[0]": {"count": 2}, "E_src1_prelim[11]": {"count": 2}, "d_readdata_d1[2]": {"count": 3}, "M_mul_shift_rot_result[7]": {"count": 3}, "M_mul_shift_rot_result[8]": {"count": 3}, "M_alu_result[4]": {"count": 2}, "M_wr_dst_reg": {"count": 2}, "av_ld_data_aligned_or_div[1]": {"count": 3}, "av_ld_or_div_done": {"count": 3}, "M_mul_shift_rot_result[0]": {"count": 3}, "M_iw[2]": {"count": 2}, "av_ld_data_aligned_or_div[31]": {"count": 2}, "M_dst_regnum[2]": {"count": 2}, "D_iw[2]": {"count": 2}, "ic_fill_line[5]": {"count": 3}, "d_readdata_d1[5]": {"count": 3}, "D_br_taken_waddr_partial[4]": {"count": 2}, "M_mul_shift_rot_result[26]": {"count": 3}, "ic_fill_ap_cnt[1]": {"count": 2}, "M_shift_rot_by_zero": {"count": 2}, "av_ld_data_aligned_or_div[15]": {"count": 2}, "D_iw[9]": {"count": 2}, "E_src1_prelim[25]": {"count": 2}, "av_ld_data_aligned_or_div[5]": {"count": 3}, "M_st_data[1]": {"count": 2}, "E_src2_imm[4]": {"count": 2}, "M_pipe_flush_waddr[10]": {"count": 2}, "M_st_data[27]": {"count": 2}, "E_src1_prelim[1]": {"count": 2}, "E_src1_prelim[5]": {"count": 2}, "F_pc[11]": {"count": 2}, "M_pipe_flush_waddr[1]": {"count": 1}, "E_src1_prelim[26]": {"count": 2}, "D_pc[4]": {"count": 2}, "E_src2_prelim[6]": {"count": 2}, "M_iw[0]": {"count": 2}, "M_alu_result[28]": {"count": 2}, "E_src2_prelim[7]": {"count": 2}, "M_iw[4]": {"count": 2}, "W_wr_data[4]": {"count": 2}, "ic_fill_valid_bits[4]": {"count": 2}, "M_alu_result[20]": {"count": 2}, "av_ld_data_aligned_or_div[14]": {"count": 2}, "i_readdata_d1[28]": {"count": 3}, "E_src1_prelim[29]": {"count": 2}, "E_ctrl_cmp": {"count": 2}, "D_iw[13]": {"count": 2}, "av_ld_data_aligned_or_div[28]": {"count": 2}, "D_iw[12]": {"count": 2}, "d_readdata_d1[21]": {"count": 3}, "D_pc[1]": {"count": 2}, "M_st_data[2]": {"count": 2}, "M_ctrl_mulx": {"count": 2}, "F_pc[7]": {"count": 2}, "E_ctrl_wrctl_inst": {"count": 2}, "D_iw[7]": {"count": 2}, "av_ld_aligning_data": {"count": 3}, "E_iw[0]": {"count": 2}, "E_src2_prelim[8]": {"count": 2}, "E_src2_prelim[16]": {"count": 2}, "E_src2_imm[10]": {"count": 2}, "M_alu_result[25]": {"count": 2}, "d_readdata_d1[28]": {"count": 3}, "D_pc_plus_one[10]": {"count": 2}, "M_iw[5]": {"count": 2}, "M_alu_result[26]": {"count": 2}, "E_ctrl_jmp_indirect": {"count": 2}, "i_readdata_d1[19]": {"count": 3}, "M_iw[14]": {"count": 2}, "E_ctrl_flush_pipe_always": {"count": 2}, "D_iw[24]": {"count": 2}, "M_dst_regnum[3]": {"count": 2}, "E_src2_prelim[1]": {"count": 2}, "M_ienable_reg_irq0": {"count": 3}, "E_src1_prelim[4]": {"count": 2}, "M_st_data[12]": {"count": 1}, "E_src1_prelim[12]": {"count": 2}, "M_ctrl_ld": {"count": 2}, "D_pc[6]": {"count": 2}, "E_iw[6]": {"count": 2}, "M_st_data[30]": {"count": 2}, "av_ld_data_aligned_or_div[18]": {"count": 2}, "D_iw[18]": {"count": 2}, "E_src1_prelim[22]": {"count": 2}, "d_read": {"count": 3}, "E_src2_imm[24]": {"count": 1}, "E_src2_prelim[9]": {"count": 2}, "D_pc[11]": {"count": 2}, "M_alu_result[15]": {"count": 2}, "W_wr_data[28]": {"count": 2}, "M_iw[1]": {"count": 2}, "i_readdata_d1[10]": {"count": 3}, "W_wr_data[20]": {"count": 2}, "E_src2_imm[1]": {"count": 2}, "i_readdata_d1[14]": {"count": 3}, "M_alu_result[24]": {"count": 2}, "E_src1_prelim[14]": {"count": 2}, "E_ctrl_exception": {"count": 2}, "d_readdata_d1[14]": {"count": 3}, "i_readdata_d1[0]": {"count": 3}, "ic_fill_ap_cnt[3]": {"count": 2}, "d_write": {"count": 3}, "W_wr_data[14]": {"count": 2}, "E_src2_imm[2]": {"count": 2}, "M_alu_result[5]": {"count": 2}, "M_st_data[20]": {"count": 1}, "W_wr_data[17]": {"count": 2}, "E_iw[8]": {"count": 2}, "E_src1_prelim[18]": {"count": 2}, "ic_tag_wraddress[2]": {"count": 3}, "E_ctrl_src2_choose_imm": {"count": 2}, "E_ctrl_mul_shift_rot": {"count": 2}, "d_readdata_d1[26]": {"count": 3}, "d_readdata_d1[29]": {"count": 3}, "E_extra_pc[1]": {"count": 1}, "E_src2_imm[29]": {"count": 1}, "D_iw[26]": {"count": 2}, "E_src2_imm[12]": {"count": 2}, "ic_fill_line[4]": {"count": 3}, "E_src2_prelim[10]": {"count": 2}, "D_iw[30]": {"count": 2}, "E_src2_prelim[12]": {"count": 2}, "ic_fill_line[2]": {"count": 3}, "M_pipe_flush_waddr[6]": {"count": 1}, "D_iw[17]": {"count": 2}, "M_mem_byte_en[3]": {"count": 2}, "E_src2_prelim[18]": {"count": 2}, "E_pc[11]": {"count": 2}, "M_mul_shift_rot_result[23]": {"count": 3}, "ic_fill_initial_offset[2]": {"count": 2}, "E_extra_pc[10]": {"count": 1}, "D_iw[16]": {"count": 2}, "W_wr_data[11]": {"count": 2}, "E_src2_prelim[30]": {"count": 2}, "E_iw[12]": {"count": 2}, "D_iw[6]": {"count": 2}, "D_pc[7]": {"count": 2}, "ic_fill_dp_offset[0]": {"count": 2}, "W_wr_data[19]": {"count": 2}, "E_ctrl_shift_rot_right": {"count": 2}, "D_pc_plus_one[9]": {"count": 2}, "F_pc[9]": {"count": 2}, "ic_fill_initial_offset[1]": {"count": 2}, "M_alu_result[19]": {"count": 2}, "M_st_data[16]": {"count": 1}, "M_st_data[21]": {"count": 1}, "W_wr_data[12]": {"count": 2}, "M_st_data[8]": {"count": 1}, "E_src2_imm[13]": {"count": 2}, "i_readdata_d1[6]": {"count": 3}, "E_pc[8]": {"count": 2}, "M_mul_shift_rot_result[13]": {"count": 3}, "D_iw[10]": {"count": 2}, "E_pc[9]": {"count": 2}, "av_ld_data_aligned_or_div[20]": {"count": 2}, "E_src1_prelim[6]": {"count": 2}, "i_readdata_d1[27]": {"count": 3}, "M_mul_shift_rot_result[24]": {"count": 3}, "E_ctrl_alu_signed_comparison": {"count": 2}, "D_br_taken_waddr_partial[10]": {"count": 2}, "D_pc_plus_one[3]": {"count": 2}, "M_alu_result[9]": {"count": 2}, "E_src2_imm[11]": {"count": 2}, "i_readdata_d1[5]": {"count": 3}, "E_iw[11]": {"count": 2}, "D_iw[21]": {"count": 2}, "E_src2_imm[9]": {"count": 2}, "av_ld_data_aligned_or_div[30]": {"count": 2}, "E_src2_prelim[24]": {"count": 2}, "M_alu_result[29]": {"count": 2}, "D_iw[5]": {"count": 2}, "E_extra_pc[5]": {"count": 1}, "E_src2_imm[30]": {"count": 1}, "E_src2_prelim[11]": {"count": 2}, "E_iw[5]": {"count": 2}, "i_readdata_d1[13]": {"count": 3}, "av_ld_data_aligned_or_div[8]": {"count": 2}, "M_alu_result[21]": {"count": 2}, "M_ctrl_shift_right": {"count": 2}, "W_wr_data[21]": {"count": 2}, "W_valid": {"count": 3}, "ic_fill_valid_bits[3]": {"count": 2}, "D_pc[9]": {"count": 2}, "E_wr_dst_reg_from_D": {"count": 2}, "ic_fill_valid_bits[6]": {"count": 2}, "nios_sys_nios2_qsys_0_register_bank_b": {"count": 5, "the_altsyncram": {"count": 5, "auto_generated": {"count": 5, "ram_block1a0": {"count": 5}}}}, "W_wr_data[23]": {"count": 2}, "E_src1_prelim[17]": {"count": 2}, "E_ctrl_mulx": {"count": 2}, "M_iw[15]": {"count": 2}, "i_readdata_d1[29]": {"count": 3}, "F_pc[5]": {"count": 2}, "hbreak_enabled": {"count": 3}, "F_pc[10]": {"count": 2}, "av_ld_data_aligned_or_div[11]": {"count": 2}, "E_iw[14]": {"count": 2}, "D_iw[20]": {"count": 2}, "E_src2_imm[22]": {"count": 1}, "F_pc[2]": {"count": 2}, "av_ld_data_aligned_or_div[25]": {"count": 2}, "M_mul_shift_rot_result[17]": {"count": 3}, "d_readdata_d1[9]": {"count": 3}, "E_src1_prelim[31]": {"count": 2}, "av_ld_data_aligned_or_div[13]": {"count": 2}, "E_pc[3]": {"count": 2}, "M_mul_shift_rot_result[14]": {"count": 3}, "E_src1_prelim[20]": {"count": 2}, "M_estatus_reg_pie": {"count": 2}, "E_src2_imm[25]": {"count": 1}, "E_extra_pc[11]": {"count": 1}, "d_readdata_d1[18]": {"count": 3}, "E_valid_from_D": {"count": 2}, "av_ld_data_aligned_or_div[0]": {"count": 3}, "E_src1_prelim[30]": {"count": 2}, "M_mul_shift_rot_result[1]": {"count": 3}, "D_iw[29]": {"count": 2}, "E_src2_prelim[3]": {"count": 2}, "E_dst_regnum[1]": {"count": 2}, "M_st_data[6]": {"count": 2}, "W_wr_data[13]": {"count": 2}, "E_ctrl_br_cond": {"count": 2}, "M_st_data[0]": {"count": 2}, "d_readdata_d1[7]": {"count": 3}, "M_ctrl_ld_signed": {"count": 2}, "E_src2_imm[14]": {"count": 2}, "E_dst_regnum[2]": {"count": 2}, "W_wr_data[1]": {"count": 2}, "ic_fill_ap_cnt[2]": {"count": 2}, "M_alu_result[6]": {"count": 2}, "M_st_data[19]": {"count": 1}, "E_src2_prelim[27]": {"count": 2}, "M_alu_result[23]": {"count": 2}, "ic_fill_valid_bits[0]": {"count": 2}, "M_pipe_flush_waddr[11]": {"count": 2}, "ic_fill_initial_offset[0]": {"count": 2}, "W_wr_data[2]": {"count": 2}, "E_extra_pc[4]": {"count": 1}, "E_src1_prelim[24]": {"count": 2}, "D_iw[0]": {"count": 2}, "E_iw[15]": {"count": 2}, "M_mul_shift_rot_result[25]": {"count": 3}, "D_br_taken_waddr_partial[0]": {"count": 2}, "i_readdata_d1[31]": {"count": 3}, "E_pc[1]": {"count": 2}, "D_iw[28]": {"count": 2}, "E_iw[1]": {"count": 2}, "W_dst_regnum[3]": {"count": 2}, "E_ctrl_shift_right": {"count": 2}, "E_src1_prelim[28]": {"count": 2}, "d_readdata_d1[17]": {"count": 3}, "M_pipe_flush": {"count": 2}, "D_kill": {"count": 2}, "E_src1_prelim[3]": {"count": 2}, "W_wr_data[10]": {"count": 2}, "ic_fill_ap_offset[0]": {"count": 2}, "M_st_data[29]": {"count": 2}, "E_iw[10]": {"count": 2}, "E_src1_hazard_M": {"count": 2}, "ic_fill_line[6]": {"count": 3}, "i_readdata_d1[25]": {"count": 3}, "E_ctrl_logic": {"count": 2}, "ic_fill_line[1]": {"count": 3}, "E_src2_prelim[19]": {"count": 2}, "D_iw[22]": {"count": 2}, "E_src2_prelim[2]": {"count": 2}, "W_wr_data[24]": {"count": 2}, "d_readdata_d1[16]": {"count": 3}, "W_dst_regnum[4]": {"count": 2}, "E_src2_imm[16]": {"count": 1}, "M_alu_result[1]": {"count": 2}, "M_st_data[14]": {"count": 1}, "D_br_taken_waddr_partial[3]": {"count": 2}, "E_pc[5]": {"count": 2}, "E_ctrl_alu_subtract": {"count": 2}, "W_wr_data[25]": {"count": 2}, "D_br_taken_waddr_partial[9]": {"count": 2}, "D_iw[14]": {"count": 2}, "i_readdata_d1[21]": {"count": 3}, "av_ld_data_aligned_or_div[17]": {"count": 2}, "M_pipe_flush_waddr[5]": {"count": 1}, "av_ld_data_aligned_or_div[4]": {"count": 3}, "E_src2_imm[26]": {"count": 1}, "E_src1_prelim[21]": {"count": 2}, "d_readdata_d1[8]": {"count": 3}, "M_alu_result[7]": {"count": 2}, "D_pc_plus_one[1]": {"count": 2}, "M_st_data[25]": {"count": 2}, "D_issue": {"count": 2}, "ic_tag_wraddress[5]": {"count": 3}, "E_src2_prelim[31]": {"count": 2}, "W_wr_data[7]": {"count": 2}, "M_mul_shift_rot_result[22]": {"count": 3}, "E_ctrl_st": {"count": 2}, "i_readdata_d1[1]": {"count": 3}, "i_readdata_d1[7]": {"count": 3}, "E_src2_prelim[22]": {"count": 2}, "E_src2_imm[7]": {"count": 2}, "E_iw[7]": {"count": 2}, "latched_oci_tb_hbreak_req": {"count": 3}, "d_readdata_d1[19]": {"count": 3}, "F_pc[8]": {"count": 2}, "M_valid_mul_shift_rot_entered_M": {"count": 3}, "M_st_data[11]": {"count": 1}, "M_alu_result[22]": {"count": 2}, "D_pc[0]": {"count": 2}, "D_iw[8]": {"count": 2}, "av_ld_data_aligned_or_div[3]": {"count": 3}, "E_src2_prelim[20]": {"count": 2}, "E_src2_imm[31]": {"count": 2}, "E_src2_prelim[5]": {"count": 2}, "ic_fill_dp_offset[2]": {"count": 2}, "i_readdata_d1[9]": {"count": 3}, "M_iw[3]": {"count": 2}, "M_alu_result[17]": {"count": 2}, "M_mul_shift_rot_result[30]": {"count": 3}, "D_iw[3]": {"count": 2}, "W_wr_data[29]": {"count": 2}, "D_pc_plus_one[7]": {"count": 2}, "M_mul_shift_rot_result[29]": {"count": 3}, "E_ctrl_crst": {"count": 2}, "E_src2_prelim[0]": {"count": 2}, "E_src1_prelim[13]": {"count": 2}, "M_ctrl_mul_shift_rot": {"count": 2}, "E_src1_prelim[2]": {"count": 2}, "E_ctrl_mul_shift_src1_signed": {"count": 2}, "D_iw[19]": {"count": 2}, "E_control_reg_rddata[0]": {"count": 2}, "W_wr_data[5]": {"count": 2}, "E_src2_prelim[15]": {"count": 2}, "D_pc[5]": {"count": 2}, "D_pc[8]": {"count": 2}, "E_src2_imm[19]": {"count": 1}, "M_st_data[23]": {"count": 1}, "E_src2_prelim[25]": {"count": 2}, "i_readdatavalid_d1": {"count": 3}, "M_st_data[22]": {"count": 1}, "M_alu_result[3]": {"count": 2}, "ic_fill_valid_bits[1]": {"count": 2}, "E_src2_imm[5]": {"count": 2}, "E_extra_pc[0]": {"count": 1}, "E_src2_imm[6]": {"count": 2}, "W_ctrl_crst": {"count": 2}, "i_readdata_d1[30]": {"count": 3}, "d_readdata_d1[31]": {"count": 3}, "W_wr_data[15]": {"count": 2}, "E_src2_hazard_M": {"count": 2}, "W_wr_data[0]": {"count": 2}, "M_iw[13]": {"count": 2}, "M_pipe_flush_waddr[8]": {"count": 1}, "E_src1_prelim[19]": {"count": 2}, "E_iw[4]": {"count": 2}, "E_src2_imm[23]": {"count": 1}, "F_pc[1]": {"count": 2}, "W_dst_regnum[1]": {"count": 2}, "M_mul_shift_rot_result[6]": {"count": 3}, "E_src2_imm[21]": {"count": 1}, "M_mul_shift_rot_result[11]": {"count": 3}, "E_pc[10]": {"count": 2}, "E_src2_imm[28]": {"count": 1}, "D_iw[11]": {"count": 2}, "av_ld_data_aligned_or_div[29]": {"count": 2}, "W_wr_data[27]": {"count": 2}, "E_src2_prelim[14]": {"count": 2}, "av_ld_data_aligned_or_div[10]": {"count": 2}, "M_alu_result[8]": {"count": 2}, "W_wr_data[3]": {"count": 2}, "M_mul_shift_rot_result[9]": {"count": 3}, "M_dst_regnum[4]": {"count": 2}, "ic_fill_line[3]": {"count": 3}, "av_ld_data_aligned_or_div[22]": {"count": 2}, "M_st_data[26]": {"count": 2}, "M_st_data[5]": {"count": 2}, "M_st_data[7]": {"count": 2}, "i_readdata_d1[26]": {"count": 3}, "i_readdata_d1[11]": {"count": 3}, "i_readdata_d1[17]": {"count": 3}, "ic_fill_ap_cnt[0]": {"count": 2}, "W_wr_data[26]": {"count": 2}, "av_ld_data_aligned_or_div[16]": {"count": 2}, "E_ctrl_ld_signed": {"count": 2}, "E_extra_pc[9]": {"count": 1}, "E_src2_imm[8]": {"count": 2}, "E_compare_op[1]": {"count": 2}, "M_alu_result[30]": {"count": 2}, "ic_fill_valid_bits[5]": {"count": 2}, "M_pipe_flush_waddr[7]": {"count": 1}, "M_st_data[17]": {"count": 1}, "M_mul_shift_rot_result[12]": {"count": 3}, "D_br_taken_waddr_partial[8]": {"count": 2}, "E_src1_prelim[16]": {"count": 2}, "M_iw[16]": {"count": 2}, "M_mul_shift_rot_result[4]": {"count": 3}, "F_pc[0]": {"count": 2}, "M_st_data[3]": {"count": 2}, "M_dst_regnum[0]": {"count": 2}, "ic_fill_dp_offset[1]": {"count": 2}, "d_readdata_d1[15]": {"count": 3}, "av_ld_data_aligned_or_div[12]": {"count": 2}, "E_src2_prelim[26]": {"count": 2}, "i_read": {"count": 3}, "d_readdata_d1[1]": {"count": 3}, "D_pc_plus_one[5]": {"count": 2}, "M_ctrl_crst": {"count": 2}, "E_iw[2]": {"count": 2}, "E_src2_imm[20]": {"count": 1}, "av_ld_data_aligned_or_div[26]": {"count": 2}, "E_ctrl_mul_shift_src2_signed": {"count": 2}, "W_dst_regnum[2]": {"count": 2}, "i_readdata_d1[16]": {"count": 3}, "E_iw[3]": {"count": 2}, "ic_fill_line[0]": {"count": 3}, "F_pc[6]": {"count": 2}, "M_mul_shift_rot_result[15]": {"count": 3}, "wait_for_one_post_bret_inst": {"count": 3}, "M_alu_result[27]": {"count": 2}, "M_alu_result[12]": {"count": 2}, "ic_tag_wraddress[0]": {"count": 3}, "d_readdata_d1[0]": {"count": 3}, "M_mul_shift_rot_result[16]": {"count": 3}, "M_alu_result[18]": {"count": 2}, "E_extra_pc[3]": {"count": 1}, "d_readdata_d1[20]": {"count": 3}, "nios_sys_nios2_qsys_0_register_bank_a": {"count": 5, "the_altsyncram": {"count": 5, "auto_generated": {"count": 5, "ram_block1a0": {"count": 5}}}}, "M_alu_result[11]": {"count": 2}, "W_wr_data[22]": {"count": 2}, "M_mul_shift_rot_result[5]": {"count": 3}, "D_pc_plus_one[2]": {"count": 2}, "E_extra_pc[2]": {"count": 1}, "E_src2_prelim[23]": {"count": 2}, "E_src2_prelim[4]": {"count": 2}, "E_ctrl_ld": {"count": 2}, "d_readdata_d1[27]": {"count": 3}, "d_readdata_d1[23]": {"count": 3}, "W_wr_data[6]": {"count": 2}, "E_src1_prelim[23]": {"count": 2}, "E_iw[17]": {"count": 2}, "M_st_data[18]": {"count": 1}, "E_ctrl_jmp_direct": {"count": 2}, "M_st_data[10]": {"count": 1}, "av_ld_data_aligned_or_div[6]": {"count": 3}, "W_wr_data[18]": {"count": 2}, "M_mul_shift_rot_result[31]": {"count": 3}, "av_ld_data_aligned_or_div[19]": {"count": 2}, "E_src2_imm[15]": {"count": 2}, "E_iw[9]": {"count": 2}, "M_alu_result[14]": {"count": 2}, "D_ic_fill_same_tag_line": {"count": 2}, "E_pc[4]": {"count": 2}, "D_pc_plus_one[11]": {"count": 2}, "M_ctrl_break": {"count": 2}, "E_extra_pc[7]": {"count": 1}, "M_alu_result[13]": {"count": 2}, "d_readdata_d1[3]": {"count": 3}, "i_readdata_d1[23]": {"count": 3}, "E_dst_regnum[4]": {"count": 2}, "D_pc_plus_one[4]": {"count": 2}, "M_valid_from_E": {"count": 2}, "W_wr_data[9]": {"count": 2}, "D_br_taken_waddr_partial[6]": {"count": 2}, "ic_fill_tag[0]": {"count": 2}, "M_mem_byte_en[1]": {"count": 2}, "M_mem_byte_en[0]": {"count": 2}, "M_alu_result[10]": {"count": 2}, "E_src1_prelim[10]": {"count": 2}, "ic_tag_wraddress[6]": {"count": 3}, "i_readdata_d1[22]": {"count": 3}, "D_iw[15]": {"count": 2}, "E_src1_prelim[8]": {"count": 2}, "W_wr_dst_reg": {"count": 2}, "i_readdata_d1[24]": {"count": 3}, "D_iw[27]": {"count": 2}, "d_readdata_d1[22]": {"count": 3}, "d_readdata_d1[11]": {"count": 3}, "E_pc[2]": {"count": 2}, "E_iw[21]": {"count": 2}, "M_alu_result[16]": {"count": 2}, "E_src2_prelim[13]": {"count": 2}, "M_mul_shift_rot_result[27]": {"count": 3}, "W_wr_data[31]": {"count": 2}, "E_src2_imm[3]": {"count": 2}, "E_src2_prelim[21]": {"count": 2}, "D_pc_plus_one[0]": {"count": 2}, "M_ctrl_invalidate_i": {"count": 2}, "i_readdata_d1[2]": {"count": 3}}, "jtag_uart_0": {"count": 195, "nios_sys_jtag_uart_0_alt_jtag_atlantic": {"count": 130, "count[6]": {"count": 2}, "write2": {"count": 3}, "rdata[1]": {"count": 3}, "td_shift[0]": {"count": 2}, "rdata[7]": {"count": 3}, "count[0]": {"count": 2}, "rst1": {"count": 3}, "td_shift[7]": {"count": 2}, "jupdate2": {"count": 3}, "tck_t_dav": {"count": 3}, "wdata[4]": {"count": 2}, "count[4]": {"count": 2}, "wdata[3]": {"count": 2}, "tdo~reg0": {"count": 3}, "td_shift[6]": {"count": 2}, "td_shift[5]": {"count": 2}, "rst2": {"count": 3}, "wdata[2]": {"count": 2}, "rdata[5]": {"count": 3}, "count[8]": {"count": 2}, "write": {"count": 2}, "rdata[3]": {"count": 3}, "wdata[6]": {"count": 2}, "jupdate1": {"count": 3}, "rdata[4]": {"count": 3}, "count[3]": {"count": 2}, "user_saw_rvalid": {"count": 3}, "write_stalled": {"count": 2}, "count[7]": {"count": 2}, "rdata[2]": {"count": 3}, "count[1]": {"count": 2}, "count[2]": {"count": 2}, "td_shift[8]": {"count": 2}, "rdata[6]": {"count": 3}, "wdata[0]": {"count": 2}, "count[9]": {"count": 2}, "wdata[7]": {"count": 2}, "jupdate": {"count": 3}, "write1": {"count": 3}, "count[5]": {"count": 2}, "write_valid": {"count": 2}, "td_shift[10]": {"count": 2}, "t_ena~reg0": {"count": 3}, "rvalid": {"count": 3}, "td_shift[3]": {"count": 2}, "rdata[0]": {"count": 3}, "wdata[5]": {"count": 2}, "td_shift[9]": {"count": 2}, "state": {"count": 3}, "t_pause~reg0": {"count": 3}, "td_shift[4]": {"count": 2}, "wdata[1]": {"count": 2}, "td_shift[1]": {"count": 2}, "td_shift[2]": {"count": 2}}, "the_nios_sys_jtag_uart_0_scfifo_r": {"count": 46, "rfifo": {"count": 46, "auto_generated": {"count": 46, "dpfifo": {"count": 46, "fifo_state": {"count": 18, "count_usedw": {"count": 12, "counter_reg_bit[1]": {"count": 2}, "counter_reg_bit[2]": {"count": 2}, "counter_reg_bit[3]": {"count": 2}, "counter_reg_bit[5]": {"count": 2}, "counter_reg_bit[0]": {"count": 2}, "counter_reg_bit[4]": {"count": 2}}, "b_non_empty": {"count": 3}, "b_full": {"count": 3}}, "wr_ptr": {"count": 12, "counter_reg_bit[1]": {"count": 2}, "counter_reg_bit[0]": {"count": 2}, "counter_reg_bit[5]": {"count": 2}, "counter_reg_bit[2]": {"count": 2}, "counter_reg_bit[3]": {"count": 2}, "counter_reg_bit[4]": {"count": 2}}, "rd_ptr_count": {"count": 12, "counter_reg_bit[5]": {"count": 2}, "counter_reg_bit[4]": {"count": 2}, "counter_reg_bit[0]": {"count": 2}, "counter_reg_bit[2]": {"count": 2}, "counter_reg_bit[1]": {"count": 2}, "counter_reg_bit[3]": {"count": 2}}, "FIFOram": {"count": 4, "altsyncram1": {"count": 4, "ram_block2a0": {"count": 4}}}}}}}, "the_nios_sys_jtag_uart_0_scfifo_w": {"count": 4, "wfifo": {"count": 4, "auto_generated": {"count": 4, "dpfifo": {"count": 4, "FIFOram": {"count": 4, "altsyncram1": {"count": 4, "ram_block2a0": {"count": 4}}}}}}}, "rvalid": {"count": 3}, "av_waitrequest": {"count": 3}, "read_0": {"count": 3}, "ac": {"count": 3}, "t_dav": {"count": 3}}, "mm_interconnect_0": {"count": 253, "cmd_xbar_mux": {"count": 11, "packet_in_progress": {"count": 3}, "saved_grant[1]": {"count": 2}, "saved_grant[0]": {"count": 2}, "arb": {"count": 4, "top_priority_reg[0]": {"count": 2}, "top_priority_reg[1]": {"count": 2}}}, "jtag_uart_0_avalon_jtag_slave_translator": {"count": 57, "av_readdata_pre[2]": {"count": 3}, "av_readdata_pre[1]": {"count": 3}, "av_readdata_pre[5]": {"count": 3}, "av_readdata_pre[20]": {"count": 3}, "av_readdata_pre[12]": {"count": 3}, "av_readdata_pre[16]": {"count": 3}, "av_readdata_pre[4]": {"count": 3}, "av_readdata_pre[21]": {"count": 3}, "av_readdata_pre[15]": {"count": 3}, "av_readdata_pre[0]": {"count": 3}, "av_readdata_pre[22]": {"count": 3}, "av_readdata_pre[18]": {"count": 3}, "av_readdata_pre[17]": {"count": 3}, "read_latency_shift_reg[0]": {"count": 3}, "av_readdata_pre[19]": {"count": 3}, "av_readdata_pre[7]": {"count": 3}, "av_readdata_pre[3]": {"count": 3}, "av_readdata_pre[10]": {"count": 3}, "av_readdata_pre[6]": {"count": 3}}, "nios2_qsys_0_jtag_debug_module_translator": {"count": 99, "av_readdata_pre[27]": {"count": 3}, "av_readdata_pre[24]": {"count": 3}, "av_readdata_pre[19]": {"count": 3}, "av_readdata_pre[21]": {"count": 3}, "av_readdata_pre[16]": {"count": 3}, "av_readdata_pre[14]": {"count": 3}, "av_readdata_pre[17]": {"count": 3}, "av_readdata_pre[20]": {"count": 3}, "av_readdata_pre[6]": {"count": 3}, "av_readdata_pre[9]": {"count": 3}, "av_readdata_pre[0]": {"count": 3}, "av_readdata_pre[11]": {"count": 3}, "av_readdata_pre[31]": {"count": 3}, "read_latency_shift_reg[0]": {"count": 3}, "av_readdata_pre[30]": {"count": 3}, "av_readdata_pre[10]": {"count": 3}, "av_readdata_pre[22]": {"count": 3}, "av_readdata_pre[13]": {"count": 3}, "av_readdata_pre[28]": {"count": 3}, "av_readdata_pre[5]": {"count": 3}, "av_readdata_pre[15]": {"count": 3}, "av_readdata_pre[23]": {"count": 3}, "av_readdata_pre[1]": {"count": 3}, "av_readdata_pre[3]": {"count": 3}, "av_readdata_pre[2]": {"count": 3}, "av_readdata_pre[4]": {"count": 3}, "av_readdata_pre[7]": {"count": 3}, "av_readdata_pre[12]": {"count": 3}, "av_readdata_pre[26]": {"count": 3}, "av_readdata_pre[29]": {"count": 3}, "av_readdata_pre[25]": {"count": 3}, "av_readdata_pre[8]": {"count": 3}, "av_readdata_pre[18]": {"count": 3}}, "cmd_xbar_mux_002": {"count": 11, "saved_grant[1]": {"count": 2}, "packet_in_progress": {"count": 3}, "arb": {"count": 4, "top_priority_reg[0]": {"count": 2}, "top_priority_reg[1]": {"count": 2}}, "saved_grant[0]": {"count": 2}}, "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo": {"count": 21, "mem_used[0]": {"count": 3}, "mem[0][58]": {"count": 2}, "mem[1][52]": {"count": 3}, "mem[1][89]": {"count": 3}, "mem[1][71]": {"count": 3}, "mem_used[1]": {"count": 3}, "mem[0][52]": {"count": 2}, "mem[0][71]": {"count": 2}}, "jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo": {"count": 12, "mem_used[1]": {"count": 3}, "mem_used[0]": {"count": 3}, "mem[1][89]": {"count": 3}, "mem[0][58]": {"count": 3}}, "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo": {"count": 21, "mem_used[0]": {"count": 3}, "mem_used[1]": {"count": 3}, "mem[0][52]": {"count": 2}, "mem[1][71]": {"count": 3}, "mem[0][71]": {"count": 2}, "mem[1][89]": {"count": 3}, "mem[0][58]": {"count": 2}, "mem[1][52]": {"count": 3}}, "nios2_qsys_0_data_master_translator": {"count": 3, "read_accepted": {"count": 3}}, "limiter": {"count": 12, "has_pending_responses": {"count": 3}, "last_channel[1]": {"count": 2}, "last_channel[2]": {"count": 2}, "last_channel[0]": {"count": 2}, "pending_response_count[0]": {"count": 3}}, "onchip_memory2_0_s1_translator": {"count": 3, "read_latency_shift_reg[0]": {"count": 3}}, "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent": {"count": 3, "hold_waitrequest": {"count": 3}}}, "rst_controller": {"count": 49, "r_early_rst": {"count": 3}, "altera_reset_synchronizer_int_chain[4]": {"count": 3}, "alt_rst_req_sync_uq1": {"count": 9, "altera_reset_synchronizer_int_chain[0]": {"count": 3}, "altera_reset_synchronizer_int_chain_out": {"count": 3}, "altera_reset_synchronizer_int_chain[1]": {"count": 3}}, "altera_reset_synchronizer_int_chain[0]": {"count": 3}, "alt_rst_sync_uq1": {"count": 9, "altera_reset_synchronizer_int_chain_out": {"count": 3}, "altera_reset_synchronizer_int_chain[0]": {"count": 3}, "altera_reset_synchronizer_int_chain[1]": {"count": 3}}, "r_sync_rst_chain[1]": {"count": 3}, "r_sync_rst": {"count": 3}, "altera_reset_synchronizer_int_chain[2]": {"count": 3}, "altera_reset_synchronizer_int_chain[1]": {"count": 3}, "r_sync_rst_chain[2]": {"count": 3}, "r_sync_rst_chain[3]": {"count": 3}, "r_sync_rst~clkctrl": {"count": 1}, "altera_reset_synchronizer_int_chain[3]": {"count": 3}}, "auto_hub": {"count": 218, "jtag_hub_gen:sld_jtag_hub_inst": {"count": 218, "identity_contrib_update_reg[3]": {"count": 2}, "irf_reg[1][2]": {"count": 2}, "hub_info_reg": {"count": 18, "word_counter[2]": {"count": 2}, "word_counter[3]": {"count": 2}, "WORD_SR[1]": {"count": 2}, "word_counter[1]": {"count": 2}, "WORD_SR[3]": {"count": 2}, "word_counter[0]": {"count": 2}, "word_counter[4]": {"count": 2}, "WORD_SR[2]": {"count": 2}, "WORD_SR[0]": {"count": 2}}, "mixer_addr_reg[0]": {"count": 2}, "shadow_jsm": {"count": 57, "state[5]": {"count": 3}, "state[6]": {"count": 3}, "state[2]": {"count": 3}, "state[14]": {"count": 3}, "state[4]": {"count": 3}, "state[3]": {"count": 3}, "tms_cnt[1]": {"count": 3}, "state[8]": {"count": 3}, "state[13]": {"count": 3}, "state[0]": {"count": 3}, "state[10]": {"count": 3}, "state[12]": {"count": 3}, "state[7]": {"count": 3}, "tms_cnt[2]": {"count": 3}, "tms_cnt[0]": {"count": 3}, "state[1]": {"count": 3}, "state[9]": {"count": 3}, "state[11]": {"count": 3}, "state[15]": {"count": 3}}, "hub_mode_reg[1]": {"count": 3}, "shadow_irf_reg[2][1]": {"count": 2}, "identity_contrib_shift_reg[0]": {"count": 2}, "irsr_reg[6]": {"count": 3}, "hub_mode_reg[0]": {"count": 3}, "irf_reg[1][1]": {"count": 2}, "identity_contrib_shift_reg[3]": {"count": 2}, "identity_contrib_shift_reg[2]": {"count": 2}, "jtag_ir_reg[0]": {"count": 2}, "hub_minor_ver_reg[2]": {"count": 2}, "irf_reg[1][3]": {"count": 2}, "mixer_addr_reg[2]": {"count": 2}, "jtag_ir_reg[9]": {"count": 2}, "jtag_ir_reg[4]": {"count": 2}, "irf_reg[2][4]": {"count": 2}, "identity_contrib_update_reg[1]": {"count": 2}, "node_ena[2]~reg0": {"count": 2}, "shadow_irf_reg[2][4]": {"count": 2}, "hub_minor_ver_reg[3]": {"count": 2}, "jtag_ir_reg[2]": {"count": 2}, "clr_reg": {"count": 3}, "virtual_dr_scan_reg": {"count": 2}, "reset_ena_reg": {"count": 3}, "hub_minor_ver_reg[1]": {"count": 2}, "design_hash_reg[1]": {"count": 2}, "design_hash_reg[3]": {"count": 2}, "jtag_ir_reg[6]": {"count": 2}, "jtag_ir_reg[8]": {"count": 2}, "irsr_reg[1]": {"count": 1}, "mixer_addr_reg[3]": {"count": 2}, "irsr_reg[4]": {"count": 3}, "jtag_ir_reg[1]": {"count": 2}, "irf_reg[2][1]": {"count": 2}, "irf_reg[2][3]": {"count": 2}, "shadow_irf_reg[2][3]": {"count": 2}, "irf_reg[1][0]": {"count": 2}, "shadow_irf_reg[1][1]": {"count": 2}, "jtag_ir_reg[5]": {"count": 2}, "jtag_ir_reg[3]": {"count": 2}, "identity_contrib_update_reg[0]": {"count": 2}, "irf_reg[2][2]": {"count": 2}, "shadow_irf_reg[1][2]": {"count": 2}, "hub_mode_reg[2]": {"count": 3}, "identity_contrib_shift_reg[1]": {"count": 2}, "node_ena[1]~reg0": {"count": 2}, "mixer_addr_reg[1]": {"count": 2}, "shadow_irf_reg[1][3]": {"count": 2}, "shadow_irf_reg[2][0]": {"count": 2}, "shadow_irf_reg[2][2]": {"count": 2}, "identity_contrib_update_reg[2]": {"count": 2}, "tdo": {"count": 2}, "mixer_addr_reg[4]": {"count": 2}, "irsr_reg[0]": {"count": 1}, "shadow_irf_reg[1][0]": {"count": 2}, "hub_minor_ver_reg[0]": {"count": 2}, "design_hash_reg[2]": {"count": 2}, "irf_reg[1][4]": {"count": 2}, "jtag_ir_reg[7]": {"count": 2}, "design_hash_reg[0]": {"count": 2}, "irsr_reg[3]": {"count": 1}, "shadow_irf_reg[1][4]": {"count": 2}, "virtual_ir_scan_reg": {"count": 2}, "irsr_reg[2]": {"count": 1}, "irsr_reg[5]": {"count": 3}, "tdo_bypass_reg": {"count": 3}, "irf_reg[2][0]": {"count": 2}}}, "onchip_memory2_0": {"count": 20, "the_altsyncram": {"count": 20, "auto_generated": {"count": 20, "ram_block1a16": {"count": 5}, "ram_block1a24": {"count": 5}, "ram_block1a8": {"count": 5}, "ram_block1a0": {"count": 5}}}}, "rst_controller_001": {"count": 10, "alt_rst_sync_uq1": {"count": 10, "altera_reset_synchronizer_int_chain[1]": {"count": 3}, "altera_reset_synchronizer_int_chain[0]": {"count": 3}, "altera_reset_synchronizer_int_chain_out~clkctrl": {"count": 1}, "altera_reset_synchronizer_int_chain_out": {"count": 3}}}, "clk_clk~inputclkctrl": {"count": 1}, "altera_internal_jtag~TCKUTAPclkctrl": {"count": 1}}, "gnd": {"nios2_qsys_0": {"count": 8245, "the_nios_sys_nios2_qsys_0_nios2_oci": {"count": 2036, "writedata[25]": {"count": 3}, "the_nios_sys_nios2_qsys_0_nios2_oci_break": {"count": 197, "break_readreg[3]": {"count": 1}, "break_readreg[16]": {"count": 1}, "break_readreg[23]~feeder": {"count": 8}, "break_readreg[31]": {"count": 2}, "break_readreg[11]": {"count": 2}, "break_readreg[11]~feeder": {"count": 8}, "break_readreg[19]~feeder": {"count": 8}, "break_readreg[8]": {"count": 2}, "break_readreg[22]": {"count": 2}, "break_readreg[20]": {"count": 2}, "break_readreg[10]": {"count": 2}, "break_readreg[5]": {"count": 2}, "break_readreg[6]": {"count": 1}, "break_readreg[15]~feeder": {"count": 8}, "break_readreg[12]": {"count": 2}, "break_readreg[20]~feeder": {"count": 8}, "break_readreg[5]~feeder": {"count": 8}, "break_readreg[21]": {"count": 2}, "break_readreg[9]": {"count": 1}, "break_readreg[21]~feeder": {"count": 8}, "break_readreg[29]": {"count": 1}, "break_readreg[15]": {"count": 2}, "break_readreg[26]": {"count": 2}, "break_readreg[25]~1": {"count": 6}, "break_readreg[7]~feeder": {"count": 8}, "break_readreg[1]": {"count": 1}, "break_readreg[23]": {"count": 2}, "break_readreg[25]": {"count": 1}, "break_readreg[2]": {"count": 1}, "break_readreg[0]": {"count": 1}, "break_readreg[28]": {"count": 1}, "break_readreg[25]~0": {"count": 6}, "break_readreg[30]": {"count": 1}, "break_readreg[19]": {"count": 2}, "break_readreg[24]": {"count": 2}, "break_readreg[18]": {"count": 2}, "break_readreg[4]": {"count": 1}, "break_readreg[24]~feeder": {"count": 8}, "break_readreg[14]": {"count": 1}, "break_readreg[13]": {"count": 2}, "break_readreg[22]~feeder": {"count": 8}, "break_readreg[12]~feeder": {"count": 8}, "break_readreg[17]": {"count": 1}, "break_readreg[27]": {"count": 1}, "break_readreg[26]~feeder": {"count": 8}, "break_readreg[8]~feeder": {"count": 8}, "break_readreg[13]~feeder": {"count": 8}, "break_readreg[31]~feeder": {"count": 8}, "break_readreg[7]": {"count": 2}, "break_readreg[18]~feeder": {"count": 8}, "break_readreg[10]~feeder": {"count": 8}}, "writedata[2]": {"count": 3}, "writedata[0]": {"count": 3}, "the_nios_sys_nios2_qsys_0_jtag_debug_module_wrapper": {"count": 581, "the_nios_sys_nios2_qsys_0_jtag_debug_module_sysclk": {"count": 213, "jdo[28]~feeder": {"count": 8}, "jdo[37]": {"count": 2}, "jxuir": {"count": 3}, "jdo[35]": {"count": 2}, "jdo[30]": {"count": 2}, "take_action_ocimem_a~0": {"count": 6}, "jdo[5]": {"count": 2}, "take_action_ocimem_a~1": {"count": 5}, "jdo[14]": {"count": 2}, "jdo[20]": {"count": 2}, "jdo[36]": {"count": 2}, "enable_action_strobe": {"count": 2}, "jdo[3]": {"count": 2}, "jdo[19]": {"count": 2}, "update_jdo_strobe": {"count": 3}, "jdo[6]~feeder": {"count": 8}, "jdo[11]": {"count": 2}, "jdo[10]": {"count": 2}, "jdo[24]~feeder": {"count": 8}, "jdo[29]": {"count": 2}, "take_action_ocimem_b": {"count": 7}, "sync2_uir": {"count": 2}, "the_altera_std_synchronizer4": {"count": 5, "dreg[0]": {"count": 2}, "din_s1": {"count": 3}}, "jdo[32]": {"count": 3}, "jdo[32]~feeder": {"count": 8}, "jdo[6]": {"count": 3}, "jdo[21]": {"count": 2}, "jdo[9]": {"count": 2}, "jdo[16]": {"count": 2}, "update_jdo_strobe~0": {"count": 7}, "jdo[15]": {"count": 3}, "jdo[17]": {"count": 2}, "jdo[18]": {"count": 2}, "jdo[1]": {"count": 3}, "the_altera_std_synchronizer3": {"count": 5, "din_s1": {"count": 3}, "dreg[0]": {"count": 2}}, "jxuir~0": {"count": 7}, "jdo[28]": {"count": 3}, "jdo[27]": {"count": 2}, "jdo[8]": {"count": 2}, "jdo[31]": {"count": 2}, "jdo[0]": {"count": 2}, "jdo[23]": {"count": 3}, "ir[0]": {"count": 2}, "jdo[15]~feeder": {"count": 8}, "jdo[13]": {"count": 3}, "jdo[13]~feeder": {"count": 8}, "jdo[4]": {"count": 2}, "jdo[24]": {"count": 3}, "jdo[25]": {"count": 2}, "jdo[26]": {"count": 2}, "jdo[12]": {"count": 2}, "jdo[23]~feeder": {"count": 8}, "take_action_ocimem_a": {"count": 7}, "jdo[22]": {"count": 2}, "jdo[2]": {"count": 2}, "sync2_udr": {"count": 2}, "jdo[34]": {"count": 2}, "jdo[1]~feeder": {"count": 8}, "jdo[33]": {"count": 2}, "ir[1]": {"count": 2}, "jdo[7]": {"count": 2}}, "the_nios_sys_nios2_qsys_0_jtag_debug_module_tck": {"count": 344, "sr[30]": {"count": 2}, "sr~23": {"count": 4}, "sr[6]": {"count": 2}, "sr[15]": {"count": 3}, "sr~55": {"count": 3}, "sr~37": {"count": 3}, "sr[21]": {"count": 2}, "sr~22": {"count": 4}, "sr~31": {"count": 5}, "sr~27": {"count": 4}, "sr~26": {"count": 4}, "sr~54": {"count": 4}, "sr[12]": {"count": 2}, "sr~49": {"count": 4}, "sr~11": {"count": 4}, "sr[37]": {"count": 3}, "DRsize.100": {"count": 2}, "ir_out[1]": {"count": 2}, "sr~46": {"count": 4}, "the_altera_std_synchronizer2": {"count": 13, "dreg[0]": {"count": 2}, "din_s1~feeder": {"count": 8}, "din_s1": {"count": 3}}, "DRsize.010": {"count": 3}, "sr[7]": {"count": 3}, "sr[36]~14": {"count": 3}, "the_altera_std_synchronizer1": {"count": 4, "dreg[0]": {"count": 2}, "din_s1": {"count": 2}}, "sr~30": {"count": 6}, "sr[27]": {"count": 2}, "sr~36": {"count": 6}, "sr~40": {"count": 4}, "sr[24]": {"count": 2}, "sr[14]": {"count": 2}, "sr~13": {"count": 5}, "sr[19]": {"count": 2}, "sr~39": {"count": 4}, "sr~28": {"count": 4}, "sr~24": {"count": 4}, "sr~50": {"count": 4}, "sr[17]": {"count": 2}, "sr[5]": {"count": 2}, "sr~25": {"count": 4}, "sr[28]": {"count": 2}, "sr~38": {"count": 4}, "sr[36]": {"count": 3}, "sr[9]": {"count": 2}, "sr[8]": {"count": 2}, "sr~47": {"count": 4}, "sr[29]~20": {"count": 4}, "sr[22]": {"count": 2}, "sr[13]": {"count": 2}, "DRsize.000~feeder": {"count": 9}, "sr~44": {"count": 4}, "sr[10]": {"count": 2}, "sr~35": {"count": 4}, "sr~12": {"count": 4}, "sr~16": {"count": 4}, "Mux37~0": {"count": 7}, "sr[34]~53": {"count": 7}, "sr~43": {"count": 4}, "sr~32": {"count": 3}, "sr~52": {"count": 4}, "sr[33]": {"count": 3}, "DRsize.000": {"count": 3}, "sr[16]": {"count": 2}, "sr[4]": {"count": 2}, "sr~10": {"count": 4}, "sr~51": {"count": 4}, "sr[35]": {"count": 3}, "sr[29]": {"count": 2}, "sr[34]": {"count": 3}, "sr[1]": {"count": 2}, "sr[23]": {"count": 2}, "sr[18]": {"count": 2}, "ir_out[0]": {"count": 2}, "sr[11]~9": {"count": 5}, "sr~42": {"count": 4}, "sr~21": {"count": 4}, "sr[26]": {"count": 2}, "sr~33": {"count": 4}, "sr[25]": {"count": 2}, "sr~17": {"count": 5}, "sr~45": {"count": 4}, "sr[3]": {"count": 2}, "sr[20]": {"count": 2}, "sr~48": {"count": 4}, "sr[11]": {"count": 2}, "sr~15": {"count": 5}, "sr~41": {"count": 4}, "sr~19": {"count": 4}, "sr[34]~18": {"count": 3}, "sr~6": {"count": 3}, "sr[32]": {"count": 2}, "sr[0]": {"count": 3}, "sr~5": {"count": 6}, "sr[2]": {"count": 2}, "sr[11]~8": {"count": 5}, "sr[34]~29": {"count": 4}, "sr~34": {"count": 5}, "sr[31]": {"count": 3}, "sr~7": {"count": 4}}, "nios_sys_nios2_qsys_0_jtag_debug_module_phy": {"count": 24, "virtual_state_sdr~0": {"count": 6}, "virtual_state_uir": {"count": 6}, "virtual_state_udr~0": {"count": 6}, "virtual_state_cdr": {"count": 6}}}, "writedata[20]": {"count": 3}, "the_nios_sys_nios2_qsys_0_nios2_ocimem": {"count": 710, "Add0~1": {"count": 8}, "MonDReg[30]~feeder": {"count": 8}, "MonDReg[23]~feeder": {"count": 8}, "MonDReg[7]": {"count": 1}, "MonDReg~17": {"count": 2}, "MonDReg~6": {"count": 4}, "MonAReg[5]": {"count": 2}, "ociram_wr_data[25]~6": {"count": 6}, "ociram_byteenable[3]~1": {"count": 7}, "MonDReg[29]": {"count": 3}, "MonDReg[7]~feeder": {"count": 8}, "MonDReg[28]": {"count": 1}, "MonDReg[31]": {"count": 1}, "Add0~33_wirecell": {"count": 8}, "MonDReg[14]~feeder": {"count": 8}, "ociram_wr_data[9]~27": {"count": 6}, "MonDReg[14]": {"count": 1}, "MonDReg[15]~feeder": {"count": 8}, "ociram_wr_data[10]~26": {"count": 6}, "ociram_wr_data[0]~0": {"count": 6}, "ociram_wr_data[26]~9": {"count": 6}, "ociram_wr_data[6]~16": {"count": 6}, "MonDReg~25": {"count": 2}, "ociram_byteenable[1]~3": {"count": 7}, "MonDReg[25]~feeder": {"count": 8}, "ociram_wr_data[17]~17": {"count": 6}, "MonDReg[30]": {"count": 1}, "MonDReg~10": {"count": 4}, "jtag_ram_access": {"count": 3}, "MonDReg[0]": {"count": 1}, "ociram_addr[2]~2": {"count": 6}, "MonDReg[17]": {"count": 1}, "ociram_wr_data[21]~15": {"count": 6}, "avalon_ociram_readdata_ready~0": {"count": 4}, "ociram_wr_data[23]~21": {"count": 6}, "MonDReg[26]~feeder": {"count": 8}, "ociram_wr_data[28]~11": {"count": 6}, "ociram_wr_data[12]~24": {"count": 6}, "MonDReg[19]": {"count": 1}, "Add0~29": {"count": 7}, "avalon_ociram_readdata_ready": {"count": 3}, "ociram_wr_data[3]~3": {"count": 6}, "MonDReg~21": {"count": 2}, "MonDReg[17]~feeder": {"count": 8}, "ociram_wr_data[14]~29": {"count": 6}, "MonDReg[28]~feeder": {"count": 8}, "ociram_wr_data[13]~23": {"count": 6}, "MonDReg[6]": {"count": 1}, "ociram_byteenable[0]~0": {"count": 7}, "MonDReg[27]": {"count": 1}, "ociram_wr_data[15]~22": {"count": 6}, "MonAReg[7]": {"count": 2}, "MonDReg[16]~feeder": {"count": 8}, "MonDReg[19]~feeder": {"count": 8}, "jtag_ram_wr~0": {"count": 5}, "ociram_wr_data[19]~19": {"count": 6}, "Add0~21": {"count": 7}, "MonDReg[10]": {"count": 3}, "MonDReg[20]~feeder": {"count": 8}, "MonDReg[21]": {"count": 1}, "MonAReg[8]": {"count": 2}, "MonAReg[9]": {"count": 2}, "Add0~33": {"count": 7}, "MonDReg[31]~0": {"count": 6}, "MonDReg[31]~feeder": {"count": 8}, "MonDReg[4]~feeder": {"count": 8}, "ociram_addr[7]~7": {"count": 6}, "MonDReg[22]~feeder": {"count": 8}, "MonDReg[22]": {"count": 1}, "MonDReg[18]": {"count": 3}, "MonDReg~3": {"count": 4}, "jtag_rd": {"count": 3}, "MonDReg~4": {"count": 5}, "MonDReg[8]": {"count": 3}, "jtag_rd_d1": {"count": 2}, "ociram_addr[6]~6": {"count": 6}, "Add0~17": {"count": 7}, "waitrequest": {"count": 3}, "nios_sys_nios2_qsys_0_ociram_sp_ram": {"count": 14, "the_altsyncram": {"count": 14, "auto_generated": {"count": 14, "ram_block1a0": {"count": 7}, "ram_block1a8": {"count": 7}}}}, "MonDReg[4]": {"count": 1}, "ociram_addr[4]~4": {"count": 6}, "ociram_wr_data[8]~28": {"count": 6}, "ociram_wr_data[18]~31": {"count": 6}, "Add0~5": {"count": 7}, "MonDReg~7": {"count": 5}, "MonDReg[16]": {"count": 1}, "MonDReg[0]~feeder": {"count": 8}, "ociram_addr[1]~1": {"count": 6}, "MonDReg[26]": {"count": 1}, "MonAReg[2]": {"count": 2}, "ociram_wr_data[11]~25": {"count": 6}, "jtag_ram_rd": {"count": 3}, "ociram_wr_data[20]~18": {"count": 6}, "MonDReg[9]": {"count": 3}, "ociram_wr_data[27]~8": {"count": 6}, "jtag_ram_wr": {"count": 3}, "MonAReg[10]": {"count": 2}, "MonDReg[20]": {"count": 1}, "waitrequest~0": {"count": 7}, "MonAReg[6]": {"count": 2}, "ociram_byteenable[2]~2": {"count": 7}, "ociram_wr_data[5]~7": {"count": 6}, "MonAReg[3]": {"count": 2}, "MonDReg[27]~feeder": {"count": 8}, "ociram_wr_data[22]~30": {"count": 6}, "MonDReg~9": {"count": 4}, "MonDReg[11]": {"count": 3}, "MonDReg[5]": {"count": 3}, "ociram_wr_en~0": {"count": 4}, "MonDReg[24]~feeder": {"count": 8}, "MonDReg~11": {"count": 4}, "jtag_ram_rd_d1": {"count": 2}, "Add0~13": {"count": 7}, "MonDReg[3]": {"count": 3}, "ociram_wr_data[29]~12": {"count": 6}, "Add0~25": {"count": 7}, "ociram_addr[0]~0": {"count": 6}, "MonDReg[21]~feeder": {"count": 8}, "MonDReg[25]": {"count": 1}, "ociram_wr_data[7]~20": {"count": 6}, "ociram_addr[5]~5": {"count": 6}, "MonDReg~8": {"count": 4}, "MonDReg~2": {"count": 5}, "MonDReg[13]": {"count": 3}, "ociram_wr_data[2]~2": {"count": 6}, "jtag_ram_rd~0": {"count": 5}, "ociram_wr_data[24]~4": {"count": 6}, "ociram_wr_data[31]~14": {"count": 6}, "MonDReg~12": {"count": 4}, "MonDReg~13": {"count": 2}, "MonDReg[23]": {"count": 1}, "MonDReg[24]": {"count": 1}, "MonDReg[12]": {"count": 3}, "jtag_ram_access~0": {"count": 4}, "ociram_wr_data[1]~1": {"count": 6}, "MonDReg[6]~feeder": {"count": 8}, "MonDReg~5": {"count": 4}, "MonAReg[4]": {"count": 2}, "ociram_wr_data[16]~10": {"count": 6}, "Add0~9": {"count": 7}, "MonDReg[1]": {"count": 3}, "MonDReg[2]": {"count": 3}, "waitrequest~1": {"count": 4}, "ociram_wr_data[30]~13": {"count": 6}, "MonDReg[15]": {"count": 1}, "MonDReg[0]~1": {"count": 6}, "ociram_addr[3]~3": {"count": 6}, "ociram_wr_data[4]~5": {"count": 6}}, "readdata[15]~feeder": {"count": 8}, "readdata[19]": {"count": 2}, "readdata[6]~feeder": {"count": 8}, "the_nios_sys_nios2_qsys_0_nios2_oci_debug": {"count": 59, "monitor_error~0": {"count": 4}, "break_on_reset": {"count": 3}, "monitor_go": {"count": 3}, "monitor_go~0": {"count": 4}, "the_altera_std_synchronizer": {"count": 13, "din_s1": {"count": 3}, "dreg[0]": {"count": 2}, "din_s1~feeder": {"count": 8}}, "monitor_ready~0": {"count": 4}, "monitor_error": {"count": 3}, "resetlatch~0": {"count": 5}, "break_on_reset~0": {"count": 6}, "resetlatch": {"count": 3}, "resetrequest": {"count": 2}, "jtag_break~0": {"count": 3}, "jtag_break": {"count": 3}, "monitor_ready": {"count": 3}}, "address[2]": {"count": 3}, "readdata[14]": {"count": 2}, "readdata[22]": {"count": 2}, "readdata[17]~feeder": {"count": 8}, "address[6]": {"count": 3}, "the_nios_sys_nios2_qsys_0_nios2_avalon_reg": {"count": 48, "Equal0~0": {"count": 3}, "oci_single_step_mode": {"count": 3}, "take_action_ocireg~0": {"count": 3}, "oci_ienable[31]~feeder": {"count": 9}, "oci_ienable[0]~0": {"count": 8}, "oci_single_step_mode~0": {"count": 6}, "oci_reg_readdata[0]~1": {"count": 3}, "oci_ienable[0]": {"count": 3}, "oci_ienable[31]": {"count": 3}, "oci_reg_readdata~0": {"count": 4}, "take_action_oci_intr_mask_reg~0": {"count": 3}}, "writedata[27]": {"count": 3}, "readdata[11]": {"count": 2}, "readdata[31]": {"count": 2}, "writedata[7]": {"count": 3}, "readdata~0": {"count": 3}, "readdata[21]~feeder": {"count": 8}, "readdata[24]": {"count": 2}, "readdata[16]": {"count": 2}, "readdata[18]~feeder": {"count": 8}, "readdata[27]~feeder": {"count": 8}, "byteenable[2]": {"count": 3}, "writedata[12]": {"count": 3}, "readdata[29]~feeder": {"count": 8}, "writedata[10]": {"count": 3}, "readdata[9]~feeder": {"count": 8}, "read~0": {"count": 5}, "readdata[20]~feeder": {"count": 8}, "readdata[28]": {"count": 2}, "readdata[20]": {"count": 2}, "readdata[5]": {"count": 2}, "readdata[30]~feeder": {"count": 8}, "readdata[28]~feeder": {"count": 8}, "address[7]": {"count": 3}, "writedata[8]": {"count": 3}, "readdata[7]": {"count": 2}, "readdata[4]": {"count": 2}, "readdata[14]~feeder": {"count": 8}, "write~0": {"count": 3}, "readdata[13]": {"count": 2}, "writedata[29]": {"count": 3}, "readdata[8]": {"count": 2}, "readdata[23]": {"count": 2}, "writedata[5]": {"count": 3}, "writedata[9]": {"count": 3}, "byteenable[0]": {"count": 3}, "readdata[26]~feeder": {"count": 8}, "writedata[18]": {"count": 3}, "readdata[18]": {"count": 2}, "readdata[27]": {"count": 2}, "readdata[7]~feeder": {"count": 8}, "writedata[17]": {"count": 3}, "writedata[15]": {"count": 3}, "readdata[21]": {"count": 2}, "readdata[4]~feeder": {"count": 8}, "readdata[29]": {"count": 2}, "readdata[19]~feeder": {"count": 8}, "readdata[5]~feeder": {"count": 8}, "writedata[24]": {"count": 3}, "readdata[22]~feeder": {"count": 8}, "readdata[23]~feeder": {"count": 8}, "address[8]": {"count": 3}, "address[1]": {"count": 3}, "readdata~2": {"count": 3}, "writedata[14]": {"count": 3}, "readdata[1]": {"count": 2}, "byteenable[3]": {"count": 3}, "readdata[3]": {"count": 2}, "readdata[30]": {"count": 2}, "readdata[12]~feeder": {"count": 8}, "readdata[31]~feeder": {"count": 8}, "writedata[22]": {"count": 3}, "address[5]": {"count": 3}, "address[0]": {"count": 3}, "writedata[6]": {"count": 3}, "readdata[13]~feeder": {"count": 8}, "readdata[26]": {"count": 2}, "readdata[9]": {"count": 2}, "readdata[24]~feeder": {"count": 8}, "writedata[13]": {"count": 3}, "readdata[0]": {"count": 2}, "readdata[11]~feeder": {"count": 8}, "writedata[3]": {"count": 3}, "writedata[19]": {"count": 3}, "writedata[11]": {"count": 3}, "readdata[17]": {"count": 2}, "writedata[23]": {"count": 3}, "writedata[1]": {"count": 3}, "writedata[31]": {"count": 3}, "writedata[26]": {"count": 3}, "readdata~1": {"count": 3}, "readdata[8]~feeder": {"count": 8}, "writedata[28]": {"count": 3}, "read": {"count": 3}, "writedata[21]": {"count": 3}, "readdata[25]": {"count": 2}, "readdata[15]": {"count": 2}, "writedata[30]": {"count": 3}, "byteenable[1]": {"count": 3}, "address[4]": {"count": 3}, "address[3]": {"count": 3}, "write": {"count": 3}, "readdata[6]": {"count": 2}, "readdata[10]~feeder": {"count": 8}, "readdata[2]": {"count": 2}, "writedata[16]": {"count": 3}, "debugaccess": {"count": 3}, "readdata[12]": {"count": 2}, "writedata[4]": {"count": 3}, "readdata[25]~feeder": {"count": 8}, "readdata[10]": {"count": 2}}, "M_mul_shift_rot_result_nxt[27]~19": {"count": 5}, "av_ld_byte0_data[5]~2": {"count": 3}, "D_wr_dst_reg": {"count": 5}, "E_alu_result[19]~64": {"count": 4}, "M_mul_shift_rot_result[21]": {"count": 3}, "E_src1_prelim[27]": {"count": 3}, "M_pipe_flush_waddr[2]~2": {"count": 3}, "Add0~37": {"count": 6}, "ic_tag_wraddress[3]": {"count": 3}, "M_pipe_flush_waddr_nxt[4]~15": {"count": 5}, "M_iw[11]": {"count": 2}, "d_readdata_d1[12]": {"count": 3}, "E_src2_imm[17]": {"count": 1}, "av_ld_data_aligned_or_div[27]": {"count": 2}, "M_pipe_flush_waddr_nxt[7]~3": {"count": 4}, "M_pipe_flush_nxt~1": {"count": 2}, "Add7~65": {"count": 4}, "Equal4~8": {"count": 3}, "E_arith_src2[26]~17": {"count": 6}, "D_br_taken_waddr_partial[5]": {"count": 3}, "E_src2_mul_cell[15]~1": {"count": 5}, "M_wr_data_unfiltered[23]~16": {"count": 4}, "ic_fill_valid_bits[7]": {"count": 2}, "E_src2_imm[21]~feeder": {"count": 8}, "Add8~89": {"count": 4}, "av_ld_data_aligned_or_div[7]": {"count": 3}, "M_pipe_flush_waddr[0]": {"count": 1}, "M_mul_shift_rot_result[2]": {"count": 3}, "D_ic_fill_starting_d1": {"count": 3}, "nios_sys_nios2_qsys_0_ic_data": {"count": 21, "the_altsyncram": {"count": 21, "auto_generated": {"count": 21, "ram_block1a13": {"count": 5}, "ram_block1a9": {"count": 5}, "ram_block1a0": {"count": 5}, "ram_block1a6": {"count": 6}}}}, "av_ld_data_aligned_or_div[9]": {"count": 2}, "D_src1_prelim[28]~17": {"count": 4}, "the_nios_sys_nios2_qsys_0_mult_cell": {"count": 137, "the_altmult_add": {"count": 137, "auto_generated": {"count": 137, "altera_mult_add_rtl1": {"count": 137, "dataa_split": {"count": 58, "data_register_block_0": {"count": 51, "data_out_wire[16]": {"count": 3}, "data_out_wire[20]": {"count": 3}, "data_out_wire[26]": {"count": 3}, "data_out_wire[19]": {"count": 3}, "data_out_wire[31]": {"count": 3}, "data_out_wire[17]": {"count": 3}, "data_out_wire[25]": {"count": 3}, "data_out_wire[23]": {"count": 3}, "data_out_wire[22]": {"count": 3}, "data_out_wire[27]": {"count": 3}, "data_out_wire[29]": {"count": 3}, "data_out_wire[28]": {"count": 3}, "data_out_wire[30]": {"count": 3}, "data_out_wire[18]": {"count": 3}, "data_out_wire[24]": {"count": 3}, "data_out_wire[15]": {"count": 3}, "data_out_wire[21]": {"count": 3}}, "data0_signed_extension_block": {"count": 7, "data_out[32]~0": {"count": 7}}}, "datab_split": {"count": 58, "data_register_block_0": {"count": 51, "data_out_wire[28]": {"count": 3}, "data_out_wire[16]": {"count": 3}, "data_out_wire[27]": {"count": 3}, "data_out_wire[31]": {"count": 3}, "data_out_wire[30]": {"count": 3}, "data_out_wire[24]": {"count": 3}, "data_out_wire[23]": {"count": 3}, "data_out_wire[29]": {"count": 3}, "data_out_wire[25]": {"count": 3}, "data_out_wire[22]": {"count": 3}, "data_out_wire[26]": {"count": 3}, "data_out_wire[21]": {"count": 3}, "data_out_wire[19]": {"count": 3}, "data_out_wire[15]": {"count": 3}, "data_out_wire[18]": {"count": 3}, "data_out_wire[20]": {"count": 3}, "data_out_wire[17]": {"count": 3}}, "data0_signed_extension_block": {"count": 7, "data_out[32]~0": {"count": 7}}}, "signb_reg_block": {"count": 2, "data_out_wire[0]": {"count": 2}}, "multiplier_block": {"count": 17, "Mult0": {"count": 17, "auto_generated": {"count": 17, "mac_out5": {"count": 10}, "mac_mult4": {"count": 2}, "mac_mult3": {"count": 2}, "mac_mult1": {"count": 3}}}}, "signa_reg_block": {"count": 2, "data_out_wire[0]": {"count": 2}}}}}}, "Equal4~3": {"count": 3}, "M_st_data[9]": {"count": 2}, "E_pc[0]": {"count": 2}, "Add7~2": {"count": 9}, "E_src1[30]~27": {"count": 6}, "M_st_data[16]~feeder": {"count": 8}, "M_mul_shift_rot_result_nxt[18]~28": {"count": 5}, "F_ic_fill_same_tag_line~3": {"count": 3}, "F_iw[18]~10": {"count": 7}, "E_src2_imm[18]": {"count": 1}, "E_stb_data[0]~13": {"count": 6}, "M_bstatus_reg_pie": {"count": 3}, "D_pc_plus_one[8]": {"count": 3}, "M_pipe_flush_waddr_nxt[8]~5": {"count": 5}, "ic_fill_prevent_refill": {"count": 3}, "E_logic_result~13": {"count": 3}, "E_src2_prelim[28]": {"count": 3}, "ic_tag_wraddress_nxt[1]~8": {"count": 5}, "ic_tag_clr_valid_bits_nxt": {"count": 6}, "d_readdata_d1[6]": {"count": 3}, "E_stw_data[8]~9": {"count": 7}, "M_iw[12]": {"count": 2}, "E_arith_src2[29]~14": {"count": 6}, "D_src1_hazard_M~0": {"count": 4}, "F_iw[3]~3": {"count": 7}, "M_wr_data_unfiltered[27]~12": {"count": 4}, "E_alu_result[4]~14": {"count": 5}, "M_pipe_flush_waddr_nxt[4]~16": {"count": 3}, "M_mul_shift_rot_result[19]": {"count": 3}, "D_ctrl_b_not_src~0": {"count": 6}, "E_src1[8]~9": {"count": 7}, "M_st_data[15]": {"count": 2}, "i_readdata_d1[20]": {"count": 3}, "E_stw_data[21]~21": {"count": 6}, "M_mul_shift_rot_result_nxt[30]~16": {"count": 5}, "E_pc[7]": {"count": 2}, "d_readdata_d1[25]": {"count": 3}, "d_readdata_d1[30]": {"count": 3}, "F_pc[4]": {"count": 3}, "Add7~41": {"count": 4}, "ic_tag_wraddress[1]": {"count": 3}, "F_issue": {"count": 4}, "E_dst_regnum[3]": {"count": 3}, "E_valid~0": {"count": 7}, "E_br_result~1": {"count": 4}, "W_stall~0": {"count": 5}, "M_alu_result[31]": {"count": 3}, "D_br_taken_waddr_partial[7]": {"count": 3}, "M_pipe_flush_waddr_nxt[5]~17": {"count": 4}, "i_read_nxt~0": {"count": 4}, "Add7~85": {"count": 4}, "M_pipe_flush_waddr_nxt[9]~2": {"count": 3}, "E_extra_pc[9]~feeder": {"count": 8}, "d_readdata_d1[24]": {"count": 3}, "D_ctrl_mul_shift_src1_signed~0": {"count": 5}, "av_ld_data_aligned_or_div[24]": {"count": 2}, "E_src2_prelim[29]": {"count": 3}, "E_extra_pc[7]~feeder": {"count": 8}, "E_src2_imm[25]~feeder": {"count": 8}, "d_readdata_d1[13]": {"count": 3}, "E_alu_result[25]~51": {"count": 4}, "E_stb_data[4]~7": {"count": 7}, "W_dst_regnum[0]": {"count": 2}, "i_readdata_d1[12]": {"count": 3}, "E_src2_imm[27]": {"count": 1}, "ic_fill_ap_offset[1]": {"count": 3}, "M_mul_shift_rot_result[10]": {"count": 3}, "F_ic_data_rd_addr_nxt[0]~0": {"count": 3}, "M_mem_byte_en[2]": {"count": 3}, "Add3~21": {"count": 7}, "E_src1_prelim[15]": {"count": 3}, "E_ctrl_shift_rot": {"count": 3}, "D_ctrl_a_not_src~0": {"count": 4}, "M_mul_shift_rot_result[3]": {"count": 3}, "E_src2_imm[0]": {"count": 1}, "F_ic_fill_same_tag_line~2": {"count": 5}, "E_alu_result[5]~34": {"count": 5}, "M_mul_shift_rot_result[20]": {"count": 3}, "E_alu_result[6]~33": {"count": 4}, "E_alu_result[19]~63": {"count": 4}, "E_stw_data[10]~5": {"count": 7}, "E_sh_cnt_row[3]~1": {"count": 5}, "M_wr_data_unfiltered[30]~9": {"count": 4}, "D_src1_prelim[5]~8": {"count": 4}, "Equal4~6": {"count": 3}, "E_dst_regnum[0]": {"count": 3}, "M_st_data[31]": {"count": 3}, "ic_fill_tag[1]": {"count": 2}, "av_ld16_data[8]~5": {"count": 6}, "i_readdata_d1[18]": {"count": 3}, "av_ld_data_aligned_or_div[21]": {"count": 2}, "M_st_data[4]": {"count": 3}, "E_extra_pc[8]": {"count": 2}, "Add8~5": {"count": 4}, "ic_fill_valid_bits_nxt~4": {"count": 4}, "E_src1[8]~10": {"count": 7}, "Equal107~6": {"count": 3}, "D_src1_prelim[12]~1": {"count": 4}, "M_pipe_flush_waddr_nxt[6]~10": {"count": 3}, "ic_fill_valid_bits[2]": {"count": 2}, "i_readdata_d1[4]": {"count": 3}, "D_src1_prelim[10]~3": {"count": 4}, "E_src2_mul_cell[26]~13": {"count": 5}, "F_iw[21]~11": {"count": 7}, "D_ctrl_shift_rot~0": {"count": 6}, "ic_fill_dp_offset_en~0": {"count": 7}, "E_src1_prelim[9]": {"count": 3}, "Add8~101": {"count": 4}, "ic_fill_active_nxt~1": {"count": 4}, "D_ctrl_logic~0": {"count": 3}, "E_src2_prelim[17]": {"count": 3}, "M_mul_shift_rot_result_nxt[10]~4": {"count": 5}, "E_arith_src2[20]~23": {"count": 6}, "E_br_result~0": {"count": 4}, "D_pc[3]": {"count": 2}, "E_ctrl_rot": {"count": 3}, "M_mul_shift_rot_result_nxt[25]~21": {"count": 5}, "E_arith_src2[28]~15": {"count": 6}, "E_arith_src2[24]~19": {"count": 6}, "D_ctrl_implicit_dst_eretaddr~0": {"count": 4}, "av_ld_data_aligned_or_div[29]~feeder": {"count": 8}, "M_mul_shift_rot_result_nxt[13]~1": {"count": 5}, "Equal4~13": {"count": 3}, "Add0~9": {"count": 6}, "M_pipe_flush_waddr_nxt[7]~4": {"count": 3}, "M_wr_data_unfiltered[31]~8": {"count": 4}, "E_src1[29]~28": {"count": 6}, "Equal173~0": {"count": 5}, "nios_sys_nios2_qsys_0_ic_tag": {"count": 7, "the_altsyncram": {"count": 7, "auto_generated": {"count": 7, "ram_block1a0": {"count": 7}}}}, "E_stw_data[13]~35": {"count": 6}, "M_pipe_flush_waddr[3]": {"count": 1}, "W_wr_data[16]": {"count": 3}, "D_iw[4]": {"count": 3}, "ic_fill_active_nxt~0": {"count": 4}, "Add8~85": {"count": 4}, "E_src2_imm[17]~feeder": {"count": 8}, "E_alu_result[13]~1": {"count": 5}, "M_st_data[24]": {"count": 3}, "M_status_reg_pie": {"count": 3}, "Add9~129": {"count": 8}, "M_pipe_flush_waddr[9]": {"count": 1}, "F_ic_valid~0": {"count": 2}, "E_ctrl_br_cond_nxt~0": {"count": 5}, "Add8~25": {"count": 4}, "D_iw_valid": {"count": 3}, "E_ctrl_break": {"count": 3}, "ic_tag_clr_valid_bits~0": {"count": 8}, "av_ld_data_aligned_or_div[2]": {"count": 3}, "Add0~25": {"count": 6}, "ic_tag_wraddress_nxt~1": {"count": 6}, "E_alu_result[12]~4": {"count": 3}, "Add9~18": {"count": 7}, "E_extra_pc[6]": {"count": 2}, "M_mul_shift_rot_result_nxt[5]~9": {"count": 5}, "M_mul_shift_rot_stall": {"count": 3}, "E_src2_imm[22]~feeder": {"count": 8}, "D_br_taken_waddr_partial[2]": {"count": 3}, "E_alu_result[12]~6": {"count": 4}, "E_extra_pc[0]~feeder": {"count": 8}, "M_wr_data_unfiltered[24]~15": {"count": 4}, "E_src1_prelim[7]": {"count": 3}, "W_wr_data[8]": {"count": 3}, "D_iw[23]": {"count": 1}, "av_ld_data_aligned_or_div[23]": {"count": 2}, "M_pipe_flush_waddr[11]~4": {"count": 7}, "av_ld_data_aligned_or_div[10]~feeder": {"count": 8}, "F_ic_tag_rd_addr_nxt[2]~6": {"count": 3}, "D_compare_op[1]~0": {"count": 6}, "av_ld_data_aligned_or_div[20]~feeder": {"count": 8}, "M_mul_shift_rot_result_nxt[23]~23": {"count": 5}, "D_src1_hazard_M~1": {"count": 5}, "av_ld16_data[12]~1": {"count": 6}, "ic_fill_active": {"count": 3}, "D_pc[10]": {"count": 2}, "ic_fill_valid_bits_nxt~3": {"count": 4}, "E_pc[6]": {"count": 2}, "ic_tag_wren": {"count": 7}, "E_src2_imm[28]~feeder": {"count": 8}, "D_iw[25]": {"count": 1}, "M_alu_result[2]": {"count": 3}, "E_st_data[30]~7": {"count": 4}, "E_alu_result[10]~20": {"count": 5}, "M_mul_shift_rot_result_nxt[14]~32": {"count": 5}, "ic_tag_clr_valid_bits": {"count": 3}, "M_st_data[12]~feeder": {"count": 8}, "F_pc[3]": {"count": 3}, "M_st_data[13]": {"count": 2}, "E_logic_result~6": {"count": 3}, "E_logic_result~11": {"count": 3}, "Equal4~2": {"count": 3}, "E_iw[16]": {"count": 2}, "F_ic_tag_rd_addr_nxt[0]~3": {"count": 3}, "Equal232~0": {"count": 6}, "E_logic_result~7": {"count": 3}, "Add3~1": {"count": 8}, "E_src1[11]~3": {"count": 6}, "E_stb_data[2]~11": {"count": 7}, "E_alu_result[30]~42": {"count": 4}, "Add8~93": {"count": 4}, "ic_tag_wraddress[4]": {"count": 3}, "E_iw[13]": {"count": 2}, "M_wr_data_unfiltered[0]~7": {"count": 4}, "E_compare_op[0]": {"count": 3}, "M_mul_shift_rot_result[18]": {"count": 3}, "D_iw[1]": {"count": 3}, "W_wr_data[30]": {"count": 3}, "D_src1_prelim[31]~14": {"count": 4}, "Equal107~0": {"count": 3}, "M_ienable_reg_irq0~1": {"count": 4}, "E_ctrl_rdctl_inst": {"count": 3}, "Add0~17": {"count": 6}, "D_src2_prelim[20]~25": {"count": 4}, "M_mul_shift_rot_result[28]": {"count": 3}, "i_readdata_d1[3]": {"count": 3}, "D_src1_prelim[29]~16": {"count": 4}, "D_dst_regnum[4]~5": {"count": 5}, "M_pipe_flush_waddr[4]": {"count": 1}, "F_iw[1]~4": {"count": 7}, "i_readdata_d1[8]": {"count": 3}, "ic_fill_ap_offset_nxt[1]~2": {"count": 5}, "av_ld_data_transfer~0": {"count": 7}, "M_mul_shift_rot_result_nxt[22]~24": {"count": 5}, "E_ctrl_retaddr": {"count": 3}, "D_dst_regnum[3]~0": {"count": 6}, "D_src2_prelim[18]~27": {"count": 4}, "i_readdata_d1[15]": {"count": 3}, "D_src1_prelim[7]~6": {"count": 4}, "ic_fill_ap_offset[2]": {"count": 3}, "D_pc_plus_one[6]": {"count": 3}, "M_pipe_flush_waddr_nxt[1]~22": {"count": 3}, "M_dst_regnum[1]": {"count": 2}, "D_pc[2]": {"count": 2}, "E_src1[18]~39": {"count": 3}, "M_ctrl_rot": {"count": 2}, "Add7~57": {"count": 4}, "E_src1_prelim[0]": {"count": 3}, "hbreak_enabled~2": {"count": 4}, "av_ld_data_aligned_or_div[28]~feeder": {"count": 8}, "E_arith_result[1]~0": {"count": 6}, "M_pipe_flush_waddr_nxt[0]~0": {"count": 5}, "d_readdata_d1[4]": {"count": 3}, "D_src2_hazard_E": {"count": 3}, "M_pipe_flush_waddr[2]": {"count": 1}, "D_src2_prelim[8]~5": {"count": 4}, "D_iw[31]": {"count": 1}, "D_br_taken_waddr_partial[1]": {"count": 3}, "M_st_data[28]": {"count": 3}, "d_readdata_d1[10]": {"count": 3}, "F_ic_tag_rd_addr_nxt[3]~4": {"count": 3}, "M_alu_result[0]": {"count": 3}, "i_read_nxt~1": {"count": 6}, "E_src1_prelim[11]": {"count": 3}, "D_src1_hazard_E": {"count": 3}, "E_alu_result[11]~8": {"count": 5}, "d_readdata_d1[2]": {"count": 3}, "Equal107~4": {"count": 3}, "E_src1[17]~41": {"count": 6}, "M_mul_shift_rot_result[7]": {"count": 3}, "M_mul_shift_rot_result[8]": {"count": 3}, "E_arith_src2[23]~20": {"count": 6}, "D_ctrl_alu_signed_comparison~0": {"count": 6}, "M_alu_result[4]": {"count": 3}, "M_wr_dst_reg": {"count": 3}, "av_ld_data_aligned_or_div[1]": {"count": 3}, "E_alu_result[9]~23": {"count": 5}, "av_ld_or_div_done": {"count": 2}, "M_mul_shift_rot_result[0]": {"count": 3}, "E_logic_result~1": {"count": 5}, "M_iw[2]": {"count": 2}, "av_ld_data_aligned_or_div[31]": {"count": 2}, "D_src2_prelim[19]~26": {"count": 4}, "M_dst_regnum[2]": {"count": 2}, "E_src2_mul_cell[14]~0": {"count": 4}, "D_iw[2]": {"count": 1}, "D_refetch~0": {"count": 7}, "ic_fill_dp_offset_nxt[0]~1": {"count": 6}, "E_stw_data[23]~19": {"count": 6}, "ic_fill_line[5]": {"count": 3}, "D_src2_prelim[10]~3": {"count": 4}, "F_iw[16]~6": {"count": 7}, "M_mul_shift_rot_result_nxt[20]~26": {"count": 5}, "E_stb_data[6]~2": {"count": 7}, "d_readdata_d1[5]": {"count": 3}, "Add9~62": {"count": 4}, "ic_fill_dp_offset_nxt[1]~2": {"count": 5}, "E_src2_imm[19]~feeder": {"count": 8}, "Add0~5": {"count": 6}, "Add7~21": {"count": 4}, "D_br_taken_waddr_partial[4]": {"count": 3}, "M_pipe_flush_waddr_nxt[11]~14": {"count": 4}, "E_arith_src2[16]~27": {"count": 6}, "M_mul_shift_rot_result[26]": {"count": 3}, "E_sh_cnt_row[2]~0": {"count": 5}, "ic_fill_ap_cnt[1]": {"count": 3}, "Equal107~3": {"count": 3}, "ic_fill_prevent_refill_nxt": {"count": 6}, "D_src2_hazard_M~1": {"count": 5}, "E_src2_mul_cell[24]~11": {"count": 5}, "M_shift_rot_by_zero": {"count": 3}, "av_ld_data_aligned_or_div[15]": {"count": 2}, "D_iw[9]": {"count": 1}, "E_src1_prelim[25]": {"count": 3}, "av_ld_data_aligned_or_div[5]": {"count": 3}, "M_st_data[1]": {"count": 3}, "E_stw_data[10]~6": {"count": 7}, "Add7~109": {"count": 4}, "E_src2_imm[23]~feeder": {"count": 8}, "ic_fill_valid_bits_nxt~0": {"count": 4}, "E_src2_imm[4]": {"count": 1}, "E_src2_imm[26]~feeder": {"count": 8}, "M_pipe_flush_waddr[10]": {"count": 3}, "E_src1[7]~11": {"count": 6}, "E_alu_result[15]~72": {"count": 4}, "wait_for_one_post_bret_inst~0": {"count": 4}, "M_st_data[27]": {"count": 3}, "Add3~29": {"count": 7}, "E_src1_prelim[1]": {"count": 3}, "D_ctrl_break~0": {"count": 7}, "E_stw_data[16]~28": {"count": 7}, "Add7~113": {"count": 4}, "D_ctrl_mul_shift_src1_signed~1": {"count": 5}, "ic_fill_ap_offset[1]~0": {"count": 3}, "av_ld_data_aligned_or_div[16]~feeder": {"count": 8}, "av_ld_data_aligned_or_div[24]~feeder": {"count": 8}, "D_src1_prelim[4]~9": {"count": 4}, "E_src1_prelim[5]": {"count": 3}, "av_ld_byte0_data[6]~1": {"count": 3}, "Add7~45": {"count": 4}, "Add7~101": {"count": 4}, "E_alu_result[9]~24": {"count": 4}, "F_pc[11]": {"count": 3}, "M_pipe_flush_waddr[1]": {"count": 1}, "D_src2_prelim[1]~12": {"count": 4}, "E_stb_data[2]~9": {"count": 3}, "M_st_data[8]~feeder": {"count": 8}, "Add9~122": {"count": 7}, "D_src1_prelim[17]~28": {"count": 4}, "Add8~105": {"count": 4}, "W_wr_dst_reg~0": {"count": 8}, "E_src1_prelim[26]": {"count": 3}, "Add9~2": {"count": 8}, "Add9~54": {"count": 4}, "D_pc[4]": {"count": 2}, "M_st_data[11]~feeder": {"count": 8}, "M_status_reg_pie_inst_nxt~5": {"count": 3}, "D_src1_prelim[11]~2": {"count": 4}, "E_logic_result~9": {"count": 3}, "E_src2_prelim[6]": {"count": 3}, "E_src1[5]~15": {"count": 6}, "E_stw_data[10]~4": {"count": 3}, "M_mul_shift_rot_result_nxt[4]~10": {"count": 5}, "E_src2_mul_cell[21]~8": {"count": 5}, "M_iw[0]": {"count": 2}, "M_pipe_flush_waddr_nxt[3]~7": {"count": 4}, "M_alu_result[28]": {"count": 3}, "E_alu_result[13]~2": {"count": 5}, "E_ctrl_invalidate_i~1": {"count": 6}, "E_src2_prelim[7]": {"count": 3}, "M_iw[4]": {"count": 2}, "D_src2_hazard_E~0": {"count": 5}, "M_wr_data_unfiltered[1]~6": {"count": 4}, "E_logic_result~12": {"count": 3}, "E_src1[4]~16": {"count": 3}, "Equal2~0": {"count": 7}, "W_wr_data[4]": {"count": 3}, "E_st_data[26]~4": {"count": 4}, "ic_fill_valid_bits[4]": {"count": 2}, "W_valid~0": {"count": 7}, "M_alu_result[20]": {"count": 3}, "ic_tag_wraddress_nxt~3": {"count": 6}, "E_arith_src2[19]~24": {"count": 6}, "av_ld_data_aligned_or_div[14]": {"count": 2}, "i_readdata_d1[28]": {"count": 3}, "E_src1_prelim[29]": {"count": 3}, "E_src1[27]~30": {"count": 6}, "E_src2_mul_cell[19]~5": {"count": 5}, "E_ctrl_cmp": {"count": 3}, "D_iw[13]": {"count": 3}, "E_arith_src2[2]~2": {"count": 6}, "av_ld_data_aligned_or_div[28]": {"count": 2}, "E_src2_mul_cell[6]~26": {"count": 5}, "D_iw[12]": {"count": 1}, "d_readdata_d1[21]": {"count": 3}, "D_pc[1]": {"count": 2}, "E_extra_pc[4]~feeder": {"count": 8}, "M_st_data[2]": {"count": 3}, "M_ctrl_mulx": {"count": 2}, "av_ld16_data[11]~2": {"count": 6}, "D_ctrl_crst~1": {"count": 5}, "F_pc[7]": {"count": 3}, "F_ic_tag_rd_addr_nxt[6]~0": {"count": 3}, "E_ctrl_wrctl_inst": {"count": 3}, "D_iw[7]": {"count": 1}, "av_ld_aligning_data": {"count": 3}, "E_iw[0]": {"count": 2}, "E_src2_prelim[8]": {"count": 3}, "E_src2_prelim[16]": {"count": 3}, "Add7~97": {"count": 4}, "E_alu_result[7]~29": {"count": 5}, "E_arith_src2[7]~8": {"count": 6}, "Add8~125": {"count": 3}, "E_src2_mul_cell[31]~18": {"count": 5}, "E_src2_imm[10]": {"count": 1}, "E_arith_src2[14]~29": {"count": 6}, "Add9~102": {"count": 4}, "D_src1_hazard_M": {"count": 4}, "M_alu_result[25]": {"count": 3}, "M_pipe_flush_waddr_nxt[8]~6": {"count": 3}, "Add3~33": {"count": 7}, "M_wr_data_unfiltered[7]~3": {"count": 4}, "av_ld16_data[14]~7": {"count": 6}, "D_ctrl_mul_shift_rot~1": {"count": 4}, "d_readdata_d1[28]": {"count": 3}, "E_stw_data[18]~24": {"count": 3}, "D_pc_plus_one[10]": {"count": 3}, "D_ctrl_ld~0": {"count": 5}, "E_src2_mul_cell[11]~31": {"count": 5}, "Add8~73": {"count": 4}, "E_stb_data[4]~5": {"count": 3}, "E_src1[12]~1": {"count": 7}, "M_iw[5]": {"count": 2}, "D_ctrl_mul_shift_rot~0": {"count": 6}, "M_mul_shift_rot_result_nxt[24]~22": {"count": 5}, "M_alu_result[26]": {"count": 3}, "E_stb_data[6]~1": {"count": 3}, "E_ctrl_jmp_indirect": {"count": 3}, "i_readdata_d1[19]": {"count": 3}, "M_iw[14]": {"count": 2}, "E_ctrl_flush_pipe_always": {"count": 3}, "D_iw[24]": {"count": 1}, "M_dst_regnum[3]": {"count": 2}, "Add9~58": {"count": 7}, "Add9~114": {"count": 7}, "E_stb_data[6]~3": {"count": 7}, "E_src2_prelim[1]": {"count": 3}, "Add7~33": {"count": 4}, "E_src1[19]~38": {"count": 6}, "D_src1_hazard_E~1": {"count": 5}, "E_src1[24]~33": {"count": 6}, "M_ienable_reg_irq0": {"count": 3}, "Add3~5": {"count": 7}, "D_ctrl_mul_shift_rot~2": {"count": 3}, "E_src1_prelim[4]": {"count": 3}, "D_src2_prelim[28]~17": {"count": 4}, "M_st_data[12]": {"count": 2}, "E_src1[16]~42": {"count": 3}, "E_src1_prelim[12]": {"count": 3}, "D_src2_prelim[16]~29": {"count": 4}, "Add3~25": {"count": 7}, "Add9~70": {"count": 4}, "M_ctrl_ld": {"count": 2}, "D_pc[6]": {"count": 2}, "D_ctrl_retaddr~1": {"count": 5}, "E_sh_cnt_col[6]~5": {"count": 5}, "E_src1[22]~35": {"count": 6}, "E_stw_data[29]~13": {"count": 6}, "M_wr_data_unfiltered[26]~13": {"count": 4}, "E_iw[6]": {"count": 2}, "E_src2_mul_cell[27]~14": {"count": 5}, "M_st_data[30]": {"count": 3}, "Add9~118": {"count": 4}, "Add9~78": {"count": 4}, "av_ld_byte0_data[3]~4": {"count": 3}, "D_ctrl_logic": {"count": 5}, "E_alu_result[12]~5": {"count": 5}, "E_arith_src2[9]~6": {"count": 6}, "E_src1[16]~48": {"count": 7}, "F_iw[15]~7": {"count": 7}, "ic_tag_wraddress_nxt[2]~9": {"count": 5}, "av_ld_data_aligned_or_div[18]": {"count": 2}, "E_alu_result[2]~10": {"count": 5}, "D_iw[18]": {"count": 3}, "E_src1_prelim[22]": {"count": 3}, "d_read": {"count": 3}, "E_st_data[29]~1": {"count": 4}, "E_arith_src2[0]~13": {"count": 6}, "E_src2_imm[24]": {"count": 1}, "E_src2_prelim[9]": {"count": 3}, "F_kill~0": {"count": 6}, "D_pc[11]": {"count": 2}, "M_pipe_flush_waddr_nxt[5]~18": {"count": 3}, "E_src1[23]~34": {"count": 6}, "M_alu_result[15]": {"count": 3}, "E_alu_result[6]~32": {"count": 5}, "W_wr_data[28]": {"count": 3}, "Add0~21": {"count": 6}, "F_iw[20]~12": {"count": 7}, "D_src2_prelim[31]~14": {"count": 4}, "ic_fill_ap_offset_nxt[0]~0": {"count": 6}, "M_iw[1]": {"count": 2}, "i_readdata_d1[10]": {"count": 3}, "W_wr_data[20]": {"count": 3}, "E_alu_result[3]~17": {"count": 5}, "E_src1[8]~8": {"count": 3}, "E_src2_imm[1]": {"count": 1}, "E_alu_result[9]~22": {"count": 5}, "Add8~9": {"count": 4}, "i_readdata_d1[14]": {"count": 3}, "M_alu_result[24]": {"count": 3}, "D_src1_prelim[26]~19": {"count": 4}, "E_src1_prelim[14]": {"count": 3}, "E_ctrl_exception": {"count": 3}, "F_pc_nxt[10]~0": {"count": 3}, "d_readdata_d1[14]": {"count": 3}, "Add0~13": {"count": 6}, "Add9~110": {"count": 4}, "i_readdata_d1[0]": {"count": 3}, "ic_fill_ap_cnt[3]": {"count": 3}, "d_write": {"count": 3}, "W_wr_data[14]": {"count": 3}, "M_estatus_reg_pie_inst_nxt~1": {"count": 3}, "E_src2_imm[2]": {"count": 1}, "E_alu_result[16]~70": {"count": 4}, "M_alu_result[5]": {"count": 3}, "M_st_data[20]": {"count": 2}, "D_ic_fill_starting~0": {"count": 3}, "Add9~6": {"count": 4}, "E_valid~1": {"count": 4}, "Add8~41": {"count": 4}, "W_wr_data[17]": {"count": 3}, "E_iw[8]": {"count": 2}, "E_src1_prelim[18]": {"count": 3}, "ic_tag_wraddress[2]": {"count": 3}, "Add7~121": {"count": 4}, "E_ctrl_src2_choose_imm": {"count": 3}, "av_ld_data_aligned_or_div[17]~feeder": {"count": 8}, "E_ctrl_mul_shift_rot": {"count": 3}, "E_st_data[27]~3": {"count": 4}, "M_st_data[20]~feeder": {"count": 8}, "E_extra_pc[1]~feeder": {"count": 8}, "E_wrctl_data_ienable_reg_irq0~0": {"count": 4}, "E_st_data[24]~6": {"count": 4}, "M_st_data[13]~feeder": {"count": 8}, "M_wr_data_unfiltered[28]~11": {"count": 4}, "D_src1_prelim[8]~5": {"count": 4}, "E_src2_mul_cell[13]~34": {"count": 5}, "d_readdata_d1[26]": {"count": 3}, "Add7~89": {"count": 4}, "d_readdata_d1[29]": {"count": 3}, "E_arith_src2[18]~25": {"count": 6}, "F_inst_ram_hit~0": {"count": 5}, "E_extra_pc[1]": {"count": 2}, "M_pipe_flush_nxt~0": {"count": 6}, "ic_tag_wraddress[0]~0": {"count": 6}, "M_wr_data_unfiltered[13]~0": {"count": 4}, "E_src2_imm[29]": {"count": 1}, "D_iw[26]": {"count": 1}, "D_src2_prelim[29]~16": {"count": 4}, "M_wr_data_unfiltered[9]~2": {"count": 4}, "E_src2_imm[12]": {"count": 1}, "E_src1[25]~32": {"count": 6}, "Add7~73": {"count": 4}, "ic_fill_line[4]": {"count": 3}, "E_src2_prelim[10]": {"count": 3}, "D_iw[30]": {"count": 1}, "Add3~17": {"count": 7}, "E_src2_prelim[12]": {"count": 3}, "hbreak_req~0": {"count": 5}, "Equal174~0": {"count": 3}, "Add3~45": {"count": 7}, "ic_fill_line[2]": {"count": 3}, "M_mul_shift_rot_result_nxt[15]~31": {"count": 5}, "E_wrctl_data_ienable_reg_irq0~1": {"count": 3}, "E_stw_data[12]~0": {"count": 3}, "M_pipe_flush_waddr[6]": {"count": 1}, "E_arith_src2[11]~1": {"count": 6}, "D_iw[17]": {"count": 1}, "E_stw_data[22]~20": {"count": 6}, "D_valid": {"count": 7}, "M_mem_byte_en[3]": {"count": 3}, "E_stw_data[9]~7": {"count": 6}, "E_src2_prelim[18]": {"count": 3}, "E_pc[11]": {"count": 2}, "E_src1[0]~24": {"count": 6}, "M_mul_shift_rot_result[23]": {"count": 3}, "M_wr_data_unfiltered[11]~1": {"count": 4}, "E_stw_data[24]~18": {"count": 6}, "E_logic_result~4": {"count": 5}, "ic_fill_initial_offset[2]": {"count": 2}, "E_extra_pc[10]": {"count": 2}, "D_iw[16]": {"count": 3}, "W_wr_data[11]": {"count": 3}, "M_pipe_flush_waddr_nxt[6]~9": {"count": 5}, "Add9~14": {"count": 4}, "E_src2_prelim[30]": {"count": 3}, "F_iw~0": {"count": 7}, "E_src1[14]~46": {"count": 7}, "E_src1[15]~44": {"count": 6}, "E_src2_mul_cell[22]~9": {"count": 5}, "Add8~121": {"count": 4}, "E_iw[12]": {"count": 2}, "D_iw[6]": {"count": 1}, "D_pc[7]": {"count": 2}, "Add8~117": {"count": 4}, "ic_fill_dp_offset[0]": {"count": 3}, "W_wr_data[19]": {"count": 3}, "E_ctrl_shift_rot_right": {"count": 3}, "M_mul_shift_rot_stall_nxt": {"count": 7}, "E_extra_pc[3]~feeder": {"count": 8}, "D_pc_plus_one[9]": {"count": 3}, "F_pc[9]": {"count": 3}, "Equal107~2": {"count": 3}, "Add7~81": {"count": 4}, "M_ld_align_sh8": {"count": 7}, "Add0~1": {"count": 7}, "ic_fill_initial_offset[1]": {"count": 2}, "E_stw_data[8]~8": {"count": 3}, "M_alu_result[19]": {"count": 3}, "ic_tag_wraddress_nxt~4": {"count": 6}, "M_st_data[16]": {"count": 2}, "E_stw_data[20]~22": {"count": 6}, "av_ld_data_aligned_or_div[22]~feeder": {"count": 8}, "E_alu_result[6]~31": {"count": 5}, "E_alu_result[5]~36": {"count": 4}, "M_st_data[21]": {"count": 2}, "W_wr_data[12]": {"count": 3}, "M_st_data[8]": {"count": 2}, "E_src2_mul_cell[18]~4": {"count": 5}, "E_src2_imm[13]": {"count": 1}, "i_readdata_d1[6]": {"count": 3}, "E_src1[6]~13": {"count": 7}, "D_src2_hazard_W": {"count": 4}, "M_st_data[14]~feeder": {"count": 8}, "E_op_eret~0": {"count": 7}, "M_pipe_flush_waddr_nxt[3]~8": {"count": 3}, "D_ctrl_unsigned_lo_imm16~1": {"count": 4}, "E_alu_result[31]~40": {"count": 4}, "M_st_data[22]~feeder": {"count": 8}, "Add8~57": {"count": 4}, "D_src2_hazard_W~0": {"count": 4}, "E_pc[8]": {"count": 2}, "E_alu_result[8]~27": {"count": 4}, "M_mul_shift_rot_result[13]": {"count": 3}, "E_alu_result[7]~28": {"count": 5}, "E_src1[10]~5": {"count": 7}, "E_alu_result[20]~61": {"count": 4}, "D_iw[10]": {"count": 1}, "D_src2_prelim[30]~15": {"count": 4}, "ic_tag_wraddress_nxt~2": {"count": 6}, "D_src1_prelim[13]~0": {"count": 4}, "av_ld16_data[9]~4": {"count": 6}, "D_op_rdctl": {"count": 7}, "E_src2_imm[30]~feeder": {"count": 8}, "E_pc[9]": {"count": 3}, "av_ld_data_aligned_or_div[20]": {"count": 2}, "E_src1_prelim[6]": {"count": 3}, "E_src2_mul_cell[10]~30": {"count": 5}, "i_readdata_d1[27]": {"count": 3}, "M_mul_shift_rot_result_nxt[31]~15": {"count": 5}, "M_mul_shift_rot_result[24]": {"count": 3}, "D_ctrl_flush_pipe_always~1": {"count": 3}, "E_ctrl_alu_signed_comparison": {"count": 3}, "Add8~13": {"count": 4}, "D_br_taken_waddr_partial[10]": {"count": 3}, "D_pc_plus_one[3]": {"count": 3}, "M_alu_result[9]": {"count": 3}, "av_ld_data_aligned_or_div[15]~feeder": {"count": 8}, "E_ctrl_br_cond_nxt~1": {"count": 6}, "hbreak_enabled~3": {"count": 5}, "E_src2_imm[11]": {"count": 1}, "Add9~106": {"count": 7}, "E_arith_src2[3]~4": {"count": 6}, "i_readdata_d1[5]": {"count": 3}, "E_iw[11]": {"count": 2}, "Add8~65": {"count": 4}, "D_iw[21]": {"count": 3}, "E_src2_imm[9]": {"count": 1}, "Equal133~0": {"count": 3}, "D_ctrl_cmp~1": {"count": 3}, "av_ld_data_aligned_or_div[30]": {"count": 2}, "E_alu_result[31]~39": {"count": 4}, "E_src2_mul_cell[20]~7": {"count": 5}, "E_src2_prelim[24]": {"count": 3}, "M_alu_result[29]": {"count": 3}, "D_iw[5]": {"count": 3}, "D_src1_prelim[22]~23": {"count": 4}, "M_bstatus_reg_pie~0": {"count": 3}, "E_extra_pc[5]": {"count": 2}, "av_ld_data_aligned_or_div[11]~feeder": {"count": 8}, "Add7~53": {"count": 4}, "D_src2_prelim[25]~20": {"count": 4}, "E_src2_imm[30]": {"count": 1}, "Equal4~1": {"count": 3}, "E_src2_prelim[11]": {"count": 3}, "E_iw[5]": {"count": 2}, "Equal107~1": {"count": 3}, "i_readdata_d1[13]": {"count": 3}, "av_ld_data_aligned_or_div[8]": {"count": 2}, "M_alu_result[21]": {"count": 3}, "M_ctrl_shift_right": {"count": 2}, "M_wr_data_unfiltered[6]~26": {"count": 4}, "ic_tag_wraddress_nxt[3]~10": {"count": 5}, "W_wr_data[21]": {"count": 3}, "M_pipe_flush_waddr[2]~3": {"count": 5}, "W_valid": {"count": 3}, "ic_fill_valid_bits[3]": {"count": 2}, "Add0~33": {"count": 6}, "D_src1_prelim[21]~24": {"count": 4}, "M_status_reg_pie_inst_nxt~1": {"count": 7}, "av_ld_data_aligned_or_div[26]~feeder": {"count": 8}, "M_pipe_flush_waddr[11]~5": {"count": 5}, "E_src1[2]~21": {"count": 7}, "D_ctrl_unsigned_lo_imm16~0": {"count": 4}, "D_pc[9]": {"count": 2}, "D_src1_prelim[14]~31": {"count": 4}, "av_ld_data_aligned_or_div[9]~feeder": {"count": 8}, "E_alu_result[2]~11": {"count": 5}, "Equal107~7": {"count": 3}, "E_arith_src2[30]~11": {"count": 4}, "E_wr_dst_reg_from_D": {"count": 3}, "Add7~29": {"count": 4}, "M_ienable_reg_irq0~0": {"count": 4}, "E_src2_mul_cell[0]~20": {"count": 5}, "E_src1[20]~37": {"count": 6}, "M_pipe_flush~0": {"count": 8}, "Equal0~0": {"count": 7}, "ic_fill_valid_bits[6]": {"count": 2}, "Add7~9": {"count": 4}, "nios_sys_nios2_qsys_0_register_bank_b": {"count": 7, "the_altsyncram": {"count": 7, "auto_generated": {"count": 7, "ram_block1a0": {"count": 7}}}}, "E_src2_mul_cell[12]~32": {"count": 4}, "W_wr_data[23]": {"count": 3}, "E_src1_prelim[17]": {"count": 3}, "D_src1_prelim[2]~11": {"count": 4}, "E_sh_cnt_col[1]~1": {"count": 5}, "E_ctrl_mulx": {"count": 3}, "M_iw[15]": {"count": 2}, "E_stw_data[25]~17": {"count": 6}, "i_readdata_d1[29]": {"count": 3}, "F_inst_ram_hit~1": {"count": 5}, "F_pc[5]": {"count": 3}, "Add9~50": {"count": 7}, "Add8~37": {"count": 4}, "hbreak_enabled": {"count": 3}, "E_alu_result[29]~44": {"count": 4}, "D_src1_prelim[0]~13": {"count": 4}, "D_src1_prelim[19]~26": {"count": 4}, "F_pc[10]": {"count": 3}, "D_ctrl_shift_right~0": {"count": 6}, "E_stw_data[31]~11": {"count": 6}, "av_ld_data_aligned_or_div[11]": {"count": 2}, "D_ctrl_retaddr~2": {"count": 3}, "E_iw[14]": {"count": 2}, "ic_fill_ap_cnt_nxt[3]~0": {"count": 4}, "D_src2_prelim[4]~9": {"count": 4}, "E_alu_result[21]~59": {"count": 4}, "F_iw[4]~2": {"count": 7}, "D_iw[20]": {"count": 3}, "D_ctrl_cmp~2": {"count": 6}, "E_src2_imm[22]": {"count": 1}, "F_pc[2]": {"count": 3}, "av_ld_data_aligned_or_div[25]": {"count": 2}, "D_wr_dst_reg~0": {"count": 5}, "ic_tag_wraddress_nxt[6]~13": {"count": 4}, "E_alu_result[22]~57": {"count": 4}, "E_logic_result~8": {"count": 3}, "E_alu_result[27]~48": {"count": 4}, "M_mul_shift_rot_result[17]": {"count": 3}, "E_stw_data[26]~16": {"count": 6}, "Add7~125": {"count": 4}, "E_stw_data[18]~25": {"count": 7}, "d_readdata_d1[9]": {"count": 3}, "M_wr_data_unfiltered[2]~28": {"count": 4}, "E_src1_prelim[31]": {"count": 3}, "av_ld_data_aligned_or_div[13]": {"count": 2}, "F_pc_nxt[11]~1": {"count": 3}, "D_src2_prelim[17]~28": {"count": 4}, "E_pc[3]": {"count": 2}, "D_src2_prelim[11]~2": {"count": 4}, "M_mul_shift_rot_result[14]": {"count": 3}, "E_sh_cnt_col[3]~3": {"count": 5}, "E_wrctl_data_ienable_reg_irq0~2": {"count": 4}, "E_src1_prelim[20]": {"count": 3}, "D_ctrl_alu_subtract~1": {"count": 3}, "M_estatus_reg_pie": {"count": 3}, "E_src2_imm[25]": {"count": 1}, "E_extra_pc[11]": {"count": 2}, "d_readdata_d1[18]": {"count": 3}, "E_valid_from_D": {"count": 3}, "Add9~94": {"count": 4}, "av_ld_data_aligned_or_div[0]": {"count": 3}, "Equal4~10": {"count": 3}, "W_stall": {"count": 4}, "Add9~82": {"count": 7}, "Add7~93": {"count": 4}, "E_st_data[28]~2": {"count": 4}, "E_src1_prelim[30]": {"count": 3}, "M_mul_shift_rot_result[1]": {"count": 3}, "Add8~129": {"count": 8}, "E_stw_data[27]~15": {"count": 6}, "E_wrctl_estatus": {"count": 5}, "D_ctrl_st~0": {"count": 6}, "M_pipe_flush_waddr_nxt[2]~19": {"count": 5}, "D_iw[29]": {"count": 1}, "Add0~41": {"count": 8}, "D_src1_prelim[3]~10": {"count": 4}, "M_wr_data_unfiltered[20]~19": {"count": 4}, "M_mul_shift_rot_result_nxt[0]~14": {"count": 5}, "E_src2_prelim[3]": {"count": 3}, "E_dst_regnum[1]": {"count": 3}, "M_st_data[6]": {"count": 3}, "W_wr_data[13]": {"count": 3}, "E_src2_mul_cell[14]~35": {"count": 5}, "E_ctrl_br_cond": {"count": 3}, "Add9~30": {"count": 4}, "M_st_data[0]": {"count": 3}, "F_ic_data_rd_addr_nxt[1]~2": {"count": 3}, "Add7~105": {"count": 4}, "d_readdata_d1[7]": {"count": 3}, "E_src1[21]~36": {"count": 6}, "av_ld_data_aligned_or_div[23]~feeder": {"count": 8}, "Add7~69": {"count": 4}, "D_src2_prelim[26]~19": {"count": 4}, "M_wr_data_unfiltered[15]~22": {"count": 4}, "M_ctrl_ld_signed": {"count": 2}, "M_status_reg_pie_inst_nxt~3": {"count": 4}, "E_src2_imm[14]": {"count": 1}, "E_dst_regnum[2]": {"count": 3}, "E_alu_result[4]~15": {"count": 4}, "W_wr_data[1]": {"count": 3}, "ic_fill_ap_cnt[2]": {"count": 3}, "M_alu_result[6]": {"count": 3}, "M_st_data[19]": {"count": 2}, "E_stb_data[5]~4": {"count": 6}, "E_src2_prelim[27]": {"count": 3}, "Add7~133": {"count": 8}, "av_ld_byte0_data[7]~0": {"count": 3}, "M_alu_result[23]": {"count": 3}, "E_alu_result[1]~38": {"count": 5}, "E_arith_src2[22]~21": {"count": 6}, "E_src1[14]~45": {"count": 3}, "M_wr_data_unfiltered[8]~25": {"count": 4}, "D_src2_prelim[2]~11": {"count": 4}, "Add8~109": {"count": 4}, "ic_fill_valid_bits[0]": {"count": 2}, "ic_tag_wraddress_nxt[5]~12": {"count": 5}, "M_pipe_flush_waddr[11]": {"count": 3}, "E_br_result~2": {"count": 3}, "E_src1[2]~22": {"count": 7}, "Add7~129": {"count": 3}, "E_sh_cnt_col[7]~0": {"count": 5}, "ic_fill_initial_offset[0]": {"count": 2}, "W_wr_data[2]": {"count": 3}, "E_extra_pc[4]": {"count": 2}, "E_src1_prelim[24]": {"count": 3}, "Add3~37": {"count": 7}, "E_arith_src2[21]~22": {"count": 6}, "D_iw[0]": {"count": 1}, "E_iw[15]": {"count": 2}, "E_ctrl_wrctl_inst_nxt": {"count": 7}, "M_mul_shift_rot_result[25]": {"count": 3}, "D_br_taken_waddr_partial[0]": {"count": 3}, "i_readdata_d1[31]": {"count": 3}, "E_pc[1]": {"count": 2}, "D_iw[28]": {"count": 1}, "D_src2_prelim[7]~6": {"count": 4}, "E_iw[1]": {"count": 2}, "E_alu_result[14]~74": {"count": 4}, "M_wr_data_unfiltered[10]~24": {"count": 4}, "E_stw_data[12]~2": {"count": 7}, "E_src1[28]~29": {"count": 6}, "W_dst_regnum[3]": {"count": 2}, "av_fill_bit~0": {"count": 2}, "av_ld_data_aligned_or_div[12]~feeder": {"count": 8}, "E_alu_result[29]~43": {"count": 4}, "D_src1_prelim[20]~25": {"count": 4}, "M_wr_data_unfiltered[21]~18": {"count": 4}, "E_ctrl_shift_right": {"count": 3}, "D_src2_prelim[0]~13": {"count": 4}, "E_src1_prelim[28]": {"count": 3}, "d_readdata_d1[17]": {"count": 3}, "D_ctrl_ld_signed~0": {"count": 6}, "M_pipe_flush": {"count": 3}, "D_kill": {"count": 3}, "E_src1_prelim[3]": {"count": 3}, "W_wr_data[10]": {"count": 3}, "ic_fill_ap_offset[0]": {"count": 3}, "E_sh_cnt_col[2]~2": {"count": 5}, "E_pc[9]~feeder": {"count": 8}, "E_src2_mul_cell[9]~29": {"count": 5}, "M_st_data[29]": {"count": 3}, "E_stb_data[4]~6": {"count": 7}, "Add8~33": {"count": 4}, "D_src1_prelim[27]~18": {"count": 4}, "E_iw[10]": {"count": 2}, "E_src1_hazard_M": {"count": 3}, "ic_fill_line[6]": {"count": 3}, "latched_oci_tb_hbreak_req_next~0": {"count": 5}, "i_readdata_d1[25]": {"count": 3}, "F_ic_tag_rd_addr_nxt[4]~1": {"count": 3}, "E_ctrl_logic": {"count": 3}, "ic_fill_valid_bits_nxt~1": {"count": 4}, "ic_fill_line[1]": {"count": 3}, "E_src2_prelim[19]": {"count": 3}, "D_iw[22]": {"count": 1}, "Equal4~4": {"count": 3}, "E_src2_prelim[2]": {"count": 3}, "E_alu_result[25]~52": {"count": 4}, "W_wr_data[24]": {"count": 3}, "ic_fill_ap_offset_nxt[2]~1": {"count": 4}, "d_readdata_d1[16]": {"count": 3}, "E_alu_result[20]~62": {"count": 4}, "D_ctrl_exception~0": {"count": 3}, "W_dst_regnum[4]": {"count": 2}, "E_src2_imm[16]": {"count": 1}, "M_alu_result[1]": {"count": 3}, "E_arith_src2[1]~12": {"count": 6}, "M_st_data[19]~feeder": {"count": 8}, "M_st_data[14]": {"count": 2}, "D_br_taken_waddr_partial[3]": {"count": 3}, "E_logic_result~3": {"count": 5}, "E_alu_result[1]~37": {"count": 5}, "Add8~97": {"count": 4}, "E_pc[5]": {"count": 2}, "E_stb_data[2]~10": {"count": 7}, "E_ctrl_alu_subtract": {"count": 3}, "E_alu_result[8]~25": {"count": 5}, "D_control_reg_rddata_muxed[0]~0": {"count": 2}, "Equal4~7": {"count": 3}, "M_wr_data_unfiltered[16]~30": {"count": 4}, "Add1~1": {"count": 6}, "E_alu_result[30]~41": {"count": 4}, "W_wr_data[25]": {"count": 3}, "Add3~13": {"count": 7}, "E_src2_mul_cell[17]~3": {"count": 5}, "E_alu_result[28]~45": {"count": 4}, "M_pipe_flush_waddr[11]~1": {"count": 7}, "M_mul_shift_rot_result_nxt[16]~30": {"count": 5}, "E_src2_imm[16]~feeder": {"count": 8}, "E_arith_src2[6]~9": {"count": 6}, "E_alu_result[18]~66": {"count": 4}, "D_br_taken_waddr_partial[9]": {"count": 3}, "D_iw[14]": {"count": 1}, "Add7~25": {"count": 4}, "i_readdata_d1[21]": {"count": 3}, "D_src2_hazard_E~1": {"count": 5}, "E_src1[1]~23": {"count": 6}, "av_ld_data_aligned_or_div[17]": {"count": 2}, "M_pipe_flush_waddr[5]": {"count": 1}, "F_iw[19]~9": {"count": 7}, "E_stw_data[12]~1": {"count": 7}, "Add9~66": {"count": 7}, "E_src2_mul_cell[8]~28": {"count": 5}, "E_stw_data[15]~29": {"count": 6}, "av_ld_data_aligned_or_div[4]": {"count": 3}, "av_ld_data_aligned_or_div[8]~feeder": {"count": 8}, "E_src2_imm[26]": {"count": 1}, "E_src1_prelim[21]": {"count": 3}, "d_readdata_d1[8]": {"count": 3}, "M_pipe_flush_waddr_nxt[1]~21": {"count": 4}, "D_ctrl_br~0": {"count": 6}, "E_src2_imm[18]~feeder": {"count": 8}, "D_compare_op[0]~1": {"count": 6}, "E_src2_imm[20]~feeder": {"count": 8}, "M_alu_result[7]": {"count": 3}, "D_pc_plus_one[1]": {"count": 3}, "E_mem_byte_en~0": {"count": 5}, "M_st_data[25]": {"count": 3}, "D_issue": {"count": 3}, "ic_tag_wraddress[5]": {"count": 3}, "E_src2_prelim[31]": {"count": 3}, "E_src1[31]~26": {"count": 6}, "Add7~13": {"count": 4}, "D_ctrl_retaddr~0": {"count": 4}, "W_wr_data[7]": {"count": 3}, "E_alu_result[23]~55": {"count": 4}, "E_st_data[31]~0": {"count": 4}, "M_mul_shift_rot_result[22]": {"count": 3}, "E_ctrl_st": {"count": 3}, "i_readdata_d1[1]": {"count": 3}, "E_src1[16]~43": {"count": 7}, "i_readdata_d1[7]": {"count": 3}, "E_src2_prelim[22]": {"count": 3}, "M_mul_shift_rot_result_nxt[1]~13": {"count": 5}, "av_sign_bit~0": {"count": 6}, "E_alu_result[10]~21": {"count": 4}, "Add8~113": {"count": 4}, "D_src1_prelim[16]~29": {"count": 4}, "F_ic_fill_same_tag_line~0": {"count": 5}, "Equal201~0": {"count": 6}, "Add8~69": {"count": 4}, "M_mul_shift_rot_result_nxt[26]~20": {"count": 5}, "E_alu_result[26]~50": {"count": 4}, "E_stb_data[7]~0": {"count": 6}, "Add9~86": {"count": 4}, "E_src2_imm[7]": {"count": 1}, "E_iw[7]": {"count": 2}, "latched_oci_tb_hbreak_req": {"count": 3}, "D_dst_regnum[0]~2": {"count": 5}, "Add9~26": {"count": 7}, "d_readdata_d1[19]": {"count": 3}, "E_extra_pc[6]~feeder": {"count": 8}, "M_wr_data_unfiltered[4]~27": {"count": 4}, "E_extra_pc[8]~feeder": {"count": 8}, "F_pc[8]": {"count": 3}, "Add7~49": {"count": 4}, "M_valid_mul_shift_rot_entered_M": {"count": 3}, "M_st_data[21]~feeder": {"count": 8}, "M_pipe_flush_waddr_nxt[2]~20": {"count": 3}, "M_st_data[11]": {"count": 2}, "M_alu_result[22]": {"count": 3}, "D_pc[0]": {"count": 2}, "D_iw[8]": {"count": 1}, "ic_tag_clr_valid_bits_nxt~0": {"count": 7}, "av_ld_data_aligned_or_div[3]": {"count": 3}, "Add1~0": {"count": 4}, "M_wr_data_unfiltered[17]~21": {"count": 4}, "E_src2_prelim[20]": {"count": 3}, "E_src2_imm[31]": {"count": 3}, "E_src2_mul_cell[29]~16": {"count": 5}, "M_st_data[18]~feeder": {"count": 8}, "D_src1_prelim[6]~7": {"count": 4}, "E_src2_mul_cell[16]~2": {"count": 5}, "D_ctrl_alu_subtract~0": {"count": 3}, "E_src2_prelim[5]": {"count": 3}, "F_iw[13]~8": {"count": 7}, "ic_fill_dp_offset[2]": {"count": 3}, "E_stw_data[17]~26": {"count": 6}, "i_readdata_d1[9]": {"count": 3}, "D_src2_prelim[9]~4": {"count": 4}, "Add0~29": {"count": 6}, "M_iw[3]": {"count": 2}, "Add9~126": {"count": 4}, "M_alu_result[17]": {"count": 3}, "Add7~61": {"count": 4}, "M_st_data[15]~feeder": {"count": 8}, "ic_fill_valid_bits_nxt~6": {"count": 4}, "M_mul_shift_rot_result[30]": {"count": 3}, "D_src1_prelim[15]~30": {"count": 4}, "av_ld_byte0_data[0]~7": {"count": 3}, "Add7~117": {"count": 4}, "E_src1[10]~6": {"count": 7}, "D_iw[3]": {"count": 3}, "Add3~9": {"count": 7}, "W_wr_data[29]": {"count": 3}, "E_stw_data[11]~3": {"count": 6}, "D_pc_plus_one[7]": {"count": 3}, "D_src1_prelim[23]~22": {"count": 4}, "M_mul_shift_rot_result[29]": {"count": 3}, "E_hbreak_req~0": {"count": 3}, "E_ctrl_crst": {"count": 3}, "Add8~61": {"count": 4}, "M_wr_data_unfiltered[5]~4": {"count": 4}, "E_src2_prelim[0]": {"count": 3}, "E_arith_src2[5]~10": {"count": 6}, "E_src1_prelim[13]": {"count": 3}, "M_ctrl_mul_shift_rot": {"count": 2}, "D_ctrl_hi_imm16~0": {"count": 3}, "D_ctrl_mulx~0": {"count": 7}, "hbreak_enabled~0": {"count": 4}, "Equal4~5": {"count": 3}, "E_src1_prelim[2]": {"count": 3}, "E_ctrl_mul_shift_src1_signed": {"count": 3}, "D_iw[19]": {"count": 3}, "E_control_reg_rddata[0]": {"count": 3}, "D_src1_hazard_W~0": {"count": 4}, "D_ctrl_rot~0": {"count": 7}, "W_wr_data[5]": {"count": 3}, "E_src2_prelim[15]": {"count": 3}, "av_ld16_data[15]~6": {"count": 6}, "F_ic_tag_rd_addr_nxt[5]~2": {"count": 3}, "E_src2_mul_cell[23]~10": {"count": 5}, "E_stw_data[18]~32": {"count": 7}, "D_src2_prelim[5]~8": {"count": 4}, "E_alu_result[13]~3": {"count": 4}, "ic_tag_wraddress_nxt~5": {"count": 6}, "D_pc[5]": {"count": 2}, "M_st_data[17]~feeder": {"count": 8}, "D_src2_prelim[15]~30": {"count": 4}, "D_src2_prelim[12]~1": {"count": 4}, "D_pc[8]": {"count": 2}, "E_mem_byte_en[1]~2": {"count": 5}, "E_src2_imm[19]": {"count": 1}, "M_st_data[23]": {"count": 2}, "av_ld_byte0_data[1]~6": {"count": 3}, "M_wr_data_unfiltered[22]~17": {"count": 4}, "E_src2_prelim[25]": {"count": 3}, "i_readdatavalid_d1": {"count": 3}, "Add9~22": {"count": 4}, "E_arith_src2[10]~5": {"count": 6}, "M_st_data[22]": {"count": 2}, "M_alu_result[3]": {"count": 3}, "D_src2_prelim[13]~0": {"count": 4}, "E_alu_result[27]~47": {"count": 4}, "ic_fill_valid_bits[1]": {"count": 2}, "E_src2_imm[5]": {"count": 1}, "E_sh_cnt_col[5]~4": {"count": 5}, "D_src1_prelim[30]~15": {"count": 4}, "E_alu_result[3]~18": {"count": 4}, "E_extra_pc[0]": {"count": 2}, "M_st_data[23]~feeder": {"count": 8}, "av_ld_data_aligned_or_div[30]~feeder": {"count": 8}, "E_src2_imm[6]": {"count": 1}, "W_ctrl_crst": {"count": 2}, "i_readdata_d1[30]": {"count": 3}, "Add8~53": {"count": 4}, "d_readdata_d1[31]": {"count": 3}, "F_kill~1": {"count": 4}, "D_ctrl_shift_rot_right~0": {"count": 5}, "E_alu_result[22]~58": {"count": 4}, "W_wr_data[15]": {"count": 3}, "E_src2_hazard_M": {"count": 3}, "E_alu_result[10]~19": {"count": 5}, "D_ctrl_jmp_indirect~0": {"count": 5}, "W_wr_data[0]": {"count": 3}, "D_ctrl_shift_right~1": {"count": 6}, "Equal4~12": {"count": 3}, "D_dst_regnum[2]~1": {"count": 5}, "Equal4~14": {"count": 3}, "E_stw_data[19]~23": {"count": 6}, "M_iw[13]": {"count": 2}, "M_pipe_flush_waddr[8]": {"count": 1}, "E_stb_data[1]~12": {"count": 6}, "M_st_data[10]~feeder": {"count": 8}, "M_mul_shift_rot_result_nxt[21]~25": {"count": 5}, "D_ctrl_mul_shift_rot~3": {"count": 4}, "E_src1[18]~40": {"count": 7}, "M_wr_data_unfiltered[18]~29": {"count": 4}, "E_src2_mul_cell[3]~23": {"count": 5}, "E_src1_prelim[19]": {"count": 3}, "M_mul_shift_rot_result_nxt[3]~11": {"count": 5}, "E_alu_result[18]~65": {"count": 4}, "ic_fill_valid_bits_nxt~2": {"count": 4}, "E_iw[4]": {"count": 2}, "E_src2_mul_cell[25]~12": {"count": 5}, "E_src1[10]~4": {"count": 3}, "E_alu_result[23]~56": {"count": 4}, "ic_fill_ap_cnt_nxt[1]~2": {"count": 6}, "E_alu_result[15]~71": {"count": 4}, "E_src1[26]~31": {"count": 6}, "E_logic_result~5": {"count": 3}, "M_mul_shift_rot_result_nxt[11]~3": {"count": 5}, "Add7~37": {"count": 4}, "D_src1_prelim[25]~20": {"count": 4}, "D_src1_prelim[18]~27": {"count": 4}, "E_src2_imm[23]": {"count": 1}, "F_pc[1]": {"count": 3}, "D_br_pred_not_taken": {"count": 5}, "W_dst_regnum[1]": {"count": 2}, "E_valid_mul_shift_rot_entering_M": {"count": 7}, "E_src1[9]~7": {"count": 6}, "E_alu_result[26]~49": {"count": 4}, "M_mul_shift_rot_result[6]": {"count": 3}, "E_src2_imm[21]": {"count": 1}, "ic_tag_wraddress_nxt~6": {"count": 6}, "M_mul_shift_rot_result_nxt[28]~18": {"count": 5}, "E_st_data[25]~5": {"count": 4}, "E_arith_src2[4]~3": {"count": 6}, "Add9~10": {"count": 7}, "M_mul_shift_rot_result[11]": {"count": 3}, "E_pc[10]": {"count": 2}, "E_src2_imm[28]": {"count": 1}, "D_iw[11]": {"count": 3}, "F_iw[5]~1": {"count": 7}, "E_src2_mul_cell[7]~19": {"count": 4}, "E_src2_mul_cell[12]~33": {"count": 4}, "ic_tag_wraddress_nxt~0": {"count": 6}, "av_ld_data_aligned_or_div[29]": {"count": 2}, "M_ld_align_sh16": {"count": 7}, "W_wr_data[27]": {"count": 3}, "D_src2_prelim[14]~31": {"count": 4}, "E_ctrl_invalidate_i~0": {"count": 4}, "Add9~42": {"count": 7}, "E_src2_prelim[14]": {"count": 3}, "av_ld_data_aligned_or_div[10]": {"count": 2}, "M_alu_result[8]": {"count": 3}, "Add7~77": {"count": 4}, "E_arith_src2[27]~16": {"count": 6}, "D_dst_regnum[3]~4": {"count": 5}, "W_wr_data[3]": {"count": 3}, "E_src1[4]~18": {"count": 7}, "M_mul_shift_rot_result[9]": {"count": 3}, "D_dst_regnum[1]~3": {"count": 3}, "M_dst_regnum[4]": {"count": 2}, "M_mul_shift_rot_result_nxt[2]~12": {"count": 5}, "Add9~74": {"count": 7}, "E_ctrl_mul_shift_src2_signed_nxt": {"count": 7}, "av_ld_byte0_data[4]~3": {"count": 3}, "ic_fill_line[3]": {"count": 3}, "av_ld_data_aligned_or_div[22]": {"count": 2}, "av_ld_data_aligned_or_div[19]~feeder": {"count": 8}, "E_arith_src2[13]~0": {"count": 4}, "M_st_data[26]": {"count": 3}, "M_st_data[5]": {"count": 3}, "E_alu_result[11]~7": {"count": 5}, "E_alu_result[17]~68": {"count": 4}, "E_extra_pc[2]~feeder": {"count": 8}, "M_st_data[7]": {"count": 3}, "M_status_reg_pie_inst_nxt~4": {"count": 4}, "i_readdata_d1[26]": {"count": 3}, "av_ld_data_aligned_or_div[18]~feeder": {"count": 8}, "i_readdata_d1[11]": {"count": 3}, "D_src2_prelim[24]~21": {"count": 4}, "i_readdata_d1[17]": {"count": 3}, "E_mem_byte_en[3]~3": {"count": 5}, "D_src2_prelim[3]~10": {"count": 4}, "M_wr_data_unfiltered[12]~23": {"count": 4}, "ic_fill_ap_cnt[0]": {"count": 3}, "W_wr_data[26]": {"count": 3}, "E_alu_result[11]~9": {"count": 4}, "av_ld_data_aligned_or_div[16]": {"count": 2}, "D_src2_prelim[21]~24": {"count": 4}, "D_src2_imm[31]~0": {"count": 7}, "E_src2_imm[27]~feeder": {"count": 8}, "E_ctrl_ld_signed": {"count": 3}, "E_alu_result[24]~54": {"count": 4}, "E_extra_pc[9]": {"count": 2}, "E_src2_imm[8]": {"count": 1}, "E_compare_op[1]": {"count": 3}, "E_alu_result[5]~35": {"count": 5}, "ic_fill_dp_offset_nxt[2]~0": {"count": 4}, "M_alu_result[30]": {"count": 3}, "Equal4~0": {"count": 3}, "E_src1[4]~17": {"count": 7}, "Add8~29": {"count": 4}, "D_src1_hazard_W": {"count": 4}, "ic_fill_valid_bits[5]": {"count": 2}, "E_alu_result[28]~46": {"count": 4}, "M_pipe_flush_waddr[7]": {"count": 1}, "M_st_data[17]": {"count": 2}, "E_logic_result~0": {"count": 7}, "d_read_nxt": {"count": 5}, "M_mul_shift_rot_result[12]": {"count": 3}, "D_br_taken_waddr_partial[8]": {"count": 3}, "E_src1_prelim[16]": {"count": 3}, "E_arith_src2[25]~18": {"count": 6}, "M_iw[16]": {"count": 2}, "M_mul_shift_rot_result[4]": {"count": 3}, "F_pc[0]": {"count": 3}, "M_st_data[3]": {"count": 3}, "M_dst_regnum[0]": {"count": 2}, "D_src2_hazard_M~0": {"count": 4}, "ic_fill_dp_offset[1]": {"count": 3}, "d_readdata_d1[15]": {"count": 3}, "av_ld_data_aligned_or_div[13]~feeder": {"count": 8}, "av_ld_data_aligned_or_div[12]": {"count": 2}, "E_stw_data[14]~30": {"count": 3}, "E_alu_result[21]~60": {"count": 4}, "E_src2_prelim[26]": {"count": 3}, "i_read": {"count": 3}, "d_readdata_d1[1]": {"count": 3}, "D_pc_plus_one[5]": {"count": 3}, "M_pipe_flush_waddr[2]~0": {"count": 7}, "D_ctrl_cmp~0": {"count": 3}, "Equal4~9": {"count": 3}, "D_src2_hazard_M": {"count": 4}, "E_op_eret~1": {"count": 4}, "M_bstatus_reg_pie_inst_nxt~0": {"count": 2}, "E_alu_result[16]~69": {"count": 4}, "M_ctrl_crst": {"count": 2}, "E_iw[2]": {"count": 2}, "E_src2_imm[20]": {"count": 1}, "E_stw_data[16]~27": {"count": 3}, "ic_fill_valid_bits_nxt~5": {"count": 4}, "E_src2_mul_cell[1]~21": {"count": 5}, "Add9~38": {"count": 4}, "av_ld_data_aligned_or_div[26]": {"count": 2}, "E_ctrl_mul_shift_src2_signed": {"count": 3}, "E_stb_data[3]~8": {"count": 6}, "Add8~1": {"count": 5}, "M_mul_shift_rot_result_nxt[12]~2": {"count": 5}, "Add8~77": {"count": 4}, "W_dst_regnum[2]": {"count": 2}, "E_alu_result[17]~67": {"count": 4}, "i_readdata_d1[16]": {"count": 3}, "M_mul_shift_rot_result_nxt[9]~5": {"count": 5}, "M_wr_data_unfiltered[29]~10": {"count": 4}, "av_ld_byte0_data[2]~5": {"count": 3}, "E_iw[3]": {"count": 2}, "Equal4~11": {"count": 3}, "E_alu_result[14]~73": {"count": 4}, "ic_fill_line[0]": {"count": 3}, "E_wr_dst_reg~0": {"count": 6}, "D_ctrl_crst~0": {"count": 6}, "E_arith_src2[17]~26": {"count": 6}, "M_mul_shift_rot_result_nxt[6]~8": {"count": 5}, "E_stw_data[14]~34": {"count": 7}, "F_pc[6]": {"count": 3}, "M_mul_shift_rot_result[15]": {"count": 3}, "wait_for_one_post_bret_inst": {"count": 3}, "M_pipe_flush_waddr_nxt[10]~11": {"count": 4}, "E_src1[12]~2": {"count": 7}, "M_mul_cell_result_sel.00~0": {"count": 5}, "M_alu_result[27]": {"count": 3}, "E_alu_result[3]~16": {"count": 5}, "E_src2_imm[29]~feeder": {"count": 8}, "M_st_data[9]~feeder": {"count": 8}, "M_alu_result[12]": {"count": 3}, "M_mul_shift_rot_result_nxt[13]~0": {"count": 5}, "ic_tag_wraddress[0]": {"count": 3}, "M_wr_data_unfiltered[14]~31": {"count": 4}, "E_arith_src2[8]~7": {"count": 6}, "d_readdata_d1[0]": {"count": 3}, "E_src1[6]~14": {"count": 7}, "D_ctrl_src2_choose_imm~0": {"count": 5}, "E_src2_mul_cell[7]~27": {"count": 5}, "M_mul_shift_rot_result[16]": {"count": 3}, "Add9~34": {"count": 7}, "Add3~41": {"count": 7}, "M_alu_result[18]": {"count": 3}, "M_wr_data_unfiltered[25]~14": {"count": 4}, "E_extra_pc[3]": {"count": 2}, "M_estatus_reg_pie_inst_nxt~0": {"count": 4}, "F_ic_fill_same_tag_line~1": {"count": 5}, "d_readdata_d1[20]": {"count": 3}, "nios_sys_nios2_qsys_0_register_bank_a": {"count": 7, "the_altsyncram": {"count": 7, "auto_generated": {"count": 7, "ram_block1a0": {"count": 7}}}}, "E_src2_mul_cell[4]~24": {"count": 3}, "E_src2_mul_cell[12]~6": {"count": 5}, "M_alu_result[11]": {"count": 3}, "W_wr_data[22]": {"count": 3}, "E_logic_result~10": {"count": 3}, "Add9~90": {"count": 7}, "D_ctrl_cmp~3": {"count": 6}, "M_mul_shift_rot_result[5]": {"count": 3}, "D_pc_plus_one[2]": {"count": 3}, "Add7~5": {"count": 4}, "E_alu_result[4]~13": {"count": 5}, "D_src1_prelim[1]~12": {"count": 4}, "E_extra_pc[2]": {"count": 2}, "D_ctrl_implicit_dst_retaddr~0": {"count": 4}, "M_mul_shift_rot_result_nxt[29]~17": {"count": 5}, "E_src2_mul_cell[2]~22": {"count": 5}, "M_status_reg_pie_inst_nxt~2": {"count": 4}, "Add8~45": {"count": 4}, "E_alu_result[8]~26": {"count": 5}, "E_src2_mul_cell[5]~25": {"count": 5}, "E_src1[12]~0": {"count": 3}, "ic_fill_valid_bits_en": {"count": 5}, "E_src2_prelim[23]": {"count": 3}, "E_src2_prelim[4]": {"count": 3}, "M_mul_shift_rot_result_nxt[17]~29": {"count": 5}, "E_stw_data[28]~14": {"count": 6}, "F_ic_fill_same_tag_line": {"count": 5}, "E_stw_data[30]~12": {"count": 6}, "Add9~46": {"count": 4}, "Add8~21": {"count": 4}, "D_src1_prelim[24]~21": {"count": 4}, "E_ctrl_ld": {"count": 3}, "d_readdata_d1[27]": {"count": 3}, "d_readdata_d1[23]": {"count": 3}, "W_wr_data[6]": {"count": 3}, "E_src1_prelim[23]": {"count": 3}, "E_iw[17]": {"count": 2}, "E_extra_pc[5]~feeder": {"count": 8}, "M_st_data[18]": {"count": 2}, "D_src1_hazard_W~1": {"count": 5}, "E_src2_mul_cell[30]~17": {"count": 5}, "E_alu_result[7]~30": {"count": 4}, "E_stw_data[8]~10": {"count": 7}, "E_alu_result[2]~12": {"count": 4}, "E_wrctl_bstatus": {"count": 5}, "E_ctrl_jmp_direct": {"count": 3}, "E_alu_result~0": {"count": 5}, "Equal107~5": {"count": 3}, "E_src2_mul_cell[28]~15": {"count": 5}, "M_st_data[10]": {"count": 2}, "M_mul_shift_rot_result_nxt[7]~7": {"count": 5}, "D_src2_prelim[22]~23": {"count": 4}, "av_ld_data_aligned_or_div[6]": {"count": 3}, "W_wr_data[18]": {"count": 3}, "M_mul_shift_rot_result[31]": {"count": 3}, "E_src2_imm[24]~feeder": {"count": 8}, "d_write_nxt": {"count": 3}, "E_src1[14]~49": {"count": 7}, "av_ld_data_aligned_or_div[19]": {"count": 2}, "E_src2_imm[15]": {"count": 1}, "E_iw[9]": {"count": 2}, "M_alu_result[14]": {"count": 3}, "D_ic_fill_starting_d1~0": {"count": 8}, "M_pipe_flush_waddr_nxt[0]~1": {"count": 3}, "E_hbreak_req": {"count": 5}, "D_ic_fill_same_tag_line": {"count": 3}, "hbreak_enabled~1": {"count": 5}, "F_iw[11]~5": {"count": 7}, "F_pc[10]~0": {"count": 3}, "Add9~98": {"count": 7}, "E_pc[4]": {"count": 2}, "av_ld_data_aligned_or_div[25]~feeder": {"count": 8}, "E_stw_data[16]~33": {"count": 7}, "ic_fill_ap_cnt_nxt[2]~1": {"count": 5}, "D_pc_plus_one[11]": {"count": 3}, "M_ctrl_break": {"count": 2}, "D_src2_prelim[6]~7": {"count": 4}, "ic_fill_ap_cnt_nxt[0]~3": {"count": 7}, "D_src1_hazard_E~0": {"count": 5}, "E_extra_pc[7]": {"count": 2}, "av_ld16_data[13]~0": {"count": 6}, "E_alu_result[24]~53": {"count": 4}, "av_ld16_data[10]~3": {"count": 6}, "E_logic_result~14": {"count": 2}, "D_src1_prelim[9]~4": {"count": 4}, "ic_fill_valid_bits_nxt~7": {"count": 4}, "M_mul_shift_rot_result_nxt[8]~6": {"count": 5}, "E_src1[3]~19": {"count": 6}, "M_alu_result[13]": {"count": 3}, "Add7~17": {"count": 4}, "M_wr_data_unfiltered[3]~5": {"count": 4}, "d_readdata_d1[3]": {"count": 3}, "i_readdata_d1[23]": {"count": 3}, "Add8~17": {"count": 4}, "E_src1[18]~47": {"count": 7}, "av_ld_data_aligned_or_div[21]~feeder": {"count": 8}, "E_dst_regnum[4]": {"count": 3}, "D_pc_plus_one[4]": {"count": 3}, "M_valid_from_E": {"count": 3}, "W_wr_data[9]": {"count": 3}, "D_br_taken_waddr_partial[6]": {"count": 3}, "E_mem_byte_en[2]~1": {"count": 5}, "ic_fill_tag[0]": {"count": 2}, "E_stw_data[14]~31": {"count": 7}, "M_mem_byte_en[1]": {"count": 3}, "D_ctrl_alu_signed_comparison~1": {"count": 4}, "E_src2[31]~0": {"count": 6}, "M_mem_byte_en[0]": {"count": 3}, "E_src1[2]~20": {"count": 3}, "M_alu_result[10]": {"count": 3}, "E_src1_prelim[10]": {"count": 3}, "ic_tag_wraddress[6]": {"count": 3}, "i_readdata_d1[22]": {"count": 3}, "D_iw[15]": {"count": 3}, "E_src1_prelim[8]": {"count": 3}, "E_arith_result[0]~1": {"count": 6}, "D_ctrl_mulx~1": {"count": 7}, "W_wr_dst_reg": {"count": 3}, "i_readdata_d1[24]": {"count": 3}, "av_ld_data_aligned_or_div[27]~feeder": {"count": 8}, "E_src1[6]~12": {"count": 3}, "E_arith_src2[15]~28": {"count": 6}, "D_iw[27]": {"count": 1}, "d_readdata_d1[22]": {"count": 3}, "d_readdata_d1[11]": {"count": 3}, "E_pc[2]": {"count": 2}, "E_iw[21]": {"count": 2}, "ic_tag_wraddress_nxt[4]~11": {"count": 5}, "M_pipe_flush_waddr_nxt[11]~13": {"count": 5}, "M_alu_result[16]": {"count": 3}, "D_ctrl_flush_pipe_always~0": {"count": 5}, "av_ld_data_aligned_or_div[31]~feeder": {"count": 8}, "E_src2_prelim[13]": {"count": 3}, "ic_tag_wraddress_nxt[0]~7": {"count": 4}, "D_src2_prelim[23]~22": {"count": 4}, "M_mul_shift_rot_result[27]": {"count": 3}, "M_pipe_flush_waddr_nxt[10]~12": {"count": 4}, "D_src2_prelim[27]~18": {"count": 4}, "W_wr_data[31]": {"count": 3}, "E_src2_imm[3]": {"count": 1}, "M_mul_shift_rot_result_nxt[19]~27": {"count": 5}, "ic_fill_req_accepted~0": {"count": 4}, "F_ic_valid~4": {"count": 2}, "D_src2_hazard_W~1": {"count": 5}, "E_src2_prelim[21]": {"count": 3}, "E_logic_result~2": {"count": 5}, "Add8~81": {"count": 4}, "F_ic_data_rd_addr_nxt[2]~1": {"count": 3}, "E_src1[13]~25": {"count": 6}, "Add8~49": {"count": 4}, "M_status_reg_pie_inst_nxt~0": {"count": 7}, "D_pc_plus_one[0]": {"count": 3}, "M_wr_data_unfiltered[19]~20": {"count": 4}, "M_ctrl_invalidate_i": {"count": 3}, "F_ic_tag_rd_addr_nxt[1]~5": {"count": 3}, "i_readdata_d1[2]": {"count": 3}}, "mm_interconnect_0": {"count": 1485, "cmd_xbar_mux": {"count": 351, "src_payload~26": {"count": 7}, "packet_in_progress": {"count": 3}, "src_payload~17": {"count": 7}, "src_payload~6": {"count": 7}, "arb": {"count": 27, "top_priority_reg[0]~0": {"count": 3}, "grant[0]~1": {"count": 5}, "grant[1]~0": {"count": 5}, "top_priority_reg[0]~1": {"count": 8}, "top_priority_reg[0]": {"count": 3}, "top_priority_reg[1]": {"count": 3}}, "src_data[44]": {"count": 5}, "src_payload~23": {"count": 7}, "src_payload~4": {"count": 7}, "src_payload~27": {"count": 7}, "src_payload~18": {"count": 7}, "src_payload~1": {"count": 7}, "src_data[40]": {"count": 5}, "src_payload~28": {"count": 7}, "src_payload~11": {"count": 7}, "saved_grant[1]": {"count": 3}, "src_payload~2": {"count": 7}, "src_data[39]": {"count": 5}, "src_payload~9": {"count": 7}, "src_data[46]": {"count": 5}, "src_payload~8": {"count": 7}, "src_payload~21": {"count": 7}, "src_payload~14": {"count": 7}, "saved_grant[0]": {"count": 2}, "src_payload~20": {"count": 7}, "src_payload~31": {"count": 7}, "src_data[33]": {"count": 6}, "src_payload~29": {"count": 7}, "src_payload~3": {"count": 7}, "src_data[38]": {"count": 5}, "src_payload~7": {"count": 7}, "src_data[42]": {"count": 5}, "src_payload~25": {"count": 7}, "src_data[34]": {"count": 6}, "src_data[43]": {"count": 5}, "src_payload~30": {"count": 7}, "src_payload~5": {"count": 7}, "src_payload~10": {"count": 7}, "src_payload~15": {"count": 7}, "update_grant~0": {"count": 3}, "src_payload~0": {"count": 7}, "packet_in_progress~0": {"count": 8}, "src_payload~22": {"count": 7}, "WideOr1": {"count": 5}, "src_payload~19": {"count": 7}, "src_payload~24": {"count": 7}, "src_payload~32": {"count": 7}, "src_data[45]": {"count": 5}, "src_payload~13": {"count": 7}, "src_data[35]": {"count": 6}, "src_data[32]": {"count": 6}, "src_payload~16": {"count": 7}, "src_payload~12": {"count": 7}, "src_data[41]": {"count": 5}}, "rsp_xbar_mux_001": {"count": 160, "src_data[26]": {"count": 5}, "src_data[4]": {"count": 5}, "src_data[1]": {"count": 5}, "src_data[8]": {"count": 5}, "src_data[13]": {"count": 5}, "src_data[10]": {"count": 5}, "src_data[29]": {"count": 5}, "src_data[28]": {"count": 5}, "src_data[14]": {"count": 5}, "src_data[20]": {"count": 5}, "src_data[2]": {"count": 5}, "src_data[7]": {"count": 5}, "src_data[19]": {"count": 5}, "src_data[0]": {"count": 5}, "src_data[25]": {"count": 5}, "src_data[18]": {"count": 5}, "src_data[30]": {"count": 5}, "src_data[22]": {"count": 5}, "src_data[5]": {"count": 5}, "src_data[24]": {"count": 5}, "src_data[31]": {"count": 5}, "src_data[21]": {"count": 5}, "src_data[16]": {"count": 5}, "src_data[23]": {"count": 5}, "src_data[3]": {"count": 5}, "src_data[12]": {"count": 5}, "src_data[17]": {"count": 5}, "src_data[9]": {"count": 5}, "src_data[11]": {"count": 5}, "src_data[15]": {"count": 5}, "src_data[6]": {"count": 5}, "src_data[27]": {"count": 5}}, "cmd_xbar_mux_002": {"count": 344, "src_payload~9": {"count": 7}, "src_payload~12": {"count": 7}, "src_data[42]": {"count": 5}, "src_payload~25": {"count": 7}, "src_data[39]": {"count": 5}, "saved_grant[1]": {"count": 3}, "src_payload~17": {"count": 7}, "src_payload~10": {"count": 7}, "src_data[43]": {"count": 5}, "src_payload~23": {"count": 7}, "src_payload~30": {"count": 7}, "src_data[38]": {"count": 5}, "packet_in_progress": {"count": 3}, "src_data[44]": {"count": 5}, "src_payload~2": {"count": 7}, "src_payload~4": {"count": 7}, "src_payload~21": {"count": 7}, "src_payload~19": {"count": 7}, "src_payload~13": {"count": 7}, "src_payload~6": {"count": 7}, "src_data[46]": {"count": 5}, "src_payload~28": {"count": 7}, "packet_in_progress~0": {"count": 8}, "arb": {"count": 27, "grant[0]~1": {"count": 5}, "top_priority_reg[0]": {"count": 3}, "top_priority_reg[1]": {"count": 3}, "grant[1]~0": {"count": 5}, "top_priority_reg[0]~0": {"count": 3}, "top_priority_reg[0]~1": {"count": 8}}, "src_payload~16": {"count": 7}, "src_data[40]": {"count": 5}, "src_data[32]": {"count": 6}, "src_payload~31": {"count": 7}, "src_payload~18": {"count": 7}, "src_payload~14": {"count": 7}, "update_grant~0": {"count": 3}, "src_payload~20": {"count": 7}, "src_payload~5": {"count": 7}, "src_payload~7": {"count": 7}, "src_payload~22": {"count": 7}, "src_data[45]": {"count": 5}, "src_payload~1": {"count": 7}, "src_payload~26": {"count": 7}, "src_data[35]": {"count": 6}, "saved_grant[0]": {"count": 2}, "src_payload~11": {"count": 7}, "src_payload~3": {"count": 7}, "src_data[41]": {"count": 5}, "src_payload~0": {"count": 7}, "src_payload~24": {"count": 7}, "src_data[47]": {"count": 5}, "src_payload~27": {"count": 7}, "src_payload~8": {"count": 7}, "src_data[33]": {"count": 6}, "src_payload~29": {"count": 7}, "src_payload~15": {"count": 7}, "src_data[34]": {"count": 6}}, "rsp_xbar_mux": {"count": 122, "src_data[21]": {"count": 3}, "src_data[26]": {"count": 5}, "src_data[2]": {"count": 3}, "src_data[6]": {"count": 3}, "src_data[5]": {"count": 3}, "src_data[14]": {"count": 5}, "src_data[18]": {"count": 3}, "src_data[25]": {"count": 5}, "src_data[29]": {"count": 5}, "src_data[12]": {"count": 3}, "src_data[11]": {"count": 5}, "src_data[22]": {"count": 3}, "src_data[10]": {"count": 3}, "src_data[7]": {"count": 3}, "src_data[20]": {"count": 3}, "src_data[27]": {"count": 5}, "src_data[13]": {"count": 3}, "src_data[30]": {"count": 5}, "src_data[8]": {"count": 5}, "src_data[4]": {"count": 3}, "src_data[31]": {"count": 5}, "src_data[19]": {"count": 3}, "src_data[15]": {"count": 3}, "src_data[1]": {"count": 3}, "src_data[23]": {"count": 5}, "src_data[3]": {"count": 3}, "src_data[16]": {"count": 3}, "src_data[17]": {"count": 3}, "src_data[24]": {"count": 5}, "src_data[0]": {"count": 3}, "src_data[28]": {"count": 5}, "src_data[9]": {"count": 5}}, "jtag_uart_0_avalon_jtag_slave_translator": {"count": 70, "av_readdata_pre[2]": {"count": 3}, "av_readdata_pre[1]": {"count": 3}, "read_latency_shift_reg~0": {"count": 7}, "av_readdata_pre[5]": {"count": 3}, "av_readdata_pre[20]": {"count": 3}, "av_readdata_pre[12]": {"count": 3}, "av_readdata_pre[16]": {"count": 3}, "av_readdata_pre[4]": {"count": 3}, "av_readdata_pre[21]": {"count": 3}, "av_readdata_pre[15]": {"count": 2}, "av_readdata_pre[0]": {"count": 3}, "av_readdata_pre[22]": {"count": 3}, "av_readdata_pre[18]": {"count": 3}, "av_readdata_pre[12]~feeder": {"count": 8}, "av_readdata_pre[17]": {"count": 3}, "read_latency_shift_reg[0]": {"count": 3}, "av_readdata_pre[19]": {"count": 3}, "av_readdata_pre[7]": {"count": 3}, "av_readdata_pre[3]": {"count": 3}, "av_readdata_pre[10]": {"count": 2}, "av_readdata_pre[6]": {"count": 3}}, "cmd_xbar_demux": {"count": 39, "sink_ready~2": {"count": 6}, "src2_valid~0": {"count": 3}, "sink_ready~1": {"count": 4}, "src0_valid~0": {"count": 3}, "sink_ready~0": {"count": 7}, "WideOr0": {"count": 7}, "src2_valid~1": {"count": 6}, "WideOr0~0": {"count": 3}}, "addr_router": {"count": 20, "Equal2~2": {"count": 7}, "Equal1~0": {"count": 6}, "Equal2~0": {"count": 3}, "Equal2~1": {"count": 4}}, "jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo": {"count": 45, "mem_used[0]~1": {"count": 5}, "mem_used[1]": {"count": 3}, "write~0": {"count": 6}, "mem~0": {"count": 7}, "mem_used[1]~0": {"count": 5}, "mem_used[0]": {"count": 3}, "mem[1][89]": {"count": 3}, "write~1": {"count": 5}, "mem[0][58]~1": {"count": 5}, "mem[0][58]": {"count": 3}}, "nios2_qsys_0_jtag_debug_module_translator": {"count": 91, "av_readdata_pre[27]": {"count": 2}, "av_readdata_pre[24]": {"count": 2}, "av_readdata_pre[19]": {"count": 2}, "av_readdata_pre[21]": {"count": 2}, "av_readdata_pre[16]": {"count": 2}, "av_readdata_pre[14]": {"count": 2}, "av_readdata_pre[17]": {"count": 2}, "read_latency_shift_reg~0": {"count": 6}, "av_readdata_pre[20]": {"count": 2}, "av_readdata_pre[6]": {"count": 2}, "av_readdata_pre[9]": {"count": 2}, "av_readdata_pre[0]": {"count": 2}, "av_readdata_pre[11]": {"count": 2}, "av_readdata_pre[31]": {"count": 2}, "read_latency_shift_reg[0]": {"count": 3}, "av_readdata_pre[30]": {"count": 3}, "av_readdata_pre[10]": {"count": 2}, "av_readdata_pre[22]": {"count": 2}, "av_readdata_pre[12]~feeder": {"count": 8}, "av_readdata_pre[13]": {"count": 2}, "av_readdata_pre[28]": {"count": 2}, "av_readdata_pre[5]": {"count": 2}, "av_readdata_pre[15]": {"count": 2}, "av_readdata_pre[23]": {"count": 2}, "av_readdata_pre[1]": {"count": 2}, "av_readdata_pre[3]": {"count": 2}, "av_readdata_pre[2]": {"count": 2}, "av_readdata_pre[4]": {"count": 2}, "av_readdata_pre[7]": {"count": 2}, "av_readdata_pre[12]": {"count": 3}, "av_readdata_pre[30]~feeder": {"count": 8}, "av_readdata_pre[26]": {"count": 2}, "av_readdata_pre[29]": {"count": 2}, "av_readdata_pre[25]": {"count": 2}, "av_readdata_pre[8]": {"count": 2}, "av_readdata_pre[18]": {"count": 2}}, "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo": {"count": 52, "mem~1": {"count": 6}, "mem_used[0]": {"count": 3}, "mem_used[1]": {"count": 3}, "mem[0][52]": {"count": 2}, "mem[1][71]": {"count": 3}, "mem[0][71]": {"count": 2}, "mem~0": {"count": 5}, "mem_used[1]~1": {"count": 4}, "mem_used[1]~0": {"count": 7}, "mem[1][89]": {"count": 3}, "mem~2": {"count": 5}, "mem_used[0]~2": {"count": 4}, "mem[0][58]": {"count": 2}, "mem[1][52]": {"count": 3}}, "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo": {"count": 53, "mem~0": {"count": 5}, "mem_used[0]": {"count": 3}, "mem[0][58]": {"count": 2}, "mem[1][52]": {"count": 3}, "mem_used[0]~2": {"count": 5}, "mem[1][89]": {"count": 3}, "mem[1][71]": {"count": 3}, "mem_used[1]": {"count": 3}, "mem_used[1]~1": {"count": 4}, "mem[0][52]": {"count": 2}, "mem_used[1]~0": {"count": 7}, "mem~1": {"count": 6}, "mem~2": {"count": 5}, "mem[0][71]": {"count": 2}}, "rsp_xbar_demux": {"count": 14, "src0_valid": {"count": 7}, "src1_valid": {"count": 7}}, "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent": {"count": 3, "rf_source_valid~0": {"count": 3}}, "onchip_memory2_0_s1_translator": {"count": 17, "read_latency_shift_reg~0": {"count": 7}, "read_latency_shift_reg~1": {"count": 7}, "read_latency_shift_reg[0]": {"count": 3}}, "limiter": {"count": 37, "has_pending_responses~0": {"count": 4}, "response_sink_accepted~0": {"count": 3}, "has_pending_responses": {"count": 3}, "last_channel[1]": {"count": 3}, "last_channel[2]": {"count": 3}, "last_channel[0]": {"count": 3}, "save_dest_id~0": {"count": 7}, "pending_response_count[0]~0": {"count": 5}, "suppress_change_dest_id~0": {"count": 3}, "pending_response_count[0]": {"count": 3}}, "nios2_qsys_0_data_master_translator": {"count": 18, "read_accepted~1": {"count": 5}, "read_accepted": {"count": 3}, "read_accepted~0": {"count": 3}, "uav_read~0": {"count": 7}}, "cmd_xbar_demux_001": {"count": 6, "src0_valid~0": {"count": 3}, "src1_valid~0": {"count": 3}}, "rsp_xbar_demux_002": {"count": 14, "src1_valid": {"count": 7}, "src0_valid": {"count": 7}}, "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent": {"count": 15, "hold_waitrequest~feeder": {"count": 9}, "av_readdatavalid~0": {"count": 3}, "hold_waitrequest": {"count": 3}}, "addr_router_001": {"count": 6, "Equal1~0": {"count": 6}}, "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent": {"count": 4, "av_readdatavalid~0": {"count": 4}}, "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent": {"count": 4, "rf_source_valid~0": {"count": 4}}}, "jtag_uart_0": {"count": 774, "nios_sys_jtag_uart_0_alt_jtag_atlantic": {"count": 396, "count[6]": {"count": 1}, "rvalid~0": {"count": 9}, "rdata[4]~feeder": {"count": 8}, "write2": {"count": 2}, "rdata[1]": {"count": 3}, "td_shift[0]": {"count": 2}, "rdata[7]": {"count": 2}, "rdata[0]~feeder": {"count": 8}, "rst1~feeder": {"count": 9}, "count[0]": {"count": 2}, "rst1": {"count": 3}, "td_shift[7]": {"count": 3}, "count[9]~_wirecell": {"count": 8}, "jupdate2": {"count": 2}, "td_shift~0": {"count": 3}, "wdata[0]~feeder": {"count": 8}, "tck_t_dav": {"count": 3}, "wdata[4]": {"count": 3}, "count[4]": {"count": 1}, "state~0": {"count": 6}, "td_shift~6": {"count": 3}, "wdata[3]": {"count": 3}, "td_shift~7": {"count": 6}, "tdo~reg0": {"count": 2}, "td_shift[6]": {"count": 3}, "td_shift~2": {"count": 5}, "td_shift[5]": {"count": 3}, "user_saw_rvalid~0": {"count": 3}, "rst2": {"count": 2}, "wdata[2]": {"count": 3}, "rdata[5]": {"count": 2}, "count[8]": {"count": 1}, "td_shift~10": {"count": 4}, "write": {"count": 3}, "rdata[3]": {"count": 3}, "count[9]~0": {"count": 4}, "rdata[2]~feeder": {"count": 8}, "wdata[6]": {"count": 2}, "jupdate1": {"count": 2}, "td_shift~14": {"count": 6}, "td_shift[10]~feeder": {"count": 8}, "rdata[4]": {"count": 3}, "write_stalled~1": {"count": 3}, "rdata[1]~feeder": {"count": 8}, "count[3]": {"count": 2}, "write~0": {"count": 3}, "td_shift[1]~5": {"count": 4}, "jupdate~0": {"count": 4}, "t_ena~0": {"count": 3}, "user_saw_rvalid": {"count": 3}, "td_shift~1": {"count": 5}, "write_stalled": {"count": 3}, "count[7]": {"count": 1}, "rdata[2]": {"count": 3}, "tck_t_dav~0": {"count": 8}, "count[1]": {"count": 1}, "t_pause~0": {"count": 3}, "wdata[7]~feeder": {"count": 8}, "count[2]": {"count": 2}, "count[2]~feeder": {"count": 8}, "td_shift~8": {"count": 3}, "td_shift[8]": {"count": 2}, "state~1": {"count": 2}, "rdata[6]": {"count": 2}, "wdata[0]": {"count": 3}, "rdata[3]~feeder": {"count": 8}, "td_shift~13": {"count": 4}, "td_shift~11": {"count": 3}, "count[9]": {"count": 3}, "wdata[7]": {"count": 3}, "jupdate": {"count": 3}, "wdata[2]~feeder": {"count": 8}, "write1": {"count": 2}, "write_stalled~0": {"count": 5}, "count[5]": {"count": 1}, "write_valid": {"count": 2}, "td_shift[10]": {"count": 2}, "t_ena~reg0": {"count": 3}, "td_shift~3": {"count": 3}, "wdata[3]~feeder": {"count": 8}, "td_shift[0]~4": {"count": 5}, "wdata[1]~feeder": {"count": 8}, "always2~0": {"count": 7}, "wdata[4]~feeder": {"count": 8}, "count[3]~feeder": {"count": 8}, "rvalid": {"count": 3}, "td_shift[3]": {"count": 3}, "rdata[0]": {"count": 3}, "wdata[5]": {"count": 2}, "td_shift[9]": {"count": 2}, "write~1": {"count": 8}, "state": {"count": 3}, "t_pause~reg0": {"count": 3}, "td_shift[4]": {"count": 3}, "wdata[1]": {"count": 3}, "always2~1": {"count": 7}, "td_shift~12": {"count": 3}, "td_shift~9": {"count": 4}, "td_shift[1]": {"count": 3}, "td_shift[2]": {"count": 3}}, "the_nios_sys_jtag_uart_0_scfifo_r": {"count": 217, "rfifo": {"count": 217, "auto_generated": {"count": 217, "dpfifo": {"count": 217, "fifo_state": {"count": 89, "count_usedw": {"count": 56, "counter_reg_bit[1]": {"count": 3}, "counter_comb_bita4": {"count": 6}, "counter_reg_bit[2]": {"count": 3}, "counter_comb_bita5": {"count": 6}, "counter_comb_bita3": {"count": 6}, "counter_comb_bita2": {"count": 6}, "counter_reg_bit[3]": {"count": 3}, "counter_comb_bita0": {"count": 8}, "counter_comb_bita1": {"count": 6}, "counter_reg_bit[5]": {"count": 3}, "counter_reg_bit[0]": {"count": 3}, "counter_reg_bit[4]": {"count": 3}}, "b_non_empty": {"count": 3}, "b_full": {"count": 3}, "_~0": {"count": 6}, "_~2": {"count": 5}, "b_full~0": {"count": 4}, "b_non_empty~0": {"count": 4}, "b_full~1": {"count": 3}, "_~1": {"count": 5}}, "wr_ptr": {"count": 61, "counter_comb_bita3": {"count": 7}, "counter_comb_bita4": {"count": 7}, "counter_reg_bit[1]": {"count": 3}, "counter_reg_bit[0]": {"count": 3}, "counter_comb_bita5": {"count": 7}, "counter_reg_bit[5]": {"count": 3}, "counter_comb_bita2": {"count": 7}, "counter_reg_bit[2]": {"count": 3}, "counter_reg_bit[3]": {"count": 3}, "counter_comb_bita1": {"count": 7}, "counter_comb_bita0": {"count": 8}, "counter_reg_bit[4]": {"count": 3}}, "rd_ptr_count": {"count": 61, "counter_comb_bita5": {"count": 7}, "counter_reg_bit[5]": {"count": 3}, "counter_comb_bita4": {"count": 7}, "counter_reg_bit[4]": {"count": 3}, "counter_reg_bit[0]": {"count": 3}, "counter_reg_bit[2]": {"count": 3}, "counter_reg_bit[1]": {"count": 3}, "counter_comb_bita2": {"count": 7}, "counter_comb_bita3": {"count": 7}, "counter_reg_bit[3]": {"count": 3}, "counter_comb_bita1": {"count": 7}, "counter_comb_bita0": {"count": 8}}, "FIFOram": {"count": 6, "altsyncram1": {"count": 6, "ram_block2a0": {"count": 6}}}}}}}, "av_readdata[20]~14": {"count": 7}, "av_readdata[21]~13": {"count": 7}, "av_readdata[7]~11": {"count": 7}, "av_readdata[4]~1": {"count": 7}, "av_readdata[22]~7": {"count": 7}, "av_readdata[19]~8": {"count": 7}, "av_readdata[3]~2": {"count": 7}, "the_nios_sys_jtag_uart_0_scfifo_w": {"count": 9, "wfifo": {"count": 9, "auto_generated": {"count": 9, "dpfifo": {"count": 9, "FIFOram": {"count": 9, "altsyncram1": {"count": 9, "ram_block2a0": {"count": 9}}}}}}}, "rvalid": {"count": 3}, "av_readdata[2]~3": {"count": 7}, "av_waitrequest": {"count": 3}, "wr_rfifo": {"count": 7}, "av_readdata[6]~12": {"count": 7}, "fifo_rd~0": {"count": 3}, "read_0": {"count": 3}, "ac~0": {"count": 6}, "av_readdata[5]~0": {"count": 7}, "av_waitrequest~0": {"count": 4}, "av_readdata[1]~4": {"count": 7}, "ac": {"count": 3}, "av_readdata[17]~10": {"count": 7}, "t_dav": {"count": 2}, "av_readdata[16]~6": {"count": 7}, "av_readdata[18]~9": {"count": 7}, "av_readdata[0]~5": {"count": 7}, "fifo_rd~1": {"count": 7}, "rvalid~0": {"count": 6}}, "auto_hub": {"count": 969, "jtag_hub_gen:sld_jtag_hub_inst": {"count": 960, "irsr_reg[6]~12": {"count": 2}, "shadow_irf_reg~9": {"count": 6}, "shadow_jsm": {"count": 159, "state~8": {"count": 7}, "state[0]~_wirecell": {"count": 8}, "state[5]": {"count": 3}, "state[6]": {"count": 2}, "state~5": {"count": 6}, "state[2]": {"count": 3}, "state[14]": {"count": 3}, "state[4]": {"count": 2}, "state[3]": {"count": 3}, "state~11": {"count": 7}, "state~1": {"count": 5}, "state~3": {"count": 7}, "tms_cnt[1]": {"count": 2}, "state[8]": {"count": 3}, "tms_cnt~2": {"count": 7}, "state[13]": {"count": 2}, "state~6": {"count": 7}, "state~12": {"count": 7}, "state[0]": {"count": 3}, "state[10]": {"count": 3}, "state[12]": {"count": 3}, "tms_cnt~1": {"count": 7}, "state[7]": {"count": 3}, "tms_cnt[2]": {"count": 2}, "state~10": {"count": 6}, "tms_cnt[0]": {"count": 3}, "state~0": {"count": 5}, "state~4": {"count": 6}, "state~7": {"count": 7}, "state~9": {"count": 6}, "tms_cnt~0": {"count": 6}, "state~2": {"count": 5}, "state[1]": {"count": 2}, "state[9]": {"count": 3}, "state[11]": {"count": 2}, "state[15]": {"count": 3}}, "Equal1~0": {"count": 3}, "hub_mode_reg[2]~1": {"count": 5}, "irsr_reg[0]~3": {"count": 4}, "identity_contrib_update_reg[3]": {"count": 2}, "irf_reg[1][2]": {"count": 3}, "design_hash_reg~8": {"count": 4}, "hub_info_reg": {"count": 88, "word_counter[2]": {"count": 3}, "word_counter[3]": {"count": 3}, "word_counter~5": {"count": 5}, "WORD_SR[1]": {"count": 3}, "word_counter[1]": {"count": 3}, "WORD_SR~7": {"count": 2}, "WORD_SR~6": {"count": 3}, "WORD_SR~0": {"count": 5}, "WORD_SR[3]": {"count": 3}, "WORD_SR~3": {"count": 4}, "WORD_SR~4": {"count": 3}, "word_counter[0]": {"count": 3}, "word_counter~2": {"count": 3}, "word_counter[4]": {"count": 3}, "WORD_SR~1": {"count": 4}, "word_counter~0": {"count": 3}, "WORD_SR[0]~2": {"count": 4}, "word_counter~3": {"count": 6}, "WORD_SR~5": {"count": 5}, "WORD_SR[2]": {"count": 3}, "clear_signal": {"count": 7}, "word_counter~4": {"count": 3}, "word_counter[4]~1": {"count": 4}, "WORD_SR[0]": {"count": 3}}, "mixer_addr_reg[0]": {"count": 3}, "irsr_reg~8": {"count": 4}, "hub_mode_reg[1]": {"count": 3}, "shadow_irf_reg[2][0]~7": {"count": 3}, "identity_contrib_shift_reg[2]~feeder": {"count": 8}, "irf_reg[2][0]~9": {"count": 3}, "node_ena_proc~0": {"count": 7}, "irf_reg[1][0]~2": {"count": 4}, "irf_reg[1][0]~15": {"count": 7}, "shadow_irf_reg[2][1]": {"count": 3}, "identity_contrib_shift_reg[0]": {"count": 2}, "node_ena~3": {"count": 4}, "shadow_irf_reg~11": {"count": 6}, "shadow_irf_reg~8": {"count": 6}, "irsr_reg[6]": {"count": 3}, "design_hash_proc~0": {"count": 7}, "design_hash_reg[1]~0": {"count": 4}, "hub_mode_reg[0]": {"count": 3}, "node_ena~0": {"count": 6}, "irf_reg[1][1]": {"count": 3}, "irf_proc~0": {"count": 7}, "identity_contrib_shift_reg[3]": {"count": 3}, "identity_contrib_shift_reg[3]~feeder": {"count": 8}, "Equal3~1": {"count": 6}, "identity_contrib_shift_reg[2]": {"count": 3}, "jtag_ir_reg[0]": {"count": 3}, "hub_minor_ver_reg~2": {"count": 7}, "irf_reg[1][0]~1": {"count": 3}, "hub_minor_ver_reg[2]": {"count": 3}, "tdo~1": {"count": 4}, "irf_reg[1][0]~3": {"count": 5}, "irf_reg[1][3]": {"count": 3}, "irsr_reg[4]~9": {"count": 4}, "hub_info_reg_ena~0": {"count": 7}, "design_hash_reg~6": {"count": 5}, "mixer_addr_reg[2]": {"count": 3}, "jtag_ir_reg[9]": {"count": 3}, "design_hash_reg~1": {"count": 4}, "design_hash_reg~2": {"count": 4}, "jtag_ir_reg[4]": {"count": 2}, "shadow_irf_reg~0": {"count": 6}, "irf_reg[2][4]": {"count": 3}, "shadow_irf_reg~4": {"count": 6}, "irsr_reg~0": {"count": 4}, "identity_contrib_update_reg[1]": {"count": 2}, "node_ena[2]~reg0": {"count": 3}, "shadow_irf_reg[2][4]": {"count": 3}, "shadow_irf_reg[1][0]~1": {"count": 3}, "virtual_ir_dr_scan_proc~0": {"count": 6}, "hub_minor_ver_reg[3]": {"count": 3}, "irf_reg~14": {"count": 6}, "irf_reg~8": {"count": 6}, "jtag_ir_reg[2]": {"count": 3}, "jtag_ir_reg[0]~1": {"count": 8}, "clr_reg": {"count": 3}, "virtual_dr_scan_reg": {"count": 3}, "tdo_bypass_reg~0": {"count": 6}, "reset_ena_reg": {"count": 3}, "design_hash_reg~4": {"count": 4}, "node_ena~1": {"count": 4}, "design_hash_reg~9": {"count": 4}, "irf_reg~4": {"count": 6}, "tdo~0": {"count": 7}, "hub_mode_reg[2]~2": {"count": 4}, "hub_minor_ver_reg[1]": {"count": 3}, "design_hash_reg[1]": {"count": 3}, "irf_reg~6": {"count": 6}, "design_hash_reg[3]": {"count": 3}, "jtag_ir_reg[6]": {"count": 2}, "jtag_ir_reg[8]": {"count": 2}, "irsr_reg[1]": {"count": 2}, "mixer_addr_reg[3]": {"count": 3}, "irsr_reg[4]~10": {"count": 3}, "irf_reg[2][0]~10": {"count": 5}, "Equal3~0": {"count": 6}, "irsr_reg[4]": {"count": 3}, "irf_reg~0": {"count": 6}, "jtag_ir_reg[1]": {"count": 2}, "irsr_reg[5]~5": {"count": 4}, "irf_reg[2][1]": {"count": 3}, "reset_ena_reg_proc~0": {"count": 5}, "irf_reg[2][3]": {"count": 3}, "clr_reg~_wirecell": {"count": 8}, "mixer_addr_reg~5": {"count": 6}, "shadow_irf_reg~5": {"count": 6}, "mixer_addr_reg~0": {"count": 4}, "tdo~4": {"count": 3}, "identity_contrib_shift_reg[0]~0": {"count": 5}, "design_hash_reg~7": {"count": 3}, "hub_mode_reg[0]~3": {"count": 3}, "shadow_irf_reg[2][3]": {"count": 3}, "irf_reg[1][0]": {"count": 3}, "shadow_irf_reg~2": {"count": 6}, "irf_reg~13": {"count": 6}, "shadow_irf_reg[1][1]": {"count": 3}, "irf_reg~11": {"count": 6}, "irf_reg~7": {"count": 6}, "clr_reg_proc~0": {"count": 7}, "irsr_reg~6": {"count": 4}, "irsr_reg[0]~4": {"count": 6}, "shadow_irf_reg~3": {"count": 6}, "irsr_reg[4]~11": {"count": 3}, "jtag_ir_reg[5]": {"count": 2}, "jtag_ir_reg[3]": {"count": 2}, "Equal0~1": {"count": 3}, "identity_contrib_update_reg[0]": {"count": 2}, "irf_reg[2][2]": {"count": 3}, "shadow_irf_reg[1][2]": {"count": 3}, "mixer_addr_reg~2": {"count": 3}, "tdo~2": {"count": 3}, "hub_mode_reg[2]": {"count": 3}, "identity_contrib_shift_reg[1]": {"count": 2}, "node_ena[1]~reg0": {"count": 3}, "irf_proc~1": {"count": 6}, "mixer_addr_reg~3": {"count": 5}, "mixer_addr_reg[1]": {"count": 3}, "design_hash_reg~5": {"count": 5}, "irsr_reg[0]~1": {"count": 6}, "shadow_irf_reg[1][3]": {"count": 3}, "shadow_irf_reg[2][0]": {"count": 3}, "shadow_irf_reg[2][2]": {"count": 3}, "identity_contrib_update_reg[2]": {"count": 2}, "tdo": {"count": 3}, "shadow_irf_reg~6": {"count": 6}, "node_ena_proc~1": {"count": 7}, "shadow_irf_reg~10": {"count": 6}, "hub_minor_ver_reg~3": {"count": 7}, "mixer_addr_reg[4]": {"count": 3}, "irsr_reg[0]": {"count": 2}, "tdo~3": {"count": 6}, "shadow_irf_reg[1][0]": {"count": 3}, "irsr_reg~7": {"count": 4}, "irf_reg~12": {"count": 6}, "hub_minor_ver_reg[0]": {"count": 3}, "mixer_addr_reg[0]~1": {"count": 5}, "design_hash_reg[2]": {"count": 3}, "irf_reg[1][4]": {"count": 3}, "hub_minor_ver_reg~0": {"count": 7}, "jtag_ir_reg[9]~feeder": {"count": 8}, "jtag_ir_reg[7]": {"count": 2}, "mixer_addr_reg~4": {"count": 5}, "node_ena~2": {"count": 3}, "design_hash_reg[0]": {"count": 3}, "irsr_reg[3]": {"count": 2}, "hub_mode_reg[1]~0": {"count": 3}, "shadow_irf_reg[1][4]": {"count": 3}, "irf_reg~5": {"count": 6}, "Equal0~0": {"count": 4}, "virtual_ir_scan_reg": {"count": 3}, "hub_minor_ver_reg~1": {"count": 7}, "Equal8~0": {"count": 6}, "jtag_ir_reg[2]~0": {"count": 8}, "irsr_reg[2]": {"count": 2}, "identity_contrib_update_reg[0]~0": {"count": 4}, "irsr_reg[5]": {"count": 3}, "tdo_bypass_reg": {"count": 3}, "design_hash_reg~3": {"count": 4}, "hub_info_reg_ena": {"count": 6}, "irf_reg[2][0]": {"count": 3}, "irf_reg[2][0]~16": {"count": 7}, "irsr_reg[0]~2": {"count": 7}}, "~GND": {"count": 9}}, "rst_controller": {"count": 118, "r_early_rst": {"count": 3}, "altera_reset_synchronizer_int_chain[4]": {"count": 3}, "alt_rst_req_sync_uq1": {"count": 24, "altera_reset_synchronizer_int_chain[0]": {"count": 2}, "altera_reset_synchronizer_int_chain_out": {"count": 2}, "altera_reset_synchronizer_int_chain[1]": {"count": 3}, "altera_reset_synchronizer_int_chain[1]~feeder": {"count": 8}, "altera_reset_synchronizer_int_chain[1]~0": {"count": 9}}, "altera_reset_synchronizer_int_chain[0]~feeder": {"count": 8}, "altera_reset_synchronizer_int_chain[0]": {"count": 3}, "alt_rst_sync_uq1": {"count": 25, "altera_reset_synchronizer_int_chain_out": {"count": 2}, "altera_reset_synchronizer_int_chain[0]~feeder": {"count": 8}, "altera_reset_synchronizer_int_chain[0]": {"count": 3}, "altera_reset_synchronizer_int_chain[1]": {"count": 3}, "altera_reset_synchronizer_int_chain[1]~feeder": {"count": 9}}, "always2~0": {"count": 7}, "r_sync_rst_chain[1]": {"count": 3}, "r_sync_rst": {"count": 3}, "WideOr0~0": {"count": 6}, "r_sync_rst_chain~0": {"count": 7}, "altera_reset_synchronizer_int_chain[2]": {"count": 2}, "altera_reset_synchronizer_int_chain[1]": {"count": 2}, "altera_reset_synchronizer_int_chain[4]~0": {"count": 8}, "r_sync_rst_chain~1": {"count": 7}, "r_sync_rst_chain[2]": {"count": 3}, "r_sync_rst_chain[3]": {"count": 2}, "altera_reset_synchronizer_int_chain[3]": {"count": 2}}, "onchip_memory2_0": {"count": 31, "wren~0": {"count": 3}, "the_altsyncram": {"count": 28, "auto_generated": {"count": 28, "ram_block1a16": {"count": 7}, "ram_block1a24": {"count": 7}, "ram_block1a8": {"count": 7}, "ram_block1a0": {"count": 7}}}}, "altera_reserved_tms~input": {"count": 2}, "rst_controller_001": {"count": 25, "alt_rst_sync_uq1": {"count": 25, "altera_reset_synchronizer_int_chain[1]": {"count": 3}, "altera_reset_synchronizer_int_chain[0]": {"count": 3}, "altera_reset_synchronizer_int_chain[0]~feeder": {"count": 8}, "altera_reset_synchronizer_int_chain[1]~feeder": {"count": 9}, "altera_reset_synchronizer_int_chain_out": {"count": 2}}}, "clk_clk~input": {"count": 2}, "altera_reserved_tdi~input": {"count": 2}, "altera_reserved_tck~input": {"count": 2}, "altera_reserved_tdo~output": {"count": 1}, "~GND": {"count": 9}, "altera_reserved_ntrst~input": {"count": 2}}, "clk_clk~inputclkctrl_outclk": {"nios2_qsys_0": {"count": 13, "nios_sys_nios2_qsys_0_ic_data": {"count": 8, "the_altsyncram": {"count": 8, "auto_generated": {"count": 8, "ram_block1a13": {"count": 2}, "ram_block1a9": {"count": 2}, "ram_block1a0": {"count": 2}, "ram_block1a6": {"count": 2}}}}, "nios_sys_nios2_qsys_0_ic_tag": {"count": 1, "the_altsyncram": {"count": 1, "auto_generated": {"count": 1, "ram_block1a0": {"count": 1}}}}, "the_nios_sys_nios2_qsys_0_nios2_oci": {"count": 2, "the_nios_sys_nios2_qsys_0_nios2_ocimem": {"count": 2, "nios_sys_nios2_qsys_0_ociram_sp_ram": {"count": 2, "the_altsyncram": {"count": 2, "auto_generated": {"count": 2, "ram_block1a0": {"count": 1}, "ram_block1a8": {"count": 1}}}}}}, "nios_sys_nios2_qsys_0_register_bank_b": {"count": 1, "the_altsyncram": {"count": 1, "auto_generated": {"count": 1, "ram_block1a0": {"count": 1}}}}, "nios_sys_nios2_qsys_0_register_bank_a": {"count": 1, "the_altsyncram": {"count": 1, "auto_generated": {"count": 1, "ram_block1a0": {"count": 1}}}}}, "onchip_memory2_0": {"count": 4, "the_altsyncram": {"count": 4, "auto_generated": {"count": 4, "ram_block1a16": {"count": 1}, "ram_block1a24": {"count": 1}, "ram_block1a8": {"count": 1}, "ram_block1a0": {"count": 1}}}}, "jtag_uart_0": {"count": 4, "the_nios_sys_jtag_uart_0_scfifo_w": {"count": 2, "wfifo": {"count": 2, "auto_generated": {"count": 2, "dpfifo": {"count": 2, "FIFOram": {"count": 2, "altsyncram1": {"count": 2, "ram_block2a0": {"count": 2}}}}}}}, "the_nios_sys_jtag_uart_0_scfifo_r": {"count": 2, "rfifo": {"count": 2, "auto_generated": {"count": 2, "dpfifo": {"count": 2, "FIFOram": {"count": 2, "altsyncram1": {"count": 2, "ram_block2a0": {"count": 2}}}}}}}}}, "clk_clk": {"clk_clk~input": {"count": 1}}}