
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104615                       # Number of seconds simulated
sim_ticks                                104615269899                       # Number of ticks simulated
final_tick                               632559385911                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194000                       # Simulator instruction rate (inst/s)
host_op_rate                                   244830                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6128721                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902008                       # Number of bytes of host memory used
host_seconds                                 17069.68                       # Real time elapsed on the host
sim_insts                                  3311510541                       # Number of instructions simulated
sim_ops                                    4179169917                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1069824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2077824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       737280                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3890048                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1723264                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1723264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8358                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16233                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5760                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30391                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13463                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13463                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10226270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19861575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7047537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37184323                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15906                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15906                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17129                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              48941                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16472395                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16472395                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16472395                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10226270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19861575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7047537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53656718                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250875948                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20663589                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16892890                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011708                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8471250                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8111094                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2118860                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91087                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199000350                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             116096798                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20663589                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10229954                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24185053                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5583270                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4432191                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12190395                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2013176                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231155536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.615850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.960299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206970483     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1162035      0.50%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1770761      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2419560      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2483878      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2077533      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1181243      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1735992      0.75%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11354051      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231155536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082366                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462766                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196724418                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6727040                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24120781                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45598                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3537698                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3411428                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142239334                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1339                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3537698                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197280769                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1344843                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3980009                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23619371                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1392845                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     142148952                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          961                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        314886                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556605                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          752                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197532827                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    661574726                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    661574726                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26784222                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39203                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22534                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4053506                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13495342                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7403870                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       131285                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1663114                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141952216                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39191                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134637501                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27169                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16141643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     38363570                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5855                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231155536                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582454                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.271272                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174176983     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23270465     10.07%     85.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12019162      5.20%     90.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9026152      3.90%     94.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7020374      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2823670      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1795447      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       908536      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       114747      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231155536                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24179     10.18%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87016     36.63%     46.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126338     53.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112795804     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2088154      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12390374      9.20%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7346500      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134637501                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.536670                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             237533                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001764                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500695236                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    158133389                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132617292                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134875034                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       314205                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2227471                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          339                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       181457                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           95                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3537698                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1065837                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       127964                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141991408                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65059                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13495342                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7403870                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22523                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         94539                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          339                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1171974                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1143618                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315592                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132808488                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11683192                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1829009                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19027886                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18772034                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7344694                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.529379                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132617460                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132617292                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76335549                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204468471                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.528617                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373337                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19095156                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044711                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227617838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.539958                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389184                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177332366     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24812203     10.90%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9412877      4.14%     92.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4545293      2.00%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3781676      1.66%     96.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2248673      0.99%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1887904      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       842042      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2754804      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227617838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2754804                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366862245                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287536389                       # The number of ROB writes
system.switch_cpus0.timesIdled                3098400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19720412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.508759                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.508759                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.398603                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.398603                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598581933                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184012017                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132387647                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250875947                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22917423                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18561543                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2099159                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9053178                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8630747                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2573149                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94742                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    193641952                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127428511                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22917423                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11203896                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27910340                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6454184                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4110803                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12119050                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2099489                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229970755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.680995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.054322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       202060415     87.86%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2601404      1.13%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2036955      0.89%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4805982      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1034978      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1608652      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1234000      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          778494      0.34%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13809875      6.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229970755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091350                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.507934                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       191506077                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6309059                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27798439                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        92655                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4264521                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3955948                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        43741                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156308901                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75149                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4264521                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       192032239                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1628274                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3220559                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27333387                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1491771                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156164597                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        21508                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        287029                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       560151                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       183925                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219658621                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    728738403                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    728738403                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178197028                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        41461561                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39340                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22069                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4923799                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15186488                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7546775                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       140820                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1677566                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         155047413                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39317                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145569527                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       148780                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26043274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     54268099                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4797                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229970755                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.632991                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.304076                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167255667     72.73%     72.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26853447     11.68%     84.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13023263      5.66%     90.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8721107      3.79%     93.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8074474      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2714015      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2797672      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       396650      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       134460      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229970755                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         418030     58.87%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        146573     20.64%     79.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       145474     20.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122262948     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2204796      1.51%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17261      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13597344      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7487178      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145569527                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.580245                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             710077                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004878                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    521968666                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181130507                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141829721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146279604                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       364700                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3458758                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1070                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          503                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       212058                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4264521                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1051923                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99545                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    155086730                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        10303                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15186488                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7546775                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22057                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84009                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          503                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1138557                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1194932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2333489                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142914897                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13127475                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2654630                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20613216                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20254851                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7485741                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.569664                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141830713                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141829721                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83979762                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231935404                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.565338                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362083                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104394327                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128206359                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26881369                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2103049                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225706234                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.568023                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372789                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171879630     76.15%     76.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25329772     11.22%     87.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11059105      4.90%     92.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6280417      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4554806      2.02%     97.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1786062      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1383780      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       996384      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2436278      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225706234                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104394327                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128206359                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19062443                       # Number of memory references committed
system.switch_cpus1.commit.loads             11727726                       # Number of loads committed
system.switch_cpus1.commit.membars              17260                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18420776                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115518624                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2610091                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2436278                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           378357684                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          314440126                       # The number of ROB writes
system.switch_cpus1.timesIdled                3132922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20905192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104394327                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128206359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104394327                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.403157                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.403157                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.416119                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.416119                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       643698622                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197497518                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144321648                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34520                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               250875948                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22720004                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18414419                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2091635                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8919883                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8569358                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2462493                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98066                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    196541259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             126793665                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22720004                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11031851                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27881169                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6406109                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3740509                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12147101                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2084503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    232450466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.669974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.031522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       204569297     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1932711      0.83%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3513919      1.51%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3261591      1.40%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2089235      0.90%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1691158      0.73%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          974840      0.42%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1013090      0.44%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13404625      5.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    232450466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090563                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.505404                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       194544708                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5760652                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27815107                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        47895                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4282098                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3947342                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5431                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155557623                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        42931                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4282098                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       195049389                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1252491                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3366854                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27327509                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1172120                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     155424610                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        189465                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       507414                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    220414046                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    724051333                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    724051333                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    181179575                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39234470                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35677                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17838                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4343229                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14670758                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7592266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        86548                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1701910                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         154406818                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35676                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145690784                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       123421                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23496212                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49638314                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    232450466                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.626761                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299883                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    169662567     72.99%     72.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26541864     11.42%     84.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14292729      6.15%     90.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7278192      3.13%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8640566      3.72%     97.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2802229      1.21%     98.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2620226      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       462623      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       149470      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    232450466                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         438702     59.48%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        153482     20.81%     80.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       145318     19.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122516202     84.09%     84.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2087988      1.43%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17839      0.01%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13500547      9.27%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7568208      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145690784                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.580728                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             737502                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005062                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    524692957                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    177938931                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142552709                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146428286                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       284383                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2859512                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       109858                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4282098                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         849648                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       120689                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154442494                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         8858                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14670758                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7592266                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17838                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        105137                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          225                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1106336                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1169899                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2276235                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143604920                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13024521                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2085864                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20592563                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20264276                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7568042                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.572414                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142552748                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142552709                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82233196                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229207221                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.568220                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358772                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105518688                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129924693                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24518197                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2112961                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    228168368                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.569425                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.369145                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    173455172     76.02%     76.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25188351     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     13061810      5.72%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4195360      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5771051      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1933386      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1120279      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       989838      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2453121      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    228168368                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105518688                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129924693                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19293654                       # Number of memory references committed
system.switch_cpus2.commit.loads             11811246                       # Number of loads committed
system.switch_cpus2.commit.membars              17838                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18753235                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117052228                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2679727                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2453121                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           380158137                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          313167908                       # The number of ROB writes
system.switch_cpus2.timesIdled                3044179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18425482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105518688                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129924693                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105518688                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.377550                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.377550                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.420601                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.420601                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       645896089                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199459758                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143609215                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35676                       # number of misc regfile writes
system.l2.replacements                          30392                       # number of replacements
system.l2.tagsinuse                      32767.964822                       # Cycle average of tags in use
system.l2.total_refs                          1718503                       # Total number of references to valid blocks.
system.l2.sampled_refs                          63160                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.208724                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1170.816550                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.312177                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3611.767820                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.408933                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5510.019870                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.537026                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2480.035054                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7508.862115                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6858.121384                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5596.083893                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.035730                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000345                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.110222                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000318                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.168152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000322                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.075685                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.229152                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.209293                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.170779                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        44153                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        60411                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        35409                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  139973                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            57927                       # number of Writeback hits
system.l2.Writeback_hits::total                 57927                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        44153                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        60411                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        35409                       # number of demand (read+write) hits
system.l2.demand_hits::total                   139973                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        44153                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        60411                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        35409                       # number of overall hits
system.l2.overall_hits::total                  139973                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8351                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16233                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5760                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 30384                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8358                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16233                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5760                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30391                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8358                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16233                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5760                       # number of overall misses
system.l2.overall_misses::total                 30391                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1878342                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1373482641                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1886700                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2656346369                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2029547                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    963571697                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4999195296                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      1139345                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1139345                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1878342                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1374621986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1886700                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2656346369                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2029547                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    963571697                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5000334641                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1878342                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1374621986                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1886700                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2656346369                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2029547                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    963571697                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5000334641                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52504                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        76644                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        41169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              170357                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        57927                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             57927                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52511                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        76644                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        41169                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               170364                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52511                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        76644                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        41169                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              170364                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.159055                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.211797                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.139911                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.178355                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.159167                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.211797                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.139911                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.178389                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.159167                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.211797                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.139911                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.178389                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 144487.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164469.242127                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 145130.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163638.660075                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 144967.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 167286.752951                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164533.810427                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 162763.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 162763.571429                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 144487.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164467.813592                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 145130.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163638.660075                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 144967.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 167286.752951                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164533.402685                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 144487.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164467.813592                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 145130.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163638.660075                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 144967.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 167286.752951                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164533.402685                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13463                       # number of writebacks
system.l2.writebacks::total                     13463                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8351                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16233                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5760                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            30384                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30391                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30391                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1120238                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    886837431                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1128612                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1710510315                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1213144                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    628087656                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3228897396                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       730990                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       730990                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1120238                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    887568421                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1128612                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1710510315                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1213144                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    628087656                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3229628386                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1120238                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    887568421                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1128612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1710510315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1213144                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    628087656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3229628386                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.159055                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.211797                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.139911                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.178355                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.159167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.211797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.139911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.178389                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.159167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.211797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.139911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.178389                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86172.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106195.357562                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 86816.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105372.408982                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 86653.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109042.995833                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106269.661532                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 104427.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104427.142857                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 86172.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106193.876645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 86816.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105372.408982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 86653.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109042.995833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106269.237143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 86172.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106193.876645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 86816.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105372.408982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 86653.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109042.995833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106269.237143                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996204                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012198000                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053139.959432                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996204                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12190378                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12190378                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12190378                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12190378                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12190378                       # number of overall hits
system.cpu0.icache.overall_hits::total       12190378                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2600559                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2600559                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2600559                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2600559                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2600559                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2600559                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12190395                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12190395                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12190395                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12190395                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12190395                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12190395                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 152974.058824                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 152974.058824                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 152974.058824                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 152974.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 152974.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 152974.058824                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1997522                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1997522                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1997522                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1997522                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1997522                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1997522                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 153655.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 153655.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 153655.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 153655.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 153655.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 153655.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52511                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171842583                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52767                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3256.629769                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.363113                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.636887                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911575                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088425                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8574291                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8574291                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185215                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185215                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17497                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17497                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15759506                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15759506                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15759506                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15759506                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       149426                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       149426                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2846                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2846                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152272                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152272                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152272                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152272                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15031202790                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15031202790                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    415262142                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    415262142                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15446464932                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15446464932                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15446464932                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15446464932                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8723717                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8723717                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15911778                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15911778                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15911778                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15911778                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017129                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017129                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000396                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000396                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009570                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009570                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009570                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009570                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 100592.954305                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 100592.954305                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 145910.801827                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 145910.801827                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 101439.955685                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 101439.955685                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 101439.955685                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 101439.955685                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1033804                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 103380.400000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24739                       # number of writebacks
system.cpu0.dcache.writebacks::total            24739                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        96922                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        96922                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2839                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2839                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        99761                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        99761                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        99761                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        99761                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52504                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52504                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            7                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52511                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52511                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52511                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52511                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4352274431                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4352274431                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1197445                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1197445                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4353471876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4353471876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4353471876                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4353471876                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003300                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003300                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003300                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003300                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82894.149608                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82894.149608                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 171063.571429                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 171063.571429                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82905.903068                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82905.903068                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82905.903068                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82905.903068                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997307                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013982306                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2065137.079430                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997307                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12119035                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12119035                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12119035                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12119035                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12119035                       # number of overall hits
system.cpu1.icache.overall_hits::total       12119035                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2394295                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2394295                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2394295                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2394295                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2394295                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2394295                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12119050                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12119050                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12119050                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12119050                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12119050                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12119050                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 159619.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 159619.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 159619.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 159619.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 159619.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 159619.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1994600                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1994600                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1994600                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1994600                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1994600                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1994600                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 153430.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 153430.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 153430.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 153430.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 153430.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 153430.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 76643                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180494752                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 76899                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2347.166439                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.084780                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.915220                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902675                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097325                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9837508                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9837508                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7300196                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7300196                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21899                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21899                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17260                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17260                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17137704                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17137704                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17137704                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17137704                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       182914                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       182914                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       182914                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        182914                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       182914                       # number of overall misses
system.cpu1.dcache.overall_misses::total       182914                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18550425292                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18550425292                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18550425292                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18550425292                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18550425292                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18550425292                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10020422                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10020422                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7300196                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7300196                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17320618                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17320618                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17320618                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17320618                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018254                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018254                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010560                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010560                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010560                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010560                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 101416.104246                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101416.104246                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 101416.104246                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101416.104246                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 101416.104246                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101416.104246                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22255                       # number of writebacks
system.cpu1.dcache.writebacks::total            22255                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       106270                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       106270                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       106270                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       106270                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       106270                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       106270                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        76644                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        76644                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        76644                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        76644                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        76644                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        76644                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6775941396                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6775941396                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6775941396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6775941396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6775941396                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6775941396                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007649                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007649                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004425                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004425                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004425                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004425                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88407.982308                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88407.982308                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88407.982308                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88407.982308                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88407.982308                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88407.982308                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996564                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1011896612                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2185521.840173                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996564                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12147085                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12147085                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12147085                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12147085                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12147085                       # number of overall hits
system.cpu2.icache.overall_hits::total       12147085                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2559966                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2559966                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2559966                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2559966                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2559966                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2559966                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12147101                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12147101                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12147101                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12147101                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12147101                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12147101                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159997.875000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159997.875000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159997.875000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159997.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159997.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159997.875000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2160521                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2160521                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2160521                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2160521                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2160521                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2160521                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 154322.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 154322.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 154322.928571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 154322.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 154322.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 154322.928571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41169                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168955425                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41425                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4078.585999                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.717422                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.282578                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.909052                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.090948                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9786097                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9786097                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7448519                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7448519                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17838                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17838                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17838                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17838                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17234616                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17234616                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17234616                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17234616                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       123946                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       123946                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       123946                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        123946                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       123946                       # number of overall misses
system.cpu2.dcache.overall_misses::total       123946                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12603684298                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12603684298                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12603684298                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12603684298                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12603684298                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12603684298                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9910043                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9910043                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7448519                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7448519                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17838                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17838                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17358562                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17358562                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17358562                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17358562                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012507                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012507                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007140                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007140                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007140                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007140                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 101686.898311                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101686.898311                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 101686.898311                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101686.898311                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 101686.898311                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101686.898311                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10933                       # number of writebacks
system.cpu2.dcache.writebacks::total            10933                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82777                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82777                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82777                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82777                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82777                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82777                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41169                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41169                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41169                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41169                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41169                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41169                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3326953034                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3326953034                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3326953034                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3326953034                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3326953034                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3326953034                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004154                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004154                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002372                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002372                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 80812.092448                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 80812.092448                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 80812.092448                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 80812.092448                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 80812.092448                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 80812.092448                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
