{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1640334028027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1640334028027 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "USB_BISS 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"USB_BISS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640334028043 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1640334028073 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1640334028074 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[0\] 7 95 0 0 " "Implementing clock multiplication of 7, clock division of 95, and phase shift of 0 degrees (0 ps) for pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll3m7_altpll.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/db/pll3m7_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1640334028124 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[1\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll3m7_altpll.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/db/pll3m7_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1640334028124 ""}  } { { "db/pll3m7_altpll.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/db/pll3m7_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1640334028124 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640334028259 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1640334028265 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640334028409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640334028409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640334028409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640334028409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640334028409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640334028409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640334028409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640334028409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640334028409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640334028409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640334028409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640334028409 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640334028409 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640334028409 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 4606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640334028416 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 4608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640334028416 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 4610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640334028416 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 4612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640334028416 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 4614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640334028416 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 4616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640334028416 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 4618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640334028416 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 4620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640334028416 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1640334028416 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640334028416 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640334028416 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640334028416 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1640334028416 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1640334028419 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1640334029725 ""}
{ "Info" "ISTA_SDC_FOUND" "USB_BISS.SDC " "Reading SDC File: 'USB_BISS.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1640334029727 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 95 -multiply_by 7 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 95 -multiply_by 7 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1640334029732 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1640334029732 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1640334029732 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1640334029732 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_en~2\|combout " "Node \"uart_1\|TX_en~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029736 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_en~12\|datac " "Node \"uart_1\|TX_en~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029736 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_en~12\|combout " "Node \"uart_1\|TX_en~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029736 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_en~2\|datad " "Node \"uart_1\|TX_en~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029736 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 285 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029736 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[7\]~66\|combout " "Node \"uart_1\|TX_cou\[7\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029737 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~147\|dataa " "Node \"uart_1\|TX_cou~147\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029737 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~147\|combout " "Node \"uart_1\|TX_cou~147\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029737 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[7\]~66\|datad " "Node \"uart_1\|TX_cou\[7\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029737 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029737 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[8\]~62\|combout " "Node \"uart_1\|TX_cou\[8\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~148\|dataa " "Node \"uart_1\|TX_cou~148\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~148\|combout " "Node \"uart_1\|TX_cou~148\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[8\]~62\|datad " "Node \"uart_1\|TX_cou\[8\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029738 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[9\]~58\|combout " "Node \"uart_1\|TX_cou\[9\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~149\|dataa " "Node \"uart_1\|TX_cou~149\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~149\|combout " "Node \"uart_1\|TX_cou~149\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[9\]~58\|datad " "Node \"uart_1\|TX_cou\[9\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029738 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[10\]~54\|combout " "Node \"uart_1\|TX_cou\[10\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~150\|dataa " "Node \"uart_1\|TX_cou~150\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~150\|combout " "Node \"uart_1\|TX_cou~150\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[10\]~54\|datad " "Node \"uart_1\|TX_cou\[10\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029738 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[11\]~50\|combout " "Node \"uart_1\|TX_cou\[11\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~151\|dataa " "Node \"uart_1\|TX_cou~151\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~151\|combout " "Node \"uart_1\|TX_cou~151\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[11\]~50\|datad " "Node \"uart_1\|TX_cou\[11\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029738 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[12\]~46\|combout " "Node \"uart_1\|TX_cou\[12\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~152\|dataa " "Node \"uart_1\|TX_cou~152\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~152\|combout " "Node \"uart_1\|TX_cou~152\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[12\]~46\|datad " "Node \"uart_1\|TX_cou\[12\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029738 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[13\]~42\|combout " "Node \"uart_1\|TX_cou\[13\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~153\|dataa " "Node \"uart_1\|TX_cou~153\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~153\|combout " "Node \"uart_1\|TX_cou~153\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[13\]~42\|datad " "Node \"uart_1\|TX_cou\[13\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029738 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029738 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[14\]~38\|combout " "Node \"uart_1\|TX_cou\[14\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~154\|dataa " "Node \"uart_1\|TX_cou~154\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~154\|combout " "Node \"uart_1\|TX_cou~154\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[14\]~38\|datad " "Node \"uart_1\|TX_cou\[14\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029739 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[15\]~34\|combout " "Node \"uart_1\|TX_cou\[15\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~155\|dataa " "Node \"uart_1\|TX_cou~155\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~155\|combout " "Node \"uart_1\|TX_cou~155\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[15\]~34\|datad " "Node \"uart_1\|TX_cou\[15\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029739 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[16\]~30\|combout " "Node \"uart_1\|TX_cou\[16\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~156\|dataa " "Node \"uart_1\|TX_cou~156\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~156\|combout " "Node \"uart_1\|TX_cou~156\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[16\]~30\|datad " "Node \"uart_1\|TX_cou\[16\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029739 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[17\]~26\|combout " "Node \"uart_1\|TX_cou\[17\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~157\|dataa " "Node \"uart_1\|TX_cou~157\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~157\|combout " "Node \"uart_1\|TX_cou~157\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[17\]~26\|datad " "Node \"uart_1\|TX_cou\[17\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029739 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[18\]~22\|combout " "Node \"uart_1\|TX_cou\[18\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~158\|dataa " "Node \"uart_1\|TX_cou~158\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~158\|combout " "Node \"uart_1\|TX_cou~158\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[18\]~22\|datad " "Node \"uart_1\|TX_cou\[18\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029739 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[19\]~18\|combout " "Node \"uart_1\|TX_cou\[19\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~159\|dataa " "Node \"uart_1\|TX_cou~159\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~159\|combout " "Node \"uart_1\|TX_cou~159\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[19\]~18\|datad " "Node \"uart_1\|TX_cou\[19\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029739 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[20\]~14\|combout " "Node \"uart_1\|TX_cou\[20\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~160\|dataa " "Node \"uart_1\|TX_cou~160\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~160\|combout " "Node \"uart_1\|TX_cou~160\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[20\]~14\|datad " "Node \"uart_1\|TX_cou\[20\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029739 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[21\]~10\|combout " "Node \"uart_1\|TX_cou\[21\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~161\|dataa " "Node \"uart_1\|TX_cou~161\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~161\|combout " "Node \"uart_1\|TX_cou~161\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[21\]~10\|datad " "Node \"uart_1\|TX_cou\[21\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029739 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[22\]~6\|combout " "Node \"uart_1\|TX_cou\[22\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~162\|dataa " "Node \"uart_1\|TX_cou~162\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~162\|combout " "Node \"uart_1\|TX_cou~162\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[22\]~6\|datad " "Node \"uart_1\|TX_cou\[22\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029739 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[23\]~2\|combout " "Node \"uart_1\|TX_cou\[23\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~163\|dataa " "Node \"uart_1\|TX_cou~163\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~163\|combout " "Node \"uart_1\|TX_cou~163\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[23\]~2\|datad " "Node \"uart_1\|TX_cou\[23\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029739 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029739 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[0\]~94\|combout " "Node \"uart_1\|TX_cou\[0\]~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~145\|dataa " "Node \"uart_1\|TX_cou~145\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~145\|combout " "Node \"uart_1\|TX_cou~145\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~146\|datab " "Node \"uart_1\|TX_cou~146\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou~146\|combout " "Node \"uart_1\|TX_cou~146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[0\]~94\|datad " "Node \"uart_1\|TX_cou\[0\]~94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 287 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029740 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[1\]~90\|combout " "Node \"uart_1\|TX_cou\[1\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~6\|datac " "Node \"uart_1\|Add2~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~6\|combout " "Node \"uart_1\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~7\|dataa " "Node \"uart_1\|Add2~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~7\|combout " "Node \"uart_1\|Add2~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[1\]~90\|datad " "Node \"uart_1\|TX_cou\[1\]~90\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 313 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029740 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[2\]~86\|combout " "Node \"uart_1\|TX_cou\[2\]~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~0\|dataa " "Node \"uart_1\|Add2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~0\|combout " "Node \"uart_1\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~5\|datab " "Node \"uart_1\|Add2~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~5\|combout " "Node \"uart_1\|Add2~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[2\]~86\|datad " "Node \"uart_1\|TX_cou\[2\]~86\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 313 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029740 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[3\]~82\|combout " "Node \"uart_1\|TX_cou\[3\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~10\|datac " "Node \"uart_1\|Add2~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~10\|combout " "Node \"uart_1\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~11\|dataa " "Node \"uart_1\|Add2~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~11\|combout " "Node \"uart_1\|Add2~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[3\]~82\|datad " "Node \"uart_1\|TX_cou\[3\]~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 313 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029740 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[4\]~78\|combout " "Node \"uart_1\|TX_cou\[4\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~14\|datac " "Node \"uart_1\|Add2~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~14\|combout " "Node \"uart_1\|Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~15\|dataa " "Node \"uart_1\|Add2~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~15\|combout " "Node \"uart_1\|Add2~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[4\]~78\|datad " "Node \"uart_1\|TX_cou\[4\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 313 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029740 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[5\]~74\|combout " "Node \"uart_1\|TX_cou\[5\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~18\|datac " "Node \"uart_1\|Add2~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~18\|combout " "Node \"uart_1\|Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~19\|dataa " "Node \"uart_1\|Add2~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~19\|combout " "Node \"uart_1\|Add2~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[5\]~74\|datad " "Node \"uart_1\|TX_cou\[5\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 313 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029740 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[6\]~70\|combout " "Node \"uart_1\|TX_cou\[6\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~22\|datac " "Node \"uart_1\|Add2~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~22\|combout " "Node \"uart_1\|Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~23\|dataa " "Node \"uart_1\|Add2~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|Add2~23\|combout " "Node \"uart_1\|Add2~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""} { "Warning" "WSTA_SCC_NODE" "uart_1\|TX_cou\[6\]~70\|datad " "Node \"uart_1\|TX_cou\[6\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640334029740 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 313 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640334029740 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "slow_clk_div\[20\] " "Node: slow_clk_div\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Slow_angle\[0\] slow_clk_div\[20\] " "Register Slow_angle\[0\] is being clocked by slow_clk_div\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640334029744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1640334029744 "|USB_BISS|slow_clk_div[20]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:uart_1\|tx_clk_cou\[2\] " "Node: UART:uart_1\|tx_clk_cou\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart_1\|TX_buf\[2\] UART:uart_1\|tx_clk_cou\[2\] " "Register UART:uart_1\|TX_buf\[2\] is being clocked by UART:uart_1\|tx_clk_cou\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640334029744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1640334029744 "|USB_BISS|UART:uart_1|tx_clk_cou[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:uart_1\|TX_start " "Node: UART:uart_1\|TX_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch UART:uart_1\|TX_cou\[3\]~81 UART:uart_1\|TX_start " "Latch UART:uart_1\|TX_cou\[3\]~81 is being clocked by UART:uart_1\|TX_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640334029744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1640334029744 "|USB_BISS|UART:uart_1|TX_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BISS_read_end " "Node: BISS_read_end was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UART:uart_1\|BISS_read_cou\[3\] BISS_read_end " "Register UART:uart_1\|BISS_read_cou\[3\] is being clocked by BISS_read_end" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640334029744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1640334029744 "|USB_BISS|BISS_read_end"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MA_sync_start " "Node: MA_sync_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register BISS_read_end MA_sync_start " "Register BISS_read_end is being clocked by MA_sync_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640334029744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1640334029744 "|USB_BISS|MA_sync_start"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1640334029752 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1640334029753 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640334029753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640334029753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640334029753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640334029753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640334029753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 271.428 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 271.428 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640334029753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  12.500 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640334029753 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1640334029753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640334029881 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slow_clk_div\[20\] " "Destination node slow_clk_div\[20\]" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029881 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640334029881 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 4597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640334029881 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640334029881 ""}  } { { "db/pll3m7_altpll.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/db/pll3m7_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640334029881 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll3m7:pll_1\|altpll:altpll_component\|pll3m7_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640334029881 ""}  } { { "db/pll3m7_altpll.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/db/pll3m7_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640334029881 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BISS_read_end  " "Automatically promoted node BISS_read_end " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640334029881 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BISS_read_end~4 " "Destination node BISS_read_end~4" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 4376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029881 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640334029881 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640334029881 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MA_clk  " "Automatically promoted node MA_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640334029881 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MA_sync_start " "Destination node MA_sync_start" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029881 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640334029881 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640334029881 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MA_sync_start  " "Automatically promoted node MA_sync_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640334029881 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MA_sync_cou\[0\]~14 " "Destination node MA_sync_cou\[0\]~14" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 2945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029881 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCD_start~0 " "Destination node SCD_start~0" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 2821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029881 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NO_ACK~6 " "Destination node NO_ACK~6" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 2898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029881 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NO_ACK~7 " "Destination node NO_ACK~7" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 2899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029881 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NO_ACK~8 " "Destination node NO_ACK~8" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 2903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029881 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MA_sync_start~0 " "Destination node MA_sync_start~0" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 2944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029881 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NO_ACK~11 " "Destination node NO_ACK~11" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 2997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029881 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MA_cou\[13\]~0 " "Destination node MA_cou\[13\]~0" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 2998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029881 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MA_sync~1 " "Destination node MA_sync~1" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 3231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029881 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BISS_read_end " "Destination node BISS_read_end" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029881 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640334029881 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640334029881 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_1\|TX_start  " "Automatically promoted node UART:uart_1\|TX_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|tx_clk_cou\[3\]~17 " "Destination node UART:uart_1\|tx_clk_cou\[3\]~17" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 3557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[2\]~86 " "Destination node UART:uart_1\|TX_cou\[2\]~86" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 2004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[1\]~90 " "Destination node UART:uart_1\|TX_cou\[1\]~90" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 2008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[0\]~94 " "Destination node UART:uart_1\|TX_cou\[0\]~94" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 2012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[3\]~82 " "Destination node UART:uart_1\|TX_cou\[3\]~82" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 2000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[4\]~78 " "Destination node UART:uart_1\|TX_cou\[4\]~78" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 1996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[5\]~74 " "Destination node UART:uart_1\|TX_cou\[5\]~74" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 1992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[6\]~70 " "Destination node UART:uart_1\|TX_cou\[6\]~70" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 1988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[7\]~66 " "Destination node UART:uart_1\|TX_cou\[7\]~66" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 1984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|TX_cou\[8\]~62 " "Destination node UART:uart_1\|TX_cou\[8\]~62" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 1980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1640334029882 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640334029882 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 267 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640334029882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slow_clk_div\[20\]  " "Automatically promoted node slow_clk_div\[20\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slow_clk_div\[20\]~58 " "Destination node slow_clk_div\[20\]~58" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640334029882 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640334029882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_1\|tx_clk_cou\[2\]  " "Automatically promoted node UART:uart_1\|tx_clk_cou\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|tx_clk_cou\[2\]~11 " "Destination node UART:uart_1\|tx_clk_cou\[2\]~11" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 3549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|LessThan2~0 " "Destination node UART:uart_1\|LessThan2~0" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 322 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 3555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640334029882 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 321 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640334029882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:uart_1\|BISS_start  " "Automatically promoted node UART:uart_1\|BISS_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CDM " "Destination node CDM" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CDM_shift\[15\]~10 " "Destination node CDM_shift\[15\]~10" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 3925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BISS_adr_cou\[5\]~9 " "Destination node BISS_adr_cou\[5\]~9" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 3964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|BISS_start~0 " "Destination node UART:uart_1\|BISS_start~0" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 269 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 3975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|BISS_RX~849 " "Destination node UART:uart_1\|BISS_RX~849" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 283 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 3997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|BISS_RX~851 " "Destination node UART:uart_1\|BISS_RX~851" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 283 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 3999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|BISS_RX~853 " "Destination node UART:uart_1\|BISS_RX~853" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 283 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 4001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|BISS_RX~855 " "Destination node UART:uart_1\|BISS_RX~855" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 283 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 4003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|BISS_RX~856 " "Destination node UART:uart_1\|BISS_RX~856" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 283 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 4004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:uart_1\|BISS_RX~857 " "Destination node UART:uart_1\|BISS_RX~857" {  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 283 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 4005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640334029882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1640334029882 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640334029882 ""}  } { { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 269 -1 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640334029882 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1640334030437 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640334030439 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640334030439 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640334030443 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640334030447 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1640334030450 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1640334030510 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Embedded multiplier block " "Packed 24 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1640334030513 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Created 2 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1640334030513 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640334030513 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640334030883 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1640334030901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640334032393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640334032780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640334032812 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640334033527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640334033527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640334034460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1640334036390 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640334036390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1640334036622 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1640334036622 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1640334036622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640334036626 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640334036826 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640334036844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640334037807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640334037808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640334039143 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640334040222 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "68 MAX 10 " "68 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[0\] 3.3-V LVTTL V10 " "Pin AGPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[0\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[1\] 3.3-V LVTTL W10 " "Pin AGPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[1\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[2\] 3.3-V LVTTL V9 " "Pin AGPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[2\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[3\] 3.3-V LVTTL W9 " "Pin AGPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[3\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[4\] 3.3-V LVTTL V8 " "Pin AGPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[4\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[5\] 3.3-V LVTTL W8 " "Pin AGPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[5\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[6\] 3.3-V LVTTL V7 " "Pin AGPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[6\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[7\] 3.3-V LVTTL W7 " "Pin AGPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[7\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[8\] 3.3-V LVTTL W6 " "Pin AGPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[8\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[9\] 3.3-V LVTTL V5 " "Pin AGPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[9\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[26\] 3.3-V LVTTL AA7 " "Pin AGPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[26\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[27\] 3.3-V LVTTL Y6 " "Pin AGPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[27\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[28\] 3.3-V LVTTL AA6 " "Pin AGPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[28\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[29\] 3.3-V LVTTL Y5 " "Pin AGPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[29\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[30\] 3.3-V LVTTL AA5 " "Pin AGPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[30\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[31\] 3.3-V LVTTL Y4 " "Pin AGPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[31\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[32\] 3.3-V LVTTL AB3 " "Pin AGPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[32] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[32\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[33\] 3.3-V LVTTL Y3 " "Pin AGPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[33] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[33\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[34\] 3.3-V LVTTL AB2 " "Pin AGPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[34] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[34\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[35\] 3.3-V LVTTL AA2 " "Pin AGPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[35] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[35\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[10\] 3.3-V LVTTL W5 " "Pin AGPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[10\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[11\] 3.3-V LVTTL AA15 " "Pin AGPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[11\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[12\] 3.3-V LVTTL AA14 " "Pin AGPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[12\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[13\] 3.3-V LVTTL W13 " "Pin AGPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[13\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[14\] 3.3-V LVTTL W12 " "Pin AGPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[14\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[15\] 3.3-V LVTTL AB13 " "Pin AGPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[15\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[16\] 3.3-V LVTTL AB12 " "Pin AGPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[16\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[17\] 3.3-V LVTTL Y11 " "Pin AGPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[17\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[18\] 3.3-V LVTTL AB11 " "Pin AGPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[18\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[19\] 3.3-V LVTTL W11 " "Pin AGPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[19\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[20\] 3.3-V LVTTL AB10 " "Pin AGPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[20\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[21\] 3.3-V LVTTL AA10 " "Pin AGPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[21\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[22\] 3.3-V LVTTL AA9 " "Pin AGPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[22\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[23\] 3.3-V LVTTL Y8 " "Pin AGPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[23\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[24\] 3.3-V LVTTL AA8 " "Pin AGPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[24\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AGPIO\[25\] 3.3-V LVTTL Y7 " "Pin AGPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[25\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1640334040921 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1640334040921 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "53 " "Following 53 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[0\] a permanently disabled " "Pin AGPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[0\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[1\] a permanently disabled " "Pin AGPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[1\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[2\] a permanently disabled " "Pin AGPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[2\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[3\] a permanently disabled " "Pin AGPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[3\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[4\] a permanently disabled " "Pin AGPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[4\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[5\] a permanently disabled " "Pin AGPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[5\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[6\] a permanently disabled " "Pin AGPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[6\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[7\] a permanently disabled " "Pin AGPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[7\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[8\] a permanently disabled " "Pin AGPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[8\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[9\] a permanently disabled " "Pin AGPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[9\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[26\] a permanently disabled " "Pin AGPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[26\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[27\] a permanently disabled " "Pin AGPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[27\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[28\] a permanently disabled " "Pin AGPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[28\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[29\] a permanently disabled " "Pin AGPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[29\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[30\] a permanently disabled " "Pin AGPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[30\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[31\] a permanently disabled " "Pin AGPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[31\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[32\] a permanently disabled " "Pin AGPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[32] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[32\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[33\] a permanently disabled " "Pin AGPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[33] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[33\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[34\] a permanently disabled " "Pin AGPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[34] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[34\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[35\] a permanently disabled " "Pin AGPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[35] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[35\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently enabled " "Pin ARDUINO_IO\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[10\] a permanently enabled " "Pin AGPIO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[10\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[11\] a permanently enabled " "Pin AGPIO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[11\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[12\] a permanently enabled " "Pin AGPIO\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[12\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[13\] a permanently enabled " "Pin AGPIO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[13\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[14\] a permanently enabled " "Pin AGPIO\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[14\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[15\] a permanently enabled " "Pin AGPIO\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[15\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[16\] a permanently enabled " "Pin AGPIO\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[16\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[17\] a permanently enabled " "Pin AGPIO\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[17\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[18\] a permanently enabled " "Pin AGPIO\[18\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[18\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[19\] a permanently enabled " "Pin AGPIO\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[19\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[20\] a permanently enabled " "Pin AGPIO\[20\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[20\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[21\] a permanently enabled " "Pin AGPIO\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[21\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[22\] a permanently enabled " "Pin AGPIO\[22\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[22\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[23\] a permanently enabled " "Pin AGPIO\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[23\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[24\] a permanently enabled " "Pin AGPIO\[24\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[24\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AGPIO\[25\] a permanently enabled " "Pin AGPIO\[25\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AGPIO[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AGPIO\[25\]" } } } } { "usb_biss.v" "" { Text "D:/git/BISS-C/DE10-Lite/Qaurtus/usb_biss.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/git/BISS-C/DE10-Lite/Qaurtus/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640334040924 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1640334040924 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\Users\\Cujo\\Documents\\quartus\\Lic_Q18+IP.dat; FlexNet Licensing error:-8,523 " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\Users\\Cujo\\Documents\\quartus\\Lic_Q18+IP.dat; FlexNet Licensing error:-8,523." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1640334041038 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\Users\\Cujo\\Documents\\quartus\\Lic_Q18+IP.dat; FlexNet Licensing error:-8,523 " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\Users\\Cujo\\Documents\\quartus\\Lic_Q18+IP.dat; FlexNet Licensing error:-8,523." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1640334041045 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git/BISS-C/DE10-Lite/Qaurtus/USB_BISS.fit.smsg " "Generated suppressed messages file D:/git/BISS-C/DE10-Lite/Qaurtus/USB_BISS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640334041095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 152 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5679 " "Peak virtual memory: 5679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640334041687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 11:20:41 2021 " "Processing ended: Fri Dec 24 11:20:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640334041687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640334041687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640334041687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640334041687 ""}
