

================================================================
== Vitis HLS Report for 'snn_mnist_hls'
================================================================
* Date:           Sat Oct  4 18:24:33 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        snn_n-mnist_resource_opt
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.738 ns|     0.68 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      145|     1998|  0.362 us|  4.995 us|  146|  1999|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+----------+-----+------+---------+
        |                                                                          |                                                               |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                                 Instance                                 |                             Module                            |   min   |   max   |    min    |    max   | min |  max |   Type  |
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+----------+-----+------+---------+
        |grp_lif_layer_128_784_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s_fu_760  |lif_layer_128_784_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s  |      129|     1702|   0.323 us|  4.255 us|  129|  1702|       no|
        |grp_lif_layer_10_128_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s_fu_1279  |lif_layer_10_128_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s   |       11|      272|  27.500 ns|  0.680 us|   11|   272|       no|
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+----------+-----+------+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- write_output  |        1|       19|         2|          -|          -|  0 ~ 10|        no|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        1|     -|     256|     118|    -|
|Instance         |      138|     -|   15367|   18342|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     152|    -|
|Register         |        -|     -|      10|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      139|     0|   15633|   18614|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       12|     0|       3|       9|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-------+-------+-----+
    |                                 Instance                                 |                             Module                            | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-------+-------+-----+
    |grp_lif_layer_10_128_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s_fu_1279  |lif_layer_10_128_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s   |       10|   0|   1144|   1401|    0|
    |grp_lif_layer_128_784_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s_fu_760  |lif_layer_128_784_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s  |      128|   0|  14223|  16941|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                     |                                                               |      138|   0|  15367|  18342|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+-----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+-----+----+-----+------+-----+---------+
    |out1_fifo_U  |        1|  157|   0|    -|   128|   10|     1280|
    |out2_fifo_U  |        0|   99|   0|    -|    10|   10|      100|
    +-------------+---------+-----+----+-----+------+-----+---------+
    |Total        |        1|  256|   0|    0|   138|   20|     1380|
    +-------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |grp_nbreadreq_fu_638_p3  |       and|   0|  0|   2|           1|           0|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|   2|           1|           0|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  43|          8|    1|          8|
    |out1_read                |   9|          2|    1|          2|
    |out1_write               |   9|          2|    1|          2|
    |out2_write               |   9|          2|    1|          2|
    |output_r_address0_local  |  37|          7|    4|         28|
    |output_r_address1_local  |  31|          6|    4|         24|
    |output_r_d0_local        |  14|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 152|         30|   13|         69|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                          Name                                         | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                              |  7|   0|    7|          0|
    |grp_lif_layer_10_128_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s_fu_1279_ap_start_reg  |  1|   0|    1|          0|
    |grp_lif_layer_128_784_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s_fu_760_ap_start_reg  |  1|   0|    1|          0|
    |tmp_reg_1343                                                                           |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                  | 10|   0|   10|          0|
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  snn_mnist_hls|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  snn_mnist_hls|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  snn_mnist_hls|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  snn_mnist_hls|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  snn_mnist_hls|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  snn_mnist_hls|  return value|
|input_r_dout       |   in|   10|     ap_fifo|        input_r|       pointer|
|input_r_empty_n    |   in|    1|     ap_fifo|        input_r|       pointer|
|input_r_read       |  out|    1|     ap_fifo|        input_r|       pointer|
|output_r_address0  |  out|    4|   ap_memory|       output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|       output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|       output_r|         array|
|output_r_d0        |  out|    1|   ap_memory|       output_r|         array|
|output_r_address1  |  out|    4|   ap_memory|       output_r|         array|
|output_r_ce1       |  out|    1|   ap_memory|       output_r|         array|
|output_r_we1       |  out|    1|   ap_memory|       output_r|         array|
|output_r_d1        |  out|    1|   ap_memory|       output_r|         array|
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 7 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.62>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out1 = alloca i64 1" [snn.cpp:11]   --->   Operation 8 'alloca' 'out1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 128> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out2 = alloca i64 1" [snn.cpp:12]   --->   Operation 9 'alloca' 'out2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 10> <FIFO>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln19 = call void @lif_layer<128, 784, stream<ap_uint<10>, 0>, stream<ap_uint<10>, 0>, 1>, i10 %input_r, i10 %out1, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_9, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_8, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_7, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_5, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_4, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_3, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_2, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_1, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_117, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_128, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_95, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_86, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_85, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_84, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_83, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_82, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_81, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_80, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_79, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_78, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_77, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_76, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_75, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_74, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_73, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_72, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_71, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_70, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_69, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_68, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_67, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_66, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_65, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_64, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_63, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_62, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_61, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_60, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_59, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_58, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_57, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_56, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_55, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_54, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_53, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_52, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_51, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_50, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_49, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_48, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_47, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_46, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_45, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_44, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_43, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_42, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_41, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_40, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_39, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_38, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_37, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_36, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_35, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_34, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_33, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_32, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_31, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_30, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_29, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_28, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_27, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_26, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_25, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_24, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_23, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_22, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_21, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_20, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_19, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_18, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_17, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_16, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_15, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_14, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_13, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_12, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_11, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_10, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_9, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_8, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_7, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_6, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_5, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_4, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_3, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_2, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_1, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_118, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_119, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_120, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_121, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_122, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_123, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_124, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_125, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_126, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_127, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_129, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_130, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_131, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_132, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_133, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_134, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_99, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_98, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_97, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_96, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_94, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_93, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_92, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_91, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_90, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_89, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_88, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_87, i11 %weights_0_0, i11 %weights_0_1, i11 %weights_0_2, i10 %weights_0_3, i11 %weights_0_4, i12 %weights_0_5, i11 %weights_0_6, i10 %weights_0_7, i11 %weights_0_8, i11 %weights_0_9, i11 %weights_0_10, i10 %weights_0_11, i10 %weights_0_12, i11 %weights_0_13, i11 %weights_0_14, i11 %weights_0_15, i11 %weights_0_16, i11 %weights_0_17, i11 %weights_0_18, i11 %weights_0_19, i12 %weights_0_20, i11 %weights_0_21, i11 %weights_0_22, i11 %weights_0_23, i10 %weights_0_24, i12 %weights_0_25, i11 %weights_0_26, i11 %weights_0_27, i10 %weights_0_28, i11 %weights_0_29, i11 %weights_0_30, i12 %weights_0_31, i11 %weights_0_32, i11 %weights_0_33, i10 %weights_0_34, i11 %weights_0_35, i10 %weights_0_36, i11 %weights_0_37, i11 %weights_0_38, i11 %weights_0_39, i11 %weights_0_40, i10 %weights_0_41, i11 %weights_0_42, i11 %weights_0_43, i11 %weights_0_44, i11 %weights_0_45, i11 %weights_0_46, i10 %weights_0_47, i11 %weights_0_48, i10 %weights_0_49, i11 %weights_0_50, i11 %weights_0_51, i12 %weights_0_52, i11 %weights_0_53, i11 %weights_0_54, i11 %weights_0_55, i11 %weights_0_56, i11 %weights_0_57, i11 %weights_0_58, i11 %weights_0_59, i11 %weights_0_60, i10 %weights_0_61, i11 %weights_0_62, i12 %weights_0_63, i11 %weights_0_64, i12 %weights_0_65, i11 %weights_0_66, i11 %weights_0_67, i11 %weights_0_68, i11 %weights_0_69, i11 %weights_0_70, i11 %weights_0_71, i11 %weights_0_72, i11 %weights_0_73, i11 %weights_0_74, i11 %weights_0_75, i12 %weights_0_76, i11 %weights_0_77, i11 %weights_0_78, i12 %weights_0_79, i10 %weights_0_80, i11 %weights_0_81, i11 %weights_0_82, i11 %weights_0_83, i11 %weights_0_84, i11 %weights_0_85, i11 %weights_0_86, i11 %weights_0_87, i11 %weights_0_88, i11 %weights_0_89, i11 %weights_0_90, i11 %weights_0_91, i11 %weights_0_92, i11 %weights_0_93, i11 %weights_0_94, i11 %weights_0_95, i11 %weights_0_96, i11 %weights_0_97, i11 %weights_0_98, i12 %weights_0_99, i12 %weights_0_100, i11 %weights_0_101, i11 %weights_0_102, i11 %weights_0_103, i10 %weights_0_104, i10 %weights_0_105, i11 %weights_0_106, i12 %weights_0_107, i11 %weights_0_108, i11 %weights_0_109, i10 %weights_0_110, i11 %weights_0_111, i11 %weights_0_112, i11 %weights_0_113, i10 %weights_0_114, i10 %weights_0_115, i11 %weights_0_116, i10 %weights_0_117, i11 %weights_0_118, i11 %weights_0_119, i11 %weights_0_120, i11 %weights_0_121, i11 %weights_0_122, i10 %weights_0_123, i11 %weights_0_124, i11 %weights_0_125, i10 %weights_0_126, i11 %weights_0_127" [snn.cpp:19]   --->   Operation 10 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i1 %output_r, i64 0, i64 0" [snn.cpp:24]   --->   Operation 11 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr" [snn.cpp:24]   --->   Operation 12 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_r_addr_1 = getelementptr i1 %output_r, i64 0, i64 1" [snn.cpp:24]   --->   Operation 13 'getelementptr' 'output_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_1" [snn.cpp:24]   --->   Operation 14 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 0.62>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln19 = call void @lif_layer<128, 784, stream<ap_uint<10>, 0>, stream<ap_uint<10>, 0>, 1>, i10 %input_r, i10 %out1, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_9, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_8, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_7, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_5, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_4, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_3, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_2, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_1, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_117, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_128, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_95, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_86, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_85, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_84, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_83, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_82, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_81, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_80, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_79, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_78, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_77, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_76, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_75, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_74, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_73, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_72, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_71, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_70, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_69, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_68, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_67, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_66, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_65, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_64, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_63, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_62, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_61, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_60, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_59, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_58, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_57, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_56, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_55, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_54, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_53, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_52, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_51, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_50, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_49, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_48, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_47, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_46, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_45, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_44, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_43, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_42, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_41, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_40, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_39, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_38, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_37, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_36, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_35, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_34, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_33, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_32, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_31, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_30, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_29, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_28, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_27, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_26, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_25, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_24, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_23, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_22, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_21, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_20, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_19, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_18, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_17, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_16, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_15, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_14, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_13, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_12, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_11, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_10, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_9, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_8, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_7, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_6, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_5, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_4, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_3, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_2, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_1, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_118, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_119, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_120, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_121, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_122, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_123, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_124, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_125, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_126, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_127, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_129, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_130, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_131, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_132, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_133, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_134, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_99, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_98, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_97, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_96, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_94, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_93, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_92, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_91, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_90, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_89, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_88, i16 %p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_87, i11 %weights_0_0, i11 %weights_0_1, i11 %weights_0_2, i10 %weights_0_3, i11 %weights_0_4, i12 %weights_0_5, i11 %weights_0_6, i10 %weights_0_7, i11 %weights_0_8, i11 %weights_0_9, i11 %weights_0_10, i10 %weights_0_11, i10 %weights_0_12, i11 %weights_0_13, i11 %weights_0_14, i11 %weights_0_15, i11 %weights_0_16, i11 %weights_0_17, i11 %weights_0_18, i11 %weights_0_19, i12 %weights_0_20, i11 %weights_0_21, i11 %weights_0_22, i11 %weights_0_23, i10 %weights_0_24, i12 %weights_0_25, i11 %weights_0_26, i11 %weights_0_27, i10 %weights_0_28, i11 %weights_0_29, i11 %weights_0_30, i12 %weights_0_31, i11 %weights_0_32, i11 %weights_0_33, i10 %weights_0_34, i11 %weights_0_35, i10 %weights_0_36, i11 %weights_0_37, i11 %weights_0_38, i11 %weights_0_39, i11 %weights_0_40, i10 %weights_0_41, i11 %weights_0_42, i11 %weights_0_43, i11 %weights_0_44, i11 %weights_0_45, i11 %weights_0_46, i10 %weights_0_47, i11 %weights_0_48, i10 %weights_0_49, i11 %weights_0_50, i11 %weights_0_51, i12 %weights_0_52, i11 %weights_0_53, i11 %weights_0_54, i11 %weights_0_55, i11 %weights_0_56, i11 %weights_0_57, i11 %weights_0_58, i11 %weights_0_59, i11 %weights_0_60, i10 %weights_0_61, i11 %weights_0_62, i12 %weights_0_63, i11 %weights_0_64, i12 %weights_0_65, i11 %weights_0_66, i11 %weights_0_67, i11 %weights_0_68, i11 %weights_0_69, i11 %weights_0_70, i11 %weights_0_71, i11 %weights_0_72, i11 %weights_0_73, i11 %weights_0_74, i11 %weights_0_75, i12 %weights_0_76, i11 %weights_0_77, i11 %weights_0_78, i12 %weights_0_79, i10 %weights_0_80, i11 %weights_0_81, i11 %weights_0_82, i11 %weights_0_83, i11 %weights_0_84, i11 %weights_0_85, i11 %weights_0_86, i11 %weights_0_87, i11 %weights_0_88, i11 %weights_0_89, i11 %weights_0_90, i11 %weights_0_91, i11 %weights_0_92, i11 %weights_0_93, i11 %weights_0_94, i11 %weights_0_95, i11 %weights_0_96, i11 %weights_0_97, i11 %weights_0_98, i12 %weights_0_99, i12 %weights_0_100, i11 %weights_0_101, i11 %weights_0_102, i11 %weights_0_103, i10 %weights_0_104, i10 %weights_0_105, i11 %weights_0_106, i12 %weights_0_107, i11 %weights_0_108, i11 %weights_0_109, i10 %weights_0_110, i11 %weights_0_111, i11 %weights_0_112, i11 %weights_0_113, i10 %weights_0_114, i10 %weights_0_115, i11 %weights_0_116, i10 %weights_0_117, i11 %weights_0_118, i11 %weights_0_119, i11 %weights_0_120, i11 %weights_0_121, i11 %weights_0_122, i10 %weights_0_123, i11 %weights_0_124, i11 %weights_0_125, i10 %weights_0_126, i11 %weights_0_127" [snn.cpp:19]   --->   Operation 15 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%output_r_addr_2 = getelementptr i1 %output_r, i64 0, i64 2" [snn.cpp:24]   --->   Operation 16 'getelementptr' 'output_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_2" [snn.cpp:24]   --->   Operation 17 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%output_r_addr_3 = getelementptr i1 %output_r, i64 0, i64 3" [snn.cpp:24]   --->   Operation 18 'getelementptr' 'output_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_3" [snn.cpp:24]   --->   Operation 19 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 0.62>
ST_3 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln20 = call void @lif_layer<10, 128, stream<ap_uint<10>, 0>, stream<ap_uint<10>, 0>, 1>, i10 %out1, i10 %out2, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials, i12 %weights_1_0, i12 %weights_1_1, i12 %weights_1_2, i12 %weights_1_3, i12 %weights_1_4, i12 %weights_1_5, i12 %weights_1_6, i12 %weights_1_7, i12 %weights_1_8, i12 %weights_1_9" [snn.cpp:20]   --->   Operation 20 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%output_r_addr_4 = getelementptr i1 %output_r, i64 0, i64 4" [snn.cpp:24]   --->   Operation 21 'getelementptr' 'output_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_4" [snn.cpp:24]   --->   Operation 22 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%output_r_addr_5 = getelementptr i1 %output_r, i64 0, i64 5" [snn.cpp:24]   --->   Operation 23 'getelementptr' 'output_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_5" [snn.cpp:24]   --->   Operation 24 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.62>
ST_4 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln20 = call void @lif_layer<10, 128, stream<ap_uint<10>, 0>, stream<ap_uint<10>, 0>, 1>, i10 %out1, i10 %out2, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1, i16 %void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials, i12 %weights_1_0, i12 %weights_1_1, i12 %weights_1_2, i12 %weights_1_3, i12 %weights_1_4, i12 %weights_1_5, i12 %weights_1_6, i12 %weights_1_7, i12 %weights_1_8, i12 %weights_1_9" [snn.cpp:20]   --->   Operation 25 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%output_r_addr_6 = getelementptr i1 %output_r, i64 0, i64 6" [snn.cpp:24]   --->   Operation 26 'getelementptr' 'output_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_6" [snn.cpp:24]   --->   Operation 27 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%output_r_addr_7 = getelementptr i1 %output_r, i64 0, i64 7" [snn.cpp:24]   --->   Operation 28 'getelementptr' 'output_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_7" [snn.cpp:24]   --->   Operation 29 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 0.62>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [snn.cpp:17]   --->   Operation 30 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [snn.cpp:9]   --->   Operation 31 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %input_r, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %input_r"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %output_r, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @out1_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i10 %out1, i10 %out1"   --->   Operation 36 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %out1, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty_13 = specchannel i32 @_ssdm_op_SpecChannel, void @out2_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i10 %out2, i10 %out2"   --->   Operation 38 'specchannel' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %out2, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%output_r_addr_8 = getelementptr i1 %output_r, i64 0, i64 8" [snn.cpp:24]   --->   Operation 40 'getelementptr' 'output_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_8" [snn.cpp:24]   --->   Operation 41 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%output_r_addr_9 = getelementptr i1 %output_r, i64 0, i64 9" [snn.cpp:24]   --->   Operation 42 'getelementptr' 'output_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln24 = store i1 0, i4 %output_r_addr_9" [snn.cpp:24]   --->   Operation 43 'store' 'store_ln24' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_5 : Operation 44 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i10P0A, i10 %out2, i32 1" [snn.cpp:28]   --->   Operation 44 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 10> <FIFO>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmp, void %while.end, void %while.body.preheader" [snn.cpp:28]   --->   Operation 45 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln29 = br void %while.body" [snn.cpp:29]   --->   Operation 46 'br' 'br_ln29' <Predicate = (tmp)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.54>
ST_6 : Operation 47 [1/1] ( I:0.91ns O:0.91ns )   --->   "%out2_read = read i10 @_ssdm_op_Read.ap_fifo.volatile.i10P0A, i10 %out2" [snn.cpp:30]   --->   Operation 47 'read' 'out2_read' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 10> <FIFO>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i10 %out2_read" [snn.cpp:30]   --->   Operation 48 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%output_r_addr_10 = getelementptr i1 %output_r, i64 0, i64 %zext_ln30" [snn.cpp:30]   --->   Operation 49 'getelementptr' 'output_r_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln30 = store i1 1, i4 %output_r_addr_10" [snn.cpp:30]   --->   Operation 50 'store' 'store_ln30' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 10, i64 1" [snn.cpp:29]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [snn.cpp:28]   --->   Operation 52 'specloopname' 'specloopname_ln28' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i10P0A, i10 %out2, i32 1" [snn.cpp:28]   --->   Operation 53 'nbreadreq' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 10> <FIFO>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmp_1, void %while.end.loopexit, void %while.body" [snn.cpp:28]   --->   Operation 54 'br' 'br_ln28' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end"   --->   Operation 55 'br' 'br_ln0' <Predicate = (tmp & !tmp_1)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [snn.cpp:33]   --->   Operation 56 'ret' 'ret_ln33' <Predicate = (!tmp_1) | (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_117]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_128]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_95]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_86]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_85]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_84]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_83]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_82]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_81]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_80]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_79]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_78]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_77]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_76]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_75]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_74]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_73]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_72]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_71]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_70]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_69]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_68]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_67]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_66]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_65]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_64]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_63]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_62]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_61]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_60]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_59]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_58]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_57]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_56]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_55]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_54]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_53]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_52]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_51]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_50]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_49]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_48]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_118]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_119]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_120]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_121]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_122]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_123]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_124]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_125]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_126]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_127]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_129]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_130]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_131]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_132]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_133]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_134]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_99]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_98]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_97]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_96]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_94]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_93]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_92]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_91]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_90]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_89]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_88]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_87]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ weights_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_48]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_50]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_51]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_52]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_53]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_54]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_56]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_57]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_58]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_59]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_60]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_62]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_63]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_64]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_65]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_66]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_67]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_68]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_69]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_70]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_71]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_72]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_73]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_74]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_75]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_76]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_77]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_78]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_79]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_80]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_81]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_82]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_83]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_84]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_85]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_86]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_87]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_88]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_89]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_90]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_91]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_92]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_93]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_94]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_95]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_96]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_97]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_98]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_99]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_100]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_101]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_102]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_103]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_104]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_105]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_106]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_107]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_108]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_109]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_110]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_111]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_112]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_113]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_114]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_115]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_116]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_117]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_118]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_119]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_120]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_121]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_122]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_123]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_124]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_125]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_126]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_127]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ weights_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_1_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_1_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out1                   (alloca           ) [ 01111100]
out2                   (alloca           ) [ 00111111]
output_r_addr          (getelementptr    ) [ 00000000]
store_ln24             (store            ) [ 00000000]
output_r_addr_1        (getelementptr    ) [ 00000000]
store_ln24             (store            ) [ 00000000]
call_ln19              (call             ) [ 00000000]
output_r_addr_2        (getelementptr    ) [ 00000000]
store_ln24             (store            ) [ 00000000]
output_r_addr_3        (getelementptr    ) [ 00000000]
store_ln24             (store            ) [ 00000000]
output_r_addr_4        (getelementptr    ) [ 00000000]
store_ln24             (store            ) [ 00000000]
output_r_addr_5        (getelementptr    ) [ 00000000]
store_ln24             (store            ) [ 00000000]
call_ln20              (call             ) [ 00000000]
output_r_addr_6        (getelementptr    ) [ 00000000]
store_ln24             (store            ) [ 00000000]
output_r_addr_7        (getelementptr    ) [ 00000000]
store_ln24             (store            ) [ 00000000]
specpipeline_ln17      (specpipeline     ) [ 00000000]
spectopmodule_ln9      (spectopmodule    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
empty                  (specchannel      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
empty_13               (specchannel      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
output_r_addr_8        (getelementptr    ) [ 00000000]
store_ln24             (store            ) [ 00000000]
output_r_addr_9        (getelementptr    ) [ 00000000]
store_ln24             (store            ) [ 00000000]
tmp                    (nbreadreq        ) [ 00000111]
br_ln28                (br               ) [ 00000000]
br_ln29                (br               ) [ 00000000]
out2_read              (read             ) [ 00000000]
zext_ln30              (zext             ) [ 00000000]
output_r_addr_10       (getelementptr    ) [ 00000000]
store_ln30             (store            ) [ 00000000]
speclooptripcount_ln29 (speclooptripcount) [ 00000000]
specloopname_ln28      (specloopname     ) [ 00000000]
tmp_1                  (nbreadreq        ) [ 00000011]
br_ln28                (br               ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
ret_ln33               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_117">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_117"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_128">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_128"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_95">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_95"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_86">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_86"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_85">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_85"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_84">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_84"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_83">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_83"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_82">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_82"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_81">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_81"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_80">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_80"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_79">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_79"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_78">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_78"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_77">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_77"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_76">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_76"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_75">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_75"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_74">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_74"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_73">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_73"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_72">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_72"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_71">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_71"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_70">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_70"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_69">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_69"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_68">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_68"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_67">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_67"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_66">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_66"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_65">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_65"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_64">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_64"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_63">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_63"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_62">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_62"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_61">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_61"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_60">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_60"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_59">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_59"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_58">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_58"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_57">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_57"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_56">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_56"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_55">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_55"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_54">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_54"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_53">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_53"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_52">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_52"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_51">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_51"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_50">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_50"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_49">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_49"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_48">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_48"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_47">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_47"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_46">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_46"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_45">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_45"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_44">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_44"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_43">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_43"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_42">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_42"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_41">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_41"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_40">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_40"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_39">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_39"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_38">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_38"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_37">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_37"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_36">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_36"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_35">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_35"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_34">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_34"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_33">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_33"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_32">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_31">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_31"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_30">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_30"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_29">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_29"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_28">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_28"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_27">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_27"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_26">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_26"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_25">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_25"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_24">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_24"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_23">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_23"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_22">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_22"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_21">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_21"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_20">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_20"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_19">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_19"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_18">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_18"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_17">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_17"/></StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_16">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_16"/></StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_15">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_15"/></StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_14">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_14"/></StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_13">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_13"/></StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_12">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_12"/></StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_11">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_11"/></StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_10">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_10"/></StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_9">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_9"/></StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_8">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_8"/></StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_7">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_7"/></StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_6">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_6"/></StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_5">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_5"/></StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_4">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_4"/></StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_3">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_3"/></StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_2">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_2"/></StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_1">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_1"/></StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT"/></StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_118">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_118"/></StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_119">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_119"/></StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_120">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_120"/></StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_121">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_121"/></StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_122">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_122"/></StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_123">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_123"/></StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_124">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_124"/></StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_125">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_125"/></StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_126">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_126"/></StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_127">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_127"/></StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_129">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_129"/></StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_130">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_130"/></StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_131">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_131"/></StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_132">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_132"/></StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_133">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_133"/></StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_134">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_134"/></StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_99">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_99"/></StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_98">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_98"/></StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_97">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_97"/></StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_96">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_96"/></StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_94">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_94"/></StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_93">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_93"/></StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_92">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_92"/></StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_91">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_91"/></StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_90">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_90"/></StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_89">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_89"/></StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_88">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_88"/></StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_87">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_87"/></StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="weights_0_0">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="262" class="1000" name="weights_0_1">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="264" class="1000" name="weights_0_2">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="266" class="1000" name="weights_0_3">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="268" class="1000" name="weights_0_4">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="270" class="1000" name="weights_0_5">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="272" class="1000" name="weights_0_6">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="274" class="1000" name="weights_0_7">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="276" class="1000" name="weights_0_8">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="278" class="1000" name="weights_0_9">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="280" class="1000" name="weights_0_10">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="282" class="1000" name="weights_0_11">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="284" class="1000" name="weights_0_12">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="286" class="1000" name="weights_0_13">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="288" class="1000" name="weights_0_14">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="290" class="1000" name="weights_0_15">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="292" class="1000" name="weights_0_16">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="294" class="1000" name="weights_0_17">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="296" class="1000" name="weights_0_18">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="298" class="1000" name="weights_0_19">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="300" class="1000" name="weights_0_20">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="302" class="1000" name="weights_0_21">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="304" class="1000" name="weights_0_22">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="306" class="1000" name="weights_0_23">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="308" class="1000" name="weights_0_24">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="310" class="1000" name="weights_0_25">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="312" class="1000" name="weights_0_26">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="314" class="1000" name="weights_0_27">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="316" class="1000" name="weights_0_28">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="318" class="1000" name="weights_0_29">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="320" class="1000" name="weights_0_30">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="322" class="1000" name="weights_0_31">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="324" class="1000" name="weights_0_32">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="326" class="1000" name="weights_0_33">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_33"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="328" class="1000" name="weights_0_34">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_34"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="330" class="1000" name="weights_0_35">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_35"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="332" class="1000" name="weights_0_36">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_36"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="334" class="1000" name="weights_0_37">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="336" class="1000" name="weights_0_38">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_38"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="338" class="1000" name="weights_0_39">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_39"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="340" class="1000" name="weights_0_40">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="342" class="1000" name="weights_0_41">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="344" class="1000" name="weights_0_42">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_42"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="346" class="1000" name="weights_0_43">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="348" class="1000" name="weights_0_44">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_44"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="350" class="1000" name="weights_0_45">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_45"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="352" class="1000" name="weights_0_46">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_46"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="354" class="1000" name="weights_0_47">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_47"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="356" class="1000" name="weights_0_48">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_48"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="358" class="1000" name="weights_0_49">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="360" class="1000" name="weights_0_50">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_50"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="362" class="1000" name="weights_0_51">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_51"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="364" class="1000" name="weights_0_52">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_52"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="366" class="1000" name="weights_0_53">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_53"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="368" class="1000" name="weights_0_54">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_54"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="370" class="1000" name="weights_0_55">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_55"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="372" class="1000" name="weights_0_56">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_56"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="374" class="1000" name="weights_0_57">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_57"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="376" class="1000" name="weights_0_58">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_58"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="378" class="1000" name="weights_0_59">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_59"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="380" class="1000" name="weights_0_60">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_60"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="382" class="1000" name="weights_0_61">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_61"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="384" class="1000" name="weights_0_62">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_62"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="386" class="1000" name="weights_0_63">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_63"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="388" class="1000" name="weights_0_64">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_64"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="390" class="1000" name="weights_0_65">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_65"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="392" class="1000" name="weights_0_66">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_66"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="394" class="1000" name="weights_0_67">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_67"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="396" class="1000" name="weights_0_68">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_68"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="398" class="1000" name="weights_0_69">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_69"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="400" class="1000" name="weights_0_70">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_70"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="402" class="1000" name="weights_0_71">
<pin_list>
<pin id="403" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_71"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="404" class="1000" name="weights_0_72">
<pin_list>
<pin id="405" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_72"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="406" class="1000" name="weights_0_73">
<pin_list>
<pin id="407" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_73"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="408" class="1000" name="weights_0_74">
<pin_list>
<pin id="409" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_74"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="410" class="1000" name="weights_0_75">
<pin_list>
<pin id="411" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_75"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="412" class="1000" name="weights_0_76">
<pin_list>
<pin id="413" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_76"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="414" class="1000" name="weights_0_77">
<pin_list>
<pin id="415" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_77"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="416" class="1000" name="weights_0_78">
<pin_list>
<pin id="417" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_78"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="418" class="1000" name="weights_0_79">
<pin_list>
<pin id="419" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_79"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="420" class="1000" name="weights_0_80">
<pin_list>
<pin id="421" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_80"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="422" class="1000" name="weights_0_81">
<pin_list>
<pin id="423" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_81"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="424" class="1000" name="weights_0_82">
<pin_list>
<pin id="425" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_82"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="426" class="1000" name="weights_0_83">
<pin_list>
<pin id="427" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_83"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="428" class="1000" name="weights_0_84">
<pin_list>
<pin id="429" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_84"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="430" class="1000" name="weights_0_85">
<pin_list>
<pin id="431" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_85"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="432" class="1000" name="weights_0_86">
<pin_list>
<pin id="433" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_86"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="434" class="1000" name="weights_0_87">
<pin_list>
<pin id="435" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_87"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="436" class="1000" name="weights_0_88">
<pin_list>
<pin id="437" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_88"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="438" class="1000" name="weights_0_89">
<pin_list>
<pin id="439" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_89"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="440" class="1000" name="weights_0_90">
<pin_list>
<pin id="441" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_90"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="442" class="1000" name="weights_0_91">
<pin_list>
<pin id="443" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_91"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="444" class="1000" name="weights_0_92">
<pin_list>
<pin id="445" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_92"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="446" class="1000" name="weights_0_93">
<pin_list>
<pin id="447" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_93"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="448" class="1000" name="weights_0_94">
<pin_list>
<pin id="449" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_94"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="450" class="1000" name="weights_0_95">
<pin_list>
<pin id="451" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_95"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="452" class="1000" name="weights_0_96">
<pin_list>
<pin id="453" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_96"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="454" class="1000" name="weights_0_97">
<pin_list>
<pin id="455" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_97"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="456" class="1000" name="weights_0_98">
<pin_list>
<pin id="457" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_98"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="458" class="1000" name="weights_0_99">
<pin_list>
<pin id="459" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_99"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="460" class="1000" name="weights_0_100">
<pin_list>
<pin id="461" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_100"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="462" class="1000" name="weights_0_101">
<pin_list>
<pin id="463" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_101"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="464" class="1000" name="weights_0_102">
<pin_list>
<pin id="465" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_102"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="466" class="1000" name="weights_0_103">
<pin_list>
<pin id="467" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_103"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="468" class="1000" name="weights_0_104">
<pin_list>
<pin id="469" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_104"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="470" class="1000" name="weights_0_105">
<pin_list>
<pin id="471" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_105"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="472" class="1000" name="weights_0_106">
<pin_list>
<pin id="473" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_106"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="474" class="1000" name="weights_0_107">
<pin_list>
<pin id="475" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_107"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="476" class="1000" name="weights_0_108">
<pin_list>
<pin id="477" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_108"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="478" class="1000" name="weights_0_109">
<pin_list>
<pin id="479" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_109"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="480" class="1000" name="weights_0_110">
<pin_list>
<pin id="481" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_110"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="482" class="1000" name="weights_0_111">
<pin_list>
<pin id="483" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_111"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="484" class="1000" name="weights_0_112">
<pin_list>
<pin id="485" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_112"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="486" class="1000" name="weights_0_113">
<pin_list>
<pin id="487" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_113"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="488" class="1000" name="weights_0_114">
<pin_list>
<pin id="489" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_114"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="490" class="1000" name="weights_0_115">
<pin_list>
<pin id="491" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_115"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="492" class="1000" name="weights_0_116">
<pin_list>
<pin id="493" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_116"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="494" class="1000" name="weights_0_117">
<pin_list>
<pin id="495" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_117"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="496" class="1000" name="weights_0_118">
<pin_list>
<pin id="497" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_118"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="498" class="1000" name="weights_0_119">
<pin_list>
<pin id="499" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_119"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="500" class="1000" name="weights_0_120">
<pin_list>
<pin id="501" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_120"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="502" class="1000" name="weights_0_121">
<pin_list>
<pin id="503" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_121"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="504" class="1000" name="weights_0_122">
<pin_list>
<pin id="505" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_122"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="506" class="1000" name="weights_0_123">
<pin_list>
<pin id="507" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_123"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="508" class="1000" name="weights_0_124">
<pin_list>
<pin id="509" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_124"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="510" class="1000" name="weights_0_125">
<pin_list>
<pin id="511" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_125"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="512" class="1000" name="weights_0_126">
<pin_list>
<pin id="513" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_126"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="514" class="1000" name="weights_0_127">
<pin_list>
<pin id="515" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_127"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="516" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9">
<pin_list>
<pin id="517" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9"/></StgValue>
</bind>
</comp>

<comp id="518" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8">
<pin_list>
<pin id="519" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8"/></StgValue>
</bind>
</comp>

<comp id="520" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7">
<pin_list>
<pin id="521" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7"/></StgValue>
</bind>
</comp>

<comp id="522" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6">
<pin_list>
<pin id="523" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6"/></StgValue>
</bind>
</comp>

<comp id="524" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5">
<pin_list>
<pin id="525" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5"/></StgValue>
</bind>
</comp>

<comp id="526" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4">
<pin_list>
<pin id="527" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4"/></StgValue>
</bind>
</comp>

<comp id="528" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3">
<pin_list>
<pin id="529" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3"/></StgValue>
</bind>
</comp>

<comp id="530" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2">
<pin_list>
<pin id="531" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2"/></StgValue>
</bind>
</comp>

<comp id="532" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1">
<pin_list>
<pin id="533" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1"/></StgValue>
</bind>
</comp>

<comp id="534" class="1000" name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials">
<pin_list>
<pin id="535" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials"/></StgValue>
</bind>
</comp>

<comp id="536" class="1000" name="weights_1_0">
<pin_list>
<pin id="537" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="538" class="1000" name="weights_1_1">
<pin_list>
<pin id="539" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="540" class="1000" name="weights_1_2">
<pin_list>
<pin id="541" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="542" class="1000" name="weights_1_3">
<pin_list>
<pin id="543" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="544" class="1000" name="weights_1_4">
<pin_list>
<pin id="545" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="546" class="1000" name="weights_1_5">
<pin_list>
<pin id="547" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="548" class="1000" name="weights_1_6">
<pin_list>
<pin id="549" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="550" class="1000" name="weights_1_7">
<pin_list>
<pin id="551" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="552" class="1000" name="weights_1_8">
<pin_list>
<pin id="553" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="554" class="1000" name="weights_1_9">
<pin_list>
<pin id="555" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="556" class="1001" name="const_556">
<pin_list>
<pin id="557" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="558" class="1001" name="const_558">
<pin_list>
<pin id="559" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lif_layer<128, 784, stream<ap_uint<10>, 0>, stream<ap_uint<10>, 0>, 1>"/></StgValue>
</bind>
</comp>

<comp id="560" class="1001" name="const_560">
<pin_list>
<pin id="561" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="562" class="1001" name="const_562">
<pin_list>
<pin id="563" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="564" class="1001" name="const_564">
<pin_list>
<pin id="565" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="566" class="1001" name="const_566">
<pin_list>
<pin id="567" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="568" class="1001" name="const_568">
<pin_list>
<pin id="569" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lif_layer<10, 128, stream<ap_uint<10>, 0>, stream<ap_uint<10>, 0>, 1>"/></StgValue>
</bind>
</comp>

<comp id="570" class="1001" name="const_570">
<pin_list>
<pin id="571" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="572" class="1001" name="const_572">
<pin_list>
<pin id="573" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="574" class="1001" name="const_574">
<pin_list>
<pin id="575" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="576" class="1001" name="const_576">
<pin_list>
<pin id="577" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="578" class="1001" name="const_578">
<pin_list>
<pin id="579" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="580" class="1001" name="const_580">
<pin_list>
<pin id="581" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="582" class="1001" name="const_582">
<pin_list>
<pin id="583" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="584" class="1001" name="const_584">
<pin_list>
<pin id="585" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="586" class="1001" name="const_586">
<pin_list>
<pin id="587" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="588" class="1001" name="const_588">
<pin_list>
<pin id="589" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="590" class="1001" name="const_590">
<pin_list>
<pin id="591" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="592" class="1001" name="const_592">
<pin_list>
<pin id="593" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="594" class="1001" name="const_594">
<pin_list>
<pin id="595" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="596" class="1001" name="const_596">
<pin_list>
<pin id="597" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="598" class="1001" name="const_598">
<pin_list>
<pin id="599" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="600" class="1001" name="const_600">
<pin_list>
<pin id="601" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1_str"/></StgValue>
</bind>
</comp>

<comp id="602" class="1001" name="const_602">
<pin_list>
<pin id="603" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="604" class="1001" name="const_604">
<pin_list>
<pin id="605" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="606" class="1001" name="const_606">
<pin_list>
<pin id="607" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="608" class="1001" name="const_608">
<pin_list>
<pin id="609" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out2_str"/></StgValue>
</bind>
</comp>

<comp id="610" class="1001" name="const_610">
<pin_list>
<pin id="611" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="612" class="1001" name="const_612">
<pin_list>
<pin id="613" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="614" class="1001" name="const_614">
<pin_list>
<pin id="615" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="616" class="1001" name="const_616">
<pin_list>
<pin id="617" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="618" class="1001" name="const_618">
<pin_list>
<pin id="619" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="620" class="1001" name="const_620">
<pin_list>
<pin id="621" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="622" class="1001" name="const_622">
<pin_list>
<pin id="623" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="624" class="1001" name="const_624">
<pin_list>
<pin id="625" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="626" class="1001" name="const_626">
<pin_list>
<pin id="627" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="628" class="1001" name="const_628">
<pin_list>
<pin id="629" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="630" class="1004" name="out1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out1/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="out2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out2/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_nbreadreq_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="10" slack="4"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/5 tmp_1/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="out2_read_read_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="10" slack="0"/>
<pin id="647" dir="0" index="1" bw="10" slack="5"/>
<pin id="648" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out2_read/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="output_r_addr_gep_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="grp_access_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="0" index="2" bw="0" slack="0"/>
<pin id="663" dir="0" index="4" bw="4" slack="0"/>
<pin id="664" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="665" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="662" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="666" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 store_ln24/1 store_ln24/2 store_ln24/2 store_ln24/3 store_ln24/3 store_ln24/4 store_ln24/4 store_ln24/5 store_ln24/5 store_ln30/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="output_r_addr_1_gep_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="0" index="2" bw="1" slack="0"/>
<pin id="673" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_1/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="output_r_addr_2_gep_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="0" index="2" bw="3" slack="0"/>
<pin id="683" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_2/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="output_r_addr_3_gep_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="0" index="2" bw="3" slack="0"/>
<pin id="692" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_3/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="output_r_addr_4_gep_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="0" index="2" bw="4" slack="0"/>
<pin id="701" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_4/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="output_r_addr_5_gep_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="0" index="2" bw="4" slack="0"/>
<pin id="710" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_5/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="output_r_addr_6_gep_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="0" index="2" bw="4" slack="0"/>
<pin id="719" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_6/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="output_r_addr_7_gep_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="0" index="2" bw="4" slack="0"/>
<pin id="728" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_7/4 "/>
</bind>
</comp>

<comp id="733" class="1004" name="output_r_addr_8_gep_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="0" index="2" bw="5" slack="0"/>
<pin id="737" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_8/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="output_r_addr_9_gep_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="0" index="2" bw="5" slack="0"/>
<pin id="746" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_9/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="output_r_addr_10_gep_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="0" index="2" bw="10" slack="0"/>
<pin id="755" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_10/6 "/>
</bind>
</comp>

<comp id="760" class="1004" name="grp_lif_layer_128_784_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="0" slack="0"/>
<pin id="762" dir="0" index="1" bw="10" slack="0"/>
<pin id="763" dir="0" index="2" bw="10" slack="0"/>
<pin id="764" dir="0" index="3" bw="16" slack="0"/>
<pin id="765" dir="0" index="4" bw="16" slack="0"/>
<pin id="766" dir="0" index="5" bw="16" slack="0"/>
<pin id="767" dir="0" index="6" bw="16" slack="0"/>
<pin id="768" dir="0" index="7" bw="16" slack="0"/>
<pin id="769" dir="0" index="8" bw="16" slack="0"/>
<pin id="770" dir="0" index="9" bw="16" slack="0"/>
<pin id="771" dir="0" index="10" bw="16" slack="0"/>
<pin id="772" dir="0" index="11" bw="16" slack="0"/>
<pin id="773" dir="0" index="12" bw="16" slack="0"/>
<pin id="774" dir="0" index="13" bw="16" slack="0"/>
<pin id="775" dir="0" index="14" bw="16" slack="0"/>
<pin id="776" dir="0" index="15" bw="16" slack="0"/>
<pin id="777" dir="0" index="16" bw="16" slack="0"/>
<pin id="778" dir="0" index="17" bw="16" slack="0"/>
<pin id="779" dir="0" index="18" bw="16" slack="0"/>
<pin id="780" dir="0" index="19" bw="16" slack="0"/>
<pin id="781" dir="0" index="20" bw="16" slack="0"/>
<pin id="782" dir="0" index="21" bw="16" slack="0"/>
<pin id="783" dir="0" index="22" bw="16" slack="0"/>
<pin id="784" dir="0" index="23" bw="16" slack="0"/>
<pin id="785" dir="0" index="24" bw="16" slack="0"/>
<pin id="786" dir="0" index="25" bw="16" slack="0"/>
<pin id="787" dir="0" index="26" bw="16" slack="0"/>
<pin id="788" dir="0" index="27" bw="16" slack="0"/>
<pin id="789" dir="0" index="28" bw="16" slack="0"/>
<pin id="790" dir="0" index="29" bw="16" slack="0"/>
<pin id="791" dir="0" index="30" bw="16" slack="0"/>
<pin id="792" dir="0" index="31" bw="16" slack="0"/>
<pin id="793" dir="0" index="32" bw="16" slack="0"/>
<pin id="794" dir="0" index="33" bw="16" slack="0"/>
<pin id="795" dir="0" index="34" bw="16" slack="0"/>
<pin id="796" dir="0" index="35" bw="16" slack="0"/>
<pin id="797" dir="0" index="36" bw="16" slack="0"/>
<pin id="798" dir="0" index="37" bw="16" slack="0"/>
<pin id="799" dir="0" index="38" bw="16" slack="0"/>
<pin id="800" dir="0" index="39" bw="16" slack="0"/>
<pin id="801" dir="0" index="40" bw="16" slack="0"/>
<pin id="802" dir="0" index="41" bw="16" slack="0"/>
<pin id="803" dir="0" index="42" bw="16" slack="0"/>
<pin id="804" dir="0" index="43" bw="16" slack="0"/>
<pin id="805" dir="0" index="44" bw="16" slack="0"/>
<pin id="806" dir="0" index="45" bw="16" slack="0"/>
<pin id="807" dir="0" index="46" bw="16" slack="0"/>
<pin id="808" dir="0" index="47" bw="16" slack="0"/>
<pin id="809" dir="0" index="48" bw="16" slack="0"/>
<pin id="810" dir="0" index="49" bw="16" slack="0"/>
<pin id="811" dir="0" index="50" bw="16" slack="0"/>
<pin id="812" dir="0" index="51" bw="16" slack="0"/>
<pin id="813" dir="0" index="52" bw="16" slack="0"/>
<pin id="814" dir="0" index="53" bw="16" slack="0"/>
<pin id="815" dir="0" index="54" bw="16" slack="0"/>
<pin id="816" dir="0" index="55" bw="16" slack="0"/>
<pin id="817" dir="0" index="56" bw="16" slack="0"/>
<pin id="818" dir="0" index="57" bw="16" slack="0"/>
<pin id="819" dir="0" index="58" bw="16" slack="0"/>
<pin id="820" dir="0" index="59" bw="16" slack="0"/>
<pin id="821" dir="0" index="60" bw="16" slack="0"/>
<pin id="822" dir="0" index="61" bw="16" slack="0"/>
<pin id="823" dir="0" index="62" bw="16" slack="0"/>
<pin id="824" dir="0" index="63" bw="16" slack="0"/>
<pin id="825" dir="0" index="64" bw="16" slack="0"/>
<pin id="826" dir="0" index="65" bw="16" slack="0"/>
<pin id="827" dir="0" index="66" bw="16" slack="0"/>
<pin id="828" dir="0" index="67" bw="16" slack="0"/>
<pin id="829" dir="0" index="68" bw="16" slack="0"/>
<pin id="830" dir="0" index="69" bw="16" slack="0"/>
<pin id="831" dir="0" index="70" bw="16" slack="0"/>
<pin id="832" dir="0" index="71" bw="16" slack="0"/>
<pin id="833" dir="0" index="72" bw="16" slack="0"/>
<pin id="834" dir="0" index="73" bw="16" slack="0"/>
<pin id="835" dir="0" index="74" bw="16" slack="0"/>
<pin id="836" dir="0" index="75" bw="16" slack="0"/>
<pin id="837" dir="0" index="76" bw="16" slack="0"/>
<pin id="838" dir="0" index="77" bw="16" slack="0"/>
<pin id="839" dir="0" index="78" bw="16" slack="0"/>
<pin id="840" dir="0" index="79" bw="16" slack="0"/>
<pin id="841" dir="0" index="80" bw="16" slack="0"/>
<pin id="842" dir="0" index="81" bw="16" slack="0"/>
<pin id="843" dir="0" index="82" bw="16" slack="0"/>
<pin id="844" dir="0" index="83" bw="16" slack="0"/>
<pin id="845" dir="0" index="84" bw="16" slack="0"/>
<pin id="846" dir="0" index="85" bw="16" slack="0"/>
<pin id="847" dir="0" index="86" bw="16" slack="0"/>
<pin id="848" dir="0" index="87" bw="16" slack="0"/>
<pin id="849" dir="0" index="88" bw="16" slack="0"/>
<pin id="850" dir="0" index="89" bw="16" slack="0"/>
<pin id="851" dir="0" index="90" bw="16" slack="0"/>
<pin id="852" dir="0" index="91" bw="16" slack="0"/>
<pin id="853" dir="0" index="92" bw="16" slack="0"/>
<pin id="854" dir="0" index="93" bw="16" slack="0"/>
<pin id="855" dir="0" index="94" bw="16" slack="0"/>
<pin id="856" dir="0" index="95" bw="16" slack="0"/>
<pin id="857" dir="0" index="96" bw="16" slack="0"/>
<pin id="858" dir="0" index="97" bw="16" slack="0"/>
<pin id="859" dir="0" index="98" bw="16" slack="0"/>
<pin id="860" dir="0" index="99" bw="16" slack="0"/>
<pin id="861" dir="0" index="100" bw="16" slack="0"/>
<pin id="862" dir="0" index="101" bw="16" slack="0"/>
<pin id="863" dir="0" index="102" bw="16" slack="0"/>
<pin id="864" dir="0" index="103" bw="16" slack="0"/>
<pin id="865" dir="0" index="104" bw="16" slack="0"/>
<pin id="866" dir="0" index="105" bw="16" slack="0"/>
<pin id="867" dir="0" index="106" bw="16" slack="0"/>
<pin id="868" dir="0" index="107" bw="16" slack="0"/>
<pin id="869" dir="0" index="108" bw="16" slack="0"/>
<pin id="870" dir="0" index="109" bw="16" slack="0"/>
<pin id="871" dir="0" index="110" bw="16" slack="0"/>
<pin id="872" dir="0" index="111" bw="16" slack="0"/>
<pin id="873" dir="0" index="112" bw="16" slack="0"/>
<pin id="874" dir="0" index="113" bw="16" slack="0"/>
<pin id="875" dir="0" index="114" bw="16" slack="0"/>
<pin id="876" dir="0" index="115" bw="16" slack="0"/>
<pin id="877" dir="0" index="116" bw="16" slack="0"/>
<pin id="878" dir="0" index="117" bw="16" slack="0"/>
<pin id="879" dir="0" index="118" bw="16" slack="0"/>
<pin id="880" dir="0" index="119" bw="16" slack="0"/>
<pin id="881" dir="0" index="120" bw="16" slack="0"/>
<pin id="882" dir="0" index="121" bw="16" slack="0"/>
<pin id="883" dir="0" index="122" bw="16" slack="0"/>
<pin id="884" dir="0" index="123" bw="16" slack="0"/>
<pin id="885" dir="0" index="124" bw="16" slack="0"/>
<pin id="886" dir="0" index="125" bw="16" slack="0"/>
<pin id="887" dir="0" index="126" bw="16" slack="0"/>
<pin id="888" dir="0" index="127" bw="16" slack="0"/>
<pin id="889" dir="0" index="128" bw="16" slack="0"/>
<pin id="890" dir="0" index="129" bw="16" slack="0"/>
<pin id="891" dir="0" index="130" bw="16" slack="0"/>
<pin id="892" dir="0" index="131" bw="11" slack="0"/>
<pin id="893" dir="0" index="132" bw="11" slack="0"/>
<pin id="894" dir="0" index="133" bw="11" slack="0"/>
<pin id="895" dir="0" index="134" bw="10" slack="0"/>
<pin id="896" dir="0" index="135" bw="11" slack="0"/>
<pin id="897" dir="0" index="136" bw="12" slack="0"/>
<pin id="898" dir="0" index="137" bw="11" slack="0"/>
<pin id="899" dir="0" index="138" bw="10" slack="0"/>
<pin id="900" dir="0" index="139" bw="11" slack="0"/>
<pin id="901" dir="0" index="140" bw="11" slack="0"/>
<pin id="902" dir="0" index="141" bw="11" slack="0"/>
<pin id="903" dir="0" index="142" bw="10" slack="0"/>
<pin id="904" dir="0" index="143" bw="10" slack="0"/>
<pin id="905" dir="0" index="144" bw="11" slack="0"/>
<pin id="906" dir="0" index="145" bw="11" slack="0"/>
<pin id="907" dir="0" index="146" bw="11" slack="0"/>
<pin id="908" dir="0" index="147" bw="11" slack="0"/>
<pin id="909" dir="0" index="148" bw="11" slack="0"/>
<pin id="910" dir="0" index="149" bw="11" slack="0"/>
<pin id="911" dir="0" index="150" bw="11" slack="0"/>
<pin id="912" dir="0" index="151" bw="12" slack="0"/>
<pin id="913" dir="0" index="152" bw="11" slack="0"/>
<pin id="914" dir="0" index="153" bw="11" slack="0"/>
<pin id="915" dir="0" index="154" bw="11" slack="0"/>
<pin id="916" dir="0" index="155" bw="10" slack="0"/>
<pin id="917" dir="0" index="156" bw="12" slack="0"/>
<pin id="918" dir="0" index="157" bw="11" slack="0"/>
<pin id="919" dir="0" index="158" bw="11" slack="0"/>
<pin id="920" dir="0" index="159" bw="10" slack="0"/>
<pin id="921" dir="0" index="160" bw="11" slack="0"/>
<pin id="922" dir="0" index="161" bw="11" slack="0"/>
<pin id="923" dir="0" index="162" bw="12" slack="0"/>
<pin id="924" dir="0" index="163" bw="11" slack="0"/>
<pin id="925" dir="0" index="164" bw="11" slack="0"/>
<pin id="926" dir="0" index="165" bw="10" slack="0"/>
<pin id="927" dir="0" index="166" bw="11" slack="0"/>
<pin id="928" dir="0" index="167" bw="10" slack="0"/>
<pin id="929" dir="0" index="168" bw="11" slack="0"/>
<pin id="930" dir="0" index="169" bw="11" slack="0"/>
<pin id="931" dir="0" index="170" bw="11" slack="0"/>
<pin id="932" dir="0" index="171" bw="11" slack="0"/>
<pin id="933" dir="0" index="172" bw="10" slack="0"/>
<pin id="934" dir="0" index="173" bw="11" slack="0"/>
<pin id="935" dir="0" index="174" bw="11" slack="0"/>
<pin id="936" dir="0" index="175" bw="11" slack="0"/>
<pin id="937" dir="0" index="176" bw="11" slack="0"/>
<pin id="938" dir="0" index="177" bw="11" slack="0"/>
<pin id="939" dir="0" index="178" bw="10" slack="0"/>
<pin id="940" dir="0" index="179" bw="11" slack="0"/>
<pin id="941" dir="0" index="180" bw="10" slack="0"/>
<pin id="942" dir="0" index="181" bw="11" slack="0"/>
<pin id="943" dir="0" index="182" bw="11" slack="0"/>
<pin id="944" dir="0" index="183" bw="12" slack="0"/>
<pin id="945" dir="0" index="184" bw="11" slack="0"/>
<pin id="946" dir="0" index="185" bw="11" slack="0"/>
<pin id="947" dir="0" index="186" bw="11" slack="0"/>
<pin id="948" dir="0" index="187" bw="11" slack="0"/>
<pin id="949" dir="0" index="188" bw="11" slack="0"/>
<pin id="950" dir="0" index="189" bw="11" slack="0"/>
<pin id="951" dir="0" index="190" bw="11" slack="0"/>
<pin id="952" dir="0" index="191" bw="11" slack="0"/>
<pin id="953" dir="0" index="192" bw="10" slack="0"/>
<pin id="954" dir="0" index="193" bw="11" slack="0"/>
<pin id="955" dir="0" index="194" bw="12" slack="0"/>
<pin id="956" dir="0" index="195" bw="11" slack="0"/>
<pin id="957" dir="0" index="196" bw="12" slack="0"/>
<pin id="958" dir="0" index="197" bw="11" slack="0"/>
<pin id="959" dir="0" index="198" bw="11" slack="0"/>
<pin id="960" dir="0" index="199" bw="11" slack="0"/>
<pin id="961" dir="0" index="200" bw="11" slack="0"/>
<pin id="962" dir="0" index="201" bw="11" slack="0"/>
<pin id="963" dir="0" index="202" bw="11" slack="0"/>
<pin id="964" dir="0" index="203" bw="11" slack="0"/>
<pin id="965" dir="0" index="204" bw="11" slack="0"/>
<pin id="966" dir="0" index="205" bw="11" slack="0"/>
<pin id="967" dir="0" index="206" bw="11" slack="0"/>
<pin id="968" dir="0" index="207" bw="12" slack="0"/>
<pin id="969" dir="0" index="208" bw="11" slack="0"/>
<pin id="970" dir="0" index="209" bw="11" slack="0"/>
<pin id="971" dir="0" index="210" bw="12" slack="0"/>
<pin id="972" dir="0" index="211" bw="10" slack="0"/>
<pin id="973" dir="0" index="212" bw="11" slack="0"/>
<pin id="974" dir="0" index="213" bw="11" slack="0"/>
<pin id="975" dir="0" index="214" bw="11" slack="0"/>
<pin id="976" dir="0" index="215" bw="11" slack="0"/>
<pin id="977" dir="0" index="216" bw="11" slack="0"/>
<pin id="978" dir="0" index="217" bw="11" slack="0"/>
<pin id="979" dir="0" index="218" bw="11" slack="0"/>
<pin id="980" dir="0" index="219" bw="11" slack="0"/>
<pin id="981" dir="0" index="220" bw="11" slack="0"/>
<pin id="982" dir="0" index="221" bw="11" slack="0"/>
<pin id="983" dir="0" index="222" bw="11" slack="0"/>
<pin id="984" dir="0" index="223" bw="11" slack="0"/>
<pin id="985" dir="0" index="224" bw="11" slack="0"/>
<pin id="986" dir="0" index="225" bw="11" slack="0"/>
<pin id="987" dir="0" index="226" bw="11" slack="0"/>
<pin id="988" dir="0" index="227" bw="11" slack="0"/>
<pin id="989" dir="0" index="228" bw="11" slack="0"/>
<pin id="990" dir="0" index="229" bw="11" slack="0"/>
<pin id="991" dir="0" index="230" bw="12" slack="0"/>
<pin id="992" dir="0" index="231" bw="12" slack="0"/>
<pin id="993" dir="0" index="232" bw="11" slack="0"/>
<pin id="994" dir="0" index="233" bw="11" slack="0"/>
<pin id="995" dir="0" index="234" bw="11" slack="0"/>
<pin id="996" dir="0" index="235" bw="10" slack="0"/>
<pin id="997" dir="0" index="236" bw="10" slack="0"/>
<pin id="998" dir="0" index="237" bw="11" slack="0"/>
<pin id="999" dir="0" index="238" bw="12" slack="0"/>
<pin id="1000" dir="0" index="239" bw="11" slack="0"/>
<pin id="1001" dir="0" index="240" bw="11" slack="0"/>
<pin id="1002" dir="0" index="241" bw="10" slack="0"/>
<pin id="1003" dir="0" index="242" bw="11" slack="0"/>
<pin id="1004" dir="0" index="243" bw="11" slack="0"/>
<pin id="1005" dir="0" index="244" bw="11" slack="0"/>
<pin id="1006" dir="0" index="245" bw="10" slack="0"/>
<pin id="1007" dir="0" index="246" bw="10" slack="0"/>
<pin id="1008" dir="0" index="247" bw="11" slack="0"/>
<pin id="1009" dir="0" index="248" bw="10" slack="0"/>
<pin id="1010" dir="0" index="249" bw="11" slack="0"/>
<pin id="1011" dir="0" index="250" bw="11" slack="0"/>
<pin id="1012" dir="0" index="251" bw="11" slack="0"/>
<pin id="1013" dir="0" index="252" bw="11" slack="0"/>
<pin id="1014" dir="0" index="253" bw="11" slack="0"/>
<pin id="1015" dir="0" index="254" bw="10" slack="0"/>
<pin id="1016" dir="0" index="255" bw="11" slack="0"/>
<pin id="1017" dir="0" index="256" bw="11" slack="0"/>
<pin id="1018" dir="0" index="257" bw="10" slack="0"/>
<pin id="1019" dir="0" index="258" bw="11" slack="0"/>
<pin id="1020" dir="1" index="259" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/1 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="grp_lif_layer_10_128_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="0" slack="0"/>
<pin id="1281" dir="0" index="1" bw="10" slack="2"/>
<pin id="1282" dir="0" index="2" bw="10" slack="2"/>
<pin id="1283" dir="0" index="3" bw="16" slack="0"/>
<pin id="1284" dir="0" index="4" bw="16" slack="0"/>
<pin id="1285" dir="0" index="5" bw="16" slack="0"/>
<pin id="1286" dir="0" index="6" bw="16" slack="0"/>
<pin id="1287" dir="0" index="7" bw="16" slack="0"/>
<pin id="1288" dir="0" index="8" bw="16" slack="0"/>
<pin id="1289" dir="0" index="9" bw="16" slack="0"/>
<pin id="1290" dir="0" index="10" bw="16" slack="0"/>
<pin id="1291" dir="0" index="11" bw="16" slack="0"/>
<pin id="1292" dir="0" index="12" bw="16" slack="0"/>
<pin id="1293" dir="0" index="13" bw="12" slack="0"/>
<pin id="1294" dir="0" index="14" bw="12" slack="0"/>
<pin id="1295" dir="0" index="15" bw="12" slack="0"/>
<pin id="1296" dir="0" index="16" bw="12" slack="0"/>
<pin id="1297" dir="0" index="17" bw="12" slack="0"/>
<pin id="1298" dir="0" index="18" bw="12" slack="0"/>
<pin id="1299" dir="0" index="19" bw="12" slack="0"/>
<pin id="1300" dir="0" index="20" bw="12" slack="0"/>
<pin id="1301" dir="0" index="21" bw="12" slack="0"/>
<pin id="1302" dir="0" index="22" bw="12" slack="0"/>
<pin id="1303" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/3 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="zext_ln30_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="10" slack="0"/>
<pin id="1327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/6 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="out1_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="10" slack="0"/>
<pin id="1332" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="out1 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="out2_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="10" slack="2"/>
<pin id="1338" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="out2 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="2"/>
<pin id="1345" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="633"><net_src comp="556" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="556" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="616" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="602" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="649"><net_src comp="618" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="655"><net_src comp="2" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="560" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="560" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="667"><net_src comp="562" pin="0"/><net_sink comp="658" pin=4"/></net>

<net id="668"><net_src comp="650" pin="3"/><net_sink comp="658" pin=2"/></net>

<net id="674"><net_src comp="2" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="560" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="556" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="677"><net_src comp="562" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="678"><net_src comp="669" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="684"><net_src comp="2" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="560" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="564" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="687"><net_src comp="679" pin="3"/><net_sink comp="658" pin=2"/></net>

<net id="693"><net_src comp="2" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="560" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="566" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="696"><net_src comp="688" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="702"><net_src comp="2" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="560" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="570" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="705"><net_src comp="697" pin="3"/><net_sink comp="658" pin=2"/></net>

<net id="711"><net_src comp="2" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="560" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="572" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="714"><net_src comp="706" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="720"><net_src comp="2" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="560" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="574" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="723"><net_src comp="715" pin="3"/><net_sink comp="658" pin=2"/></net>

<net id="729"><net_src comp="2" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="560" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="576" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="732"><net_src comp="724" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="738"><net_src comp="2" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="560" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="612" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="741"><net_src comp="733" pin="3"/><net_sink comp="658" pin=2"/></net>

<net id="747"><net_src comp="2" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="560" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="614" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="750"><net_src comp="742" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="756"><net_src comp="2" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="560" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="620" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="759"><net_src comp="751" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="1021"><net_src comp="558" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="1022"><net_src comp="0" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="1023"><net_src comp="4" pin="0"/><net_sink comp="760" pin=3"/></net>

<net id="1024"><net_src comp="6" pin="0"/><net_sink comp="760" pin=4"/></net>

<net id="1025"><net_src comp="8" pin="0"/><net_sink comp="760" pin=5"/></net>

<net id="1026"><net_src comp="10" pin="0"/><net_sink comp="760" pin=6"/></net>

<net id="1027"><net_src comp="12" pin="0"/><net_sink comp="760" pin=7"/></net>

<net id="1028"><net_src comp="14" pin="0"/><net_sink comp="760" pin=8"/></net>

<net id="1029"><net_src comp="16" pin="0"/><net_sink comp="760" pin=9"/></net>

<net id="1030"><net_src comp="18" pin="0"/><net_sink comp="760" pin=10"/></net>

<net id="1031"><net_src comp="20" pin="0"/><net_sink comp="760" pin=11"/></net>

<net id="1032"><net_src comp="22" pin="0"/><net_sink comp="760" pin=12"/></net>

<net id="1033"><net_src comp="24" pin="0"/><net_sink comp="760" pin=13"/></net>

<net id="1034"><net_src comp="26" pin="0"/><net_sink comp="760" pin=14"/></net>

<net id="1035"><net_src comp="28" pin="0"/><net_sink comp="760" pin=15"/></net>

<net id="1036"><net_src comp="30" pin="0"/><net_sink comp="760" pin=16"/></net>

<net id="1037"><net_src comp="32" pin="0"/><net_sink comp="760" pin=17"/></net>

<net id="1038"><net_src comp="34" pin="0"/><net_sink comp="760" pin=18"/></net>

<net id="1039"><net_src comp="36" pin="0"/><net_sink comp="760" pin=19"/></net>

<net id="1040"><net_src comp="38" pin="0"/><net_sink comp="760" pin=20"/></net>

<net id="1041"><net_src comp="40" pin="0"/><net_sink comp="760" pin=21"/></net>

<net id="1042"><net_src comp="42" pin="0"/><net_sink comp="760" pin=22"/></net>

<net id="1043"><net_src comp="44" pin="0"/><net_sink comp="760" pin=23"/></net>

<net id="1044"><net_src comp="46" pin="0"/><net_sink comp="760" pin=24"/></net>

<net id="1045"><net_src comp="48" pin="0"/><net_sink comp="760" pin=25"/></net>

<net id="1046"><net_src comp="50" pin="0"/><net_sink comp="760" pin=26"/></net>

<net id="1047"><net_src comp="52" pin="0"/><net_sink comp="760" pin=27"/></net>

<net id="1048"><net_src comp="54" pin="0"/><net_sink comp="760" pin=28"/></net>

<net id="1049"><net_src comp="56" pin="0"/><net_sink comp="760" pin=29"/></net>

<net id="1050"><net_src comp="58" pin="0"/><net_sink comp="760" pin=30"/></net>

<net id="1051"><net_src comp="60" pin="0"/><net_sink comp="760" pin=31"/></net>

<net id="1052"><net_src comp="62" pin="0"/><net_sink comp="760" pin=32"/></net>

<net id="1053"><net_src comp="64" pin="0"/><net_sink comp="760" pin=33"/></net>

<net id="1054"><net_src comp="66" pin="0"/><net_sink comp="760" pin=34"/></net>

<net id="1055"><net_src comp="68" pin="0"/><net_sink comp="760" pin=35"/></net>

<net id="1056"><net_src comp="70" pin="0"/><net_sink comp="760" pin=36"/></net>

<net id="1057"><net_src comp="72" pin="0"/><net_sink comp="760" pin=37"/></net>

<net id="1058"><net_src comp="74" pin="0"/><net_sink comp="760" pin=38"/></net>

<net id="1059"><net_src comp="76" pin="0"/><net_sink comp="760" pin=39"/></net>

<net id="1060"><net_src comp="78" pin="0"/><net_sink comp="760" pin=40"/></net>

<net id="1061"><net_src comp="80" pin="0"/><net_sink comp="760" pin=41"/></net>

<net id="1062"><net_src comp="82" pin="0"/><net_sink comp="760" pin=42"/></net>

<net id="1063"><net_src comp="84" pin="0"/><net_sink comp="760" pin=43"/></net>

<net id="1064"><net_src comp="86" pin="0"/><net_sink comp="760" pin=44"/></net>

<net id="1065"><net_src comp="88" pin="0"/><net_sink comp="760" pin=45"/></net>

<net id="1066"><net_src comp="90" pin="0"/><net_sink comp="760" pin=46"/></net>

<net id="1067"><net_src comp="92" pin="0"/><net_sink comp="760" pin=47"/></net>

<net id="1068"><net_src comp="94" pin="0"/><net_sink comp="760" pin=48"/></net>

<net id="1069"><net_src comp="96" pin="0"/><net_sink comp="760" pin=49"/></net>

<net id="1070"><net_src comp="98" pin="0"/><net_sink comp="760" pin=50"/></net>

<net id="1071"><net_src comp="100" pin="0"/><net_sink comp="760" pin=51"/></net>

<net id="1072"><net_src comp="102" pin="0"/><net_sink comp="760" pin=52"/></net>

<net id="1073"><net_src comp="104" pin="0"/><net_sink comp="760" pin=53"/></net>

<net id="1074"><net_src comp="106" pin="0"/><net_sink comp="760" pin=54"/></net>

<net id="1075"><net_src comp="108" pin="0"/><net_sink comp="760" pin=55"/></net>

<net id="1076"><net_src comp="110" pin="0"/><net_sink comp="760" pin=56"/></net>

<net id="1077"><net_src comp="112" pin="0"/><net_sink comp="760" pin=57"/></net>

<net id="1078"><net_src comp="114" pin="0"/><net_sink comp="760" pin=58"/></net>

<net id="1079"><net_src comp="116" pin="0"/><net_sink comp="760" pin=59"/></net>

<net id="1080"><net_src comp="118" pin="0"/><net_sink comp="760" pin=60"/></net>

<net id="1081"><net_src comp="120" pin="0"/><net_sink comp="760" pin=61"/></net>

<net id="1082"><net_src comp="122" pin="0"/><net_sink comp="760" pin=62"/></net>

<net id="1083"><net_src comp="124" pin="0"/><net_sink comp="760" pin=63"/></net>

<net id="1084"><net_src comp="126" pin="0"/><net_sink comp="760" pin=64"/></net>

<net id="1085"><net_src comp="128" pin="0"/><net_sink comp="760" pin=65"/></net>

<net id="1086"><net_src comp="130" pin="0"/><net_sink comp="760" pin=66"/></net>

<net id="1087"><net_src comp="132" pin="0"/><net_sink comp="760" pin=67"/></net>

<net id="1088"><net_src comp="134" pin="0"/><net_sink comp="760" pin=68"/></net>

<net id="1089"><net_src comp="136" pin="0"/><net_sink comp="760" pin=69"/></net>

<net id="1090"><net_src comp="138" pin="0"/><net_sink comp="760" pin=70"/></net>

<net id="1091"><net_src comp="140" pin="0"/><net_sink comp="760" pin=71"/></net>

<net id="1092"><net_src comp="142" pin="0"/><net_sink comp="760" pin=72"/></net>

<net id="1093"><net_src comp="144" pin="0"/><net_sink comp="760" pin=73"/></net>

<net id="1094"><net_src comp="146" pin="0"/><net_sink comp="760" pin=74"/></net>

<net id="1095"><net_src comp="148" pin="0"/><net_sink comp="760" pin=75"/></net>

<net id="1096"><net_src comp="150" pin="0"/><net_sink comp="760" pin=76"/></net>

<net id="1097"><net_src comp="152" pin="0"/><net_sink comp="760" pin=77"/></net>

<net id="1098"><net_src comp="154" pin="0"/><net_sink comp="760" pin=78"/></net>

<net id="1099"><net_src comp="156" pin="0"/><net_sink comp="760" pin=79"/></net>

<net id="1100"><net_src comp="158" pin="0"/><net_sink comp="760" pin=80"/></net>

<net id="1101"><net_src comp="160" pin="0"/><net_sink comp="760" pin=81"/></net>

<net id="1102"><net_src comp="162" pin="0"/><net_sink comp="760" pin=82"/></net>

<net id="1103"><net_src comp="164" pin="0"/><net_sink comp="760" pin=83"/></net>

<net id="1104"><net_src comp="166" pin="0"/><net_sink comp="760" pin=84"/></net>

<net id="1105"><net_src comp="168" pin="0"/><net_sink comp="760" pin=85"/></net>

<net id="1106"><net_src comp="170" pin="0"/><net_sink comp="760" pin=86"/></net>

<net id="1107"><net_src comp="172" pin="0"/><net_sink comp="760" pin=87"/></net>

<net id="1108"><net_src comp="174" pin="0"/><net_sink comp="760" pin=88"/></net>

<net id="1109"><net_src comp="176" pin="0"/><net_sink comp="760" pin=89"/></net>

<net id="1110"><net_src comp="178" pin="0"/><net_sink comp="760" pin=90"/></net>

<net id="1111"><net_src comp="180" pin="0"/><net_sink comp="760" pin=91"/></net>

<net id="1112"><net_src comp="182" pin="0"/><net_sink comp="760" pin=92"/></net>

<net id="1113"><net_src comp="184" pin="0"/><net_sink comp="760" pin=93"/></net>

<net id="1114"><net_src comp="186" pin="0"/><net_sink comp="760" pin=94"/></net>

<net id="1115"><net_src comp="188" pin="0"/><net_sink comp="760" pin=95"/></net>

<net id="1116"><net_src comp="190" pin="0"/><net_sink comp="760" pin=96"/></net>

<net id="1117"><net_src comp="192" pin="0"/><net_sink comp="760" pin=97"/></net>

<net id="1118"><net_src comp="194" pin="0"/><net_sink comp="760" pin=98"/></net>

<net id="1119"><net_src comp="196" pin="0"/><net_sink comp="760" pin=99"/></net>

<net id="1120"><net_src comp="198" pin="0"/><net_sink comp="760" pin=100"/></net>

<net id="1121"><net_src comp="200" pin="0"/><net_sink comp="760" pin=101"/></net>

<net id="1122"><net_src comp="202" pin="0"/><net_sink comp="760" pin=102"/></net>

<net id="1123"><net_src comp="204" pin="0"/><net_sink comp="760" pin=103"/></net>

<net id="1124"><net_src comp="206" pin="0"/><net_sink comp="760" pin=104"/></net>

<net id="1125"><net_src comp="208" pin="0"/><net_sink comp="760" pin=105"/></net>

<net id="1126"><net_src comp="210" pin="0"/><net_sink comp="760" pin=106"/></net>

<net id="1127"><net_src comp="212" pin="0"/><net_sink comp="760" pin=107"/></net>

<net id="1128"><net_src comp="214" pin="0"/><net_sink comp="760" pin=108"/></net>

<net id="1129"><net_src comp="216" pin="0"/><net_sink comp="760" pin=109"/></net>

<net id="1130"><net_src comp="218" pin="0"/><net_sink comp="760" pin=110"/></net>

<net id="1131"><net_src comp="220" pin="0"/><net_sink comp="760" pin=111"/></net>

<net id="1132"><net_src comp="222" pin="0"/><net_sink comp="760" pin=112"/></net>

<net id="1133"><net_src comp="224" pin="0"/><net_sink comp="760" pin=113"/></net>

<net id="1134"><net_src comp="226" pin="0"/><net_sink comp="760" pin=114"/></net>

<net id="1135"><net_src comp="228" pin="0"/><net_sink comp="760" pin=115"/></net>

<net id="1136"><net_src comp="230" pin="0"/><net_sink comp="760" pin=116"/></net>

<net id="1137"><net_src comp="232" pin="0"/><net_sink comp="760" pin=117"/></net>

<net id="1138"><net_src comp="234" pin="0"/><net_sink comp="760" pin=118"/></net>

<net id="1139"><net_src comp="236" pin="0"/><net_sink comp="760" pin=119"/></net>

<net id="1140"><net_src comp="238" pin="0"/><net_sink comp="760" pin=120"/></net>

<net id="1141"><net_src comp="240" pin="0"/><net_sink comp="760" pin=121"/></net>

<net id="1142"><net_src comp="242" pin="0"/><net_sink comp="760" pin=122"/></net>

<net id="1143"><net_src comp="244" pin="0"/><net_sink comp="760" pin=123"/></net>

<net id="1144"><net_src comp="246" pin="0"/><net_sink comp="760" pin=124"/></net>

<net id="1145"><net_src comp="248" pin="0"/><net_sink comp="760" pin=125"/></net>

<net id="1146"><net_src comp="250" pin="0"/><net_sink comp="760" pin=126"/></net>

<net id="1147"><net_src comp="252" pin="0"/><net_sink comp="760" pin=127"/></net>

<net id="1148"><net_src comp="254" pin="0"/><net_sink comp="760" pin=128"/></net>

<net id="1149"><net_src comp="256" pin="0"/><net_sink comp="760" pin=129"/></net>

<net id="1150"><net_src comp="258" pin="0"/><net_sink comp="760" pin=130"/></net>

<net id="1151"><net_src comp="260" pin="0"/><net_sink comp="760" pin=131"/></net>

<net id="1152"><net_src comp="262" pin="0"/><net_sink comp="760" pin=132"/></net>

<net id="1153"><net_src comp="264" pin="0"/><net_sink comp="760" pin=133"/></net>

<net id="1154"><net_src comp="266" pin="0"/><net_sink comp="760" pin=134"/></net>

<net id="1155"><net_src comp="268" pin="0"/><net_sink comp="760" pin=135"/></net>

<net id="1156"><net_src comp="270" pin="0"/><net_sink comp="760" pin=136"/></net>

<net id="1157"><net_src comp="272" pin="0"/><net_sink comp="760" pin=137"/></net>

<net id="1158"><net_src comp="274" pin="0"/><net_sink comp="760" pin=138"/></net>

<net id="1159"><net_src comp="276" pin="0"/><net_sink comp="760" pin=139"/></net>

<net id="1160"><net_src comp="278" pin="0"/><net_sink comp="760" pin=140"/></net>

<net id="1161"><net_src comp="280" pin="0"/><net_sink comp="760" pin=141"/></net>

<net id="1162"><net_src comp="282" pin="0"/><net_sink comp="760" pin=142"/></net>

<net id="1163"><net_src comp="284" pin="0"/><net_sink comp="760" pin=143"/></net>

<net id="1164"><net_src comp="286" pin="0"/><net_sink comp="760" pin=144"/></net>

<net id="1165"><net_src comp="288" pin="0"/><net_sink comp="760" pin=145"/></net>

<net id="1166"><net_src comp="290" pin="0"/><net_sink comp="760" pin=146"/></net>

<net id="1167"><net_src comp="292" pin="0"/><net_sink comp="760" pin=147"/></net>

<net id="1168"><net_src comp="294" pin="0"/><net_sink comp="760" pin=148"/></net>

<net id="1169"><net_src comp="296" pin="0"/><net_sink comp="760" pin=149"/></net>

<net id="1170"><net_src comp="298" pin="0"/><net_sink comp="760" pin=150"/></net>

<net id="1171"><net_src comp="300" pin="0"/><net_sink comp="760" pin=151"/></net>

<net id="1172"><net_src comp="302" pin="0"/><net_sink comp="760" pin=152"/></net>

<net id="1173"><net_src comp="304" pin="0"/><net_sink comp="760" pin=153"/></net>

<net id="1174"><net_src comp="306" pin="0"/><net_sink comp="760" pin=154"/></net>

<net id="1175"><net_src comp="308" pin="0"/><net_sink comp="760" pin=155"/></net>

<net id="1176"><net_src comp="310" pin="0"/><net_sink comp="760" pin=156"/></net>

<net id="1177"><net_src comp="312" pin="0"/><net_sink comp="760" pin=157"/></net>

<net id="1178"><net_src comp="314" pin="0"/><net_sink comp="760" pin=158"/></net>

<net id="1179"><net_src comp="316" pin="0"/><net_sink comp="760" pin=159"/></net>

<net id="1180"><net_src comp="318" pin="0"/><net_sink comp="760" pin=160"/></net>

<net id="1181"><net_src comp="320" pin="0"/><net_sink comp="760" pin=161"/></net>

<net id="1182"><net_src comp="322" pin="0"/><net_sink comp="760" pin=162"/></net>

<net id="1183"><net_src comp="324" pin="0"/><net_sink comp="760" pin=163"/></net>

<net id="1184"><net_src comp="326" pin="0"/><net_sink comp="760" pin=164"/></net>

<net id="1185"><net_src comp="328" pin="0"/><net_sink comp="760" pin=165"/></net>

<net id="1186"><net_src comp="330" pin="0"/><net_sink comp="760" pin=166"/></net>

<net id="1187"><net_src comp="332" pin="0"/><net_sink comp="760" pin=167"/></net>

<net id="1188"><net_src comp="334" pin="0"/><net_sink comp="760" pin=168"/></net>

<net id="1189"><net_src comp="336" pin="0"/><net_sink comp="760" pin=169"/></net>

<net id="1190"><net_src comp="338" pin="0"/><net_sink comp="760" pin=170"/></net>

<net id="1191"><net_src comp="340" pin="0"/><net_sink comp="760" pin=171"/></net>

<net id="1192"><net_src comp="342" pin="0"/><net_sink comp="760" pin=172"/></net>

<net id="1193"><net_src comp="344" pin="0"/><net_sink comp="760" pin=173"/></net>

<net id="1194"><net_src comp="346" pin="0"/><net_sink comp="760" pin=174"/></net>

<net id="1195"><net_src comp="348" pin="0"/><net_sink comp="760" pin=175"/></net>

<net id="1196"><net_src comp="350" pin="0"/><net_sink comp="760" pin=176"/></net>

<net id="1197"><net_src comp="352" pin="0"/><net_sink comp="760" pin=177"/></net>

<net id="1198"><net_src comp="354" pin="0"/><net_sink comp="760" pin=178"/></net>

<net id="1199"><net_src comp="356" pin="0"/><net_sink comp="760" pin=179"/></net>

<net id="1200"><net_src comp="358" pin="0"/><net_sink comp="760" pin=180"/></net>

<net id="1201"><net_src comp="360" pin="0"/><net_sink comp="760" pin=181"/></net>

<net id="1202"><net_src comp="362" pin="0"/><net_sink comp="760" pin=182"/></net>

<net id="1203"><net_src comp="364" pin="0"/><net_sink comp="760" pin=183"/></net>

<net id="1204"><net_src comp="366" pin="0"/><net_sink comp="760" pin=184"/></net>

<net id="1205"><net_src comp="368" pin="0"/><net_sink comp="760" pin=185"/></net>

<net id="1206"><net_src comp="370" pin="0"/><net_sink comp="760" pin=186"/></net>

<net id="1207"><net_src comp="372" pin="0"/><net_sink comp="760" pin=187"/></net>

<net id="1208"><net_src comp="374" pin="0"/><net_sink comp="760" pin=188"/></net>

<net id="1209"><net_src comp="376" pin="0"/><net_sink comp="760" pin=189"/></net>

<net id="1210"><net_src comp="378" pin="0"/><net_sink comp="760" pin=190"/></net>

<net id="1211"><net_src comp="380" pin="0"/><net_sink comp="760" pin=191"/></net>

<net id="1212"><net_src comp="382" pin="0"/><net_sink comp="760" pin=192"/></net>

<net id="1213"><net_src comp="384" pin="0"/><net_sink comp="760" pin=193"/></net>

<net id="1214"><net_src comp="386" pin="0"/><net_sink comp="760" pin=194"/></net>

<net id="1215"><net_src comp="388" pin="0"/><net_sink comp="760" pin=195"/></net>

<net id="1216"><net_src comp="390" pin="0"/><net_sink comp="760" pin=196"/></net>

<net id="1217"><net_src comp="392" pin="0"/><net_sink comp="760" pin=197"/></net>

<net id="1218"><net_src comp="394" pin="0"/><net_sink comp="760" pin=198"/></net>

<net id="1219"><net_src comp="396" pin="0"/><net_sink comp="760" pin=199"/></net>

<net id="1220"><net_src comp="398" pin="0"/><net_sink comp="760" pin=200"/></net>

<net id="1221"><net_src comp="400" pin="0"/><net_sink comp="760" pin=201"/></net>

<net id="1222"><net_src comp="402" pin="0"/><net_sink comp="760" pin=202"/></net>

<net id="1223"><net_src comp="404" pin="0"/><net_sink comp="760" pin=203"/></net>

<net id="1224"><net_src comp="406" pin="0"/><net_sink comp="760" pin=204"/></net>

<net id="1225"><net_src comp="408" pin="0"/><net_sink comp="760" pin=205"/></net>

<net id="1226"><net_src comp="410" pin="0"/><net_sink comp="760" pin=206"/></net>

<net id="1227"><net_src comp="412" pin="0"/><net_sink comp="760" pin=207"/></net>

<net id="1228"><net_src comp="414" pin="0"/><net_sink comp="760" pin=208"/></net>

<net id="1229"><net_src comp="416" pin="0"/><net_sink comp="760" pin=209"/></net>

<net id="1230"><net_src comp="418" pin="0"/><net_sink comp="760" pin=210"/></net>

<net id="1231"><net_src comp="420" pin="0"/><net_sink comp="760" pin=211"/></net>

<net id="1232"><net_src comp="422" pin="0"/><net_sink comp="760" pin=212"/></net>

<net id="1233"><net_src comp="424" pin="0"/><net_sink comp="760" pin=213"/></net>

<net id="1234"><net_src comp="426" pin="0"/><net_sink comp="760" pin=214"/></net>

<net id="1235"><net_src comp="428" pin="0"/><net_sink comp="760" pin=215"/></net>

<net id="1236"><net_src comp="430" pin="0"/><net_sink comp="760" pin=216"/></net>

<net id="1237"><net_src comp="432" pin="0"/><net_sink comp="760" pin=217"/></net>

<net id="1238"><net_src comp="434" pin="0"/><net_sink comp="760" pin=218"/></net>

<net id="1239"><net_src comp="436" pin="0"/><net_sink comp="760" pin=219"/></net>

<net id="1240"><net_src comp="438" pin="0"/><net_sink comp="760" pin=220"/></net>

<net id="1241"><net_src comp="440" pin="0"/><net_sink comp="760" pin=221"/></net>

<net id="1242"><net_src comp="442" pin="0"/><net_sink comp="760" pin=222"/></net>

<net id="1243"><net_src comp="444" pin="0"/><net_sink comp="760" pin=223"/></net>

<net id="1244"><net_src comp="446" pin="0"/><net_sink comp="760" pin=224"/></net>

<net id="1245"><net_src comp="448" pin="0"/><net_sink comp="760" pin=225"/></net>

<net id="1246"><net_src comp="450" pin="0"/><net_sink comp="760" pin=226"/></net>

<net id="1247"><net_src comp="452" pin="0"/><net_sink comp="760" pin=227"/></net>

<net id="1248"><net_src comp="454" pin="0"/><net_sink comp="760" pin=228"/></net>

<net id="1249"><net_src comp="456" pin="0"/><net_sink comp="760" pin=229"/></net>

<net id="1250"><net_src comp="458" pin="0"/><net_sink comp="760" pin=230"/></net>

<net id="1251"><net_src comp="460" pin="0"/><net_sink comp="760" pin=231"/></net>

<net id="1252"><net_src comp="462" pin="0"/><net_sink comp="760" pin=232"/></net>

<net id="1253"><net_src comp="464" pin="0"/><net_sink comp="760" pin=233"/></net>

<net id="1254"><net_src comp="466" pin="0"/><net_sink comp="760" pin=234"/></net>

<net id="1255"><net_src comp="468" pin="0"/><net_sink comp="760" pin=235"/></net>

<net id="1256"><net_src comp="470" pin="0"/><net_sink comp="760" pin=236"/></net>

<net id="1257"><net_src comp="472" pin="0"/><net_sink comp="760" pin=237"/></net>

<net id="1258"><net_src comp="474" pin="0"/><net_sink comp="760" pin=238"/></net>

<net id="1259"><net_src comp="476" pin="0"/><net_sink comp="760" pin=239"/></net>

<net id="1260"><net_src comp="478" pin="0"/><net_sink comp="760" pin=240"/></net>

<net id="1261"><net_src comp="480" pin="0"/><net_sink comp="760" pin=241"/></net>

<net id="1262"><net_src comp="482" pin="0"/><net_sink comp="760" pin=242"/></net>

<net id="1263"><net_src comp="484" pin="0"/><net_sink comp="760" pin=243"/></net>

<net id="1264"><net_src comp="486" pin="0"/><net_sink comp="760" pin=244"/></net>

<net id="1265"><net_src comp="488" pin="0"/><net_sink comp="760" pin=245"/></net>

<net id="1266"><net_src comp="490" pin="0"/><net_sink comp="760" pin=246"/></net>

<net id="1267"><net_src comp="492" pin="0"/><net_sink comp="760" pin=247"/></net>

<net id="1268"><net_src comp="494" pin="0"/><net_sink comp="760" pin=248"/></net>

<net id="1269"><net_src comp="496" pin="0"/><net_sink comp="760" pin=249"/></net>

<net id="1270"><net_src comp="498" pin="0"/><net_sink comp="760" pin=250"/></net>

<net id="1271"><net_src comp="500" pin="0"/><net_sink comp="760" pin=251"/></net>

<net id="1272"><net_src comp="502" pin="0"/><net_sink comp="760" pin=252"/></net>

<net id="1273"><net_src comp="504" pin="0"/><net_sink comp="760" pin=253"/></net>

<net id="1274"><net_src comp="506" pin="0"/><net_sink comp="760" pin=254"/></net>

<net id="1275"><net_src comp="508" pin="0"/><net_sink comp="760" pin=255"/></net>

<net id="1276"><net_src comp="510" pin="0"/><net_sink comp="760" pin=256"/></net>

<net id="1277"><net_src comp="512" pin="0"/><net_sink comp="760" pin=257"/></net>

<net id="1278"><net_src comp="514" pin="0"/><net_sink comp="760" pin=258"/></net>

<net id="1304"><net_src comp="568" pin="0"/><net_sink comp="1279" pin=0"/></net>

<net id="1305"><net_src comp="516" pin="0"/><net_sink comp="1279" pin=3"/></net>

<net id="1306"><net_src comp="518" pin="0"/><net_sink comp="1279" pin=4"/></net>

<net id="1307"><net_src comp="520" pin="0"/><net_sink comp="1279" pin=5"/></net>

<net id="1308"><net_src comp="522" pin="0"/><net_sink comp="1279" pin=6"/></net>

<net id="1309"><net_src comp="524" pin="0"/><net_sink comp="1279" pin=7"/></net>

<net id="1310"><net_src comp="526" pin="0"/><net_sink comp="1279" pin=8"/></net>

<net id="1311"><net_src comp="528" pin="0"/><net_sink comp="1279" pin=9"/></net>

<net id="1312"><net_src comp="530" pin="0"/><net_sink comp="1279" pin=10"/></net>

<net id="1313"><net_src comp="532" pin="0"/><net_sink comp="1279" pin=11"/></net>

<net id="1314"><net_src comp="534" pin="0"/><net_sink comp="1279" pin=12"/></net>

<net id="1315"><net_src comp="536" pin="0"/><net_sink comp="1279" pin=13"/></net>

<net id="1316"><net_src comp="538" pin="0"/><net_sink comp="1279" pin=14"/></net>

<net id="1317"><net_src comp="540" pin="0"/><net_sink comp="1279" pin=15"/></net>

<net id="1318"><net_src comp="542" pin="0"/><net_sink comp="1279" pin=16"/></net>

<net id="1319"><net_src comp="544" pin="0"/><net_sink comp="1279" pin=17"/></net>

<net id="1320"><net_src comp="546" pin="0"/><net_sink comp="1279" pin=18"/></net>

<net id="1321"><net_src comp="548" pin="0"/><net_sink comp="1279" pin=19"/></net>

<net id="1322"><net_src comp="550" pin="0"/><net_sink comp="1279" pin=20"/></net>

<net id="1323"><net_src comp="552" pin="0"/><net_sink comp="1279" pin=21"/></net>

<net id="1324"><net_src comp="554" pin="0"/><net_sink comp="1279" pin=22"/></net>

<net id="1328"><net_src comp="645" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="1333"><net_src comp="630" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="760" pin=2"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1339"><net_src comp="634" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="1279" pin=2"/></net>

<net id="1341"><net_src comp="1336" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1342"><net_src comp="1336" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1346"><net_src comp="638" pin="3"/><net_sink comp="1343" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {1 2 3 4 5 6 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_9 | {1 2 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_8 | {1 2 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_7 | {1 2 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_6 | {1 2 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_5 | {1 2 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_4 | {1 2 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_3 | {1 2 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_2 | {1 2 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_1 | {1 2 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_117 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_128 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_95 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_86 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_85 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_84 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_83 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_82 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_81 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_80 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_79 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_78 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_77 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_76 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_75 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_74 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_73 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_72 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_71 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_70 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_69 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_68 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_67 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_66 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_65 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_64 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_63 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_62 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_61 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_60 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_59 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_58 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_57 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_56 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_55 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_54 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_53 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_52 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_51 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_50 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_49 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_48 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_47 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_46 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_45 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_44 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_43 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_42 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_41 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_40 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_39 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_38 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_37 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_36 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_35 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_34 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_33 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_32 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_31 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_30 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_29 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_28 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_27 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_26 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_25 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_24 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_23 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_22 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_21 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_20 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_19 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_18 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_17 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_16 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_15 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_14 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_13 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_12 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_11 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_10 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_9 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_8 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_7 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_6 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_5 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_4 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_3 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_2 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_1 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_118 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_119 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_120 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_121 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_122 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_123 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_124 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_125 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_126 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_127 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_129 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_130 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_131 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_132 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_133 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_134 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_99 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_98 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_97 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_96 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_94 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_93 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_92 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_91 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_90 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_89 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_88 | {1 2 }
	Port: p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_87 | {1 2 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9 | {3 4 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8 | {3 4 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7 | {3 4 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6 | {3 4 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5 | {3 4 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4 | {3 4 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3 | {3 4 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2 | {3 4 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1 | {3 4 }
	Port: void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials | {3 4 }
 - Input state : 
	Port: snn_mnist_hls : input_r | {1 2 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_9 | {1 2 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_8 | {1 2 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_7 | {1 2 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_6 | {1 2 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_5 | {1 2 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_4 | {1 2 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_3 | {1 2 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_2 | {1 2 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials_1 | {1 2 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_784_potentials | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_117 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_128 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_95 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_86 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_85 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_84 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_83 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_82 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_81 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_80 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_79 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_78 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_77 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_76 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_75 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_74 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_73 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_72 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_71 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_70 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_69 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_68 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_67 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_66 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_65 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_64 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_63 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_62 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_61 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_60 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_59 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_58 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_57 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_56 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_55 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_54 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_53 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_52 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_51 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_50 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_49 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_48 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_47 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_46 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_45 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_44 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_43 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_42 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_41 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_40 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_39 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_38 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_37 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_36 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_35 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_34 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_33 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_32 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_31 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_30 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_29 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_28 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_27 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_26 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_25 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_24 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_23 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_22 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_21 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_20 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_19 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_18 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_17 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_16 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_15 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_14 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_13 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_12 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_11 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_10 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_9 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_8 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_7 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_6 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_5 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_4 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_3 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_2 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_1 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_118 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_119 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_120 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_121 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_122 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_123 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_124 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_125 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_126 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_127 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_129 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_130 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_131 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_132 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_133 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_134 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_99 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_98 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_97 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_96 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_94 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_93 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_92 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_91 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_90 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_89 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_88 | {1 2 }
	Port: snn_mnist_hls : p_ZZ9lif_layerILi128ELi784EN3hls6streamI7ap_uintILi10EELi0EEES4_Li1EEvRT1_RT2_PAT_87 | {1 2 }
	Port: snn_mnist_hls : weights_0_0 | {1 2 }
	Port: snn_mnist_hls : weights_0_1 | {1 2 }
	Port: snn_mnist_hls : weights_0_2 | {1 2 }
	Port: snn_mnist_hls : weights_0_3 | {1 2 }
	Port: snn_mnist_hls : weights_0_4 | {1 2 }
	Port: snn_mnist_hls : weights_0_5 | {1 2 }
	Port: snn_mnist_hls : weights_0_6 | {1 2 }
	Port: snn_mnist_hls : weights_0_7 | {1 2 }
	Port: snn_mnist_hls : weights_0_8 | {1 2 }
	Port: snn_mnist_hls : weights_0_9 | {1 2 }
	Port: snn_mnist_hls : weights_0_10 | {1 2 }
	Port: snn_mnist_hls : weights_0_11 | {1 2 }
	Port: snn_mnist_hls : weights_0_12 | {1 2 }
	Port: snn_mnist_hls : weights_0_13 | {1 2 }
	Port: snn_mnist_hls : weights_0_14 | {1 2 }
	Port: snn_mnist_hls : weights_0_15 | {1 2 }
	Port: snn_mnist_hls : weights_0_16 | {1 2 }
	Port: snn_mnist_hls : weights_0_17 | {1 2 }
	Port: snn_mnist_hls : weights_0_18 | {1 2 }
	Port: snn_mnist_hls : weights_0_19 | {1 2 }
	Port: snn_mnist_hls : weights_0_20 | {1 2 }
	Port: snn_mnist_hls : weights_0_21 | {1 2 }
	Port: snn_mnist_hls : weights_0_22 | {1 2 }
	Port: snn_mnist_hls : weights_0_23 | {1 2 }
	Port: snn_mnist_hls : weights_0_24 | {1 2 }
	Port: snn_mnist_hls : weights_0_25 | {1 2 }
	Port: snn_mnist_hls : weights_0_26 | {1 2 }
	Port: snn_mnist_hls : weights_0_27 | {1 2 }
	Port: snn_mnist_hls : weights_0_28 | {1 2 }
	Port: snn_mnist_hls : weights_0_29 | {1 2 }
	Port: snn_mnist_hls : weights_0_30 | {1 2 }
	Port: snn_mnist_hls : weights_0_31 | {1 2 }
	Port: snn_mnist_hls : weights_0_32 | {1 2 }
	Port: snn_mnist_hls : weights_0_33 | {1 2 }
	Port: snn_mnist_hls : weights_0_34 | {1 2 }
	Port: snn_mnist_hls : weights_0_35 | {1 2 }
	Port: snn_mnist_hls : weights_0_36 | {1 2 }
	Port: snn_mnist_hls : weights_0_37 | {1 2 }
	Port: snn_mnist_hls : weights_0_38 | {1 2 }
	Port: snn_mnist_hls : weights_0_39 | {1 2 }
	Port: snn_mnist_hls : weights_0_40 | {1 2 }
	Port: snn_mnist_hls : weights_0_41 | {1 2 }
	Port: snn_mnist_hls : weights_0_42 | {1 2 }
	Port: snn_mnist_hls : weights_0_43 | {1 2 }
	Port: snn_mnist_hls : weights_0_44 | {1 2 }
	Port: snn_mnist_hls : weights_0_45 | {1 2 }
	Port: snn_mnist_hls : weights_0_46 | {1 2 }
	Port: snn_mnist_hls : weights_0_47 | {1 2 }
	Port: snn_mnist_hls : weights_0_48 | {1 2 }
	Port: snn_mnist_hls : weights_0_49 | {1 2 }
	Port: snn_mnist_hls : weights_0_50 | {1 2 }
	Port: snn_mnist_hls : weights_0_51 | {1 2 }
	Port: snn_mnist_hls : weights_0_52 | {1 2 }
	Port: snn_mnist_hls : weights_0_53 | {1 2 }
	Port: snn_mnist_hls : weights_0_54 | {1 2 }
	Port: snn_mnist_hls : weights_0_55 | {1 2 }
	Port: snn_mnist_hls : weights_0_56 | {1 2 }
	Port: snn_mnist_hls : weights_0_57 | {1 2 }
	Port: snn_mnist_hls : weights_0_58 | {1 2 }
	Port: snn_mnist_hls : weights_0_59 | {1 2 }
	Port: snn_mnist_hls : weights_0_60 | {1 2 }
	Port: snn_mnist_hls : weights_0_61 | {1 2 }
	Port: snn_mnist_hls : weights_0_62 | {1 2 }
	Port: snn_mnist_hls : weights_0_63 | {1 2 }
	Port: snn_mnist_hls : weights_0_64 | {1 2 }
	Port: snn_mnist_hls : weights_0_65 | {1 2 }
	Port: snn_mnist_hls : weights_0_66 | {1 2 }
	Port: snn_mnist_hls : weights_0_67 | {1 2 }
	Port: snn_mnist_hls : weights_0_68 | {1 2 }
	Port: snn_mnist_hls : weights_0_69 | {1 2 }
	Port: snn_mnist_hls : weights_0_70 | {1 2 }
	Port: snn_mnist_hls : weights_0_71 | {1 2 }
	Port: snn_mnist_hls : weights_0_72 | {1 2 }
	Port: snn_mnist_hls : weights_0_73 | {1 2 }
	Port: snn_mnist_hls : weights_0_74 | {1 2 }
	Port: snn_mnist_hls : weights_0_75 | {1 2 }
	Port: snn_mnist_hls : weights_0_76 | {1 2 }
	Port: snn_mnist_hls : weights_0_77 | {1 2 }
	Port: snn_mnist_hls : weights_0_78 | {1 2 }
	Port: snn_mnist_hls : weights_0_79 | {1 2 }
	Port: snn_mnist_hls : weights_0_80 | {1 2 }
	Port: snn_mnist_hls : weights_0_81 | {1 2 }
	Port: snn_mnist_hls : weights_0_82 | {1 2 }
	Port: snn_mnist_hls : weights_0_83 | {1 2 }
	Port: snn_mnist_hls : weights_0_84 | {1 2 }
	Port: snn_mnist_hls : weights_0_85 | {1 2 }
	Port: snn_mnist_hls : weights_0_86 | {1 2 }
	Port: snn_mnist_hls : weights_0_87 | {1 2 }
	Port: snn_mnist_hls : weights_0_88 | {1 2 }
	Port: snn_mnist_hls : weights_0_89 | {1 2 }
	Port: snn_mnist_hls : weights_0_90 | {1 2 }
	Port: snn_mnist_hls : weights_0_91 | {1 2 }
	Port: snn_mnist_hls : weights_0_92 | {1 2 }
	Port: snn_mnist_hls : weights_0_93 | {1 2 }
	Port: snn_mnist_hls : weights_0_94 | {1 2 }
	Port: snn_mnist_hls : weights_0_95 | {1 2 }
	Port: snn_mnist_hls : weights_0_96 | {1 2 }
	Port: snn_mnist_hls : weights_0_97 | {1 2 }
	Port: snn_mnist_hls : weights_0_98 | {1 2 }
	Port: snn_mnist_hls : weights_0_99 | {1 2 }
	Port: snn_mnist_hls : weights_0_100 | {1 2 }
	Port: snn_mnist_hls : weights_0_101 | {1 2 }
	Port: snn_mnist_hls : weights_0_102 | {1 2 }
	Port: snn_mnist_hls : weights_0_103 | {1 2 }
	Port: snn_mnist_hls : weights_0_104 | {1 2 }
	Port: snn_mnist_hls : weights_0_105 | {1 2 }
	Port: snn_mnist_hls : weights_0_106 | {1 2 }
	Port: snn_mnist_hls : weights_0_107 | {1 2 }
	Port: snn_mnist_hls : weights_0_108 | {1 2 }
	Port: snn_mnist_hls : weights_0_109 | {1 2 }
	Port: snn_mnist_hls : weights_0_110 | {1 2 }
	Port: snn_mnist_hls : weights_0_111 | {1 2 }
	Port: snn_mnist_hls : weights_0_112 | {1 2 }
	Port: snn_mnist_hls : weights_0_113 | {1 2 }
	Port: snn_mnist_hls : weights_0_114 | {1 2 }
	Port: snn_mnist_hls : weights_0_115 | {1 2 }
	Port: snn_mnist_hls : weights_0_116 | {1 2 }
	Port: snn_mnist_hls : weights_0_117 | {1 2 }
	Port: snn_mnist_hls : weights_0_118 | {1 2 }
	Port: snn_mnist_hls : weights_0_119 | {1 2 }
	Port: snn_mnist_hls : weights_0_120 | {1 2 }
	Port: snn_mnist_hls : weights_0_121 | {1 2 }
	Port: snn_mnist_hls : weights_0_122 | {1 2 }
	Port: snn_mnist_hls : weights_0_123 | {1 2 }
	Port: snn_mnist_hls : weights_0_124 | {1 2 }
	Port: snn_mnist_hls : weights_0_125 | {1 2 }
	Port: snn_mnist_hls : weights_0_126 | {1 2 }
	Port: snn_mnist_hls : weights_0_127 | {1 2 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_9 | {3 4 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_8 | {3 4 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_7 | {3 4 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_6 | {3 4 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_5 | {3 4 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_4 | {3 4 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_3 | {3 4 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_2 | {3 4 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials_1 | {3 4 }
	Port: snn_mnist_hls : void_lif_layer_stream_stream_ap_fixed_12_2_0_3_0_128_potentials | {3 4 }
	Port: snn_mnist_hls : weights_1_0 | {3 4 }
	Port: snn_mnist_hls : weights_1_1 | {3 4 }
	Port: snn_mnist_hls : weights_1_2 | {3 4 }
	Port: snn_mnist_hls : weights_1_3 | {3 4 }
	Port: snn_mnist_hls : weights_1_4 | {3 4 }
	Port: snn_mnist_hls : weights_1_5 | {3 4 }
	Port: snn_mnist_hls : weights_1_6 | {3 4 }
	Port: snn_mnist_hls : weights_1_7 | {3 4 }
	Port: snn_mnist_hls : weights_1_8 | {3 4 }
	Port: snn_mnist_hls : weights_1_9 | {3 4 }
  - Chain level:
	State 1
		call_ln19 : 1
		store_ln24 : 1
		store_ln24 : 1
	State 2
		store_ln24 : 1
		store_ln24 : 1
	State 3
		store_ln24 : 1
		store_ln24 : 1
	State 4
		store_ln24 : 1
		store_ln24 : 1
	State 5
		store_ln24 : 1
		store_ln24 : 1
	State 6
		output_r_addr_10 : 1
		store_ln30 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------|---------|---------|---------|
| Operation|                              Functional Unit                             |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_lif_layer_128_784_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s_fu_760 |  62.503 |  13315  |  12733  |
|          | grp_lif_layer_10_128_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s_fu_1279 |  5.564  |   1032  |   1000  |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
| nbreadreq|                           grp_nbreadreq_fu_638                           |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|   read   |                           out2_read_read_fu_645                          |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|   zext   |                             zext_ln30_fu_1325                            |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                          |  68.067 |  14347  |  13733  |
|----------|--------------------------------------------------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
| weights_0_0 |    1   |    0   |    0   |
| weights_0_1 |    1   |    0   |    0   |
| weights_0_10|    1   |    0   |    0   |
|weights_0_100|    1   |    0   |    0   |
|weights_0_101|    1   |    0   |    0   |
|weights_0_102|    1   |    0   |    0   |
|weights_0_103|    1   |    0   |    0   |
|weights_0_104|    1   |    0   |    0   |
|weights_0_105|    1   |    0   |    0   |
|weights_0_106|    1   |    0   |    0   |
|weights_0_107|    1   |    0   |    0   |
|weights_0_108|    1   |    0   |    0   |
|weights_0_109|    1   |    0   |    0   |
| weights_0_11|    1   |    0   |    0   |
|weights_0_110|    1   |    0   |    0   |
|weights_0_111|    1   |    0   |    0   |
|weights_0_112|    1   |    0   |    0   |
|weights_0_113|    1   |    0   |    0   |
|weights_0_114|    1   |    0   |    0   |
|weights_0_115|    1   |    0   |    0   |
|weights_0_116|    1   |    0   |    0   |
|weights_0_117|    1   |    0   |    0   |
|weights_0_118|    1   |    0   |    0   |
|weights_0_119|    1   |    0   |    0   |
| weights_0_12|    1   |    0   |    0   |
|weights_0_120|    1   |    0   |    0   |
|weights_0_121|    1   |    0   |    0   |
|weights_0_122|    1   |    0   |    0   |
|weights_0_123|    1   |    0   |    0   |
|weights_0_124|    1   |    0   |    0   |
|weights_0_125|    1   |    0   |    0   |
|weights_0_126|    1   |    0   |    0   |
|weights_0_127|    1   |    0   |    0   |
| weights_0_13|    1   |    0   |    0   |
| weights_0_14|    1   |    0   |    0   |
| weights_0_15|    1   |    0   |    0   |
| weights_0_16|    1   |    0   |    0   |
| weights_0_17|    1   |    0   |    0   |
| weights_0_18|    1   |    0   |    0   |
| weights_0_19|    1   |    0   |    0   |
| weights_0_2 |    1   |    0   |    0   |
| weights_0_20|    1   |    0   |    0   |
| weights_0_21|    1   |    0   |    0   |
| weights_0_22|    1   |    0   |    0   |
| weights_0_23|    1   |    0   |    0   |
| weights_0_24|    1   |    0   |    0   |
| weights_0_25|    1   |    0   |    0   |
| weights_0_26|    1   |    0   |    0   |
| weights_0_27|    1   |    0   |    0   |
| weights_0_28|    1   |    0   |    0   |
| weights_0_29|    1   |    0   |    0   |
| weights_0_3 |    1   |    0   |    0   |
| weights_0_30|    1   |    0   |    0   |
| weights_0_31|    1   |    0   |    0   |
| weights_0_32|    1   |    0   |    0   |
| weights_0_33|    1   |    0   |    0   |
| weights_0_34|    1   |    0   |    0   |
| weights_0_35|    1   |    0   |    0   |
| weights_0_36|    1   |    0   |    0   |
| weights_0_37|    1   |    0   |    0   |
| weights_0_38|    1   |    0   |    0   |
| weights_0_39|    1   |    0   |    0   |
| weights_0_4 |    1   |    0   |    0   |
| weights_0_40|    1   |    0   |    0   |
| weights_0_41|    1   |    0   |    0   |
| weights_0_42|    1   |    0   |    0   |
| weights_0_43|    1   |    0   |    0   |
| weights_0_44|    1   |    0   |    0   |
| weights_0_45|    1   |    0   |    0   |
| weights_0_46|    1   |    0   |    0   |
| weights_0_47|    1   |    0   |    0   |
| weights_0_48|    1   |    0   |    0   |
| weights_0_49|    1   |    0   |    0   |
| weights_0_5 |    1   |    0   |    0   |
| weights_0_50|    1   |    0   |    0   |
| weights_0_51|    1   |    0   |    0   |
| weights_0_52|    1   |    0   |    0   |
| weights_0_53|    1   |    0   |    0   |
| weights_0_54|    1   |    0   |    0   |
| weights_0_55|    1   |    0   |    0   |
| weights_0_56|    1   |    0   |    0   |
| weights_0_57|    1   |    0   |    0   |
| weights_0_58|    1   |    0   |    0   |
| weights_0_59|    1   |    0   |    0   |
| weights_0_6 |    1   |    0   |    0   |
| weights_0_60|    1   |    0   |    0   |
| weights_0_61|    1   |    0   |    0   |
| weights_0_62|    1   |    0   |    0   |
| weights_0_63|    1   |    0   |    0   |
| weights_0_64|    1   |    0   |    0   |
| weights_0_65|    1   |    0   |    0   |
| weights_0_66|    1   |    0   |    0   |
| weights_0_67|    1   |    0   |    0   |
| weights_0_68|    1   |    0   |    0   |
| weights_0_69|    1   |    0   |    0   |
| weights_0_7 |    1   |    0   |    0   |
| weights_0_70|    1   |    0   |    0   |
| weights_0_71|    1   |    0   |    0   |
| weights_0_72|    1   |    0   |    0   |
| weights_0_73|    1   |    0   |    0   |
| weights_0_74|    1   |    0   |    0   |
| weights_0_75|    1   |    0   |    0   |
| weights_0_76|    1   |    0   |    0   |
| weights_0_77|    1   |    0   |    0   |
| weights_0_78|    1   |    0   |    0   |
| weights_0_79|    1   |    0   |    0   |
| weights_0_8 |    1   |    0   |    0   |
| weights_0_80|    1   |    0   |    0   |
| weights_0_81|    1   |    0   |    0   |
| weights_0_82|    1   |    0   |    0   |
| weights_0_83|    1   |    0   |    0   |
| weights_0_84|    1   |    0   |    0   |
| weights_0_85|    1   |    0   |    0   |
| weights_0_86|    1   |    0   |    0   |
| weights_0_87|    1   |    0   |    0   |
| weights_0_88|    1   |    0   |    0   |
| weights_0_89|    1   |    0   |    0   |
| weights_0_9 |    1   |    0   |    0   |
| weights_0_90|    1   |    0   |    0   |
| weights_0_91|    1   |    0   |    0   |
| weights_0_92|    1   |    0   |    0   |
| weights_0_93|    1   |    0   |    0   |
| weights_0_94|    1   |    0   |    0   |
| weights_0_95|    1   |    0   |    0   |
| weights_0_96|    1   |    0   |    0   |
| weights_0_97|    1   |    0   |    0   |
| weights_0_98|    1   |    0   |    0   |
| weights_0_99|    1   |    0   |    0   |
| weights_1_0 |    1   |    0   |    0   |
| weights_1_1 |    1   |    0   |    0   |
| weights_1_2 |    1   |    0   |    0   |
| weights_1_3 |    1   |    0   |    0   |
| weights_1_4 |    1   |    0   |    0   |
| weights_1_5 |    1   |    0   |    0   |
| weights_1_6 |    1   |    0   |    0   |
| weights_1_7 |    1   |    0   |    0   |
| weights_1_8 |    1   |    0   |    0   |
| weights_1_9 |    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |   138  |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|out1_reg_1330|   10   |
|out2_reg_1336|   10   |
| tmp_reg_1343|    1   |
+-------------+--------+
|    Total    |   21   |
+-------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_658 |  p0  |   6  |   4  |   24   ||    0    ||    31   |
| grp_access_fu_658 |  p1  |   2  |   1  |    2   |
| grp_access_fu_658 |  p2  |   5  |   0  |    0   ||    0    ||    26   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   26   ||  1.751  ||    0    ||    57   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   68   |  14347 |  13733 |
|   Memory  |   138  |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    0   |   57   |
|  Register |    -   |    -   |   21   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   138  |   69   |  14368 |  13790 |
+-----------+--------+--------+--------+--------+
