	component processor is
		port (
			arbitrator_0_rx_beginbursttransfer   : in    std_logic                    := 'X';             -- beginbursttransfer
			arbitrator_0_tx_writeresponsevalid_n : out   std_logic;                                       -- writeresponsevalid_n
			clk_clk                              : in    std_logic                    := 'X';             -- clk
			esp_rxd                              : in    std_logic                    := 'X';             -- rxd
			esp_txd                              : out   std_logic;                                       -- txd
			input_export                         : in    std_logic_vector(3 downto 0) := (others => 'X'); -- export
			lcd_DATA                             : inout std_logic_vector(7 downto 0) := (others => 'X'); -- DATA
			lcd_ON                               : out   std_logic;                                       -- ON
			lcd_BLON                             : out   std_logic;                                       -- BLON
			lcd_EN                               : out   std_logic;                                       -- EN
			lcd_RS                               : out   std_logic;                                       -- RS
			lcd_RW                               : out   std_logic;                                       -- RW
			output_export                        : out   std_logic_vector(3 downto 0)                     -- export
		);
	end component processor;

