Using config: configs/x16_64g.json
Running GEMM tests...
Test 1: M=1024, K=12288, N=12288
compute module:
simdram config: 8channels x 2ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 2ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 819.2GB/s
simdram internal bw: 296207.9096045197GB/s
simdram ops: 42.974426229508204Tops
memory capacity: 64.0GB
peripheral area: 51.912930985888565mm^2
dram area: 2112.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M: CRD  N: A  K: BS  Array Mapping:  R: K  C: MN
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:1024, K:12288, N:12288
Maximum Array Tile Size: {'M': 8, 'K': 768, 'N': 1536}
get_arr_tile_stats: arr_latency=9.868800000000001e-05, capacity_utilization=0.09375
get_tile_stats: K_reduction_latency: 5.12e-06 = 4194304 / 819200000000.0
CRD BS ['A'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
12582912 = 1024 * 12288 * 1
get_tile_io_latency: data_volume=12582912, dup=['A'], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=1.536e-05 = 12582912 / 819200000000.0
get_tile_stats: tile_size: {'M': 1024, 'K': 12288, 'N': 256}, arr_tile_size: {'M': 8, 'K': 768, 'N': 32}, MK_dup: 32, KN_dup:8, MN_dup:1, M_K_io_latency: 0.00049152, K_N_io_latency: 0, M_N_io_latency: 3.2e-07, tile_compute_latency:0.00010380800000000002 = 9.868800000000001e-05(arr_latency) + 5.12e-06(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M: CRD  N: A  K: BS  Array Mapping:  R: K  C: MN
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 1024        | 256         | 12288       |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 8           | 32          | 768         |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.09375     | 1.0         | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 0.005489984000000007   cycles|
| Total Compute Latency | 0.004982784000000002   cycles|
| Total Array Latency  | 0.004737024000000004   cycles|
| Total Reduction Latency| 0.00024576000000000014 cycles|
| IO Latency           | 0.0005072000000000025  cycles|

----------- Hardware Requirements ---------------
| col_multicast        | True                  |
| col_broadcast        | False                 |
| broadcast            | {'C': False, 'R': False, 'B': False, 'A': True, 'S': False, 'D': False}|
| reduction            | {'C': False, 'R': False, 'B': True, 'A': False, 'S': True, 'D': False}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 48                     |
| K_t                   | 1                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 1.0
Capacity utilization: 0.09375
GEMM 1024x12288x12288 latency: 0.005489984000000007s
simulated latency: GEMM_1024x12288x12288 0.005489984000000007
roofline_model_simdram: total_ops=309237645312, total_data_movement=25165824, peak_flops=42974426229508.2, bandwidth=819200000000.0
roofline_model_simdram: compute_bound_time=0.0071958527999999985, memory_bound_time=3.072e-05
GEMM roofline latency: 0.0071958527999999985ms
Results written to test_gemm_x16_64g.json_1024_12288_12288_simdram_ddr5_operandocality.csv
Test 2: M=2048, K=24576, N=24576
compute module:
simdram config: 8channels x 2ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 2ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 819.2GB/s
simdram internal bw: 296207.9096045197GB/s
simdram ops: 42.974426229508204Tops
memory capacity: 64.0GB
peripheral area: 51.912930985888565mm^2
dram area: 2112.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M: CRD  N: A  K: BS  Array Mapping:  R: K  C: MN
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:2048, K:24576, N:24576
Maximum Array Tile Size: {'M': 16, 'K': 1536, 'N': 3072}
get_arr_tile_stats: arr_latency=0.000196992, capacity_utilization=0.1875
get_tile_stats: K_reduction_latency: 5.12e-06 = 4194304 / 819200000000.0
CRD BS ['A'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
50331648 = 2048 * 24576 * 1
get_tile_io_latency: data_volume=50331648, dup=['A'], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=6.144e-05 = 50331648 / 819200000000.0
get_tile_stats: tile_size: {'M': 2048, 'K': 24576, 'N': 128}, arr_tile_size: {'M': 16, 'K': 1536, 'N': 16}, MK_dup: 16, KN_dup:16, MN_dup:1, M_K_io_latency: 0.00098304, K_N_io_latency: 0, M_N_io_latency: 3.2e-07, tile_compute_latency:0.000202112 = 0.000196992(arr_latency) + 5.12e-06(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M: CRD  N: A  K: BS  Array Mapping:  R: K  C: MN
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 2048        | 128         | 24576       |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 16          | 16          | 1536        |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.1875      | 1.0         | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 0.03985030400000004    cycles|
| Total Compute Latency | 0.03880550399999999    cycles|
| Total Array Latency  | 0.037822464            cycles|
| Total Reduction Latency| 0.0009830399999999958  cycles|
| IO Latency           | 0.0010448000000000098  cycles|

----------- Hardware Requirements ---------------
| col_multicast        | True                  |
| col_broadcast        | False                 |
| broadcast            | {'C': False, 'R': False, 'B': False, 'A': True, 'S': False, 'D': False}|
| reduction            | {'C': False, 'R': False, 'B': True, 'A': False, 'S': True, 'D': False}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 192                    |
| K_t                   | 1                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 1.0
Capacity utilization: 0.1875
GEMM 2048x24576x24576 latency: 0.03985030400000004s
simulated latency: GEMM_2048x24576x24576 0.03985030400000004
roofline_model_simdram: total_ops=2473901162496, total_data_movement=100663296, peak_flops=42974426229508.2, bandwidth=819200000000.0
roofline_model_simdram: compute_bound_time=0.05756682239999999, memory_bound_time=0.00012288
GEMM roofline latency: 0.05756682239999999ms
Results written to test_gemm_x16_64g.json_2048_24576_24576_simdram_ddr5_operandocality.csv
Test 3: M=1, K=12288, N=12288
compute module:
simdram config: 8channels x 2ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 2ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 819.2GB/s
simdram internal bw: 296207.9096045197GB/s
simdram ops: 42.974426229508204Tops
memory capacity: 64.0GB
peripheral area: 51.912930985888565mm^2
dram area: 2112.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M:   N: RBA  K: CDS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:1, K:12288, N:12288
Maximum Array Tile Size: {'M': 1, 'K': 192, 'N': 48}
get_arr_tile_stats: arr_latency=6.784e-06, capacity_utilization=0.0029296875
get_tile_stats: K_reduction_latency: 9.6e-07 = 786432 / 819200000000.0
 CDS ['R', 'B', 'A'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
12288 = 1 * 12288 * 1
get_tile_io_latency: data_volume=24576, dup=['B', 'A'], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=4.8e-07 = 24576 / 51200000000.0
get_tile_stats: tile_size: {'M': 1, 'K': 12288, 'N': 12288}, arr_tile_size: {'M': 1, 'K': 192, 'N': 48}, MK_dup: 1, KN_dup:1, MN_dup:192, M_K_io_latency: 4.8e-07, K_N_io_latency: 0, M_N_io_latency: 1.5e-08, tile_compute_latency:7.743999999999999e-06 = 6.784e-06(arr_latency) + 9.6e-07(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M:   N: RBA  K: CDS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 1           | 12288       | 12288       |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 1           | 48          | 192         |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.0029296875 | 0.75        | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 8.254e-06              cycles|
| Total Compute Latency | 7.743999999999999e-06  cycles|
| Total Array Latency  | 6.784e-06              cycles|
| Total Reduction Latency| 9.6e-07                cycles|
| IO Latency           | 5.099999999999999e-07  cycles|

----------- Hardware Requirements ---------------
| col_multicast        | False                 |
| col_broadcast        | False                 |
| broadcast            | {'C': False, 'R': True, 'B': True, 'A': True, 'S': False, 'D': False}|
| reduction            | {'C': True, 'R': False, 'B': False, 'A': False, 'S': True, 'D': True}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 1                      |
| K_t                   | 1                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 0.75
Capacity utilization: 0.0029296875
GEMM 1x12288x12288 latency: 8.254e-06s
simulated latency: GEMM_1x12288x12288 8.254e-06
roofline_model_simdram: total_ops=301989888, total_data_movement=24576, peak_flops=42974426229508.2, bandwidth=819200000000.0
roofline_model_simdram: compute_bound_time=7.0271999999999986e-06, memory_bound_time=3e-08
GEMM roofline latency: 7.0271999999999986e-06ms
Results written to test_gemm_x16_64g.json_1_12288_12288_simdram_ddr5_operandocality.csv
Test 4: M=1, K=24576, N=24576
compute module:
simdram config: 8channels x 2ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 2ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 819.2GB/s
simdram internal bw: 296207.9096045197GB/s
simdram ops: 42.974426229508204Tops
memory capacity: 64.0GB
peripheral area: 51.912930985888565mm^2
dram area: 2112.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M:   N: CAD  K: RBS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:1, K:24576, N:24576
Maximum Array Tile Size: {'M': 1, 'K': 768, 'N': 48}
get_arr_tile_stats: arr_latency=6.784e-06, capacity_utilization=0.0029296875
get_tile_stats: K_reduction_latency: 9.6e-07 = 786432 / 819200000000.0
 RBS ['C', 'A', 'D'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
8192 = 1 * 8192 * 1
get_tile_io_latency: data_volume=524288, dup=['A'], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=6.4e-07 = 524288 / 819200000000.0
get_tile_stats: tile_size: {'M': 1, 'K': 8192, 'N': 24576}, arr_tile_size: {'M': 1, 'K': 256, 'N': 48}, MK_dup: 1, KN_dup:1, MN_dup:256, M_K_io_latency: 6.4e-07, K_N_io_latency: 0, M_N_io_latency: 3e-08, tile_compute_latency:7.743999999999999e-06 = 6.784e-06(arr_latency) + 9.6e-07(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: True
  Tile Mapping:  M:   N: CAD  K: RBS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 1           | 24576       | 8192        |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 1           | 48          | 256         |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.0029296875 | 1.0         | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 2.5211999999999995e-05 cycles|
| Total Compute Latency | 2.3231999999999997e-05 cycles|
| Total Array Latency  | 2.0351999999999998e-05 cycles|
| Total Reduction Latency| 2.8799999999999995e-06 cycles|
| IO Latency           | 1.98e-06               cycles|

----------- Hardware Requirements ---------------
| col_multicast        | False                 |
| col_broadcast        | False                 |
| broadcast            | {'C': True, 'R': False, 'B': False, 'A': True, 'S': False, 'D': True}|
| reduction            | {'C': False, 'R': True, 'B': True, 'A': False, 'S': True, 'D': False}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 1                      |
| K_t                   | 3                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 1.0
Capacity utilization: 0.0029296875
GEMM 1x24576x24576 latency: 2.5211999999999995e-05s
simulated latency: GEMM_1x24576x24576 2.5211999999999995e-05
roofline_model_simdram: total_ops=1207959552, total_data_movement=49152, peak_flops=42974426229508.2, bandwidth=819200000000.0
roofline_model_simdram: compute_bound_time=2.8108799999999994e-05, memory_bound_time=6e-08
GEMM roofline latency: 2.8108799999999994e-05ms
Results written to test_gemm_x16_64g.json_1_24576_24576_simdram_ddr5_operandocality.csv
Running LLM tests...
Testing GPT-3 175B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 2ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 2ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 819.2GB/s
simdram internal bw: 296207.9096045197GB/s
simdram ops: 42.974426229508204Tops
memory capacity: 64.0GB
peripheral area: 51.912930985888565mm^2
dram area: 2112.0mm^2

memory module: N/A
io module: N/A
LLM model: gpt3-175B
simulating qkv: Matmul M=1024, K=12288, N=12288
qkv latency: 0.01646995200000002, compute latency: 0.004982784000000002, io overhead: 0.0005072000000000025
simulating q_mul_k: Batched Matmul BS=96 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=96
BatchedMatmul latency: 1.3056000000000002e-05
q_mul_k latency: 1.3056000000000002e-05, compute latency: 9.216000000000001e-06, io overhead: 3.8400000000000005e-06
simulating a_mul_v: Batched Matmul BS=96 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=96
BatchedMatmul latency: 7.104e-06
a_mul_v latency: 7.104e-06, compute latency: 5.504e-06, io overhead: 1.6e-06
simulating h_matmul0: Matmul M=1024, K=12288, N=12288
h_matmul0 latency: 0.005489984000000007, compute latency: 0.004982784000000002, io overhead: 0.0005072000000000025
simulating h1_matmul1: Matmul M=1024, K=12288, N=49152
h1_matmul1 latency: 0.020447872000000023, compute latency: 0.019402752000000044, io overhead: 0.0010451200000000098
simulating h2_matmul2: Matmul M=1024, K=49152, N=12288
h2_matmul2 latency: 0.02040131199999999, compute latency: 0.019402752000000044, io overhead: 0.0009985599999999919
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 0.06282928000000004
matmul total latency: 0.06282928000000004
weighted avg simd utilization: 1.0
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 1.0, 'S': 1.0, 'D': 1.0}
gpt3-175B 96 layers prefill latency: 6.031610880000004
simulated latency: gpt3-175B_prefill 6.031610880000004
Testing GPT-3 175B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 2ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 2ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 819.2GB/s
simdram internal bw: 296207.9096045197GB/s
simdram ops: 42.974426229508204Tops
memory capacity: 64.0GB
peripheral area: 51.912930985888565mm^2
dram area: 2112.0mm^2

memory module: N/A
io module: N/A
simulating qkv: Matmul M=1, K=12288, N=12288
qkv latency: 2.4761999999999998e-05, compute latency: 2.3231999999999997e-05, io overhead: 1.5299999999999998e-06, kernel launch overhead: 0
simulating q_mul_k:BatchedMatmul BS=96 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=96
BatchedMatmul latency: 4.4451220703125e-07
q_mul_k latency: 4.4451220703125e-07, compute latency: 4.02009765625e-07, io overhead: 4.250244140625e-08, kernel launch overhead: 0
simulating a_mul_v: BatchedMatmul BS=96 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=96
BatchedMatmul latency: 4.3233203125000004e-07
a_mul_v latency: 4.3233203125000004e-07, compute latency: 4.1200000000000004e-07, io overhead: 2.0332031249999997e-08, kernel launch overhead: 0
simulating h_matmul0: Matmul M=1, K=12288, N=12288
h_matmul0 latency: 8.254e-06, compute latency: 7.743999999999999e-06, io overhead: 5.099999999999999e-07, kernel launch overhead: 0
simulating h1_matmul1: Matmul M=1, K=12288, N=49152
h1_matmul1 latency: 2.5271999999999998e-05, compute latency: 2.3231999999999997e-05, io overhead: 2.0399999999999995e-06, kernel launch overhead: 0
simulating h2_matmul2: Matmul M=1, K=49152, N=12288
h2_matmul2 latency: 2.5181999999999997e-05, compute latency: 2.3231999999999997e-05, io overhead: 1.95e-06, kernel launch overhead: 0
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 8.434684423828123e-05
matmul total latency: 8.434684423828123e-05
weighted avg simd utilization: 0.8922560395182682
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.9980237307140287, 'S': 1.0, 'D': 1.0}
transformer latency: 8.434684423828123e-05
gpt3-175B decode latency per token: 8.434684423828123e-05
gpt3-175B decode total latency for 2048 tokens: 16.583264351999997
simulated latency: gpt3-175B_decode 16.583264351999997
Testing GPT-3 6.7B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 2ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 2ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 819.2GB/s
simdram internal bw: 296207.9096045197GB/s
simdram ops: 42.974426229508204Tops
memory capacity: 64.0GB
peripheral area: 51.912930985888565mm^2
dram area: 2112.0mm^2

memory module: N/A
io module: N/A
LLM model: gpt3-6.7B
simulating qkv: Matmul M=1024, K=4096, N=4096
qkv latency: 0.001963776, compute latency: 0.000639232, io overhead: 1.5360000000000002e-05
simulating q_mul_k: Batched Matmul BS=32 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=32
BatchedMatmul latency: 1.3056000000000002e-05
q_mul_k latency: 1.3056000000000002e-05, compute latency: 9.216000000000001e-06, io overhead: 3.8400000000000005e-06
simulating a_mul_v: Batched Matmul BS=32 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=32
BatchedMatmul latency: 7.104e-06
a_mul_v latency: 7.104e-06, compute latency: 5.504e-06, io overhead: 1.6e-06
simulating h_matmul0: Matmul M=1024, K=4096, N=4096
h_matmul0 latency: 0.000654592, compute latency: 0.000639232, io overhead: 1.5360000000000002e-05
simulating h1_matmul1: Matmul M=1024, K=4096, N=16384
h1_matmul1 latency: 0.0025822744999999996, compute latency: 0.002556672, io overhead: 2.5602499999999998e-05
simulating h2_matmul2: Matmul M=1024, K=16384, N=4096
h2_matmul2 latency: 0.0025821859999999998, compute latency: 0.002556416, io overhead: 2.577e-05
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 0.0078029885
matmul total latency: 0.0078029885
weighted avg simd utilization: 1.0
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 1.0, 'S': 1.0, 'D': 1.0}
gpt3-6.7B 32 layers prefill latency: 0.249695632
simulated latency: gpt3-6.7B_prefill 0.249695632
Testing GPT-3 6.7B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 2ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 2ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 819.2GB/s
simdram internal bw: 296207.9096045197GB/s
simdram ops: 42.974426229508204Tops
memory capacity: 64.0GB
peripheral area: 51.912930985888565mm^2
dram area: 2112.0mm^2

memory module: N/A
io module: N/A
simulating qkv: Matmul M=1, K=4096, N=4096
qkv latency: 4.589999999999999e-06, compute latency: 2.6399999999999997e-06, io overhead: 1.95e-06, kernel launch overhead: 0
simulating q_mul_k:BatchedMatmul BS=32 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=32
BatchedMatmul latency: 4.4451220703125e-07
q_mul_k latency: 4.4451220703125e-07, compute latency: 4.02009765625e-07, io overhead: 4.250244140625e-08, kernel launch overhead: 0
simulating a_mul_v: BatchedMatmul BS=32 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=32
BatchedMatmul latency: 4.3233203125000004e-07
a_mul_v latency: 4.3233203125000004e-07, compute latency: 4.1200000000000004e-07, io overhead: 2.0332031249999997e-08, kernel launch overhead: 0
simulating h_matmul0: Matmul M=1, K=4096, N=4096
h_matmul0 latency: 1.5299999999999998e-06, compute latency: 8.799999999999999e-07, io overhead: 6.499999999999999e-07, kernel launch overhead: 0
simulating h1_matmul1: Matmul M=1, K=4096, N=16384
h1_matmul1 latency: 3.432e-06, compute latency: 2.752e-06, io overhead: 6.800000000000001e-07, kernel launch overhead: 0
simulating h2_matmul2: Matmul M=1, K=16384, N=4096
h2_matmul2 latency: 3.4019999999999998e-06, compute latency: 2.752e-06, io overhead: 6.499999999999999e-07, kernel launch overhead: 0
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 1.3830844238281248e-05
matmul total latency: 1.3830844238281248e-05
weighted avg simd utilization: 0.9397098949274418
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.9879478016840546, 'S': 1.0, 'D': 1.0}
transformer latency: 1.3830844238281248e-05
gpt3-6.7B decode latency per token: 1.3830844238281248e-05
gpt3-6.7B decode total latency for 2048 tokens: 0.9064182079999998
simulated latency: gpt3-6.7B_decode 0.9064182079999998
Testing LLaMA 3.1 70B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 2ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 2ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 819.2GB/s
simdram internal bw: 296207.9096045197GB/s
simdram ops: 42.974426229508204Tops
memory capacity: 64.0GB
peripheral area: 51.912930985888565mm^2
dram area: 2112.0mm^2

memory module: N/A
io module: N/A
LLM model: Llama-3.1-70B
simulating q_proj: Matmul M=1024, K=8192, N=8192
q_proj latency: 0.0025775159999999997, compute latency: 0.0025564159999999997, io overhead: 2.11e-05
simulating k_proj: Matmul M=1024, K=8192, N=1024
k_proj latency: 0.000332544, compute latency: 0.000319744, io overhead: 1.28e-05
simulating v_proj: Matmul M=1024, K=8192, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 0.000332544, compute latency: 0.000319744, io overhead: 1.28e-05
simulating q_mul_k: Batched_Matmul BS=64 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=64
BatchedMatmul latency: 1.3056000000000002e-05
q_mul_k latency: 1.3056000000000002e-05, compute latency: 9.216000000000001e-06, io overhead: 3.8400000000000005e-06
simulating a_mul_v: Batched_Matmul BS=64 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=64
BatchedMatmul latency: 7.104e-06
a_mul_v latency: 7.104e-06, compute latency: 5.504e-06, io overhead: 1.6e-06
simulating h_matmul0: Matmul M=1024, K=8192, N=8192
h_matmul0 latency: 0.0025775159999999997, compute latency: 0.0025564159999999997, io overhead: 2.11e-05
simulating h1_matmul1: Matmul M=1024, K=8192, N=28672
h1_matmul1 latency: 0.008320320000000011, compute latency: 0.007956479999999983, io overhead: 0.00036383999999999966
simulating h2_matmul2: Matmul M=1024, K=28672, N=8192
h2_matmul2 latency: 0.008276127999999999, compute latency: 0.007692287999999995, io overhead: 0.0005838400000000017
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 0.02243672800000001
matmul total latency: 0.02243672800000001
weighted avg simd utilization: 1.0
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 1.0, 'S': 1.0, 'D': 1.0}
Llama-3.1-70B 80 layers prefill latency: 1.794938240000001
simulated latency: Llama-3.1-70B_prefill 1.794938240000001
Testing LLaMA 3.1 70B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 2ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 2ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 819.2GB/s
simdram internal bw: 296207.9096045197GB/s
simdram ops: 42.974426229508204Tops
memory capacity: 64.0GB
peripheral area: 51.912930985888565mm^2
dram area: 2112.0mm^2

memory module: N/A
io module: N/A
simulating q_proj: Matmul M=1, K=8192, N=8192
q_proj latency: 3.412e-06, compute latency: 2.752e-06, io overhead: 6.6e-07
simulating k_proj: Matmul M=1, K=8192, N=1024
k_proj latency: 1.2025e-06, compute latency: 8.799999999999999e-07, io overhead: 3.225e-07
simulating v_proj: Matmul M=1, K=8192, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 1.2025e-06, compute latency: 8.799999999999999e-07, io overhead: 3.225e-07
simulating q_mul_k: Batched_Matmul BS=64 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=64
BatchedMatmul latency: 4.4451220703125e-07
q_mul_k latency: 4.4451220703125e-07, compute latency: 4.02009765625e-07, io overhead: 4.250244140625e-08
simulating a_mul_v: Batched_Matmul BS=64 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=64
BatchedMatmul latency: 4.3233203125000004e-07
a_mul_v latency: 4.3233203125000004e-07, compute latency: 4.1200000000000004e-07, io overhead: 2.0332031249999997e-08
simulating h_matmul0: Matmul M=1, K=8192, N=8192
h_matmul0 latency: 3.412e-06, compute latency: 2.752e-06, io overhead: 6.6e-07
simulating h1_matmul1: Matmul M=1, K=8192, N=28672
h1_matmul1 latency: 9.702e-06, compute latency: 8.992e-06, io overhead: 7.1e-07
simulating h2_matmul2: Matmul M=1, K=28672, N=8192
h2_matmul2 latency: 1.082e-05, compute latency: 1.024e-05, io overhead: 5.800000000000001e-07
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 3.062784423828125e-05
matmul total latency: 3.062784423828125e-05
weighted avg simd utilization: 0.8893535233494338
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.9945574988451725, 'S': 1.0, 'D': 1.0}
Llama-3.1-70B decode latency per token: 3.062784423828125e-05
Llama-3.1-70B decode total latency for 2048 tokens: 5.018066
simulated latency: Llama-3.1-70B_decode 5.018066
Testing LLaMA 3.1 8B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 2ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 2ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 819.2GB/s
simdram internal bw: 296207.9096045197GB/s
simdram ops: 42.974426229508204Tops
memory capacity: 64.0GB
peripheral area: 51.912930985888565mm^2
dram area: 2112.0mm^2

memory module: N/A
io module: N/A
LLM model: Llama-3.1-8B
simulating q_proj: Matmul M=1024, K=4096, N=4096
q_proj latency: 0.000654592, compute latency: 0.000639232, io overhead: 1.5360000000000002e-05
simulating k_proj: Matmul M=1024, K=4096, N=1024
k_proj latency: 0.00016767999999999997, compute latency: 0.00015999999999999999, io overhead: 7.68e-06
simulating v_proj: Matmul M=1024, K=4096, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 0.00016767999999999997, compute latency: 0.00015999999999999999, io overhead: 7.68e-06
simulating q_mul_k: Batched_Matmul BS=32 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=32
BatchedMatmul latency: 1.3056000000000002e-05
q_mul_k latency: 1.3056000000000002e-05, compute latency: 9.216000000000001e-06, io overhead: 3.8400000000000005e-06
simulating a_mul_v: Batched_Matmul BS=32 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=32
BatchedMatmul latency: 7.104e-06
a_mul_v latency: 7.104e-06, compute latency: 5.504e-06, io overhead: 1.6e-06
simulating h_matmul0: Matmul M=1024, K=4096, N=4096
h_matmul0 latency: 0.000654592, compute latency: 0.000639232, io overhead: 1.5360000000000002e-05
simulating h1_matmul1: Matmul M=1024, K=4096, N=14336
h1_matmul1 latency: 0.00226764925, compute latency: 0.002236928, io overhead: 3.0721249999999997e-05
simulating h2_matmul2: Matmul M=1024, K=14336, N=4096
h2_matmul2 latency: 0.0022663680000000004, compute latency: 0.002238208, io overhead: 2.8159999999999995e-05
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 0.00619872125
matmul total latency: 0.00619872125
weighted avg simd utilization: 1.0
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 1.0, 'S': 1.0, 'D': 1.0}
Llama-3.1-8B 32 layers prefill latency: 0.19835908
simulated latency: Llama-3.1-8B_prefill 0.19835908
Testing LLaMA 3.1 8B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 2ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 2ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 819.2GB/s
simdram internal bw: 296207.9096045197GB/s
simdram ops: 42.974426229508204Tops
memory capacity: 64.0GB
peripheral area: 51.912930985888565mm^2
dram area: 2112.0mm^2

memory module: N/A
io module: N/A
simulating q_proj: Matmul M=1, K=4096, N=4096
q_proj latency: 1.5299999999999998e-06, compute latency: 8.799999999999999e-07, io overhead: 6.499999999999999e-07
simulating k_proj: Matmul M=1, K=4096, N=1024
k_proj latency: 8.905000000000001e-07, compute latency: 5.680000000000001e-07, io overhead: 3.225e-07
simulating v_proj: Matmul M=1, K=4096, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 8.905000000000001e-07, compute latency: 5.680000000000001e-07, io overhead: 3.225e-07
simulating q_mul_k: Batched_Matmul BS=32 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=32
BatchedMatmul latency: 4.4451220703125e-07
q_mul_k latency: 4.4451220703125e-07, compute latency: 4.02009765625e-07, io overhead: 4.250244140625e-08
simulating a_mul_v: Batched_Matmul BS=32 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=32
BatchedMatmul latency: 4.3233203125000004e-07
a_mul_v latency: 4.3233203125000004e-07, compute latency: 4.1200000000000004e-07, io overhead: 2.0332031249999997e-08
simulating h_matmul0: Matmul M=1, K=4096, N=4096
h_matmul0 latency: 1.5299999999999998e-06, compute latency: 8.799999999999999e-07, io overhead: 6.499999999999999e-07
simulating h1_matmul1: Matmul M=1, K=4096, N=14336
h1_matmul1 latency: 3.115e-06, compute latency: 2.44e-06, io overhead: 6.750000000000001e-07
simulating h2_matmul2: Matmul M=1, K=14336, N=4096
h2_matmul2 latency: 3.322e-06, compute latency: 2.752e-06, io overhead: 5.699999999999999e-07
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 1.2154844238281249e-05
matmul total latency: 1.2154844238281249e-05
weighted avg simd utilization: 0.8239703438050217
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.9862859552645088, 'S': 1.0, 'D': 1.0}
Llama-3.1-8B decode latency per token: 1.2154844238281249e-05
Llama-3.1-8B decode total latency for 2048 tokens: 0.7965798719999999
simulated latency: Llama-3.1-8B_decode 0.7965798719999999
/home/siyuan/LLMCompass/exp_scripts/sensitivity
