=====
SETUP
-0.167
17.875
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_sy_18_s10
14.043
14.496
u_v9958/u_command/n3871_s15
15.477
15.848
u_v9958/u_command/ff_next_state_5_s16
15.866
16.383
u_v9958/u_command/ff_next_state_5_s20
17.003
17.330
u_v9958/u_command/ff_next_state_3_s0
17.875
=====
SETUP
-0.117
17.826
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_count_valid_s13
14.185
14.638
u_v9958/u_command/n3870_s16
15.766
16.137
u_v9958/u_command/n3870_s9
16.534
17.083
u_v9958/u_command/n3870_s7
17.256
17.826
u_v9958/u_command/ff_state_2_s1
17.826
=====
SETUP
-0.115
17.823
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_count_valid_s13
14.185
14.638
u_v9958/u_command/ff_wait_count_5_s10
15.600
16.062
u_v9958/u_command/ff_wait_count_5_s8
16.234
16.605
u_v9958/u_command/ff_wait_count_5_s7
17.169
17.496
u_v9958/u_command/ff_wait_count_5_s1
17.823
=====
SETUP
-0.083
17.792
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s38
7.034
7.405
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
8.071
8.620
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
8.792
9.163
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.116
10.487
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_0_s19
11.762
12.013
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s6
12.945
13.316
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s2
14.077
14.539
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s1
14.712
15.229
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
15.917
16.472
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6870_s1
17.421
17.792
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_1_s0
17.792
=====
SETUP
-0.072
17.780
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s38
7.034
7.405
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
8.071
8.620
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
8.792
9.163
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.116
10.487
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_0_s19
11.762
12.013
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s6
12.945
13.316
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s2
14.077
14.539
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s1
14.712
15.229
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
15.917
16.472
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6871_s1
17.409
17.780
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_0_s0
17.780
=====
SETUP
-0.072
17.780
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s38
7.034
7.405
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
8.071
8.620
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
8.792
9.163
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.116
10.487
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_0_s19
11.762
12.013
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s6
12.945
13.316
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s2
14.077
14.539
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s1
14.712
15.229
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
15.917
16.472
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6869_s1
17.409
17.780
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_2_s0
17.780
=====
SETUP
-0.064
17.773
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s38
7.034
7.405
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
8.071
8.620
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
8.792
9.163
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.116
10.487
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_0_s19
11.762
12.013
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s6
12.945
13.316
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s2
14.077
14.539
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s1
14.712
15.229
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
15.917
16.472
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6868_s1
17.402
17.773
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_palette_set_3_s0
17.773
=====
SETUP
-0.030
17.738
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_sy_18_s10
14.043
14.496
u_v9958/u_command/n2045_s7
14.702
15.073
u_v9958/u_command/ff_ny_10_s5
15.513
15.966
u_v9958/u_command/ff_ny_7_s3
16.579
17.149
u_v9958/u_command/ff_ny_2_s1
17.738
=====
SETUP
0.015
17.694
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_sy_18_s10
14.043
14.496
u_v9958/u_command/n2045_s7
14.702
15.073
u_v9958/u_command/ff_ny_10_s5
15.513
15.966
u_v9958/u_command/ff_ny_10_s4
16.579
17.149
u_v9958/u_command/ff_ny_9_s0
17.694
=====
SETUP
0.015
17.694
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_sy_18_s10
14.043
14.496
u_v9958/u_command/n2045_s7
14.702
15.073
u_v9958/u_command/ff_ny_10_s5
15.513
15.966
u_v9958/u_command/ff_ny_10_s4
16.579
17.149
u_v9958/u_command/ff_ny_10_s0
17.694
=====
SETUP
0.021
17.688
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_sy_18_s10
14.043
14.496
u_v9958/u_command/n3871_s15
15.477
15.848
u_v9958/u_command/ff_next_state_5_s16
15.866
16.383
u_v9958/u_command/ff_next_state_5_s20
17.003
17.330
u_v9958/u_command/ff_next_state_4_s0
17.688
=====
SETUP
0.021
17.688
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_sy_18_s10
14.043
14.496
u_v9958/u_command/n3871_s15
15.477
15.848
u_v9958/u_command/ff_next_state_1_s12
15.866
16.383
u_v9958/u_command/ff_next_state_0_s16
16.994
17.543
u_v9958/u_command/ff_next_state_0_s0
17.688
=====
SETUP
0.029
17.679
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_sy_18_s10
14.043
14.496
u_v9958/u_command/ff_cache_vram_valid_s18
15.729
16.191
u_v9958/u_command/ff_cache_vram_address_17_s18
16.194
16.521
u_v9958/u_command/ff_cache_vram_address_8_s0
17.679
=====
SETUP
0.029
17.679
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_sy_18_s10
14.043
14.496
u_v9958/u_command/ff_cache_vram_valid_s18
15.729
16.191
u_v9958/u_command/ff_cache_vram_address_17_s18
16.194
16.521
u_v9958/u_command/ff_cache_vram_address_9_s0
17.679
=====
SETUP
0.029
17.679
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_sy_18_s10
14.043
14.496
u_v9958/u_command/ff_cache_vram_valid_s18
15.729
16.191
u_v9958/u_command/ff_cache_vram_address_17_s18
16.194
16.521
u_v9958/u_command/ff_cache_vram_address_12_s0
17.679
=====
SETUP
0.032
17.677
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_sy_18_s10
14.043
14.496
u_v9958/u_command/ff_cache_vram_valid_s18
15.729
16.191
u_v9958/u_command/ff_cache_vram_address_17_s18
16.194
16.521
u_v9958/u_command/ff_cache_vram_address_7_s0
17.677
=====
SETUP
0.032
17.677
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_sy_18_s10
14.043
14.496
u_v9958/u_command/ff_cache_vram_valid_s18
15.729
16.191
u_v9958/u_command/ff_cache_vram_address_17_s18
16.194
16.521
u_v9958/u_command/ff_cache_vram_address_11_s0
17.677
=====
SETUP
0.032
17.677
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_sy_18_s10
14.043
14.496
u_v9958/u_command/ff_cache_vram_valid_s18
15.729
16.191
u_v9958/u_command/ff_cache_vram_address_17_s18
16.194
16.521
u_v9958/u_command/ff_cache_vram_address_15_s0
17.677
=====
SETUP
0.042
17.666
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_sy_18_s10
14.043
14.496
u_v9958/u_command/n3871_s15
15.477
15.848
u_v9958/u_command/ff_xsel_1_s13
16.424
16.795
u_v9958/u_command/ff_xsel_1_s11
16.800
17.127
u_v9958/u_command/ff_xsel_0_s0
17.666
=====
SETUP
0.042
17.666
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_sy_18_s10
14.043
14.496
u_v9958/u_command/n3871_s15
15.477
15.848
u_v9958/u_command/ff_xsel_1_s13
16.424
16.795
u_v9958/u_command/ff_xsel_1_s11
16.800
17.127
u_v9958/u_command/ff_xsel_1_s0
17.666
=====
SETUP
0.079
17.629
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_dx[1]_1_s
11.381
11.951
u_v9958/u_command/w_next_dx[2]_1_s
11.951
11.986
u_v9958/u_command/w_next_dx[3]_1_s
11.986
12.022
u_v9958/u_command/w_next_dx[4]_1_s
12.022
12.057
u_v9958/u_command/w_next_dx[5]_1_s
12.057
12.092
u_v9958/u_command/w_next_dx[6]_1_s
12.092
12.127
u_v9958/u_command/w_next_dx[7]_1_s
12.127
12.162
u_v9958/u_command/w_next_dx[8]_1_s
12.162
12.198
u_v9958/u_command/w_next_dx[9]_1_s
12.198
12.668
u_v9958/u_command/n1439_s7
12.672
13.227
u_v9958/u_command/ff_sy_18_s10
14.043
14.496
u_v9958/u_command/ff_cache_vram_valid_s18
15.729
16.191
u_v9958/u_command/ff_cache_vram_address_17_s18
16.194
16.521
u_v9958/u_command/ff_cache_vram_address_2_s0
17.629
=====
SETUP
0.096
17.612
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s4
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s38
7.034
7.405
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_1_0_s23
8.071
8.620
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s2
8.792
9.163
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_sample_x_0_s1
10.116
10.487
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_m3_0_s19
11.762
12.013
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s6
12.945
13.316
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s2
14.077
14.539
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6867_s1
14.712
15.229
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6863_s1
15.917
16.472
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n6873_s1
17.150
17.612
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_transparent_0_s0
17.612
=====
SETUP
0.099
17.610
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_sx[1]_1_s
11.110
11.680
u_v9958/u_command/w_next_sx[2]_1_s
11.680
11.716
u_v9958/u_command/w_next_sx[3]_1_s
11.716
11.751
u_v9958/u_command/w_next_sx[4]_1_s
11.751
11.786
u_v9958/u_command/w_next_sx[5]_1_s
11.786
11.821
u_v9958/u_command/w_next_sx[6]_1_s
11.821
11.856
u_v9958/u_command/w_next_sx[7]_1_s
11.856
11.892
u_v9958/u_command/w_next_sx[8]_1_s
11.892
11.927
u_v9958/u_command/w_next_sx[9]_1_s
11.927
12.397
u_v9958/u_command/ff_sy_18_s8
12.406
12.961
u_v9958/u_command/n1439_s6
14.070
14.640
u_v9958/u_command/ff_dy_10_s5
14.642
15.013
u_v9958/u_command/ff_dy_10_s7
15.576
16.131
u_v9958/u_command/n1605_s2
16.550
17.099
u_v9958/u_command/ff_dy_4_s1
17.610
=====
SETUP
0.099
17.610
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_sx[1]_1_s
11.110
11.680
u_v9958/u_command/w_next_sx[2]_1_s
11.680
11.716
u_v9958/u_command/w_next_sx[3]_1_s
11.716
11.751
u_v9958/u_command/w_next_sx[4]_1_s
11.751
11.786
u_v9958/u_command/w_next_sx[5]_1_s
11.786
11.821
u_v9958/u_command/w_next_sx[6]_1_s
11.821
11.856
u_v9958/u_command/w_next_sx[7]_1_s
11.856
11.892
u_v9958/u_command/w_next_sx[8]_1_s
11.892
11.927
u_v9958/u_command/w_next_sx[9]_1_s
11.927
12.397
u_v9958/u_command/ff_sy_18_s8
12.406
12.961
u_v9958/u_command/n1439_s6
14.070
14.640
u_v9958/u_command/ff_dy_10_s5
14.642
15.013
u_v9958/u_command/ff_dy_10_s7
15.576
16.131
u_v9958/u_command/n1605_s2
16.550
17.099
u_v9958/u_command/ff_dy_7_s1
17.610
=====
SETUP
0.105
17.604
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/n565_s23
7.229
7.746
u_v9958/u_command/w_next_0_s4
9.068
9.439
u_v9958/u_command/w_next_1_s3
10.213
10.584
u_v9958/u_command/w_next_sx[1]_1_s
11.110
11.680
u_v9958/u_command/w_next_sx[2]_1_s
11.680
11.716
u_v9958/u_command/w_next_sx[3]_1_s
11.716
11.751
u_v9958/u_command/w_next_sx[4]_1_s
11.751
11.786
u_v9958/u_command/w_next_sx[5]_1_s
11.786
11.821
u_v9958/u_command/w_next_sx[6]_1_s
11.821
11.856
u_v9958/u_command/w_next_sx[7]_1_s
11.856
11.892
u_v9958/u_command/w_next_sx[8]_1_s
11.892
11.927
u_v9958/u_command/w_next_sx[9]_1_s
11.927
12.397
u_v9958/u_command/ff_sy_18_s8
12.406
12.961
u_v9958/u_command/n1439_s6
14.070
14.640
u_v9958/u_command/ff_dy_10_s5
14.642
15.013
u_v9958/u_command/ff_dy_10_s7
15.576
16.131
u_v9958/u_command/n1605_s2
16.550
17.099
u_v9958/u_command/ff_dy_2_s1
17.604
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_r_3_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_r_1_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_20_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_21_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_31_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_29_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_28_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_26_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_25_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_24_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_14_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_13_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_10_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.666
=====
HOLD
0.315
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_27_s0
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.669
=====
HOLD
0.321
5.675
5.354
u_v9958/u_color_palette/ff_palette_num_8_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_7_s0
5.675
=====
HOLD
0.346
5.807
5.461
u_v9958/u_color_palette/ff_display_color_1_s1
5.343
5.545
u_v9958/u_color_palette/u_color_palette_ram/ram_b_ram_b_0_0_s
5.807
=====
HOLD
0.351
5.943
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_19_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.943
=====
HOLD
0.352
5.944
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_18_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.944
=====
HOLD
0.353
5.945
5.592
u_v9958/u_color_palette/ff_vdp_r_4_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.945
=====
HOLD
0.354
5.946
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_23_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.946
=====
HOLD
0.354
5.946
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_22_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.946
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_8_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.376
5.968
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.968
