 
****************************************
Report : qor
Design : TopModule
Version: G-2012.06-SP2
Date   : Sat Dec 24 21:18:04 2016
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             187.00
  Critical Path Length:          9.85
  Critical Path Slack:           0.07
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         38
  Hierarchical Port Count:       3818
  Leaf Cell Count:               5775
  Buf/Inv Cell Count:            1273
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      5647
  Sequential Cell Count:          128
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6582.967925
  Noncombinational Area:   783.104004
  Buf/Inv Area:            735.756001
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              7366.071929
  Design Area:            7366.071929


  Design Rules
  -----------------------------------
  Total Number of Nets:          5981
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.78
  Logic Optimization:                 10.00
  Mapping Optimization:                2.78
  -----------------------------------------
  Overall Compile Time:               14.77
  Overall Compile Wall Clock Time:    14.97

1
