0.7
2020.1
May 27 2020
20:09:33
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.sim/sim_1/behav/xsim/glbl.v,1617506471,verilog,,,,glbl,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Adder_TB.v,1617764857,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Function_Unit_TB.v,,Adder_TB,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/DOF_TB.v,1617742987,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/WB_TB.v,,DOF_TB,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/EX_TB.v,1617764092,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sim_1/new/RISC_Machine_TB.v,,EX_TB,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Function_Unit_TB.v,1617752591,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Shifter_TB.v,,Function_Unit_TB,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/IF_TB.v,1617765981,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/DOF_TB.v,,IF_TB,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Memory_TB.v,1617765048,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/EX_TB.v,,Memory_TB,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Regisiter_File_TB.v,1617764224,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Adder_TB.v,,Regisiter_File_TB,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Shifter_TB.v,1617764086,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/IF_TB.v,,Shifter_TB,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/WB_TB.v,1617776656,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Memory_TB.v,,WB_TB,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Adder.v,1617764086,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/DOF.v,,Adder,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/DOF.v,1617782018,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Memory.v,,DOF,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/EX.v,1617782018,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/WB.v,,EX,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Function_Unit.v,1617776659,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Instruction_Memory.v,,Function_Unit,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/IF.v,1617768200,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Instruction_Decoder.v,,IF,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Instruction_Decoder.v,1617750525,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Register_File.v,,Instruction_Decoder,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Instruction_Memory.v,1617782018,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Adder.v,,Instruction_Memory,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Memory.v,1617767046,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/IF.v,,Memory,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/RISC_Machine.v,1617784179,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/EX.v,,RISC_Machine,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Register_File.v,1617782018,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Shifter.v,,Register_File,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Shifter.v,1617751519,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/RISC_Machine.v,,Shifter,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/WB.v,1617760865,verilog,,C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Regisiter_File_TB.v,,WB,,,,,,,,
C:/Users/Admin/Desktop/Verilog/Micro_Arch_RISC/OLD STUFF DONT TOUCH/project_1/project_1.srcs/sim_1/new/RISC_Machine_TB.v,1617768200,verilog,,,,RISC_Machine_TB,,,,,,,,
