#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1236a08c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x123671870 .scope module, "tb_stress_test" "tb_stress_test" 3 6;
 .timescale -9 -12;
P_0x12369b6d0 .param/l "ARRAY_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x12369b710 .param/l "CLK" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x12369b750 .param/l "OP_HALT" 1 3 59, C4<11111111>;
P_0x12369b790 .param/l "OP_TENSOR" 1 3 58, C4<00000001>;
P_0x12369b7d0 .param/l "SRAM_WIDTH" 0 3 9, +C4<00000000000000000000000100000000>;
v0x60000080c1b0_0 .net "axi_araddr", 39 0, L_0x600001158e00;  1 drivers
v0x60000080c240_0 .net "axi_arlen", 7 0, L_0x600001158e70;  1 drivers
v0x60000080c2d0_0 .var "axi_arready", 0 0;
v0x60000080c360_0 .net "axi_arvalid", 0 0, L_0x600001158f50;  1 drivers
v0x60000080c3f0_0 .net "axi_awaddr", 39 0, L_0x600001158b60;  1 drivers
v0x60000080c480_0 .net "axi_awlen", 7 0, L_0x600001158bd0;  1 drivers
v0x60000080c510_0 .var "axi_awready", 0 0;
v0x60000080c5a0_0 .net "axi_awvalid", 0 0, L_0x600001158c40;  1 drivers
L_0x12809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000080c630_0 .net "axi_bready", 0 0, L_0x12809a968;  1 drivers
v0x60000080c6c0_0 .var "axi_bresp", 1 0;
v0x60000080c750_0 .var "axi_bvalid", 0 0;
v0x60000080c7e0_0 .var "axi_rdata", 255 0;
v0x60000080c870_0 .var "axi_rlast", 0 0;
v0x60000080c900_0 .net "axi_rready", 0 0, L_0x600001158fc0;  1 drivers
v0x60000080c990_0 .var "axi_rvalid", 0 0;
v0x60000080ca20_0 .net "axi_wdata", 255 0, L_0x600001158cb0;  1 drivers
v0x60000080cab0_0 .net "axi_wlast", 0 0, L_0x600001158d20;  1 drivers
v0x60000080cb40_0 .var "axi_wready", 0 0;
v0x60000080cbd0_0 .net "axi_wvalid", 0 0, L_0x600001158d90;  1 drivers
v0x60000080cc60_0 .var "clk", 0 0;
v0x60000080ccf0_0 .var "global_sync_in", 0 0;
v0x60000080cd80_0 .var/i "i", 31 0;
v0x60000080ce10_0 .var "noc_rx_addr", 19 0;
v0x60000080cea0_0 .var "noc_rx_data", 255 0;
v0x60000080cf30_0 .var "noc_rx_is_instr", 0 0;
v0x60000080cfc0_0 .net "noc_rx_ready", 0 0, L_0x600000b4ae40;  1 drivers
v0x60000080d050_0 .var "noc_rx_valid", 0 0;
L_0x12809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000080d0e0_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  1 drivers
L_0x12809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000080d170_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  1 drivers
v0x60000080d200_0 .var "noc_tx_ready", 0 0;
L_0x12809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000080d290_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  1 drivers
v0x60000080d320_0 .var "row0", 255 0;
v0x60000080d3b0_0 .var "row1", 255 0;
v0x60000080d440_0 .var "row2", 255 0;
v0x60000080d4d0_0 .var "row3", 255 0;
v0x60000080d560_0 .var "rst_n", 0 0;
v0x60000080d5f0_0 .var "sync_grant", 0 0;
v0x60000080d680_0 .net "sync_request", 0 0, L_0x60000115cd90;  1 drivers
v0x60000080d710_0 .var/i "test_num", 31 0;
v0x60000080d7a0_0 .var/i "total_errors", 31 0;
v0x60000080d830_0 .net "tpc_busy", 0 0, L_0x60000115cf50;  1 drivers
v0x60000080d8c0_0 .net "tpc_done", 0 0, L_0x60000115ce00;  1 drivers
v0x60000080d950_0 .net "tpc_error", 0 0, L_0x60000115cd20;  1 drivers
v0x60000080d9e0_0 .var "tpc_start", 0 0;
v0x60000080da70_0 .var "tpc_start_pc", 19 0;
S_0x123671430 .scope function.vec4.u32, "check_result" "check_result" 3 120, 3 120 0, S_0x123671870;
 .timescale -9 -12;
v0x60000085afd0_0 .var/s "actual", 31 0;
; Variable check_result is vec4 return value of scope S_0x123671430
v0x60000085b0f0_0 .var/s "expected", 31 0;
v0x60000085b180_0 .var "name", 79 0;
TD_tb_stress_test.check_result ;
    %load/vec4 v0x60000085afd0_0;
    %load/vec4 v0x60000085b0f0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 127 "$display", "    FAIL %s: got %0d, expected %0d", v0x60000085b180_0, v0x60000085afd0_0, v0x60000085b0f0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to check_result (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to check_result (store_vec4_to_lval)
T_0.1 ;
    %end;
S_0x123670ff0 .scope module, "dut" "tensor_processing_cluster" 3 42, 4 15 0, S_0x123671870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x124010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x124010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x124010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x124010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x124010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x124010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x124010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x124010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x124010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x124010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x124010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x124010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x124010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x124010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x124010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x124010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x124011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x60000115dce0 .functor BUFZ 1, v0x6000008006c0_0, C4<0>, C4<0>, C4<0>;
L_0x600001158460 .functor OR 1, L_0x600000b4fca0, L_0x600000b4fe80, C4<0>, C4<0>;
L_0x6000011584d0 .functor AND 1, L_0x6000011583f0, L_0x600001158460, C4<1>, C4<1>;
L_0x600001158540 .functor BUFZ 1, v0x600000801710_0, C4<0>, C4<0>, C4<0>;
L_0x6000011585b0 .functor BUFZ 1, v0x600000801200_0, C4<0>, C4<0>, C4<0>;
L_0x600001159180 .functor AND 1, v0x60000080d050_0, L_0x600000b4ae40, C4<1>, C4<1>;
L_0x6000011591f0 .functor AND 1, L_0x600001159180, L_0x600000b4aee0, C4<1>, C4<1>;
v0x600000806640_0 .net *"_ivl_24", 19 0, L_0x600000b4f5c0;  1 drivers
L_0x12809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000008066d0_0 .net *"_ivl_27", 3 0, L_0x12809a530;  1 drivers
v0x600000806760_0 .net *"_ivl_28", 19 0, L_0x600000b4f660;  1 drivers
L_0x12809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008067f0_0 .net *"_ivl_31", 14 0, L_0x12809a578;  1 drivers
L_0x12809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000806880_0 .net/2u *"_ivl_34", 2 0, L_0x12809a5c0;  1 drivers
v0x600000806910_0 .net *"_ivl_38", 19 0, L_0x600000b4f840;  1 drivers
L_0x12809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000008069a0_0 .net *"_ivl_41", 3 0, L_0x12809a608;  1 drivers
v0x600000806a30_0 .net *"_ivl_42", 19 0, L_0x600000b4f8e0;  1 drivers
L_0x12809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000806ac0_0 .net *"_ivl_45", 3 0, L_0x12809a650;  1 drivers
L_0x12809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000806b50_0 .net/2u *"_ivl_48", 2 0, L_0x12809a698;  1 drivers
v0x600000806be0_0 .net *"_ivl_52", 19 0, L_0x600000b4fac0;  1 drivers
L_0x12809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000806c70_0 .net *"_ivl_55", 3 0, L_0x12809a6e0;  1 drivers
v0x600000806d00_0 .net *"_ivl_56", 19 0, L_0x600000b4fb60;  1 drivers
L_0x12809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000806d90_0 .net *"_ivl_59", 3 0, L_0x12809a728;  1 drivers
L_0x12809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600000806e20_0 .net *"_ivl_63", 127 0, L_0x12809a770;  1 drivers
v0x600000806eb0_0 .net *"_ivl_65", 127 0, L_0x600000b4fd40;  1 drivers
L_0x12809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000806f40_0 .net/2u *"_ivl_68", 2 0, L_0x12809a7b8;  1 drivers
v0x600000806fd0_0 .net *"_ivl_70", 0 0, L_0x600000b4fca0;  1 drivers
L_0x12809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000807060_0 .net/2u *"_ivl_72", 2 0, L_0x12809a800;  1 drivers
v0x6000008070f0_0 .net *"_ivl_74", 0 0, L_0x600000b4fe80;  1 drivers
v0x600000807180_0 .net *"_ivl_77", 0 0, L_0x600001158460;  1 drivers
v0x600000807210_0 .net *"_ivl_87", 0 0, L_0x600001159180;  1 drivers
v0x6000008072a0_0 .net *"_ivl_89", 0 0, L_0x600000b4aee0;  1 drivers
v0x600000807330_0 .var "act_data_d", 31 0;
v0x6000008073c0_0 .var "act_valid_d", 0 0;
v0x600000807450_0 .var "act_valid_d2", 0 0;
v0x6000008074e0_0 .net "axi_araddr", 39 0, L_0x600001158e00;  alias, 1 drivers
v0x600000807570_0 .net "axi_arlen", 7 0, L_0x600001158e70;  alias, 1 drivers
v0x600000807600_0 .net "axi_arready", 0 0, v0x60000080c2d0_0;  1 drivers
v0x600000807690_0 .net "axi_arvalid", 0 0, L_0x600001158f50;  alias, 1 drivers
v0x600000807720_0 .net "axi_awaddr", 39 0, L_0x600001158b60;  alias, 1 drivers
v0x6000008077b0_0 .net "axi_awlen", 7 0, L_0x600001158bd0;  alias, 1 drivers
v0x600000807840_0 .net "axi_awready", 0 0, v0x60000080c510_0;  1 drivers
v0x6000008078d0_0 .net "axi_awvalid", 0 0, L_0x600001158c40;  alias, 1 drivers
v0x600000807960_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x6000008079f0_0 .net "axi_bresp", 1 0, v0x60000080c6c0_0;  1 drivers
v0x600000807a80_0 .net "axi_bvalid", 0 0, v0x60000080c750_0;  1 drivers
v0x600000807b10_0 .net "axi_rdata", 255 0, v0x60000080c7e0_0;  1 drivers
v0x600000807ba0_0 .net "axi_rlast", 0 0, v0x60000080c870_0;  1 drivers
v0x600000807c30_0 .net "axi_rready", 0 0, L_0x600001158fc0;  alias, 1 drivers
v0x600000807cc0_0 .net "axi_rvalid", 0 0, v0x60000080c990_0;  1 drivers
v0x600000807d50_0 .net "axi_wdata", 255 0, L_0x600001158cb0;  alias, 1 drivers
v0x600000807de0_0 .net "axi_wlast", 0 0, L_0x600001158d20;  alias, 1 drivers
v0x600000807e70_0 .net "axi_wready", 0 0, v0x60000080cb40_0;  1 drivers
v0x600000807f00_0 .net "axi_wvalid", 0 0, L_0x600001158d90;  alias, 1 drivers
v0x600000800000_0 .net "clk", 0 0, v0x60000080cc60_0;  1 drivers
v0x600000800090_0 .net "dma_lcp_done", 0 0, L_0x600001158930;  1 drivers
v0x600000800120_0 .net "dma_lcp_ready", 0 0, L_0x600000b49f40;  1 drivers
v0x6000008001b0_0 .net "dma_sram_addr", 19 0, v0x6000008650e0_0;  1 drivers
v0x600000800240_0 .net "dma_sram_rdata", 255 0, L_0x600001159110;  1 drivers
v0x6000008002d0_0 .net "dma_sram_re", 0 0, L_0x600001158af0;  1 drivers
v0x600000800360_0 .net "dma_sram_ready", 0 0, L_0x600000b4ada0;  1 drivers
v0x6000008003f0_0 .net "dma_sram_wdata", 255 0, L_0x600001158a10;  1 drivers
v0x600000800480_0 .net "dma_sram_we", 0 0, L_0x600001158a80;  1 drivers
v0x600000800510_0 .net "global_sync_in", 0 0, v0x60000080ccf0_0;  1 drivers
v0x6000008005a0 .array "instr_mem", 4095 0, 127 0;
v0x600000800630_0 .var "instr_rdata_reg", 127 0;
v0x6000008006c0_0 .var "instr_valid_reg", 0 0;
v0x600000800750_0 .net "lcp_dma_cmd", 127 0, v0x600000866be0_0;  1 drivers
v0x6000008007e0_0 .net "lcp_dma_valid", 0 0, L_0x60000115d030;  1 drivers
v0x600000800870_0 .net "lcp_imem_addr", 19 0, L_0x60000115d260;  1 drivers
v0x600000800900_0 .net "lcp_imem_data", 127 0, v0x600000800630_0;  1 drivers
v0x600000800990_0 .net "lcp_imem_re", 0 0, L_0x60000115d2d0;  1 drivers
v0x600000800a20_0 .net "lcp_imem_valid", 0 0, L_0x60000115dce0;  1 drivers
v0x600000800ab0_0 .net "lcp_mxu_cmd", 127 0, v0x6000008678d0_0;  1 drivers
v0x600000800b40_0 .net "lcp_mxu_valid", 0 0, L_0x60000115d1f0;  1 drivers
v0x600000800bd0_0 .net "lcp_vpu_cmd", 127 0, v0x600000860510_0;  1 drivers
v0x600000800c60_0 .net "lcp_vpu_valid", 0 0, L_0x60000115d110;  1 drivers
v0x600000800cf0_0 .net "mxu_a_addr", 19 0, L_0x600000b4f980;  1 drivers
v0x600000800d80_0 .net "mxu_a_rdata", 255 0, L_0x600001159030;  1 drivers
v0x600000800e10_0 .net "mxu_a_re", 0 0, L_0x600000b4fa20;  1 drivers
v0x600000800ea0_0 .net "mxu_a_ready", 0 0, L_0x600000b4ac60;  1 drivers
v0x600000800f30_0 .net "mxu_cfg_k", 15 0, L_0x600000b41a40;  1 drivers
v0x600000800fc0_0 .net "mxu_cfg_m", 15 0, L_0x600000b41900;  1 drivers
v0x600000801050_0 .net "mxu_cfg_n", 15 0, L_0x600000b419a0;  1 drivers
v0x6000008010e0_0 .var "mxu_col_cnt", 4 0;
v0x600000801170_0 .var "mxu_cycle_cnt", 15 0;
v0x600000801200_0 .var "mxu_done_reg", 0 0;
v0x600000801290_0 .net "mxu_dst_addr", 15 0, L_0x600000b41720;  1 drivers
v0x600000801320_0 .net "mxu_lcp_done", 0 0, L_0x6000011585b0;  1 drivers
v0x6000008013b0_0 .net "mxu_lcp_ready", 0 0, L_0x600001158540;  1 drivers
v0x600000801440_0 .net "mxu_o_addr", 19 0, L_0x600000b4fc00;  1 drivers
v0x6000008014d0_0 .net "mxu_o_ready", 0 0, L_0x600000b4ad00;  1 drivers
v0x600000801560_0 .net "mxu_o_wdata", 255 0, L_0x600000b4fde0;  1 drivers
v0x6000008015f0_0 .net "mxu_o_we", 0 0, L_0x6000011584d0;  1 drivers
v0x600000801680_0 .var "mxu_out_cnt", 15 0;
v0x600000801710_0 .var "mxu_ready_reg", 0 0;
v0x6000008017a0_0 .net "mxu_src0_addr", 15 0, L_0x600000b417c0;  1 drivers
v0x600000801830_0 .net "mxu_src1_addr", 15 0, L_0x600000b41860;  1 drivers
v0x6000008018c0_0 .var "mxu_start_array", 0 0;
v0x600000801950_0 .var "mxu_start_array_d", 0 0;
v0x6000008019e0_0 .var "mxu_state", 2 0;
v0x600000801a70_0 .net "mxu_subop", 7 0, L_0x600000b41680;  1 drivers
v0x600000801b00_0 .net "mxu_w_addr", 19 0, L_0x600000b4f700;  1 drivers
v0x600000801b90_0 .net "mxu_w_rdata", 255 0, v0x60000087bba0_0;  1 drivers
v0x600000801c20_0 .net "mxu_w_re", 0 0, L_0x600000b4f7a0;  1 drivers
v0x600000801cb0_0 .net "mxu_w_ready", 0 0, L_0x600000b4ab20;  1 drivers
v0x600000801d40_0 .net "noc_data_write", 0 0, L_0x6000011591f0;  1 drivers
v0x600000801dd0_0 .net "noc_rx_addr", 19 0, v0x60000080ce10_0;  1 drivers
v0x600000801e60_0 .net "noc_rx_data", 255 0, v0x60000080cea0_0;  1 drivers
v0x600000801ef0_0 .net "noc_rx_is_instr", 0 0, v0x60000080cf30_0;  1 drivers
v0x600000801f80_0 .net "noc_rx_ready", 0 0, L_0x600000b4ae40;  alias, 1 drivers
v0x600000802010_0 .net "noc_rx_valid", 0 0, v0x60000080d050_0;  1 drivers
v0x6000008020a0_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  alias, 1 drivers
v0x600000802130_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  alias, 1 drivers
v0x6000008021c0_0 .net "noc_tx_ready", 0 0, v0x60000080d200_0;  1 drivers
v0x600000802250_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  alias, 1 drivers
v0x6000008022e0_0 .net "rst_n", 0 0, v0x60000080d560_0;  1 drivers
v0x600000802370_0 .net "sync_grant", 0 0, v0x60000080d5f0_0;  1 drivers
v0x600000802400_0 .net "sync_request", 0 0, L_0x60000115cd90;  alias, 1 drivers
v0x600000802490_0 .net "systolic_busy", 0 0, L_0x600001158310;  1 drivers
v0x600000802520_0 .net "systolic_done", 0 0, L_0x600000b4f0c0;  1 drivers
v0x6000008025b0_0 .net "systolic_result", 127 0, L_0x600000b4ec60;  1 drivers
v0x600000802640_0 .net "systolic_result_valid", 0 0, L_0x6000011583f0;  1 drivers
v0x6000008026d0_0 .net "tpc_busy", 0 0, L_0x60000115cf50;  alias, 1 drivers
v0x600000802760_0 .net "tpc_done", 0 0, L_0x60000115ce00;  alias, 1 drivers
v0x6000008027f0_0 .net "tpc_error", 0 0, L_0x60000115cd20;  alias, 1 drivers
v0x600000802880_0 .net "tpc_start", 0 0, v0x60000080d9e0_0;  1 drivers
v0x600000802910_0 .net "tpc_start_pc", 19 0, v0x60000080da70_0;  1 drivers
v0x6000008029a0_0 .net "vpu_lcp_done", 0 0, L_0x600001158700;  1 drivers
v0x600000802a30_0 .net "vpu_lcp_ready", 0 0, L_0x600000b49a40;  1 drivers
v0x600000802ac0_0 .net "vpu_sram_addr", 19 0, v0x6000008059e0_0;  1 drivers
v0x600000802b50_0 .net "vpu_sram_rdata", 255 0, L_0x6000011590a0;  1 drivers
v0x600000802be0_0 .net "vpu_sram_re", 0 0, L_0x6000011588c0;  1 drivers
v0x600000802c70_0 .net "vpu_sram_ready", 0 0, L_0x600000b4abc0;  1 drivers
v0x600000802d00_0 .net "vpu_sram_wdata", 255 0, L_0x6000011587e0;  1 drivers
v0x600000802d90_0 .net "vpu_sram_we", 0 0, L_0x600001158850;  1 drivers
v0x600000802e20_0 .var "weight_load_col_d", 1 0;
v0x600000802eb0_0 .var "weight_load_en_d", 0 0;
L_0x600000b41680 .part v0x6000008678d0_0, 112, 8;
L_0x600000b41720 .part v0x6000008678d0_0, 96, 16;
L_0x600000b417c0 .part v0x6000008678d0_0, 80, 16;
L_0x600000b41860 .part v0x6000008678d0_0, 64, 16;
L_0x600000b41900 .part v0x6000008678d0_0, 48, 16;
L_0x600000b419a0 .part v0x6000008678d0_0, 32, 16;
L_0x600000b41a40 .part v0x6000008678d0_0, 16, 16;
L_0x600000b4f520 .part v0x60000087bba0_0, 0, 32;
L_0x600000b4f5c0 .concat [ 16 4 0 0], L_0x600000b41860, L_0x12809a530;
L_0x600000b4f660 .concat [ 5 15 0 0], v0x6000008010e0_0, L_0x12809a578;
L_0x600000b4f700 .arith/sum 20, L_0x600000b4f5c0, L_0x600000b4f660;
L_0x600000b4f7a0 .cmp/eq 3, v0x6000008019e0_0, L_0x12809a5c0;
L_0x600000b4f840 .concat [ 16 4 0 0], L_0x600000b417c0, L_0x12809a608;
L_0x600000b4f8e0 .concat [ 16 4 0 0], v0x600000801170_0, L_0x12809a650;
L_0x600000b4f980 .arith/sum 20, L_0x600000b4f840, L_0x600000b4f8e0;
L_0x600000b4fa20 .cmp/eq 3, v0x6000008019e0_0, L_0x12809a698;
L_0x600000b4fac0 .concat [ 16 4 0 0], L_0x600000b41720, L_0x12809a6e0;
L_0x600000b4fb60 .concat [ 16 4 0 0], v0x600000801680_0, L_0x12809a728;
L_0x600000b4fc00 .arith/sum 20, L_0x600000b4fac0, L_0x600000b4fb60;
L_0x600000b4fd40 .part L_0x600000b4ec60, 0, 128;
L_0x600000b4fde0 .concat [ 128 128 0 0], L_0x600000b4fd40, L_0x12809a770;
L_0x600000b4fca0 .cmp/eq 3, v0x6000008019e0_0, L_0x12809a7b8;
L_0x600000b4fe80 .cmp/eq 3, v0x6000008019e0_0, L_0x12809a800;
L_0x600000b4ae40 .reduce/nor L_0x60000115cf50;
L_0x600000b4aee0 .reduce/nor v0x60000080cf30_0;
S_0x123696e80 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x123670ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12401de00 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x12401de40 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x12401de80 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x12401dec0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x12401df00 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x12401df40 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x12401df80 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x12401dfc0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x12401e000 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x12401e040 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x12401e080 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x12401e0c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x12401e100 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x12401e140 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x12401e180 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x12401e1c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x12401e200 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x12401e240 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x12401e280 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x12401e2c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x12401e300 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600001158930 .functor BUFZ 1, v0x6000008647e0_0, C4<0>, C4<0>, C4<0>;
L_0x600001158a10 .functor BUFZ 256, v0x600000865440_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001158a80 .functor BUFZ 1, v0x600000865560_0, C4<0>, C4<0>, C4<0>;
L_0x600001158af0 .functor BUFZ 1, v0x600000865290_0, C4<0>, C4<0>, C4<0>;
L_0x600001158b60 .functor BUFZ 40, v0x60000085b720_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600001158bd0 .functor BUFZ 8, v0x60000085b840_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001158c40 .functor BUFZ 1, v0x60000085b9f0_0, C4<0>, C4<0>, C4<0>;
L_0x600001158cb0 .functor BUFZ 256, v0x60000085c750_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001158d20 .functor BUFZ 1, v0x600000864000_0, C4<0>, C4<0>, C4<0>;
L_0x600001158d90 .functor BUFZ 1, v0x6000008641b0_0, C4<0>, C4<0>, C4<0>;
L_0x600001158e00 .functor BUFZ 40, v0x60000085b330_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600001158e70 .functor BUFZ 8, v0x60000085b450_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001158f50 .functor BUFZ 1, v0x60000085b600_0, C4<0>, C4<0>, C4<0>;
L_0x600001158fc0 .functor BUFZ 1, v0x60000085bde0_0, C4<0>, C4<0>, C4<0>;
L_0x12809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000085b210_0 .net/2u *"_ivl_14", 3 0, L_0x12809a920;  1 drivers
v0x60000085b2a0_0 .net "axi_araddr", 39 0, L_0x600001158e00;  alias, 1 drivers
v0x60000085b330_0 .var "axi_araddr_reg", 39 0;
v0x60000085b3c0_0 .net "axi_arlen", 7 0, L_0x600001158e70;  alias, 1 drivers
v0x60000085b450_0 .var "axi_arlen_reg", 7 0;
v0x60000085b4e0_0 .net "axi_arready", 0 0, v0x60000080c2d0_0;  alias, 1 drivers
v0x60000085b570_0 .net "axi_arvalid", 0 0, L_0x600001158f50;  alias, 1 drivers
v0x60000085b600_0 .var "axi_arvalid_reg", 0 0;
v0x60000085b690_0 .net "axi_awaddr", 39 0, L_0x600001158b60;  alias, 1 drivers
v0x60000085b720_0 .var "axi_awaddr_reg", 39 0;
v0x60000085b7b0_0 .net "axi_awlen", 7 0, L_0x600001158bd0;  alias, 1 drivers
v0x60000085b840_0 .var "axi_awlen_reg", 7 0;
v0x60000085b8d0_0 .net "axi_awready", 0 0, v0x60000080c510_0;  alias, 1 drivers
v0x60000085b960_0 .net "axi_awvalid", 0 0, L_0x600001158c40;  alias, 1 drivers
v0x60000085b9f0_0 .var "axi_awvalid_reg", 0 0;
v0x60000085ba80_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x60000085bb10_0 .net "axi_bresp", 1 0, v0x60000080c6c0_0;  alias, 1 drivers
v0x60000085bba0_0 .net "axi_bvalid", 0 0, v0x60000080c750_0;  alias, 1 drivers
v0x60000085bc30_0 .net "axi_rdata", 255 0, v0x60000080c7e0_0;  alias, 1 drivers
v0x60000085bcc0_0 .net "axi_rlast", 0 0, v0x60000080c870_0;  alias, 1 drivers
v0x60000085bd50_0 .net "axi_rready", 0 0, L_0x600001158fc0;  alias, 1 drivers
v0x60000085bde0_0 .var "axi_rready_reg", 0 0;
v0x60000085be70_0 .net "axi_rvalid", 0 0, v0x60000080c990_0;  alias, 1 drivers
v0x60000085bf00_0 .net "axi_wdata", 255 0, L_0x600001158cb0;  alias, 1 drivers
v0x60000085c750_0 .var "axi_wdata_reg", 255 0;
v0x60000085c6c0_0 .net "axi_wlast", 0 0, L_0x600001158d20;  alias, 1 drivers
v0x600000864000_0 .var "axi_wlast_reg", 0 0;
v0x600000864090_0 .net "axi_wready", 0 0, v0x60000080cb40_0;  alias, 1 drivers
v0x600000864120_0 .net "axi_wvalid", 0 0, L_0x600001158d90;  alias, 1 drivers
v0x6000008641b0_0 .var "axi_wvalid_reg", 0 0;
v0x600000864240_0 .net "cfg_cols", 11 0, L_0x600000b49d60;  1 drivers
v0x6000008642d0_0 .net "cfg_rows", 11 0, L_0x600000b49cc0;  1 drivers
v0x600000864360_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x6000008643f0_0 .net "cmd", 127 0, v0x600000866be0_0;  alias, 1 drivers
v0x600000864480_0 .net "cmd_done", 0 0, L_0x600001158930;  alias, 1 drivers
v0x600000864510_0 .net "cmd_ready", 0 0, L_0x600000b49f40;  alias, 1 drivers
v0x6000008645a0_0 .net "cmd_valid", 0 0, L_0x60000115d030;  alias, 1 drivers
v0x600000864630_0 .var "col_count", 11 0;
v0x6000008646c0_0 .var "cols_cfg", 11 0;
v0x600000864750_0 .var "data_buf", 255 0;
v0x6000008647e0_0 .var "done_reg", 0 0;
v0x600000864870_0 .net "ext_addr", 39 0, L_0x600000b49b80;  1 drivers
v0x600000864900_0 .var "ext_base", 39 0;
v0x600000864990_0 .var "ext_ptr", 39 0;
v0x600000864a20_0 .net "ext_stride", 11 0, L_0x600000b49e00;  1 drivers
v0x600000864ab0_0 .var "ext_stride_cfg", 11 0;
v0x600000864b40_0 .net "int_addr", 19 0, L_0x600000b49c20;  1 drivers
v0x600000864bd0_0 .var "int_base", 19 0;
v0x600000864c60_0 .var "int_ptr", 19 0;
v0x600000864cf0_0 .net "int_stride", 11 0, L_0x600000b49ea0;  1 drivers
v0x600000864d80_0 .var "int_stride_cfg", 11 0;
v0x600000864e10_0 .var "op_type", 7 0;
v0x600000864ea0_0 .var "row_count", 11 0;
v0x600000864f30_0 .var "rows_cfg", 11 0;
v0x600000864fc0_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x600000865050_0 .net "sram_addr", 19 0, v0x6000008650e0_0;  alias, 1 drivers
v0x6000008650e0_0 .var "sram_addr_reg", 19 0;
v0x600000865170_0 .net "sram_rdata", 255 0, L_0x600001159110;  alias, 1 drivers
v0x600000865200_0 .net "sram_re", 0 0, L_0x600001158af0;  alias, 1 drivers
v0x600000865290_0 .var "sram_re_reg", 0 0;
v0x600000865320_0 .net "sram_ready", 0 0, L_0x600000b4ada0;  alias, 1 drivers
v0x6000008653b0_0 .net "sram_wdata", 255 0, L_0x600001158a10;  alias, 1 drivers
v0x600000865440_0 .var "sram_wdata_reg", 255 0;
v0x6000008654d0_0 .net "sram_we", 0 0, L_0x600001158a80;  alias, 1 drivers
v0x600000865560_0 .var "sram_we_reg", 0 0;
v0x6000008655f0_0 .var "state", 3 0;
v0x600000865680_0 .net "subop", 7 0, L_0x600000b49ae0;  1 drivers
E_0x600002f2f180/0 .event negedge, v0x600000864fc0_0;
E_0x600002f2f180/1 .event posedge, v0x600000864360_0;
E_0x600002f2f180 .event/or E_0x600002f2f180/0, E_0x600002f2f180/1;
L_0x600000b49ae0 .part v0x600000866be0_0, 112, 8;
L_0x600000b49b80 .part v0x600000866be0_0, 72, 40;
L_0x600000b49c20 .part v0x600000866be0_0, 52, 20;
L_0x600000b49cc0 .part v0x600000866be0_0, 40, 12;
L_0x600000b49d60 .part v0x600000866be0_0, 28, 12;
L_0x600000b49e00 .part v0x600000866be0_0, 16, 12;
L_0x600000b49ea0 .part v0x600000866be0_0, 4, 12;
L_0x600000b49f40 .cmp/eq 4, v0x6000008655f0_0, L_0x12809a920;
S_0x123694830 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x123670ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x124023200 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x124023240 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x124023280 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x1240232c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x124023300 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x124023340 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x124023380 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x1240233c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x124023400 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x124023440 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x124023480 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x1240234c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x124023500 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x124023540 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x124023580 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x1240235c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x124023600 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x124023640 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x124023680 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1240236c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x124023700 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x124023740 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x124023780 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1240237c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x124023800 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x124023840 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x124023880 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x60000115dd50 .functor AND 1, L_0x600000b40140, L_0x600000b40320, C4<1>, C4<1>;
L_0x60000115d490 .functor AND 1, L_0x60000115dd50, L_0x600000b40000, C4<1>, C4<1>;
L_0x60000115d260 .functor BUFZ 20, v0x600000867210_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000115d2d0 .functor BUFZ 1, v0x6000008673c0_0, C4<0>, C4<0>, C4<0>;
L_0x60000115d1f0 .functor BUFZ 1, v0x600000867b10_0, C4<0>, C4<0>, C4<0>;
L_0x60000115d110 .functor BUFZ 1, v0x600000860750_0, C4<0>, C4<0>, C4<0>;
L_0x60000115d030 .functor BUFZ 1, v0x600000866e20_0, C4<0>, C4<0>, C4<0>;
L_0x60000115cee0 .functor AND 1, L_0x600000b41400, L_0x600000b414a0, C4<1>, C4<1>;
L_0x60000115cf50 .functor AND 1, L_0x60000115cee0, L_0x600000b41540, C4<1>, C4<1>;
L_0x60000115ce00 .functor BUFZ 1, v0x600000866f40_0, C4<0>, C4<0>, C4<0>;
L_0x60000115cd20 .functor BUFZ 1, v0x600000867060_0, C4<0>, C4<0>, C4<0>;
L_0x60000115cd90 .functor BUFZ 1, v0x600000860360_0, C4<0>, C4<0>, C4<0>;
L_0x128098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008657a0_0 .net *"_ivl_11", 23 0, L_0x128098010;  1 drivers
L_0x128098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000865830_0 .net/2u *"_ivl_12", 31 0, L_0x128098058;  1 drivers
v0x6000008658c0_0 .net *"_ivl_14", 0 0, L_0x600000b40140;  1 drivers
v0x600000865950_0 .net *"_ivl_16", 31 0, L_0x600000b401e0;  1 drivers
L_0x1280980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008659e0_0 .net *"_ivl_19", 23 0, L_0x1280980a0;  1 drivers
L_0x1280980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000865a70_0 .net/2u *"_ivl_20", 31 0, L_0x1280980e8;  1 drivers
v0x600000865b00_0 .net *"_ivl_22", 0 0, L_0x600000b40320;  1 drivers
v0x600000865b90_0 .net *"_ivl_25", 0 0, L_0x60000115dd50;  1 drivers
v0x600000865c20_0 .net *"_ivl_26", 31 0, L_0x600000b40500;  1 drivers
L_0x128098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000865cb0_0 .net *"_ivl_29", 23 0, L_0x128098130;  1 drivers
L_0x128098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000865d40_0 .net/2u *"_ivl_30", 31 0, L_0x128098178;  1 drivers
v0x600000865dd0_0 .net *"_ivl_32", 0 0, L_0x600000b40000;  1 drivers
v0x600000865e60_0 .net *"_ivl_36", 31 0, L_0x600000b403c0;  1 drivers
L_0x1280981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000865ef0_0 .net *"_ivl_39", 23 0, L_0x1280981c0;  1 drivers
L_0x128098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000865f80_0 .net/2u *"_ivl_40", 31 0, L_0x128098208;  1 drivers
v0x600000866010_0 .net *"_ivl_44", 31 0, L_0x600000b40be0;  1 drivers
L_0x128098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008660a0_0 .net *"_ivl_47", 23 0, L_0x128098250;  1 drivers
L_0x128098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000866130_0 .net/2u *"_ivl_48", 31 0, L_0x128098298;  1 drivers
v0x6000008661c0_0 .net *"_ivl_52", 31 0, L_0x600000b40aa0;  1 drivers
L_0x1280982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000866250_0 .net *"_ivl_55", 23 0, L_0x1280982e0;  1 drivers
L_0x128098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008662e0_0 .net/2u *"_ivl_56", 31 0, L_0x128098328;  1 drivers
L_0x128098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000866370_0 .net/2u *"_ivl_76", 3 0, L_0x128098370;  1 drivers
v0x600000866400_0 .net *"_ivl_78", 0 0, L_0x600000b41400;  1 drivers
v0x600000866490_0 .net *"_ivl_8", 31 0, L_0x600000b412c0;  1 drivers
L_0x1280983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600000866520_0 .net/2u *"_ivl_80", 3 0, L_0x1280983b8;  1 drivers
v0x6000008665b0_0 .net *"_ivl_82", 0 0, L_0x600000b414a0;  1 drivers
v0x600000866640_0 .net *"_ivl_85", 0 0, L_0x60000115cee0;  1 drivers
L_0x128098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000008666d0_0 .net/2u *"_ivl_86", 3 0, L_0x128098400;  1 drivers
v0x600000866760_0 .net *"_ivl_88", 0 0, L_0x600000b41540;  1 drivers
v0x6000008667f0_0 .net "all_done", 0 0, L_0x60000115d490;  1 drivers
v0x600000866880_0 .net "busy", 0 0, L_0x60000115cf50;  alias, 1 drivers
v0x600000866910_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x6000008669a0_0 .var "decoded_opcode", 7 0;
v0x600000866a30_0 .var "decoded_subop", 7 0;
v0x600000866ac0_0 .net "dma_clear", 0 0, L_0x600000b41360;  1 drivers
v0x600000866b50_0 .net "dma_cmd", 127 0, v0x600000866be0_0;  alias, 1 drivers
v0x600000866be0_0 .var "dma_cmd_reg", 127 0;
v0x600000866c70_0 .net "dma_done", 0 0, L_0x600001158930;  alias, 1 drivers
v0x600000866d00_0 .net "dma_ready", 0 0, L_0x600000b49f40;  alias, 1 drivers
v0x600000866d90_0 .net "dma_valid", 0 0, L_0x60000115d030;  alias, 1 drivers
v0x600000866e20_0 .var "dma_valid_reg", 0 0;
v0x600000866eb0_0 .net "done", 0 0, L_0x60000115ce00;  alias, 1 drivers
v0x600000866f40_0 .var "done_reg", 0 0;
v0x600000866fd0_0 .net "error", 0 0, L_0x60000115cd20;  alias, 1 drivers
v0x600000867060_0 .var "error_reg", 0 0;
v0x6000008670f0_0 .net "global_sync_in", 0 0, v0x60000080ccf0_0;  alias, 1 drivers
v0x600000867180_0 .net "imem_addr", 19 0, L_0x60000115d260;  alias, 1 drivers
v0x600000867210_0 .var "imem_addr_reg", 19 0;
v0x6000008672a0_0 .net "imem_data", 127 0, v0x600000800630_0;  alias, 1 drivers
v0x600000867330_0 .net "imem_re", 0 0, L_0x60000115d2d0;  alias, 1 drivers
v0x6000008673c0_0 .var "imem_re_reg", 0 0;
v0x600000867450_0 .net "imem_valid", 0 0, L_0x60000115dce0;  alias, 1 drivers
v0x6000008674e0_0 .var "instr_reg", 127 0;
v0x600000867570_0 .net "loop_count", 15 0, L_0x600000b41180;  1 drivers
v0x600000867600 .array "loop_counter", 3 0, 15 0;
v0x600000867690_0 .var "loop_sp", 1 0;
v0x600000867720 .array "loop_start_addr", 3 0, 19 0;
v0x6000008677b0_0 .net "mxu_clear", 0 0, L_0x600000b40dc0;  1 drivers
v0x600000867840_0 .net "mxu_cmd", 127 0, v0x6000008678d0_0;  alias, 1 drivers
v0x6000008678d0_0 .var "mxu_cmd_reg", 127 0;
v0x600000867960_0 .net "mxu_done", 0 0, L_0x6000011585b0;  alias, 1 drivers
v0x6000008679f0_0 .net "mxu_ready", 0 0, L_0x600001158540;  alias, 1 drivers
v0x600000867a80_0 .net "mxu_valid", 0 0, L_0x60000115d1f0;  alias, 1 drivers
v0x600000867b10_0 .var "mxu_valid_reg", 0 0;
v0x600000867ba0_0 .net "opcode", 7 0, L_0x600000b41040;  1 drivers
v0x600000867c30_0 .var "pc", 19 0;
v0x600000867cc0_0 .var "pending_dma", 7 0;
v0x600000867d50_0 .var "pending_mxu", 7 0;
v0x600000867de0_0 .var "pending_vpu", 7 0;
v0x600000867e70_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x600000867f00_0 .net "start", 0 0, v0x60000080d9e0_0;  alias, 1 drivers
v0x600000860000_0 .net "start_pc", 19 0, v0x60000080da70_0;  alias, 1 drivers
v0x600000860090_0 .var "state", 3 0;
v0x600000860120_0 .net "subop", 7 0, L_0x600000b410e0;  1 drivers
v0x6000008601b0_0 .net "sync_grant", 0 0, v0x60000080d5f0_0;  alias, 1 drivers
v0x600000860240_0 .net "sync_mask", 7 0, L_0x600000b41220;  1 drivers
v0x6000008602d0_0 .net "sync_request", 0 0, L_0x60000115cd90;  alias, 1 drivers
v0x600000860360_0 .var "sync_request_reg", 0 0;
v0x6000008603f0_0 .net "vpu_clear", 0 0, L_0x600000b40b40;  1 drivers
v0x600000860480_0 .net "vpu_cmd", 127 0, v0x600000860510_0;  alias, 1 drivers
v0x600000860510_0 .var "vpu_cmd_reg", 127 0;
v0x6000008605a0_0 .net "vpu_done", 0 0, L_0x600001158700;  alias, 1 drivers
v0x600000860630_0 .net "vpu_ready", 0 0, L_0x600000b49a40;  alias, 1 drivers
v0x6000008606c0_0 .net "vpu_valid", 0 0, L_0x60000115d110;  alias, 1 drivers
v0x600000860750_0 .var "vpu_valid_reg", 0 0;
L_0x600000b41040 .part v0x600000800630_0, 120, 8;
L_0x600000b410e0 .part v0x600000800630_0, 112, 8;
L_0x600000b41180 .part v0x600000800630_0, 32, 16;
L_0x600000b41220 .part v0x600000800630_0, 104, 8;
L_0x600000b412c0 .concat [ 8 24 0 0], v0x600000867d50_0, L_0x128098010;
L_0x600000b40140 .cmp/eq 32, L_0x600000b412c0, L_0x128098058;
L_0x600000b401e0 .concat [ 8 24 0 0], v0x600000867de0_0, L_0x1280980a0;
L_0x600000b40320 .cmp/eq 32, L_0x600000b401e0, L_0x1280980e8;
L_0x600000b40500 .concat [ 8 24 0 0], v0x600000867cc0_0, L_0x128098130;
L_0x600000b40000 .cmp/eq 32, L_0x600000b40500, L_0x128098178;
L_0x600000b403c0 .concat [ 8 24 0 0], v0x600000867d50_0, L_0x1280981c0;
L_0x600000b40dc0 .cmp/eq 32, L_0x600000b403c0, L_0x128098208;
L_0x600000b40be0 .concat [ 8 24 0 0], v0x600000867de0_0, L_0x128098250;
L_0x600000b40b40 .cmp/eq 32, L_0x600000b40be0, L_0x128098298;
L_0x600000b40aa0 .concat [ 8 24 0 0], v0x600000867cc0_0, L_0x1280982e0;
L_0x600000b41360 .cmp/eq 32, L_0x600000b40aa0, L_0x128098328;
L_0x600000b41400 .cmp/ne 4, v0x600000860090_0, L_0x128098370;
L_0x600000b414a0 .cmp/ne 4, v0x600000860090_0, L_0x1280983b8;
L_0x600000b41540 .cmp/ne 4, v0x600000860090_0, L_0x128098400;
S_0x1236921e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x123694830;
 .timescale 0 0;
v0x600000865710_0 .var/i "i", 31 0;
S_0x12368fb90 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x123670ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x12368d540 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x12368d580 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x12368d5c0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x12368d600 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x12368d640 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x12368d680 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x12368d6c0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x12368d700 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000011580e0 .functor OR 1, L_0x600000b4ed00, L_0x600000b4eda0, C4<0>, C4<0>;
L_0x600001158150 .functor AND 1, L_0x600000b4ee40, v0x600000801950_0, C4<1>, C4<1>;
L_0x6000011581c0 .functor AND 1, L_0x600001158150, L_0x600000b4eee0, C4<1>, C4<1>;
L_0x600001158230 .functor OR 1, L_0x6000011580e0, L_0x6000011581c0, C4<0>, C4<0>;
L_0x6000011582a0 .functor BUFZ 1, L_0x600001158230, C4<0>, C4<0>, C4<0>;
L_0x600001158310 .functor AND 1, L_0x600000b4ef80, L_0x600000b4f020, C4<1>, C4<1>;
L_0x600001158380 .functor AND 1, L_0x600000b4f200, L_0x600000b4f2a0, C4<1>, C4<1>;
L_0x6000011583f0 .functor AND 1, L_0x600001158380, L_0x600000b4f480, C4<1>, C4<1>;
v0x60000087efd0_0 .net *"_ivl_101", 0 0, L_0x600000b4f480;  1 drivers
L_0x12809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000087f060_0 .net/2u *"_ivl_37", 2 0, L_0x12809a188;  1 drivers
v0x60000087f0f0_0 .net *"_ivl_39", 0 0, L_0x600000b4ed00;  1 drivers
L_0x12809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000087f180_0 .net/2u *"_ivl_41", 2 0, L_0x12809a1d0;  1 drivers
v0x60000087f210_0 .net *"_ivl_43", 0 0, L_0x600000b4eda0;  1 drivers
v0x60000087f2a0_0 .net *"_ivl_46", 0 0, L_0x6000011580e0;  1 drivers
L_0x12809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000087f330_0 .net/2u *"_ivl_47", 2 0, L_0x12809a218;  1 drivers
v0x60000087f3c0_0 .net *"_ivl_49", 0 0, L_0x600000b4ee40;  1 drivers
v0x60000087f450_0 .net *"_ivl_52", 0 0, L_0x600001158150;  1 drivers
v0x60000087f4e0_0 .net *"_ivl_54", 0 0, L_0x600000b4eee0;  1 drivers
v0x60000087f570_0 .net *"_ivl_56", 0 0, L_0x6000011581c0;  1 drivers
L_0x12809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000087f600_0 .net/2u *"_ivl_61", 2 0, L_0x12809a260;  1 drivers
v0x60000087f690_0 .net *"_ivl_63", 0 0, L_0x600000b4ef80;  1 drivers
L_0x12809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000087f720_0 .net/2u *"_ivl_65", 2 0, L_0x12809a2a8;  1 drivers
v0x60000087f7b0_0 .net *"_ivl_67", 0 0, L_0x600000b4f020;  1 drivers
L_0x12809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000087f840_0 .net/2u *"_ivl_71", 2 0, L_0x12809a2f0;  1 drivers
L_0x12809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000087f8d0_0 .net/2u *"_ivl_75", 2 0, L_0x12809a338;  1 drivers
L_0x12809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000087f960_0 .net/2u *"_ivl_81", 2 0, L_0x12809a3c8;  1 drivers
v0x60000087f9f0_0 .net *"_ivl_83", 0 0, L_0x600000b4f200;  1 drivers
v0x60000087fa80_0 .net *"_ivl_85", 0 0, L_0x600000b4f2a0;  1 drivers
v0x60000087fb10_0 .net *"_ivl_88", 0 0, L_0x600001158380;  1 drivers
v0x60000087fba0_0 .net *"_ivl_89", 31 0, L_0x600000b4f340;  1 drivers
L_0x12809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000087fc30_0 .net *"_ivl_92", 15 0, L_0x12809a410;  1 drivers
L_0x12809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000087fcc0_0 .net *"_ivl_93", 31 0, L_0x12809aa88;  1 drivers
L_0x12809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000087fd50_0 .net/2u *"_ivl_97", 31 0, L_0x12809a458;  1 drivers
v0x60000087fde0_0 .net *"_ivl_99", 31 0, L_0x600000b4f3e0;  1 drivers
v0x60000087fe70_0 .net "act_data", 31 0, v0x600000807330_0;  1 drivers
v0x60000087ff00 .array "act_h", 19 0;
v0x60000087ff00_0 .net v0x60000087ff00 0, 7 0, L_0x60000115cbd0; 1 drivers
v0x60000087ff00_1 .net v0x60000087ff00 1, 7 0, v0x6000008618c0_0; 1 drivers
v0x60000087ff00_2 .net v0x60000087ff00 2, 7 0, v0x600000862e20_0; 1 drivers
v0x60000087ff00_3 .net v0x60000087ff00 3, 7 0, v0x60000086c3f0_0; 1 drivers
v0x60000087ff00_4 .net v0x60000087ff00 4, 7 0, v0x60000086d950_0; 1 drivers
v0x60000087ff00_5 .net v0x60000087ff00 5, 7 0, L_0x60000115ca80; 1 drivers
v0x60000087ff00_6 .net v0x60000087ff00 6, 7 0, v0x60000086eeb0_0; 1 drivers
v0x60000087ff00_7 .net v0x60000087ff00 7, 7 0, v0x600000868480_0; 1 drivers
v0x60000087ff00_8 .net v0x60000087ff00 8, 7 0, v0x6000008699e0_0; 1 drivers
v0x60000087ff00_9 .net v0x60000087ff00 9, 7 0, v0x60000086af40_0; 1 drivers
v0x60000087ff00_10 .net v0x60000087ff00 10, 7 0, L_0x60000115caf0; 1 drivers
v0x60000087ff00_11 .net v0x60000087ff00 11, 7 0, v0x600000874510_0; 1 drivers
v0x60000087ff00_12 .net v0x60000087ff00 12, 7 0, v0x600000875a70_0; 1 drivers
v0x60000087ff00_13 .net v0x60000087ff00 13, 7 0, v0x600000876fd0_0; 1 drivers
v0x60000087ff00_14 .net v0x60000087ff00 14, 7 0, v0x6000008705a0_0; 1 drivers
v0x60000087ff00_15 .net v0x60000087ff00 15, 7 0, L_0x60000115c9a0; 1 drivers
v0x60000087ff00_16 .net v0x60000087ff00 16, 7 0, v0x600000871b00_0; 1 drivers
v0x60000087ff00_17 .net v0x60000087ff00 17, 7 0, v0x600000873060_0; 1 drivers
v0x60000087ff00_18 .net v0x60000087ff00 18, 7 0, v0x60000087c630_0; 1 drivers
v0x60000087ff00_19 .net v0x60000087ff00 19, 7 0, v0x60000087db90_0; 1 drivers
v0x600000878000_0 .net "act_ready", 0 0, L_0x600000b4f160;  1 drivers
v0x600000878090_0 .net "act_valid", 0 0, v0x600000807450_0;  1 drivers
v0x600000878120_0 .net "busy", 0 0, L_0x600001158310;  alias, 1 drivers
v0x6000008781b0_0 .net "cfg_k_tiles", 15 0, L_0x600000b41a40;  alias, 1 drivers
L_0x12809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000878240_0 .net "clear_acc", 0 0, L_0x12809a4a0;  1 drivers
v0x6000008782d0_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x600000878360_0 .var "cycle_count", 15 0;
v0x6000008783f0_0 .var "cycle_count_next", 15 0;
v0x6000008607e0_5 .array/port v0x6000008607e0, 5;
v0x600000878480 .array "deskew_output", 3 0;
v0x600000878480_0 .net v0x600000878480 0, 31 0, v0x6000008607e0_5; 1 drivers
v0x600000860900_3 .array/port v0x600000860900, 3;
v0x600000878480_1 .net v0x600000878480 1, 31 0, v0x600000860900_3; 1 drivers
v0x600000860a20_1 .array/port v0x600000860a20, 1;
v0x600000878480_2 .net v0x600000878480 2, 31 0, v0x600000860a20_1; 1 drivers
v0x600000878480_3 .net v0x600000878480 3, 31 0, L_0x600001157330; 1 drivers
v0x600000878510_0 .net "done", 0 0, L_0x600000b4f0c0;  alias, 1 drivers
L_0x12809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000008785a0_0 .net "drain_delay", 15 0, L_0x12809a380;  1 drivers
v0x600000878630_0 .net "pe_enable", 0 0, L_0x600001158230;  1 drivers
v0x6000008786c0 .array "psum_bottom", 3 0;
v0x6000008786c0_0 .net v0x6000008786c0 0, 31 0, L_0x600001156ca0; 1 drivers
v0x6000008786c0_1 .net v0x6000008786c0 1, 31 0, L_0x600001157d40; 1 drivers
v0x6000008786c0_2 .net v0x6000008786c0 2, 31 0, L_0x600001157480; 1 drivers
v0x6000008786c0_3 .net v0x6000008786c0 3, 31 0, L_0x6000011573a0; 1 drivers
L_0x128098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000878750 .array "psum_v", 19 0;
v0x600000878750_0 .net v0x600000878750 0, 31 0, L_0x128098568; 1 drivers
L_0x1280985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000878750_1 .net v0x600000878750 1, 31 0, L_0x1280985b0; 1 drivers
L_0x1280985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000878750_2 .net v0x600000878750 2, 31 0, L_0x1280985f8; 1 drivers
L_0x128098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000878750_3 .net v0x600000878750 3, 31 0, L_0x128098640; 1 drivers
v0x600000878750_4 .net v0x600000878750 4, 31 0, v0x600000861dd0_0; 1 drivers
v0x600000878750_5 .net v0x600000878750 5, 31 0, v0x600000863330_0; 1 drivers
v0x600000878750_6 .net v0x600000878750 6, 31 0, v0x60000086c900_0; 1 drivers
v0x600000878750_7 .net v0x600000878750 7, 31 0, v0x60000086de60_0; 1 drivers
v0x600000878750_8 .net v0x600000878750 8, 31 0, v0x60000086f3c0_0; 1 drivers
v0x600000878750_9 .net v0x600000878750 9, 31 0, v0x600000868990_0; 1 drivers
v0x600000878750_10 .net v0x600000878750 10, 31 0, v0x600000869ef0_0; 1 drivers
v0x600000878750_11 .net v0x600000878750 11, 31 0, v0x60000086b450_0; 1 drivers
v0x600000878750_12 .net v0x600000878750 12, 31 0, v0x600000874a20_0; 1 drivers
v0x600000878750_13 .net v0x600000878750 13, 31 0, v0x600000875f80_0; 1 drivers
v0x600000878750_14 .net v0x600000878750 14, 31 0, v0x6000008774e0_0; 1 drivers
v0x600000878750_15 .net v0x600000878750 15, 31 0, v0x600000870ab0_0; 1 drivers
v0x600000878750_16 .net v0x600000878750 16, 31 0, v0x600000872010_0; 1 drivers
v0x600000878750_17 .net v0x600000878750 17, 31 0, v0x600000873570_0; 1 drivers
v0x600000878750_18 .net v0x600000878750 18, 31 0, v0x60000087cb40_0; 1 drivers
v0x600000878750_19 .net v0x600000878750 19, 31 0, v0x60000087e0a0_0; 1 drivers
v0x6000008787e0_0 .net "result_data", 127 0, L_0x600000b4ec60;  alias, 1 drivers
L_0x12809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000878870_0 .net "result_ready", 0 0, L_0x12809a4e8;  1 drivers
v0x600000878900_0 .net "result_valid", 0 0, L_0x6000011583f0;  alias, 1 drivers
v0x600000878990_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x600000878a20_0 .net "skew_enable", 0 0, L_0x6000011582a0;  1 drivers
v0x600000878ab0 .array "skew_input", 3 0;
v0x600000878ab0_0 .net v0x600000878ab0 0, 7 0, L_0x600000b41b80; 1 drivers
v0x600000878ab0_1 .net v0x600000878ab0 1, 7 0, L_0x600000b41cc0; 1 drivers
v0x600000878ab0_2 .net v0x600000878ab0 2, 7 0, L_0x600000b41e00; 1 drivers
v0x600000878ab0_3 .net v0x600000878ab0 3, 7 0, L_0x600000b41f40; 1 drivers
v0x600000878b40 .array "skew_output", 3 0;
v0x600000878b40_0 .net v0x600000878b40 0, 7 0, v0x600000860b40_0; 1 drivers
v0x600000878b40_1 .net v0x600000878b40 1, 7 0, v0x600000860e10_0; 1 drivers
v0x600000878b40_2 .net v0x600000878b40 2, 7 0, v0x6000008610e0_0; 1 drivers
v0x600000878b40_3 .net v0x600000878b40 3, 7 0, v0x6000008613b0_0; 1 drivers
v0x600000878bd0_0 .net "start", 0 0, v0x600000801950_0;  1 drivers
v0x600000878c60_0 .var "state", 2 0;
v0x600000878cf0_0 .var "state_next", 2 0;
v0x600000878d80_0 .net "weight_load_col", 1 0, v0x600000802e20_0;  1 drivers
v0x600000878e10_0 .net "weight_load_data", 31 0, L_0x600000b4f520;  1 drivers
v0x600000878ea0_0 .net "weight_load_en", 0 0, v0x600000802eb0_0;  1 drivers
E_0x600002f2fa80/0 .event anyedge, v0x600000878c60_0, v0x600000878360_0, v0x600000878bd0_0, v0x600000878ea0_0;
E_0x600002f2fa80/1 .event anyedge, v0x6000008781b0_0, v0x6000008785a0_0;
E_0x600002f2fa80 .event/or E_0x600002f2fa80/0, E_0x600002f2fa80/1;
L_0x600000b41ae0 .part v0x600000807330_0, 0, 8;
L_0x128098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000b41b80 .functor MUXZ 8, L_0x128098448, L_0x600000b41ae0, v0x600000807450_0, C4<>;
L_0x600000b41c20 .part v0x600000807330_0, 8, 8;
L_0x128098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000b41cc0 .functor MUXZ 8, L_0x128098490, L_0x600000b41c20, v0x600000807450_0, C4<>;
L_0x600000b41d60 .part v0x600000807330_0, 16, 8;
L_0x1280984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000b41e00 .functor MUXZ 8, L_0x1280984d8, L_0x600000b41d60, v0x600000807450_0, C4<>;
L_0x600000b41ea0 .part v0x600000807330_0, 24, 8;
L_0x128098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000b41f40 .functor MUXZ 8, L_0x128098520, L_0x600000b41ea0, v0x600000807450_0, C4<>;
L_0x600000b42120 .part L_0x600000b4f520, 0, 8;
L_0x600000b42940 .part L_0x600000b4f520, 0, 8;
L_0x600000b43160 .part L_0x600000b4f520, 0, 8;
L_0x600000b43980 .part L_0x600000b4f520, 0, 8;
L_0x600000b448c0 .part L_0x600000b4f520, 8, 8;
L_0x600000b473e0 .part L_0x600000b4f520, 8, 8;
L_0x600000b46d00 .part L_0x600000b4f520, 8, 8;
L_0x600000b45e00 .part L_0x600000b4f520, 8, 8;
L_0x600000b45720 .part L_0x600000b4f520, 16, 8;
L_0x600000b44dc0 .part L_0x600000b4f520, 16, 8;
L_0x600000b44be0 .part L_0x600000b4f520, 16, 8;
L_0x600000b4c500 .part L_0x600000b4f520, 16, 8;
L_0x600000b4cd20 .part L_0x600000b4f520, 24, 8;
L_0x600000b4d540 .part L_0x600000b4f520, 24, 8;
L_0x600000b4dd60 .part L_0x600000b4f520, 24, 8;
L_0x600000b4e580 .part L_0x600000b4f520, 24, 8;
L_0x600000b4ec60 .concat8 [ 32 32 32 32], L_0x600001157250, L_0x6000011572c0, L_0x600001158000, L_0x600001158070;
L_0x600000b4ed00 .cmp/eq 3, v0x600000878c60_0, L_0x12809a188;
L_0x600000b4eda0 .cmp/eq 3, v0x600000878c60_0, L_0x12809a1d0;
L_0x600000b4ee40 .cmp/eq 3, v0x600000878c60_0, L_0x12809a218;
L_0x600000b4eee0 .reduce/nor v0x600000802eb0_0;
L_0x600000b4ef80 .cmp/ne 3, v0x600000878c60_0, L_0x12809a260;
L_0x600000b4f020 .cmp/ne 3, v0x600000878c60_0, L_0x12809a2a8;
L_0x600000b4f0c0 .cmp/eq 3, v0x600000878c60_0, L_0x12809a2f0;
L_0x600000b4f160 .cmp/eq 3, v0x600000878c60_0, L_0x12809a338;
L_0x600000b4f200 .cmp/eq 3, v0x600000878c60_0, L_0x12809a3c8;
L_0x600000b4f2a0 .cmp/ge 16, v0x600000878360_0, L_0x12809a380;
L_0x600000b4f340 .concat [ 16 16 0 0], v0x600000878360_0, L_0x12809a410;
L_0x600000b4f3e0 .arith/sum 32, L_0x12809aa88, L_0x12809a458;
L_0x600000b4f480 .cmp/gt 32, L_0x600000b4f3e0, L_0x600000b4f340;
S_0x1236888a0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600001459a00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600001459a40 .param/l "col" 1 7 248, +C4<00>;
L_0x600001156ca0 .functor BUFZ 32, v0x600000872010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x123686250 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1236888a0;
 .timescale 0 0;
v0x6000008607e0 .array "delay_stages", 5 0, 31 0;
v0x600000860870_0 .var/i "i", 31 0;
S_0x123683c00 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600001459a80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600001459ac0 .param/l "col" 1 7 248, +C4<01>;
L_0x600001157d40 .functor BUFZ 32, v0x600000873570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1236815b0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x123683c00;
 .timescale 0 0;
v0x600000860900 .array "delay_stages", 3 0, 31 0;
v0x600000860990_0 .var/i "i", 31 0;
S_0x12367ef60 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600001459b00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600001459b40 .param/l "col" 1 7 248, +C4<010>;
L_0x600001157480 .functor BUFZ 32, v0x60000087cb40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12367c910 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12367ef60;
 .timescale 0 0;
v0x600000860a20 .array "delay_stages", 1 0, 31 0;
v0x600000860ab0_0 .var/i "i", 31 0;
S_0x12367a2c0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600001459b80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600001459bc0 .param/l "col" 1 7 248, +C4<011>;
L_0x6000011573a0 .functor BUFZ 32, v0x60000087e0a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x123677c70 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x12367a2c0;
 .timescale 0 0;
L_0x600001157330 .functor BUFZ 32, L_0x6000011573a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x123675620 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f2fd00 .param/l "row" 1 7 142, +C4<00>;
v0x600000860bd0_0 .net *"_ivl_1", 7 0, L_0x600000b41ae0;  1 drivers
v0x600000860c60_0 .net/2u *"_ivl_2", 7 0, L_0x128098448;  1 drivers
S_0x123672fd0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x123675620;
 .timescale 0 0;
v0x600000860b40_0 .var "out_reg", 7 0;
S_0x123620760 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f2fd80 .param/l "row" 1 7 142, +C4<01>;
v0x600000860ea0_0 .net *"_ivl_1", 7 0, L_0x600000b41c20;  1 drivers
v0x600000860f30_0 .net/2u *"_ivl_2", 7 0, L_0x128098490;  1 drivers
S_0x1236208d0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x123620760;
 .timescale 0 0;
v0x600000860cf0 .array "delay_stages", 0 0, 7 0;
v0x600000860d80_0 .var/i "i", 31 0;
v0x600000860e10_0 .var "out_reg", 7 0;
S_0x12360baa0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f2fe00 .param/l "row" 1 7 142, +C4<010>;
v0x600000861170_0 .net *"_ivl_1", 7 0, L_0x600000b41d60;  1 drivers
v0x600000861200_0 .net/2u *"_ivl_2", 7 0, L_0x1280984d8;  1 drivers
S_0x12360bc10 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12360baa0;
 .timescale 0 0;
v0x600000860fc0 .array "delay_stages", 1 0, 7 0;
v0x600000861050_0 .var/i "i", 31 0;
v0x6000008610e0_0 .var "out_reg", 7 0;
S_0x123619c40 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f2fe80 .param/l "row" 1 7 142, +C4<011>;
v0x600000861440_0 .net *"_ivl_1", 7 0, L_0x600000b41ea0;  1 drivers
v0x6000008614d0_0 .net/2u *"_ivl_2", 7 0, L_0x128098520;  1 drivers
S_0x123619db0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x123619c40;
 .timescale 0 0;
v0x600000861290 .array "delay_stages", 2 0, 7 0;
v0x600000861320_0 .var/i "i", 31 0;
v0x6000008613b0_0 .var "out_reg", 7 0;
S_0x12361c0a0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f2fcc0 .param/l "row" 1 7 213, +C4<00>;
S_0x12361c210 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12361c0a0;
 .timescale 0 0;
P_0x600002f2ff40 .param/l "col" 1 7 214, +C4<00>;
L_0x60000115ca10 .functor AND 1, v0x600000802eb0_0, L_0x600000b42080, C4<1>, C4<1>;
L_0x60000115c8c0 .functor AND 1, L_0x600000b42260, v0x600000801950_0, C4<1>, C4<1>;
L_0x60000115c930 .functor OR 1, L_0x600000b421c0, L_0x60000115c8c0, C4<0>, C4<0>;
L_0x60000115c7e0 .functor AND 1, L_0x12809a4a0, L_0x60000115c930, C4<1>, C4<1>;
L_0x60000115c850 .functor AND 1, L_0x60000115c7e0, L_0x600000b423a0, C4<1>, C4<1>;
v0x6000008620a0_0 .net *"_ivl_0", 2 0, L_0x600000b41fe0;  1 drivers
L_0x128098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000862130_0 .net/2u *"_ivl_11", 2 0, L_0x128098718;  1 drivers
v0x6000008621c0_0 .net *"_ivl_13", 0 0, L_0x600000b421c0;  1 drivers
L_0x128098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000862250_0 .net/2u *"_ivl_15", 2 0, L_0x128098760;  1 drivers
v0x6000008622e0_0 .net *"_ivl_17", 0 0, L_0x600000b42260;  1 drivers
v0x600000862370_0 .net *"_ivl_20", 0 0, L_0x60000115c8c0;  1 drivers
v0x600000862400_0 .net *"_ivl_22", 0 0, L_0x60000115c930;  1 drivers
v0x600000862490_0 .net *"_ivl_24", 0 0, L_0x60000115c7e0;  1 drivers
v0x600000862520_0 .net *"_ivl_25", 31 0, L_0x600000b42300;  1 drivers
L_0x1280987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008625b0_0 .net *"_ivl_28", 15 0, L_0x1280987a8;  1 drivers
L_0x1280987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000862640_0 .net/2u *"_ivl_29", 31 0, L_0x1280987f0;  1 drivers
L_0x128098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000008626d0_0 .net *"_ivl_3", 0 0, L_0x128098688;  1 drivers
v0x600000862760_0 .net *"_ivl_31", 0 0, L_0x600000b423a0;  1 drivers
L_0x1280986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008627f0_0 .net/2u *"_ivl_4", 2 0, L_0x1280986d0;  1 drivers
v0x600000862880_0 .net *"_ivl_6", 0 0, L_0x600000b42080;  1 drivers
v0x600000862910_0 .net "do_clear", 0 0, L_0x60000115c850;  1 drivers
v0x6000008629a0_0 .net "load_weight", 0 0, L_0x60000115ca10;  1 drivers
v0x600000862a30_0 .net "weight_in", 7 0, L_0x600000b42120;  1 drivers
L_0x600000b41fe0 .concat [ 2 1 0 0], v0x600000802e20_0, L_0x128098688;
L_0x600000b42080 .cmp/eq 3, L_0x600000b41fe0, L_0x1280986d0;
L_0x600000b421c0 .cmp/eq 3, v0x600000878c60_0, L_0x128098718;
L_0x600000b42260 .cmp/eq 3, v0x600000878c60_0, L_0x128098760;
L_0x600000b42300 .concat [ 16 16 0 0], v0x600000878360_0, L_0x1280987a8;
L_0x600000b423a0 .cmp/eq 32, L_0x600000b42300, L_0x1280987f0;
S_0x12360ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12361c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001459c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001459cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000861560_0 .net *"_ivl_11", 0 0, L_0x600000b42620;  1 drivers
v0x6000008615f0_0 .net *"_ivl_12", 15 0, L_0x600000b426c0;  1 drivers
v0x600000861680_0 .net/s *"_ivl_4", 15 0, L_0x600000b42440;  1 drivers
v0x600000861710_0 .net/s *"_ivl_6", 15 0, L_0x600000b424e0;  1 drivers
v0x6000008617a0_0 .net/s "a_signed", 7 0, v0x600000861950_0;  1 drivers
v0x600000861830_0 .net "act_in", 7 0, L_0x60000115cbd0;  alias, 1 drivers
v0x6000008618c0_0 .var "act_out", 7 0;
v0x600000861950_0 .var "act_reg", 7 0;
v0x6000008619e0_0 .net "clear_acc", 0 0, L_0x60000115c850;  alias, 1 drivers
v0x600000861a70_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x600000861b00_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x600000861b90_0 .net "load_weight", 0 0, L_0x60000115ca10;  alias, 1 drivers
v0x600000861c20_0 .net/s "product", 15 0, L_0x600000b42580;  1 drivers
v0x600000861cb0_0 .net/s "product_ext", 31 0, L_0x600000b42760;  1 drivers
v0x600000861d40_0 .net "psum_in", 31 0, L_0x128098568;  alias, 1 drivers
v0x600000861dd0_0 .var "psum_out", 31 0;
v0x600000861e60_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x600000861ef0_0 .net/s "w_signed", 7 0, v0x600000862010_0;  1 drivers
v0x600000861f80_0 .net "weight_in", 7 0, L_0x600000b42120;  alias, 1 drivers
v0x600000862010_0 .var "weight_reg", 7 0;
L_0x600000b42440 .extend/s 16, v0x600000861950_0;
L_0x600000b424e0 .extend/s 16, v0x600000862010_0;
L_0x600000b42580 .arith/mult 16, L_0x600000b42440, L_0x600000b424e0;
L_0x600000b42620 .part L_0x600000b42580, 15, 1;
LS_0x600000b426c0_0_0 .concat [ 1 1 1 1], L_0x600000b42620, L_0x600000b42620, L_0x600000b42620, L_0x600000b42620;
LS_0x600000b426c0_0_4 .concat [ 1 1 1 1], L_0x600000b42620, L_0x600000b42620, L_0x600000b42620, L_0x600000b42620;
LS_0x600000b426c0_0_8 .concat [ 1 1 1 1], L_0x600000b42620, L_0x600000b42620, L_0x600000b42620, L_0x600000b42620;
LS_0x600000b426c0_0_12 .concat [ 1 1 1 1], L_0x600000b42620, L_0x600000b42620, L_0x600000b42620, L_0x600000b42620;
L_0x600000b426c0 .concat [ 4 4 4 4], LS_0x600000b426c0_0_0, LS_0x600000b426c0_0_4, LS_0x600000b426c0_0_8, LS_0x600000b426c0_0_12;
L_0x600000b42760 .concat [ 16 16 0 0], L_0x600000b42580, L_0x600000b426c0;
S_0x1236100b0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12361c0a0;
 .timescale 0 0;
P_0x600002f28080 .param/l "col" 1 7 214, +C4<01>;
L_0x60000115c620 .functor AND 1, v0x600000802eb0_0, L_0x600000b428a0, C4<1>, C4<1>;
L_0x60000115c690 .functor AND 1, L_0x600000b42a80, v0x600000801950_0, C4<1>, C4<1>;
L_0x60000115da40 .functor OR 1, L_0x600000b429e0, L_0x60000115c690, C4<0>, C4<0>;
L_0x60000115d6c0 .functor AND 1, L_0x12809a4a0, L_0x60000115da40, C4<1>, C4<1>;
L_0x60000115d650 .functor AND 1, L_0x60000115d6c0, L_0x600000b42bc0, C4<1>, C4<1>;
v0x600000863600_0 .net *"_ivl_0", 2 0, L_0x600000b42800;  1 drivers
L_0x1280988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000863690_0 .net/2u *"_ivl_11", 2 0, L_0x1280988c8;  1 drivers
v0x600000863720_0 .net *"_ivl_13", 0 0, L_0x600000b429e0;  1 drivers
L_0x128098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008637b0_0 .net/2u *"_ivl_15", 2 0, L_0x128098910;  1 drivers
v0x600000863840_0 .net *"_ivl_17", 0 0, L_0x600000b42a80;  1 drivers
v0x6000008638d0_0 .net *"_ivl_20", 0 0, L_0x60000115c690;  1 drivers
v0x600000863960_0 .net *"_ivl_22", 0 0, L_0x60000115da40;  1 drivers
v0x6000008639f0_0 .net *"_ivl_24", 0 0, L_0x60000115d6c0;  1 drivers
v0x600000863a80_0 .net *"_ivl_25", 31 0, L_0x600000b42b20;  1 drivers
L_0x128098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000863b10_0 .net *"_ivl_28", 15 0, L_0x128098958;  1 drivers
L_0x1280989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000863ba0_0 .net/2u *"_ivl_29", 31 0, L_0x1280989a0;  1 drivers
L_0x128098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000863c30_0 .net *"_ivl_3", 0 0, L_0x128098838;  1 drivers
v0x600000863cc0_0 .net *"_ivl_31", 0 0, L_0x600000b42bc0;  1 drivers
L_0x128098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000863d50_0 .net/2u *"_ivl_4", 2 0, L_0x128098880;  1 drivers
v0x600000863de0_0 .net *"_ivl_6", 0 0, L_0x600000b428a0;  1 drivers
v0x600000863e70_0 .net "do_clear", 0 0, L_0x60000115d650;  1 drivers
v0x600000863f00_0 .net "load_weight", 0 0, L_0x60000115c620;  1 drivers
v0x60000086c000_0 .net "weight_in", 7 0, L_0x600000b42940;  1 drivers
L_0x600000b42800 .concat [ 2 1 0 0], v0x600000802e20_0, L_0x128098838;
L_0x600000b428a0 .cmp/eq 3, L_0x600000b42800, L_0x128098880;
L_0x600000b429e0 .cmp/eq 3, v0x600000878c60_0, L_0x1280988c8;
L_0x600000b42a80 .cmp/eq 3, v0x600000878c60_0, L_0x128098910;
L_0x600000b42b20 .concat [ 16 16 0 0], v0x600000878360_0, L_0x128098958;
L_0x600000b42bc0 .cmp/eq 32, L_0x600000b42b20, L_0x1280989a0;
S_0x123604b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1236100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001459d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001459d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000862ac0_0 .net *"_ivl_11", 0 0, L_0x600000b42e40;  1 drivers
v0x600000862b50_0 .net *"_ivl_12", 15 0, L_0x600000b42ee0;  1 drivers
v0x600000862be0_0 .net/s *"_ivl_4", 15 0, L_0x600000b42c60;  1 drivers
v0x600000862c70_0 .net/s *"_ivl_6", 15 0, L_0x600000b42d00;  1 drivers
v0x600000862d00_0 .net/s "a_signed", 7 0, v0x600000862eb0_0;  1 drivers
v0x600000862d90_0 .net "act_in", 7 0, v0x6000008618c0_0;  alias, 1 drivers
v0x600000862e20_0 .var "act_out", 7 0;
v0x600000862eb0_0 .var "act_reg", 7 0;
v0x600000862f40_0 .net "clear_acc", 0 0, L_0x60000115d650;  alias, 1 drivers
v0x600000862fd0_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x600000863060_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x6000008630f0_0 .net "load_weight", 0 0, L_0x60000115c620;  alias, 1 drivers
v0x600000863180_0 .net/s "product", 15 0, L_0x600000b42da0;  1 drivers
v0x600000863210_0 .net/s "product_ext", 31 0, L_0x600000b42f80;  1 drivers
v0x6000008632a0_0 .net "psum_in", 31 0, L_0x1280985b0;  alias, 1 drivers
v0x600000863330_0 .var "psum_out", 31 0;
v0x6000008633c0_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x600000863450_0 .net/s "w_signed", 7 0, v0x600000863570_0;  1 drivers
v0x6000008634e0_0 .net "weight_in", 7 0, L_0x600000b42940;  alias, 1 drivers
v0x600000863570_0 .var "weight_reg", 7 0;
L_0x600000b42c60 .extend/s 16, v0x600000862eb0_0;
L_0x600000b42d00 .extend/s 16, v0x600000863570_0;
L_0x600000b42da0 .arith/mult 16, L_0x600000b42c60, L_0x600000b42d00;
L_0x600000b42e40 .part L_0x600000b42da0, 15, 1;
LS_0x600000b42ee0_0_0 .concat [ 1 1 1 1], L_0x600000b42e40, L_0x600000b42e40, L_0x600000b42e40, L_0x600000b42e40;
LS_0x600000b42ee0_0_4 .concat [ 1 1 1 1], L_0x600000b42e40, L_0x600000b42e40, L_0x600000b42e40, L_0x600000b42e40;
LS_0x600000b42ee0_0_8 .concat [ 1 1 1 1], L_0x600000b42e40, L_0x600000b42e40, L_0x600000b42e40, L_0x600000b42e40;
LS_0x600000b42ee0_0_12 .concat [ 1 1 1 1], L_0x600000b42e40, L_0x600000b42e40, L_0x600000b42e40, L_0x600000b42e40;
L_0x600000b42ee0 .concat [ 4 4 4 4], LS_0x600000b42ee0_0_0, LS_0x600000b42ee0_0_4, LS_0x600000b42ee0_0_8, LS_0x600000b42ee0_0_12;
L_0x600000b42f80 .concat [ 16 16 0 0], L_0x600000b42da0, L_0x600000b42ee0;
S_0x123604c80 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12361c0a0;
 .timescale 0 0;
P_0x600002f28180 .param/l "col" 1 7 214, +C4<010>;
L_0x60000115ddc0 .functor AND 1, v0x600000802eb0_0, L_0x600000b430c0, C4<1>, C4<1>;
L_0x60000115de30 .functor AND 1, L_0x600000b432a0, v0x600000801950_0, C4<1>, C4<1>;
L_0x60000115dea0 .functor OR 1, L_0x600000b43200, L_0x60000115de30, C4<0>, C4<0>;
L_0x60000115df10 .functor AND 1, L_0x12809a4a0, L_0x60000115dea0, C4<1>, C4<1>;
L_0x60000115df80 .functor AND 1, L_0x60000115df10, L_0x600000b433e0, C4<1>, C4<1>;
v0x60000086cbd0_0 .net *"_ivl_0", 3 0, L_0x600000b43020;  1 drivers
L_0x128098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000086cc60_0 .net/2u *"_ivl_11", 2 0, L_0x128098a78;  1 drivers
v0x60000086ccf0_0 .net *"_ivl_13", 0 0, L_0x600000b43200;  1 drivers
L_0x128098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000086cd80_0 .net/2u *"_ivl_15", 2 0, L_0x128098ac0;  1 drivers
v0x60000086ce10_0 .net *"_ivl_17", 0 0, L_0x600000b432a0;  1 drivers
v0x60000086cea0_0 .net *"_ivl_20", 0 0, L_0x60000115de30;  1 drivers
v0x60000086cf30_0 .net *"_ivl_22", 0 0, L_0x60000115dea0;  1 drivers
v0x60000086cfc0_0 .net *"_ivl_24", 0 0, L_0x60000115df10;  1 drivers
v0x60000086d050_0 .net *"_ivl_25", 31 0, L_0x600000b43340;  1 drivers
L_0x128098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000086d0e0_0 .net *"_ivl_28", 15 0, L_0x128098b08;  1 drivers
L_0x128098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000086d170_0 .net/2u *"_ivl_29", 31 0, L_0x128098b50;  1 drivers
L_0x1280989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000086d200_0 .net *"_ivl_3", 1 0, L_0x1280989e8;  1 drivers
v0x60000086d290_0 .net *"_ivl_31", 0 0, L_0x600000b433e0;  1 drivers
L_0x128098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000086d320_0 .net/2u *"_ivl_4", 3 0, L_0x128098a30;  1 drivers
v0x60000086d3b0_0 .net *"_ivl_6", 0 0, L_0x600000b430c0;  1 drivers
v0x60000086d440_0 .net "do_clear", 0 0, L_0x60000115df80;  1 drivers
v0x60000086d4d0_0 .net "load_weight", 0 0, L_0x60000115ddc0;  1 drivers
v0x60000086d560_0 .net "weight_in", 7 0, L_0x600000b43160;  1 drivers
L_0x600000b43020 .concat [ 2 2 0 0], v0x600000802e20_0, L_0x1280989e8;
L_0x600000b430c0 .cmp/eq 4, L_0x600000b43020, L_0x128098a30;
L_0x600000b43200 .cmp/eq 3, v0x600000878c60_0, L_0x128098a78;
L_0x600000b432a0 .cmp/eq 3, v0x600000878c60_0, L_0x128098ac0;
L_0x600000b43340 .concat [ 16 16 0 0], v0x600000878360_0, L_0x128098b08;
L_0x600000b433e0 .cmp/eq 32, L_0x600000b43340, L_0x128098b50;
S_0x123616100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001459d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001459dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000086c090_0 .net *"_ivl_11", 0 0, L_0x600000b43660;  1 drivers
v0x60000086c120_0 .net *"_ivl_12", 15 0, L_0x600000b43700;  1 drivers
v0x60000086c1b0_0 .net/s *"_ivl_4", 15 0, L_0x600000b43480;  1 drivers
v0x60000086c240_0 .net/s *"_ivl_6", 15 0, L_0x600000b43520;  1 drivers
v0x60000086c2d0_0 .net/s "a_signed", 7 0, v0x60000086c480_0;  1 drivers
v0x60000086c360_0 .net "act_in", 7 0, v0x600000862e20_0;  alias, 1 drivers
v0x60000086c3f0_0 .var "act_out", 7 0;
v0x60000086c480_0 .var "act_reg", 7 0;
v0x60000086c510_0 .net "clear_acc", 0 0, L_0x60000115df80;  alias, 1 drivers
v0x60000086c5a0_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x60000086c630_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x60000086c6c0_0 .net "load_weight", 0 0, L_0x60000115ddc0;  alias, 1 drivers
v0x60000086c750_0 .net/s "product", 15 0, L_0x600000b435c0;  1 drivers
v0x60000086c7e0_0 .net/s "product_ext", 31 0, L_0x600000b437a0;  1 drivers
v0x60000086c870_0 .net "psum_in", 31 0, L_0x1280985f8;  alias, 1 drivers
v0x60000086c900_0 .var "psum_out", 31 0;
v0x60000086c990_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x60000086ca20_0 .net/s "w_signed", 7 0, v0x60000086cb40_0;  1 drivers
v0x60000086cab0_0 .net "weight_in", 7 0, L_0x600000b43160;  alias, 1 drivers
v0x60000086cb40_0 .var "weight_reg", 7 0;
L_0x600000b43480 .extend/s 16, v0x60000086c480_0;
L_0x600000b43520 .extend/s 16, v0x60000086cb40_0;
L_0x600000b435c0 .arith/mult 16, L_0x600000b43480, L_0x600000b43520;
L_0x600000b43660 .part L_0x600000b435c0, 15, 1;
LS_0x600000b43700_0_0 .concat [ 1 1 1 1], L_0x600000b43660, L_0x600000b43660, L_0x600000b43660, L_0x600000b43660;
LS_0x600000b43700_0_4 .concat [ 1 1 1 1], L_0x600000b43660, L_0x600000b43660, L_0x600000b43660, L_0x600000b43660;
LS_0x600000b43700_0_8 .concat [ 1 1 1 1], L_0x600000b43660, L_0x600000b43660, L_0x600000b43660, L_0x600000b43660;
LS_0x600000b43700_0_12 .concat [ 1 1 1 1], L_0x600000b43660, L_0x600000b43660, L_0x600000b43660, L_0x600000b43660;
L_0x600000b43700 .concat [ 4 4 4 4], LS_0x600000b43700_0_0, LS_0x600000b43700_0_4, LS_0x600000b43700_0_8, LS_0x600000b43700_0_12;
L_0x600000b437a0 .concat [ 16 16 0 0], L_0x600000b435c0, L_0x600000b43700;
S_0x123616270 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12361c0a0;
 .timescale 0 0;
P_0x600002f28040 .param/l "col" 1 7 214, +C4<011>;
L_0x60000115e0d0 .functor AND 1, v0x600000802eb0_0, L_0x600000b438e0, C4<1>, C4<1>;
L_0x60000115e140 .functor AND 1, L_0x600000b43ac0, v0x600000801950_0, C4<1>, C4<1>;
L_0x60000115e1b0 .functor OR 1, L_0x600000b43a20, L_0x60000115e140, C4<0>, C4<0>;
L_0x60000115e220 .functor AND 1, L_0x12809a4a0, L_0x60000115e1b0, C4<1>, C4<1>;
L_0x60000115e290 .functor AND 1, L_0x60000115e220, L_0x600000b43c00, C4<1>, C4<1>;
v0x60000086e130_0 .net *"_ivl_0", 3 0, L_0x600000b43840;  1 drivers
L_0x128098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000086e1c0_0 .net/2u *"_ivl_11", 2 0, L_0x128098c28;  1 drivers
v0x60000086e250_0 .net *"_ivl_13", 0 0, L_0x600000b43a20;  1 drivers
L_0x128098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000086e2e0_0 .net/2u *"_ivl_15", 2 0, L_0x128098c70;  1 drivers
v0x60000086e370_0 .net *"_ivl_17", 0 0, L_0x600000b43ac0;  1 drivers
v0x60000086e400_0 .net *"_ivl_20", 0 0, L_0x60000115e140;  1 drivers
v0x60000086e490_0 .net *"_ivl_22", 0 0, L_0x60000115e1b0;  1 drivers
v0x60000086e520_0 .net *"_ivl_24", 0 0, L_0x60000115e220;  1 drivers
v0x60000086e5b0_0 .net *"_ivl_25", 31 0, L_0x600000b43b60;  1 drivers
L_0x128098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000086e640_0 .net *"_ivl_28", 15 0, L_0x128098cb8;  1 drivers
L_0x128098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000086e6d0_0 .net/2u *"_ivl_29", 31 0, L_0x128098d00;  1 drivers
L_0x128098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000086e760_0 .net *"_ivl_3", 1 0, L_0x128098b98;  1 drivers
v0x60000086e7f0_0 .net *"_ivl_31", 0 0, L_0x600000b43c00;  1 drivers
L_0x128098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000086e880_0 .net/2u *"_ivl_4", 3 0, L_0x128098be0;  1 drivers
v0x60000086e910_0 .net *"_ivl_6", 0 0, L_0x600000b438e0;  1 drivers
v0x60000086e9a0_0 .net "do_clear", 0 0, L_0x60000115e290;  1 drivers
v0x60000086ea30_0 .net "load_weight", 0 0, L_0x60000115e0d0;  1 drivers
v0x60000086eac0_0 .net "weight_in", 7 0, L_0x600000b43980;  1 drivers
L_0x600000b43840 .concat [ 2 2 0 0], v0x600000802e20_0, L_0x128098b98;
L_0x600000b438e0 .cmp/eq 4, L_0x600000b43840, L_0x128098be0;
L_0x600000b43a20 .cmp/eq 3, v0x600000878c60_0, L_0x128098c28;
L_0x600000b43ac0 .cmp/eq 3, v0x600000878c60_0, L_0x128098c70;
L_0x600000b43b60 .concat [ 16 16 0 0], v0x600000878360_0, L_0x128098cb8;
L_0x600000b43c00 .cmp/eq 32, L_0x600000b43b60, L_0x128098d00;
S_0x12369d940 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123616270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001459f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001459f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000086d5f0_0 .net *"_ivl_11", 0 0, L_0x600000b43e80;  1 drivers
v0x60000086d680_0 .net *"_ivl_12", 15 0, L_0x600000b43f20;  1 drivers
v0x60000086d710_0 .net/s *"_ivl_4", 15 0, L_0x600000b43ca0;  1 drivers
v0x60000086d7a0_0 .net/s *"_ivl_6", 15 0, L_0x600000b43d40;  1 drivers
v0x60000086d830_0 .net/s "a_signed", 7 0, v0x60000086d9e0_0;  1 drivers
v0x60000086d8c0_0 .net "act_in", 7 0, v0x60000086c3f0_0;  alias, 1 drivers
v0x60000086d950_0 .var "act_out", 7 0;
v0x60000086d9e0_0 .var "act_reg", 7 0;
v0x60000086da70_0 .net "clear_acc", 0 0, L_0x60000115e290;  alias, 1 drivers
v0x60000086db00_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x60000086db90_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x60000086dc20_0 .net "load_weight", 0 0, L_0x60000115e0d0;  alias, 1 drivers
v0x60000086dcb0_0 .net/s "product", 15 0, L_0x600000b43de0;  1 drivers
v0x60000086dd40_0 .net/s "product_ext", 31 0, L_0x600000b44640;  1 drivers
v0x60000086ddd0_0 .net "psum_in", 31 0, L_0x128098640;  alias, 1 drivers
v0x60000086de60_0 .var "psum_out", 31 0;
v0x60000086def0_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x60000086df80_0 .net/s "w_signed", 7 0, v0x60000086e0a0_0;  1 drivers
v0x60000086e010_0 .net "weight_in", 7 0, L_0x600000b43980;  alias, 1 drivers
v0x60000086e0a0_0 .var "weight_reg", 7 0;
L_0x600000b43ca0 .extend/s 16, v0x60000086d9e0_0;
L_0x600000b43d40 .extend/s 16, v0x60000086e0a0_0;
L_0x600000b43de0 .arith/mult 16, L_0x600000b43ca0, L_0x600000b43d40;
L_0x600000b43e80 .part L_0x600000b43de0, 15, 1;
LS_0x600000b43f20_0_0 .concat [ 1 1 1 1], L_0x600000b43e80, L_0x600000b43e80, L_0x600000b43e80, L_0x600000b43e80;
LS_0x600000b43f20_0_4 .concat [ 1 1 1 1], L_0x600000b43e80, L_0x600000b43e80, L_0x600000b43e80, L_0x600000b43e80;
LS_0x600000b43f20_0_8 .concat [ 1 1 1 1], L_0x600000b43e80, L_0x600000b43e80, L_0x600000b43e80, L_0x600000b43e80;
LS_0x600000b43f20_0_12 .concat [ 1 1 1 1], L_0x600000b43e80, L_0x600000b43e80, L_0x600000b43e80, L_0x600000b43e80;
L_0x600000b43f20 .concat [ 4 4 4 4], LS_0x600000b43f20_0_0, LS_0x600000b43f20_0_4, LS_0x600000b43f20_0_8, LS_0x600000b43f20_0_12;
L_0x600000b44640 .concat [ 16 16 0 0], L_0x600000b43de0, L_0x600000b43f20;
S_0x12369dab0 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f28340 .param/l "row" 1 7 213, +C4<01>;
S_0x123697f80 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12369dab0;
 .timescale 0 0;
P_0x600002f283c0 .param/l "col" 1 7 214, +C4<00>;
L_0x60000115e3e0 .functor AND 1, v0x600000802eb0_0, L_0x600000b44780, C4<1>, C4<1>;
L_0x60000115e4c0 .functor AND 1, L_0x600000b47f20, v0x600000801950_0, C4<1>, C4<1>;
L_0x60000115e530 .functor OR 1, L_0x600000b47840, L_0x60000115e4c0, C4<0>, C4<0>;
L_0x60000115e5a0 .functor AND 1, L_0x12809a4a0, L_0x60000115e530, C4<1>, C4<1>;
L_0x60000115e610 .functor AND 1, L_0x60000115e5a0, L_0x600000b47de0, C4<1>, C4<1>;
v0x60000086f690_0 .net *"_ivl_0", 2 0, L_0x600000b446e0;  1 drivers
L_0x128098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000086f720_0 .net/2u *"_ivl_11", 2 0, L_0x128098dd8;  1 drivers
v0x60000086f7b0_0 .net *"_ivl_13", 0 0, L_0x600000b47840;  1 drivers
L_0x128098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000086f840_0 .net/2u *"_ivl_15", 2 0, L_0x128098e20;  1 drivers
v0x60000086f8d0_0 .net *"_ivl_17", 0 0, L_0x600000b47f20;  1 drivers
v0x60000086f960_0 .net *"_ivl_20", 0 0, L_0x60000115e4c0;  1 drivers
v0x60000086f9f0_0 .net *"_ivl_22", 0 0, L_0x60000115e530;  1 drivers
v0x60000086fa80_0 .net *"_ivl_24", 0 0, L_0x60000115e5a0;  1 drivers
v0x60000086fb10_0 .net *"_ivl_25", 31 0, L_0x600000b47520;  1 drivers
L_0x128098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000086fba0_0 .net *"_ivl_28", 15 0, L_0x128098e68;  1 drivers
L_0x128098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000086fc30_0 .net/2u *"_ivl_29", 31 0, L_0x128098eb0;  1 drivers
L_0x128098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000086fcc0_0 .net *"_ivl_3", 0 0, L_0x128098d48;  1 drivers
v0x60000086fd50_0 .net *"_ivl_31", 0 0, L_0x600000b47de0;  1 drivers
L_0x128098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000086fde0_0 .net/2u *"_ivl_4", 2 0, L_0x128098d90;  1 drivers
v0x60000086fe70_0 .net *"_ivl_6", 0 0, L_0x600000b44780;  1 drivers
v0x60000086ff00_0 .net "do_clear", 0 0, L_0x60000115e610;  1 drivers
v0x600000868000_0 .net "load_weight", 0 0, L_0x60000115e3e0;  1 drivers
v0x600000868090_0 .net "weight_in", 7 0, L_0x600000b448c0;  1 drivers
L_0x600000b446e0 .concat [ 2 1 0 0], v0x600000802e20_0, L_0x128098d48;
L_0x600000b44780 .cmp/eq 3, L_0x600000b446e0, L_0x128098d90;
L_0x600000b47840 .cmp/eq 3, v0x600000878c60_0, L_0x128098dd8;
L_0x600000b47f20 .cmp/eq 3, v0x600000878c60_0, L_0x128098e20;
L_0x600000b47520 .concat [ 16 16 0 0], v0x600000878360_0, L_0x128098e68;
L_0x600000b47de0 .cmp/eq 32, L_0x600000b47520, L_0x128098eb0;
S_0x1236980f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123697f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001459f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001459fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000086eb50_0 .net *"_ivl_11", 0 0, L_0x600000b47b60;  1 drivers
v0x60000086ebe0_0 .net *"_ivl_12", 15 0, L_0x600000b47700;  1 drivers
v0x60000086ec70_0 .net/s *"_ivl_4", 15 0, L_0x600000b475c0;  1 drivers
v0x60000086ed00_0 .net/s *"_ivl_6", 15 0, L_0x600000b47ca0;  1 drivers
v0x60000086ed90_0 .net/s "a_signed", 7 0, v0x60000086ef40_0;  1 drivers
v0x60000086ee20_0 .net "act_in", 7 0, L_0x60000115ca80;  alias, 1 drivers
v0x60000086eeb0_0 .var "act_out", 7 0;
v0x60000086ef40_0 .var "act_reg", 7 0;
v0x60000086efd0_0 .net "clear_acc", 0 0, L_0x60000115e610;  alias, 1 drivers
v0x60000086f060_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x60000086f0f0_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x60000086f180_0 .net "load_weight", 0 0, L_0x60000115e3e0;  alias, 1 drivers
v0x60000086f210_0 .net/s "product", 15 0, L_0x600000b47660;  1 drivers
v0x60000086f2a0_0 .net/s "product_ext", 31 0, L_0x600000b47a20;  1 drivers
v0x60000086f330_0 .net "psum_in", 31 0, v0x600000861dd0_0;  alias, 1 drivers
v0x60000086f3c0_0 .var "psum_out", 31 0;
v0x60000086f450_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x60000086f4e0_0 .net/s "w_signed", 7 0, v0x60000086f600_0;  1 drivers
v0x60000086f570_0 .net "weight_in", 7 0, L_0x600000b448c0;  alias, 1 drivers
v0x60000086f600_0 .var "weight_reg", 7 0;
L_0x600000b475c0 .extend/s 16, v0x60000086ef40_0;
L_0x600000b47ca0 .extend/s 16, v0x60000086f600_0;
L_0x600000b47660 .arith/mult 16, L_0x600000b475c0, L_0x600000b47ca0;
L_0x600000b47b60 .part L_0x600000b47660, 15, 1;
LS_0x600000b47700_0_0 .concat [ 1 1 1 1], L_0x600000b47b60, L_0x600000b47b60, L_0x600000b47b60, L_0x600000b47b60;
LS_0x600000b47700_0_4 .concat [ 1 1 1 1], L_0x600000b47b60, L_0x600000b47b60, L_0x600000b47b60, L_0x600000b47b60;
LS_0x600000b47700_0_8 .concat [ 1 1 1 1], L_0x600000b47b60, L_0x600000b47b60, L_0x600000b47b60, L_0x600000b47b60;
LS_0x600000b47700_0_12 .concat [ 1 1 1 1], L_0x600000b47b60, L_0x600000b47b60, L_0x600000b47b60, L_0x600000b47b60;
L_0x600000b47700 .concat [ 4 4 4 4], LS_0x600000b47700_0_0, LS_0x600000b47700_0_4, LS_0x600000b47700_0_8, LS_0x600000b47700_0_12;
L_0x600000b47a20 .concat [ 16 16 0 0], L_0x600000b47660, L_0x600000b47700;
S_0x123695930 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12369dab0;
 .timescale 0 0;
P_0x600002f28000 .param/l "col" 1 7 214, +C4<01>;
L_0x60000115e760 .functor AND 1, v0x600000802eb0_0, L_0x600000b478e0, C4<1>, C4<1>;
L_0x60000115e7d0 .functor AND 1, L_0x600000b472a0, v0x600000801950_0, C4<1>, C4<1>;
L_0x60000115e840 .functor OR 1, L_0x600000b47480, L_0x60000115e7d0, C4<0>, C4<0>;
L_0x60000115e8b0 .functor AND 1, L_0x12809a4a0, L_0x60000115e840, C4<1>, C4<1>;
L_0x60000115e920 .functor AND 1, L_0x60000115e8b0, L_0x600000b47160, C4<1>, C4<1>;
v0x600000868c60_0 .net *"_ivl_0", 2 0, L_0x600000b477a0;  1 drivers
L_0x128098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000868cf0_0 .net/2u *"_ivl_11", 2 0, L_0x128098f88;  1 drivers
v0x600000868d80_0 .net *"_ivl_13", 0 0, L_0x600000b47480;  1 drivers
L_0x128098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000868e10_0 .net/2u *"_ivl_15", 2 0, L_0x128098fd0;  1 drivers
v0x600000868ea0_0 .net *"_ivl_17", 0 0, L_0x600000b472a0;  1 drivers
v0x600000868f30_0 .net *"_ivl_20", 0 0, L_0x60000115e7d0;  1 drivers
v0x600000868fc0_0 .net *"_ivl_22", 0 0, L_0x60000115e840;  1 drivers
v0x600000869050_0 .net *"_ivl_24", 0 0, L_0x60000115e8b0;  1 drivers
v0x6000008690e0_0 .net *"_ivl_25", 31 0, L_0x600000b47340;  1 drivers
L_0x128099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000869170_0 .net *"_ivl_28", 15 0, L_0x128099018;  1 drivers
L_0x128099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000869200_0 .net/2u *"_ivl_29", 31 0, L_0x128099060;  1 drivers
L_0x128098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000869290_0 .net *"_ivl_3", 0 0, L_0x128098ef8;  1 drivers
v0x600000869320_0 .net *"_ivl_31", 0 0, L_0x600000b47160;  1 drivers
L_0x128098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000008693b0_0 .net/2u *"_ivl_4", 2 0, L_0x128098f40;  1 drivers
v0x600000869440_0 .net *"_ivl_6", 0 0, L_0x600000b478e0;  1 drivers
v0x6000008694d0_0 .net "do_clear", 0 0, L_0x60000115e920;  1 drivers
v0x600000869560_0 .net "load_weight", 0 0, L_0x60000115e760;  1 drivers
v0x6000008695f0_0 .net "weight_in", 7 0, L_0x600000b473e0;  1 drivers
L_0x600000b477a0 .concat [ 2 1 0 0], v0x600000802e20_0, L_0x128098ef8;
L_0x600000b478e0 .cmp/eq 3, L_0x600000b477a0, L_0x128098f40;
L_0x600000b47480 .cmp/eq 3, v0x600000878c60_0, L_0x128098f88;
L_0x600000b472a0 .cmp/eq 3, v0x600000878c60_0, L_0x128098fd0;
L_0x600000b47340 .concat [ 16 16 0 0], v0x600000878360_0, L_0x128099018;
L_0x600000b47160 .cmp/eq 32, L_0x600000b47340, L_0x128099060;
S_0x123695aa0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123695930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000145a000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000145a040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000868120_0 .net *"_ivl_11", 0 0, L_0x600000b46ee0;  1 drivers
v0x6000008681b0_0 .net *"_ivl_12", 15 0, L_0x600000b46f80;  1 drivers
v0x600000868240_0 .net/s *"_ivl_4", 15 0, L_0x600000b47200;  1 drivers
v0x6000008682d0_0 .net/s *"_ivl_6", 15 0, L_0x600000b47020;  1 drivers
v0x600000868360_0 .net/s "a_signed", 7 0, v0x600000868510_0;  1 drivers
v0x6000008683f0_0 .net "act_in", 7 0, v0x60000086eeb0_0;  alias, 1 drivers
v0x600000868480_0 .var "act_out", 7 0;
v0x600000868510_0 .var "act_reg", 7 0;
v0x6000008685a0_0 .net "clear_acc", 0 0, L_0x60000115e920;  alias, 1 drivers
v0x600000868630_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x6000008686c0_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x600000868750_0 .net "load_weight", 0 0, L_0x60000115e760;  alias, 1 drivers
v0x6000008687e0_0 .net/s "product", 15 0, L_0x600000b470c0;  1 drivers
v0x600000868870_0 .net/s "product_ext", 31 0, L_0x600000b46da0;  1 drivers
v0x600000868900_0 .net "psum_in", 31 0, v0x600000863330_0;  alias, 1 drivers
v0x600000868990_0 .var "psum_out", 31 0;
v0x600000868a20_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x600000868ab0_0 .net/s "w_signed", 7 0, v0x600000868bd0_0;  1 drivers
v0x600000868b40_0 .net "weight_in", 7 0, L_0x600000b473e0;  alias, 1 drivers
v0x600000868bd0_0 .var "weight_reg", 7 0;
L_0x600000b47200 .extend/s 16, v0x600000868510_0;
L_0x600000b47020 .extend/s 16, v0x600000868bd0_0;
L_0x600000b470c0 .arith/mult 16, L_0x600000b47200, L_0x600000b47020;
L_0x600000b46ee0 .part L_0x600000b470c0, 15, 1;
LS_0x600000b46f80_0_0 .concat [ 1 1 1 1], L_0x600000b46ee0, L_0x600000b46ee0, L_0x600000b46ee0, L_0x600000b46ee0;
LS_0x600000b46f80_0_4 .concat [ 1 1 1 1], L_0x600000b46ee0, L_0x600000b46ee0, L_0x600000b46ee0, L_0x600000b46ee0;
LS_0x600000b46f80_0_8 .concat [ 1 1 1 1], L_0x600000b46ee0, L_0x600000b46ee0, L_0x600000b46ee0, L_0x600000b46ee0;
LS_0x600000b46f80_0_12 .concat [ 1 1 1 1], L_0x600000b46ee0, L_0x600000b46ee0, L_0x600000b46ee0, L_0x600000b46ee0;
L_0x600000b46f80 .concat [ 4 4 4 4], LS_0x600000b46f80_0_0, LS_0x600000b46f80_0_4, LS_0x600000b46f80_0_8, LS_0x600000b46f80_0_12;
L_0x600000b46da0 .concat [ 16 16 0 0], L_0x600000b470c0, L_0x600000b46f80;
S_0x1236932e0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12369dab0;
 .timescale 0 0;
P_0x600002f28580 .param/l "col" 1 7 214, +C4<010>;
L_0x60000115ea70 .functor AND 1, v0x600000802eb0_0, L_0x600000b46c60, C4<1>, C4<1>;
L_0x60000115e450 .functor AND 1, L_0x600000b469e0, v0x600000801950_0, C4<1>, C4<1>;
L_0x60000115eae0 .functor OR 1, L_0x600000b46940, L_0x60000115e450, C4<0>, C4<0>;
L_0x60000115eb50 .functor AND 1, L_0x12809a4a0, L_0x60000115eae0, C4<1>, C4<1>;
L_0x60000115ebc0 .functor AND 1, L_0x60000115eb50, L_0x600000b464e0, C4<1>, C4<1>;
v0x60000086a1c0_0 .net *"_ivl_0", 3 0, L_0x600000b46e40;  1 drivers
L_0x128099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000086a250_0 .net/2u *"_ivl_11", 2 0, L_0x128099138;  1 drivers
v0x60000086a2e0_0 .net *"_ivl_13", 0 0, L_0x600000b46940;  1 drivers
L_0x128099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000086a370_0 .net/2u *"_ivl_15", 2 0, L_0x128099180;  1 drivers
v0x60000086a400_0 .net *"_ivl_17", 0 0, L_0x600000b469e0;  1 drivers
v0x60000086a490_0 .net *"_ivl_20", 0 0, L_0x60000115e450;  1 drivers
v0x60000086a520_0 .net *"_ivl_22", 0 0, L_0x60000115eae0;  1 drivers
v0x60000086a5b0_0 .net *"_ivl_24", 0 0, L_0x60000115eb50;  1 drivers
v0x60000086a640_0 .net *"_ivl_25", 31 0, L_0x600000b46440;  1 drivers
L_0x1280991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000086a6d0_0 .net *"_ivl_28", 15 0, L_0x1280991c8;  1 drivers
L_0x128099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000086a760_0 .net/2u *"_ivl_29", 31 0, L_0x128099210;  1 drivers
L_0x1280990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000086a7f0_0 .net *"_ivl_3", 1 0, L_0x1280990a8;  1 drivers
v0x60000086a880_0 .net *"_ivl_31", 0 0, L_0x600000b464e0;  1 drivers
L_0x1280990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000086a910_0 .net/2u *"_ivl_4", 3 0, L_0x1280990f0;  1 drivers
v0x60000086a9a0_0 .net *"_ivl_6", 0 0, L_0x600000b46c60;  1 drivers
v0x60000086aa30_0 .net "do_clear", 0 0, L_0x60000115ebc0;  1 drivers
v0x60000086aac0_0 .net "load_weight", 0 0, L_0x60000115ea70;  1 drivers
v0x60000086ab50_0 .net "weight_in", 7 0, L_0x600000b46d00;  1 drivers
L_0x600000b46e40 .concat [ 2 2 0 0], v0x600000802e20_0, L_0x1280990a8;
L_0x600000b46c60 .cmp/eq 4, L_0x600000b46e40, L_0x1280990f0;
L_0x600000b46940 .cmp/eq 3, v0x600000878c60_0, L_0x128099138;
L_0x600000b469e0 .cmp/eq 3, v0x600000878c60_0, L_0x128099180;
L_0x600000b46440 .concat [ 16 16 0 0], v0x600000878360_0, L_0x1280991c8;
L_0x600000b464e0 .cmp/eq 32, L_0x600000b46440, L_0x128099210;
S_0x123693450 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1236932e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000145a100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000145a140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000869680_0 .net *"_ivl_11", 0 0, L_0x600000b46260;  1 drivers
v0x600000869710_0 .net *"_ivl_12", 15 0, L_0x600000b46080;  1 drivers
v0x6000008697a0_0 .net/s *"_ivl_4", 15 0, L_0x600000b46300;  1 drivers
v0x600000869830_0 .net/s *"_ivl_6", 15 0, L_0x600000b463a0;  1 drivers
v0x6000008698c0_0 .net/s "a_signed", 7 0, v0x600000869a70_0;  1 drivers
v0x600000869950_0 .net "act_in", 7 0, v0x600000868480_0;  alias, 1 drivers
v0x6000008699e0_0 .var "act_out", 7 0;
v0x600000869a70_0 .var "act_reg", 7 0;
v0x600000869b00_0 .net "clear_acc", 0 0, L_0x60000115ebc0;  alias, 1 drivers
v0x600000869b90_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x600000869c20_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x600000869cb0_0 .net "load_weight", 0 0, L_0x60000115ea70;  alias, 1 drivers
v0x600000869d40_0 .net/s "product", 15 0, L_0x600000b461c0;  1 drivers
v0x600000869dd0_0 .net/s "product_ext", 31 0, L_0x600000b46120;  1 drivers
v0x600000869e60_0 .net "psum_in", 31 0, v0x60000086c900_0;  alias, 1 drivers
v0x600000869ef0_0 .var "psum_out", 31 0;
v0x600000869f80_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x60000086a010_0 .net/s "w_signed", 7 0, v0x60000086a130_0;  1 drivers
v0x60000086a0a0_0 .net "weight_in", 7 0, L_0x600000b46d00;  alias, 1 drivers
v0x60000086a130_0 .var "weight_reg", 7 0;
L_0x600000b46300 .extend/s 16, v0x600000869a70_0;
L_0x600000b463a0 .extend/s 16, v0x60000086a130_0;
L_0x600000b461c0 .arith/mult 16, L_0x600000b46300, L_0x600000b463a0;
L_0x600000b46260 .part L_0x600000b461c0, 15, 1;
LS_0x600000b46080_0_0 .concat [ 1 1 1 1], L_0x600000b46260, L_0x600000b46260, L_0x600000b46260, L_0x600000b46260;
LS_0x600000b46080_0_4 .concat [ 1 1 1 1], L_0x600000b46260, L_0x600000b46260, L_0x600000b46260, L_0x600000b46260;
LS_0x600000b46080_0_8 .concat [ 1 1 1 1], L_0x600000b46260, L_0x600000b46260, L_0x600000b46260, L_0x600000b46260;
LS_0x600000b46080_0_12 .concat [ 1 1 1 1], L_0x600000b46260, L_0x600000b46260, L_0x600000b46260, L_0x600000b46260;
L_0x600000b46080 .concat [ 4 4 4 4], LS_0x600000b46080_0_0, LS_0x600000b46080_0_4, LS_0x600000b46080_0_8, LS_0x600000b46080_0_12;
L_0x600000b46120 .concat [ 16 16 0 0], L_0x600000b461c0, L_0x600000b46080;
S_0x123690c90 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12369dab0;
 .timescale 0 0;
P_0x600002f28680 .param/l "col" 1 7 214, +C4<011>;
L_0x60000115ed10 .functor AND 1, v0x600000802eb0_0, L_0x600000b45fe0, C4<1>, C4<1>;
L_0x60000115ed80 .functor AND 1, L_0x600000b45cc0, v0x600000801950_0, C4<1>, C4<1>;
L_0x60000115edf0 .functor OR 1, L_0x600000b45ea0, L_0x60000115ed80, C4<0>, C4<0>;
L_0x60000115ee60 .functor AND 1, L_0x12809a4a0, L_0x60000115edf0, C4<1>, C4<1>;
L_0x60000115eed0 .functor AND 1, L_0x60000115ee60, L_0x600000b45b80, C4<1>, C4<1>;
v0x60000086b720_0 .net *"_ivl_0", 3 0, L_0x600000b45f40;  1 drivers
L_0x1280992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000086b7b0_0 .net/2u *"_ivl_11", 2 0, L_0x1280992e8;  1 drivers
v0x60000086b840_0 .net *"_ivl_13", 0 0, L_0x600000b45ea0;  1 drivers
L_0x128099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000086b8d0_0 .net/2u *"_ivl_15", 2 0, L_0x128099330;  1 drivers
v0x60000086b960_0 .net *"_ivl_17", 0 0, L_0x600000b45cc0;  1 drivers
v0x60000086b9f0_0 .net *"_ivl_20", 0 0, L_0x60000115ed80;  1 drivers
v0x60000086ba80_0 .net *"_ivl_22", 0 0, L_0x60000115edf0;  1 drivers
v0x60000086bb10_0 .net *"_ivl_24", 0 0, L_0x60000115ee60;  1 drivers
v0x60000086bba0_0 .net *"_ivl_25", 31 0, L_0x600000b45d60;  1 drivers
L_0x128099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000086bc30_0 .net *"_ivl_28", 15 0, L_0x128099378;  1 drivers
L_0x1280993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000086bcc0_0 .net/2u *"_ivl_29", 31 0, L_0x1280993c0;  1 drivers
L_0x128099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000086bd50_0 .net *"_ivl_3", 1 0, L_0x128099258;  1 drivers
v0x60000086bde0_0 .net *"_ivl_31", 0 0, L_0x600000b45b80;  1 drivers
L_0x1280992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000086be70_0 .net/2u *"_ivl_4", 3 0, L_0x1280992a0;  1 drivers
v0x60000086bf00_0 .net *"_ivl_6", 0 0, L_0x600000b45fe0;  1 drivers
v0x600000874000_0 .net "do_clear", 0 0, L_0x60000115eed0;  1 drivers
v0x600000874090_0 .net "load_weight", 0 0, L_0x60000115ed10;  1 drivers
v0x600000874120_0 .net "weight_in", 7 0, L_0x600000b45e00;  1 drivers
L_0x600000b45f40 .concat [ 2 2 0 0], v0x600000802e20_0, L_0x128099258;
L_0x600000b45fe0 .cmp/eq 4, L_0x600000b45f40, L_0x1280992a0;
L_0x600000b45ea0 .cmp/eq 3, v0x600000878c60_0, L_0x1280992e8;
L_0x600000b45cc0 .cmp/eq 3, v0x600000878c60_0, L_0x128099330;
L_0x600000b45d60 .concat [ 16 16 0 0], v0x600000878360_0, L_0x128099378;
L_0x600000b45b80 .cmp/eq 32, L_0x600000b45d60, L_0x1280993c0;
S_0x123690e00 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123690c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001459e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001459e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000086abe0_0 .net *"_ivl_11", 0 0, L_0x600000b45900;  1 drivers
v0x60000086ac70_0 .net *"_ivl_12", 15 0, L_0x600000b459a0;  1 drivers
v0x60000086ad00_0 .net/s *"_ivl_4", 15 0, L_0x600000b45c20;  1 drivers
v0x60000086ad90_0 .net/s *"_ivl_6", 15 0, L_0x600000b45a40;  1 drivers
v0x60000086ae20_0 .net/s "a_signed", 7 0, v0x60000086afd0_0;  1 drivers
v0x60000086aeb0_0 .net "act_in", 7 0, v0x6000008699e0_0;  alias, 1 drivers
v0x60000086af40_0 .var "act_out", 7 0;
v0x60000086afd0_0 .var "act_reg", 7 0;
v0x60000086b060_0 .net "clear_acc", 0 0, L_0x60000115eed0;  alias, 1 drivers
v0x60000086b0f0_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x60000086b180_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x60000086b210_0 .net "load_weight", 0 0, L_0x60000115ed10;  alias, 1 drivers
v0x60000086b2a0_0 .net/s "product", 15 0, L_0x600000b45ae0;  1 drivers
v0x60000086b330_0 .net/s "product_ext", 31 0, L_0x600000b457c0;  1 drivers
v0x60000086b3c0_0 .net "psum_in", 31 0, v0x60000086de60_0;  alias, 1 drivers
v0x60000086b450_0 .var "psum_out", 31 0;
v0x60000086b4e0_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x60000086b570_0 .net/s "w_signed", 7 0, v0x60000086b690_0;  1 drivers
v0x60000086b600_0 .net "weight_in", 7 0, L_0x600000b45e00;  alias, 1 drivers
v0x60000086b690_0 .var "weight_reg", 7 0;
L_0x600000b45c20 .extend/s 16, v0x60000086afd0_0;
L_0x600000b45a40 .extend/s 16, v0x60000086b690_0;
L_0x600000b45ae0 .arith/mult 16, L_0x600000b45c20, L_0x600000b45a40;
L_0x600000b45900 .part L_0x600000b45ae0, 15, 1;
LS_0x600000b459a0_0_0 .concat [ 1 1 1 1], L_0x600000b45900, L_0x600000b45900, L_0x600000b45900, L_0x600000b45900;
LS_0x600000b459a0_0_4 .concat [ 1 1 1 1], L_0x600000b45900, L_0x600000b45900, L_0x600000b45900, L_0x600000b45900;
LS_0x600000b459a0_0_8 .concat [ 1 1 1 1], L_0x600000b45900, L_0x600000b45900, L_0x600000b45900, L_0x600000b45900;
LS_0x600000b459a0_0_12 .concat [ 1 1 1 1], L_0x600000b45900, L_0x600000b45900, L_0x600000b45900, L_0x600000b45900;
L_0x600000b459a0 .concat [ 4 4 4 4], LS_0x600000b459a0_0_0, LS_0x600000b459a0_0_4, LS_0x600000b459a0_0_8, LS_0x600000b459a0_0_12;
L_0x600000b457c0 .concat [ 16 16 0 0], L_0x600000b45ae0, L_0x600000b459a0;
S_0x12368e640 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f28780 .param/l "row" 1 7 213, +C4<010>;
S_0x12368e7b0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12368e640;
 .timescale 0 0;
P_0x600002f28800 .param/l "col" 1 7 214, +C4<00>;
L_0x60000115f020 .functor AND 1, v0x600000802eb0_0, L_0x600000b45680, C4<1>, C4<1>;
L_0x60000115f090 .functor AND 1, L_0x600000b455e0, v0x600000801950_0, C4<1>, C4<1>;
L_0x60000115f100 .functor OR 1, L_0x600000b45540, L_0x60000115f090, C4<0>, C4<0>;
L_0x60000115f170 .functor AND 1, L_0x12809a4a0, L_0x60000115f100, C4<1>, C4<1>;
L_0x60000115f1e0 .functor AND 1, L_0x60000115f170, L_0x600000b454a0, C4<1>, C4<1>;
v0x600000874cf0_0 .net *"_ivl_0", 2 0, L_0x600000b45860;  1 drivers
L_0x128099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000874d80_0 .net/2u *"_ivl_11", 2 0, L_0x128099498;  1 drivers
v0x600000874e10_0 .net *"_ivl_13", 0 0, L_0x600000b45540;  1 drivers
L_0x1280994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000874ea0_0 .net/2u *"_ivl_15", 2 0, L_0x1280994e0;  1 drivers
v0x600000874f30_0 .net *"_ivl_17", 0 0, L_0x600000b455e0;  1 drivers
v0x600000874fc0_0 .net *"_ivl_20", 0 0, L_0x60000115f090;  1 drivers
v0x600000875050_0 .net *"_ivl_22", 0 0, L_0x60000115f100;  1 drivers
v0x6000008750e0_0 .net *"_ivl_24", 0 0, L_0x60000115f170;  1 drivers
v0x600000875170_0 .net *"_ivl_25", 31 0, L_0x600000b45400;  1 drivers
L_0x128099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000875200_0 .net *"_ivl_28", 15 0, L_0x128099528;  1 drivers
L_0x128099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000875290_0 .net/2u *"_ivl_29", 31 0, L_0x128099570;  1 drivers
L_0x128099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000875320_0 .net *"_ivl_3", 0 0, L_0x128099408;  1 drivers
v0x6000008753b0_0 .net *"_ivl_31", 0 0, L_0x600000b454a0;  1 drivers
L_0x128099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000875440_0 .net/2u *"_ivl_4", 2 0, L_0x128099450;  1 drivers
v0x6000008754d0_0 .net *"_ivl_6", 0 0, L_0x600000b45680;  1 drivers
v0x600000875560_0 .net "do_clear", 0 0, L_0x60000115f1e0;  1 drivers
v0x6000008755f0_0 .net "load_weight", 0 0, L_0x60000115f020;  1 drivers
v0x600000875680_0 .net "weight_in", 7 0, L_0x600000b45720;  1 drivers
L_0x600000b45860 .concat [ 2 1 0 0], v0x600000802e20_0, L_0x128099408;
L_0x600000b45680 .cmp/eq 3, L_0x600000b45860, L_0x128099450;
L_0x600000b45540 .cmp/eq 3, v0x600000878c60_0, L_0x128099498;
L_0x600000b455e0 .cmp/eq 3, v0x600000878c60_0, L_0x1280994e0;
L_0x600000b45400 .concat [ 16 16 0 0], v0x600000878360_0, L_0x128099528;
L_0x600000b454a0 .cmp/eq 32, L_0x600000b45400, L_0x128099570;
S_0x12368bff0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12368e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000145a180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000145a1c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008741b0_0 .net *"_ivl_11", 0 0, L_0x600000b45220;  1 drivers
v0x600000874240_0 .net *"_ivl_12", 15 0, L_0x600000b45040;  1 drivers
v0x6000008742d0_0 .net/s *"_ivl_4", 15 0, L_0x600000b452c0;  1 drivers
v0x600000874360_0 .net/s *"_ivl_6", 15 0, L_0x600000b45360;  1 drivers
v0x6000008743f0_0 .net/s "a_signed", 7 0, v0x6000008745a0_0;  1 drivers
v0x600000874480_0 .net "act_in", 7 0, L_0x60000115caf0;  alias, 1 drivers
v0x600000874510_0 .var "act_out", 7 0;
v0x6000008745a0_0 .var "act_reg", 7 0;
v0x600000874630_0 .net "clear_acc", 0 0, L_0x60000115f1e0;  alias, 1 drivers
v0x6000008746c0_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x600000874750_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x6000008747e0_0 .net "load_weight", 0 0, L_0x60000115f020;  alias, 1 drivers
v0x600000874870_0 .net/s "product", 15 0, L_0x600000b45180;  1 drivers
v0x600000874900_0 .net/s "product_ext", 31 0, L_0x600000b450e0;  1 drivers
v0x600000874990_0 .net "psum_in", 31 0, v0x60000086f3c0_0;  alias, 1 drivers
v0x600000874a20_0 .var "psum_out", 31 0;
v0x600000874ab0_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x600000874b40_0 .net/s "w_signed", 7 0, v0x600000874c60_0;  1 drivers
v0x600000874bd0_0 .net "weight_in", 7 0, L_0x600000b45720;  alias, 1 drivers
v0x600000874c60_0 .var "weight_reg", 7 0;
L_0x600000b452c0 .extend/s 16, v0x6000008745a0_0;
L_0x600000b45360 .extend/s 16, v0x600000874c60_0;
L_0x600000b45180 .arith/mult 16, L_0x600000b452c0, L_0x600000b45360;
L_0x600000b45220 .part L_0x600000b45180, 15, 1;
LS_0x600000b45040_0_0 .concat [ 1 1 1 1], L_0x600000b45220, L_0x600000b45220, L_0x600000b45220, L_0x600000b45220;
LS_0x600000b45040_0_4 .concat [ 1 1 1 1], L_0x600000b45220, L_0x600000b45220, L_0x600000b45220, L_0x600000b45220;
LS_0x600000b45040_0_8 .concat [ 1 1 1 1], L_0x600000b45220, L_0x600000b45220, L_0x600000b45220, L_0x600000b45220;
LS_0x600000b45040_0_12 .concat [ 1 1 1 1], L_0x600000b45220, L_0x600000b45220, L_0x600000b45220, L_0x600000b45220;
L_0x600000b45040 .concat [ 4 4 4 4], LS_0x600000b45040_0_0, LS_0x600000b45040_0_4, LS_0x600000b45040_0_8, LS_0x600000b45040_0_12;
L_0x600000b450e0 .concat [ 16 16 0 0], L_0x600000b45180, L_0x600000b45040;
S_0x12368c160 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12368e640;
 .timescale 0 0;
P_0x600002f28900 .param/l "col" 1 7 214, +C4<01>;
L_0x60000115f330 .functor AND 1, v0x600000802eb0_0, L_0x600000b44fa0, C4<1>, C4<1>;
L_0x60000115f3a0 .functor AND 1, L_0x600000b44c80, v0x600000801950_0, C4<1>, C4<1>;
L_0x60000115f410 .functor OR 1, L_0x600000b44e60, L_0x60000115f3a0, C4<0>, C4<0>;
L_0x60000115f480 .functor AND 1, L_0x12809a4a0, L_0x60000115f410, C4<1>, C4<1>;
L_0x60000115f4f0 .functor AND 1, L_0x60000115f480, L_0x600000b46800, C4<1>, C4<1>;
v0x600000876250_0 .net *"_ivl_0", 2 0, L_0x600000b44f00;  1 drivers
L_0x128099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008762e0_0 .net/2u *"_ivl_11", 2 0, L_0x128099648;  1 drivers
v0x600000876370_0 .net *"_ivl_13", 0 0, L_0x600000b44e60;  1 drivers
L_0x128099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000876400_0 .net/2u *"_ivl_15", 2 0, L_0x128099690;  1 drivers
v0x600000876490_0 .net *"_ivl_17", 0 0, L_0x600000b44c80;  1 drivers
v0x600000876520_0 .net *"_ivl_20", 0 0, L_0x60000115f3a0;  1 drivers
v0x6000008765b0_0 .net *"_ivl_22", 0 0, L_0x60000115f410;  1 drivers
v0x600000876640_0 .net *"_ivl_24", 0 0, L_0x60000115f480;  1 drivers
v0x6000008766d0_0 .net *"_ivl_25", 31 0, L_0x600000b44d20;  1 drivers
L_0x1280996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000876760_0 .net *"_ivl_28", 15 0, L_0x1280996d8;  1 drivers
L_0x128099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008767f0_0 .net/2u *"_ivl_29", 31 0, L_0x128099720;  1 drivers
L_0x1280995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000876880_0 .net *"_ivl_3", 0 0, L_0x1280995b8;  1 drivers
v0x600000876910_0 .net *"_ivl_31", 0 0, L_0x600000b46800;  1 drivers
L_0x128099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000008769a0_0 .net/2u *"_ivl_4", 2 0, L_0x128099600;  1 drivers
v0x600000876a30_0 .net *"_ivl_6", 0 0, L_0x600000b44fa0;  1 drivers
v0x600000876ac0_0 .net "do_clear", 0 0, L_0x60000115f4f0;  1 drivers
v0x600000876b50_0 .net "load_weight", 0 0, L_0x60000115f330;  1 drivers
v0x600000876be0_0 .net "weight_in", 7 0, L_0x600000b44dc0;  1 drivers
L_0x600000b44f00 .concat [ 2 1 0 0], v0x600000802e20_0, L_0x1280995b8;
L_0x600000b44fa0 .cmp/eq 3, L_0x600000b44f00, L_0x128099600;
L_0x600000b44e60 .cmp/eq 3, v0x600000878c60_0, L_0x128099648;
L_0x600000b44c80 .cmp/eq 3, v0x600000878c60_0, L_0x128099690;
L_0x600000b44d20 .concat [ 16 16 0 0], v0x600000878360_0, L_0x1280996d8;
L_0x600000b46800 .cmp/eq 32, L_0x600000b44d20, L_0x128099720;
S_0x1236899a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12368c160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001459e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001459ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000875710_0 .net *"_ivl_11", 0 0, L_0x600000b46580;  1 drivers
v0x6000008757a0_0 .net *"_ivl_12", 15 0, L_0x600000b46620;  1 drivers
v0x600000875830_0 .net/s *"_ivl_4", 15 0, L_0x600000b468a0;  1 drivers
v0x6000008758c0_0 .net/s *"_ivl_6", 15 0, L_0x600000b466c0;  1 drivers
v0x600000875950_0 .net/s "a_signed", 7 0, v0x600000875b00_0;  1 drivers
v0x6000008759e0_0 .net "act_in", 7 0, v0x600000874510_0;  alias, 1 drivers
v0x600000875a70_0 .var "act_out", 7 0;
v0x600000875b00_0 .var "act_reg", 7 0;
v0x600000875b90_0 .net "clear_acc", 0 0, L_0x60000115f4f0;  alias, 1 drivers
v0x600000875c20_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x600000875cb0_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x600000875d40_0 .net "load_weight", 0 0, L_0x60000115f330;  alias, 1 drivers
v0x600000875dd0_0 .net/s "product", 15 0, L_0x600000b46760;  1 drivers
v0x600000875e60_0 .net/s "product_ext", 31 0, L_0x600000b44960;  1 drivers
v0x600000875ef0_0 .net "psum_in", 31 0, v0x600000868990_0;  alias, 1 drivers
v0x600000875f80_0 .var "psum_out", 31 0;
v0x600000876010_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x6000008760a0_0 .net/s "w_signed", 7 0, v0x6000008761c0_0;  1 drivers
v0x600000876130_0 .net "weight_in", 7 0, L_0x600000b44dc0;  alias, 1 drivers
v0x6000008761c0_0 .var "weight_reg", 7 0;
L_0x600000b468a0 .extend/s 16, v0x600000875b00_0;
L_0x600000b466c0 .extend/s 16, v0x6000008761c0_0;
L_0x600000b46760 .arith/mult 16, L_0x600000b468a0, L_0x600000b466c0;
L_0x600000b46580 .part L_0x600000b46760, 15, 1;
LS_0x600000b46620_0_0 .concat [ 1 1 1 1], L_0x600000b46580, L_0x600000b46580, L_0x600000b46580, L_0x600000b46580;
LS_0x600000b46620_0_4 .concat [ 1 1 1 1], L_0x600000b46580, L_0x600000b46580, L_0x600000b46580, L_0x600000b46580;
LS_0x600000b46620_0_8 .concat [ 1 1 1 1], L_0x600000b46580, L_0x600000b46580, L_0x600000b46580, L_0x600000b46580;
LS_0x600000b46620_0_12 .concat [ 1 1 1 1], L_0x600000b46580, L_0x600000b46580, L_0x600000b46580, L_0x600000b46580;
L_0x600000b46620 .concat [ 4 4 4 4], LS_0x600000b46620_0_0, LS_0x600000b46620_0_4, LS_0x600000b46620_0_8, LS_0x600000b46620_0_12;
L_0x600000b44960 .concat [ 16 16 0 0], L_0x600000b46760, L_0x600000b46620;
S_0x123689b10 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12368e640;
 .timescale 0 0;
P_0x600002f28a00 .param/l "col" 1 7 214, +C4<010>;
L_0x60000115f640 .functor AND 1, v0x600000802eb0_0, L_0x600000b44b40, C4<1>, C4<1>;
L_0x60000115f6b0 .functor AND 1, L_0x600000b47c00, v0x600000801950_0, C4<1>, C4<1>;
L_0x60000115f720 .functor OR 1, L_0x600000b47d40, L_0x60000115f6b0, C4<0>, C4<0>;
L_0x60000115f790 .functor AND 1, L_0x12809a4a0, L_0x60000115f720, C4<1>, C4<1>;
L_0x60000115f800 .functor AND 1, L_0x60000115f790, L_0x600000b47980, C4<1>, C4<1>;
v0x6000008777b0_0 .net *"_ivl_0", 3 0, L_0x600000b44a00;  1 drivers
L_0x1280997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000877840_0 .net/2u *"_ivl_11", 2 0, L_0x1280997f8;  1 drivers
v0x6000008778d0_0 .net *"_ivl_13", 0 0, L_0x600000b47d40;  1 drivers
L_0x128099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000877960_0 .net/2u *"_ivl_15", 2 0, L_0x128099840;  1 drivers
v0x6000008779f0_0 .net *"_ivl_17", 0 0, L_0x600000b47c00;  1 drivers
v0x600000877a80_0 .net *"_ivl_20", 0 0, L_0x60000115f6b0;  1 drivers
v0x600000877b10_0 .net *"_ivl_22", 0 0, L_0x60000115f720;  1 drivers
v0x600000877ba0_0 .net *"_ivl_24", 0 0, L_0x60000115f790;  1 drivers
v0x600000877c30_0 .net *"_ivl_25", 31 0, L_0x600000b47ac0;  1 drivers
L_0x128099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000877cc0_0 .net *"_ivl_28", 15 0, L_0x128099888;  1 drivers
L_0x1280998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000877d50_0 .net/2u *"_ivl_29", 31 0, L_0x1280998d0;  1 drivers
L_0x128099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000877de0_0 .net *"_ivl_3", 1 0, L_0x128099768;  1 drivers
v0x600000877e70_0 .net *"_ivl_31", 0 0, L_0x600000b47980;  1 drivers
L_0x1280997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000877f00_0 .net/2u *"_ivl_4", 3 0, L_0x1280997b0;  1 drivers
v0x600000870000_0 .net *"_ivl_6", 0 0, L_0x600000b44b40;  1 drivers
v0x600000870090_0 .net "do_clear", 0 0, L_0x60000115f800;  1 drivers
v0x600000870120_0 .net "load_weight", 0 0, L_0x60000115f640;  1 drivers
v0x6000008701b0_0 .net "weight_in", 7 0, L_0x600000b44be0;  1 drivers
L_0x600000b44a00 .concat [ 2 2 0 0], v0x600000802e20_0, L_0x128099768;
L_0x600000b44b40 .cmp/eq 4, L_0x600000b44a00, L_0x1280997b0;
L_0x600000b47d40 .cmp/eq 3, v0x600000878c60_0, L_0x1280997f8;
L_0x600000b47c00 .cmp/eq 3, v0x600000878c60_0, L_0x128099840;
L_0x600000b47ac0 .concat [ 16 16 0 0], v0x600000878360_0, L_0x128099888;
L_0x600000b47980 .cmp/eq 32, L_0x600000b47ac0, L_0x1280998d0;
S_0x123687350 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123689b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000145a080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000145a0c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000876c70_0 .net *"_ivl_11", 0 0, L_0x600000b4c1e0;  1 drivers
v0x600000876d00_0 .net *"_ivl_12", 15 0, L_0x600000b4c280;  1 drivers
v0x600000876d90_0 .net/s *"_ivl_4", 15 0, L_0x600000b4c000;  1 drivers
v0x600000876e20_0 .net/s *"_ivl_6", 15 0, L_0x600000b4c0a0;  1 drivers
v0x600000876eb0_0 .net/s "a_signed", 7 0, v0x600000877060_0;  1 drivers
v0x600000876f40_0 .net "act_in", 7 0, v0x600000875a70_0;  alias, 1 drivers
v0x600000876fd0_0 .var "act_out", 7 0;
v0x600000877060_0 .var "act_reg", 7 0;
v0x6000008770f0_0 .net "clear_acc", 0 0, L_0x60000115f800;  alias, 1 drivers
v0x600000877180_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x600000877210_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x6000008772a0_0 .net "load_weight", 0 0, L_0x60000115f640;  alias, 1 drivers
v0x600000877330_0 .net/s "product", 15 0, L_0x600000b4c140;  1 drivers
v0x6000008773c0_0 .net/s "product_ext", 31 0, L_0x600000b4c320;  1 drivers
v0x600000877450_0 .net "psum_in", 31 0, v0x600000869ef0_0;  alias, 1 drivers
v0x6000008774e0_0 .var "psum_out", 31 0;
v0x600000877570_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x600000877600_0 .net/s "w_signed", 7 0, v0x600000877720_0;  1 drivers
v0x600000877690_0 .net "weight_in", 7 0, L_0x600000b44be0;  alias, 1 drivers
v0x600000877720_0 .var "weight_reg", 7 0;
L_0x600000b4c000 .extend/s 16, v0x600000877060_0;
L_0x600000b4c0a0 .extend/s 16, v0x600000877720_0;
L_0x600000b4c140 .arith/mult 16, L_0x600000b4c000, L_0x600000b4c0a0;
L_0x600000b4c1e0 .part L_0x600000b4c140, 15, 1;
LS_0x600000b4c280_0_0 .concat [ 1 1 1 1], L_0x600000b4c1e0, L_0x600000b4c1e0, L_0x600000b4c1e0, L_0x600000b4c1e0;
LS_0x600000b4c280_0_4 .concat [ 1 1 1 1], L_0x600000b4c1e0, L_0x600000b4c1e0, L_0x600000b4c1e0, L_0x600000b4c1e0;
LS_0x600000b4c280_0_8 .concat [ 1 1 1 1], L_0x600000b4c1e0, L_0x600000b4c1e0, L_0x600000b4c1e0, L_0x600000b4c1e0;
LS_0x600000b4c280_0_12 .concat [ 1 1 1 1], L_0x600000b4c1e0, L_0x600000b4c1e0, L_0x600000b4c1e0, L_0x600000b4c1e0;
L_0x600000b4c280 .concat [ 4 4 4 4], LS_0x600000b4c280_0_0, LS_0x600000b4c280_0_4, LS_0x600000b4c280_0_8, LS_0x600000b4c280_0_12;
L_0x600000b4c320 .concat [ 16 16 0 0], L_0x600000b4c140, L_0x600000b4c280;
S_0x1236874c0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12368e640;
 .timescale 0 0;
P_0x600002f28b00 .param/l "col" 1 7 214, +C4<011>;
L_0x60000115f950 .functor AND 1, v0x600000802eb0_0, L_0x600000b4c460, C4<1>, C4<1>;
L_0x60000115f9c0 .functor AND 1, L_0x600000b4c640, v0x600000801950_0, C4<1>, C4<1>;
L_0x60000115fa30 .functor OR 1, L_0x600000b4c5a0, L_0x60000115f9c0, C4<0>, C4<0>;
L_0x60000115faa0 .functor AND 1, L_0x12809a4a0, L_0x60000115fa30, C4<1>, C4<1>;
L_0x60000115fb10 .functor AND 1, L_0x60000115faa0, L_0x600000b4c780, C4<1>, C4<1>;
v0x600000870d80_0 .net *"_ivl_0", 3 0, L_0x600000b4c3c0;  1 drivers
L_0x1280999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000870e10_0 .net/2u *"_ivl_11", 2 0, L_0x1280999a8;  1 drivers
v0x600000870ea0_0 .net *"_ivl_13", 0 0, L_0x600000b4c5a0;  1 drivers
L_0x1280999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000870f30_0 .net/2u *"_ivl_15", 2 0, L_0x1280999f0;  1 drivers
v0x600000870fc0_0 .net *"_ivl_17", 0 0, L_0x600000b4c640;  1 drivers
v0x600000871050_0 .net *"_ivl_20", 0 0, L_0x60000115f9c0;  1 drivers
v0x6000008710e0_0 .net *"_ivl_22", 0 0, L_0x60000115fa30;  1 drivers
v0x600000871170_0 .net *"_ivl_24", 0 0, L_0x60000115faa0;  1 drivers
v0x600000871200_0 .net *"_ivl_25", 31 0, L_0x600000b4c6e0;  1 drivers
L_0x128099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000871290_0 .net *"_ivl_28", 15 0, L_0x128099a38;  1 drivers
L_0x128099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000871320_0 .net/2u *"_ivl_29", 31 0, L_0x128099a80;  1 drivers
L_0x128099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000008713b0_0 .net *"_ivl_3", 1 0, L_0x128099918;  1 drivers
v0x600000871440_0 .net *"_ivl_31", 0 0, L_0x600000b4c780;  1 drivers
L_0x128099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000008714d0_0 .net/2u *"_ivl_4", 3 0, L_0x128099960;  1 drivers
v0x600000871560_0 .net *"_ivl_6", 0 0, L_0x600000b4c460;  1 drivers
v0x6000008715f0_0 .net "do_clear", 0 0, L_0x60000115fb10;  1 drivers
v0x600000871680_0 .net "load_weight", 0 0, L_0x60000115f950;  1 drivers
v0x600000871710_0 .net "weight_in", 7 0, L_0x600000b4c500;  1 drivers
L_0x600000b4c3c0 .concat [ 2 2 0 0], v0x600000802e20_0, L_0x128099918;
L_0x600000b4c460 .cmp/eq 4, L_0x600000b4c3c0, L_0x128099960;
L_0x600000b4c5a0 .cmp/eq 3, v0x600000878c60_0, L_0x1280999a8;
L_0x600000b4c640 .cmp/eq 3, v0x600000878c60_0, L_0x1280999f0;
L_0x600000b4c6e0 .concat [ 16 16 0 0], v0x600000878360_0, L_0x128099a38;
L_0x600000b4c780 .cmp/eq 32, L_0x600000b4c6e0, L_0x128099a80;
S_0x123684d00 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1236874c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000145a200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000145a240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000870240_0 .net *"_ivl_11", 0 0, L_0x600000b4ca00;  1 drivers
v0x6000008702d0_0 .net *"_ivl_12", 15 0, L_0x600000b4caa0;  1 drivers
v0x600000870360_0 .net/s *"_ivl_4", 15 0, L_0x600000b4c820;  1 drivers
v0x6000008703f0_0 .net/s *"_ivl_6", 15 0, L_0x600000b4c8c0;  1 drivers
v0x600000870480_0 .net/s "a_signed", 7 0, v0x600000870630_0;  1 drivers
v0x600000870510_0 .net "act_in", 7 0, v0x600000876fd0_0;  alias, 1 drivers
v0x6000008705a0_0 .var "act_out", 7 0;
v0x600000870630_0 .var "act_reg", 7 0;
v0x6000008706c0_0 .net "clear_acc", 0 0, L_0x60000115fb10;  alias, 1 drivers
v0x600000870750_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x6000008707e0_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x600000870870_0 .net "load_weight", 0 0, L_0x60000115f950;  alias, 1 drivers
v0x600000870900_0 .net/s "product", 15 0, L_0x600000b4c960;  1 drivers
v0x600000870990_0 .net/s "product_ext", 31 0, L_0x600000b4cb40;  1 drivers
v0x600000870a20_0 .net "psum_in", 31 0, v0x60000086b450_0;  alias, 1 drivers
v0x600000870ab0_0 .var "psum_out", 31 0;
v0x600000870b40_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x600000870bd0_0 .net/s "w_signed", 7 0, v0x600000870cf0_0;  1 drivers
v0x600000870c60_0 .net "weight_in", 7 0, L_0x600000b4c500;  alias, 1 drivers
v0x600000870cf0_0 .var "weight_reg", 7 0;
L_0x600000b4c820 .extend/s 16, v0x600000870630_0;
L_0x600000b4c8c0 .extend/s 16, v0x600000870cf0_0;
L_0x600000b4c960 .arith/mult 16, L_0x600000b4c820, L_0x600000b4c8c0;
L_0x600000b4ca00 .part L_0x600000b4c960, 15, 1;
LS_0x600000b4caa0_0_0 .concat [ 1 1 1 1], L_0x600000b4ca00, L_0x600000b4ca00, L_0x600000b4ca00, L_0x600000b4ca00;
LS_0x600000b4caa0_0_4 .concat [ 1 1 1 1], L_0x600000b4ca00, L_0x600000b4ca00, L_0x600000b4ca00, L_0x600000b4ca00;
LS_0x600000b4caa0_0_8 .concat [ 1 1 1 1], L_0x600000b4ca00, L_0x600000b4ca00, L_0x600000b4ca00, L_0x600000b4ca00;
LS_0x600000b4caa0_0_12 .concat [ 1 1 1 1], L_0x600000b4ca00, L_0x600000b4ca00, L_0x600000b4ca00, L_0x600000b4ca00;
L_0x600000b4caa0 .concat [ 4 4 4 4], LS_0x600000b4caa0_0_0, LS_0x600000b4caa0_0_4, LS_0x600000b4caa0_0_8, LS_0x600000b4caa0_0_12;
L_0x600000b4cb40 .concat [ 16 16 0 0], L_0x600000b4c960, L_0x600000b4caa0;
S_0x123684e70 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f28c00 .param/l "row" 1 7 213, +C4<011>;
S_0x1236826b0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x123684e70;
 .timescale 0 0;
P_0x600002f28c80 .param/l "col" 1 7 214, +C4<00>;
L_0x60000115fc60 .functor AND 1, v0x600000802eb0_0, L_0x600000b4cc80, C4<1>, C4<1>;
L_0x60000115fcd0 .functor AND 1, L_0x600000b4ce60, v0x600000801950_0, C4<1>, C4<1>;
L_0x60000115fd40 .functor OR 1, L_0x600000b4cdc0, L_0x60000115fcd0, C4<0>, C4<0>;
L_0x60000115fdb0 .functor AND 1, L_0x12809a4a0, L_0x60000115fd40, C4<1>, C4<1>;
L_0x60000115fe20 .functor AND 1, L_0x60000115fdb0, L_0x600000b4cfa0, C4<1>, C4<1>;
v0x6000008722e0_0 .net *"_ivl_0", 2 0, L_0x600000b4cbe0;  1 drivers
L_0x128099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000872370_0 .net/2u *"_ivl_11", 2 0, L_0x128099b58;  1 drivers
v0x600000872400_0 .net *"_ivl_13", 0 0, L_0x600000b4cdc0;  1 drivers
L_0x128099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000872490_0 .net/2u *"_ivl_15", 2 0, L_0x128099ba0;  1 drivers
v0x600000872520_0 .net *"_ivl_17", 0 0, L_0x600000b4ce60;  1 drivers
v0x6000008725b0_0 .net *"_ivl_20", 0 0, L_0x60000115fcd0;  1 drivers
v0x600000872640_0 .net *"_ivl_22", 0 0, L_0x60000115fd40;  1 drivers
v0x6000008726d0_0 .net *"_ivl_24", 0 0, L_0x60000115fdb0;  1 drivers
v0x600000872760_0 .net *"_ivl_25", 31 0, L_0x600000b4cf00;  1 drivers
L_0x128099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008727f0_0 .net *"_ivl_28", 15 0, L_0x128099be8;  1 drivers
L_0x128099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000872880_0 .net/2u *"_ivl_29", 31 0, L_0x128099c30;  1 drivers
L_0x128099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000872910_0 .net *"_ivl_3", 0 0, L_0x128099ac8;  1 drivers
v0x6000008729a0_0 .net *"_ivl_31", 0 0, L_0x600000b4cfa0;  1 drivers
L_0x128099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000872a30_0 .net/2u *"_ivl_4", 2 0, L_0x128099b10;  1 drivers
v0x600000872ac0_0 .net *"_ivl_6", 0 0, L_0x600000b4cc80;  1 drivers
v0x600000872b50_0 .net "do_clear", 0 0, L_0x60000115fe20;  1 drivers
v0x600000872be0_0 .net "load_weight", 0 0, L_0x60000115fc60;  1 drivers
v0x600000872c70_0 .net "weight_in", 7 0, L_0x600000b4cd20;  1 drivers
L_0x600000b4cbe0 .concat [ 2 1 0 0], v0x600000802e20_0, L_0x128099ac8;
L_0x600000b4cc80 .cmp/eq 3, L_0x600000b4cbe0, L_0x128099b10;
L_0x600000b4cdc0 .cmp/eq 3, v0x600000878c60_0, L_0x128099b58;
L_0x600000b4ce60 .cmp/eq 3, v0x600000878c60_0, L_0x128099ba0;
L_0x600000b4cf00 .concat [ 16 16 0 0], v0x600000878360_0, L_0x128099be8;
L_0x600000b4cfa0 .cmp/eq 32, L_0x600000b4cf00, L_0x128099c30;
S_0x123682820 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1236826b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000145a280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000145a2c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008717a0_0 .net *"_ivl_11", 0 0, L_0x600000b4d220;  1 drivers
v0x600000871830_0 .net *"_ivl_12", 15 0, L_0x600000b4d2c0;  1 drivers
v0x6000008718c0_0 .net/s *"_ivl_4", 15 0, L_0x600000b4d040;  1 drivers
v0x600000871950_0 .net/s *"_ivl_6", 15 0, L_0x600000b4d0e0;  1 drivers
v0x6000008719e0_0 .net/s "a_signed", 7 0, v0x600000871b90_0;  1 drivers
v0x600000871a70_0 .net "act_in", 7 0, L_0x60000115c9a0;  alias, 1 drivers
v0x600000871b00_0 .var "act_out", 7 0;
v0x600000871b90_0 .var "act_reg", 7 0;
v0x600000871c20_0 .net "clear_acc", 0 0, L_0x60000115fe20;  alias, 1 drivers
v0x600000871cb0_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x600000871d40_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x600000871dd0_0 .net "load_weight", 0 0, L_0x60000115fc60;  alias, 1 drivers
v0x600000871e60_0 .net/s "product", 15 0, L_0x600000b4d180;  1 drivers
v0x600000871ef0_0 .net/s "product_ext", 31 0, L_0x600000b4d360;  1 drivers
v0x600000871f80_0 .net "psum_in", 31 0, v0x600000874a20_0;  alias, 1 drivers
v0x600000872010_0 .var "psum_out", 31 0;
v0x6000008720a0_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x600000872130_0 .net/s "w_signed", 7 0, v0x600000872250_0;  1 drivers
v0x6000008721c0_0 .net "weight_in", 7 0, L_0x600000b4cd20;  alias, 1 drivers
v0x600000872250_0 .var "weight_reg", 7 0;
L_0x600000b4d040 .extend/s 16, v0x600000871b90_0;
L_0x600000b4d0e0 .extend/s 16, v0x600000872250_0;
L_0x600000b4d180 .arith/mult 16, L_0x600000b4d040, L_0x600000b4d0e0;
L_0x600000b4d220 .part L_0x600000b4d180, 15, 1;
LS_0x600000b4d2c0_0_0 .concat [ 1 1 1 1], L_0x600000b4d220, L_0x600000b4d220, L_0x600000b4d220, L_0x600000b4d220;
LS_0x600000b4d2c0_0_4 .concat [ 1 1 1 1], L_0x600000b4d220, L_0x600000b4d220, L_0x600000b4d220, L_0x600000b4d220;
LS_0x600000b4d2c0_0_8 .concat [ 1 1 1 1], L_0x600000b4d220, L_0x600000b4d220, L_0x600000b4d220, L_0x600000b4d220;
LS_0x600000b4d2c0_0_12 .concat [ 1 1 1 1], L_0x600000b4d220, L_0x600000b4d220, L_0x600000b4d220, L_0x600000b4d220;
L_0x600000b4d2c0 .concat [ 4 4 4 4], LS_0x600000b4d2c0_0_0, LS_0x600000b4d2c0_0_4, LS_0x600000b4d2c0_0_8, LS_0x600000b4d2c0_0_12;
L_0x600000b4d360 .concat [ 16 16 0 0], L_0x600000b4d180, L_0x600000b4d2c0;
S_0x123680060 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x123684e70;
 .timescale 0 0;
P_0x600002f28d80 .param/l "col" 1 7 214, +C4<01>;
L_0x60000115ff70 .functor AND 1, v0x600000802eb0_0, L_0x600000b4d4a0, C4<1>, C4<1>;
L_0x600001153aa0 .functor AND 1, L_0x600000b4d680, v0x600000801950_0, C4<1>, C4<1>;
L_0x600001153640 .functor OR 1, L_0x600000b4d5e0, L_0x600001153aa0, C4<0>, C4<0>;
L_0x6000011531e0 .functor AND 1, L_0x12809a4a0, L_0x600001153640, C4<1>, C4<1>;
L_0x600001152d80 .functor AND 1, L_0x6000011531e0, L_0x600000b4d7c0, C4<1>, C4<1>;
v0x600000873840_0 .net *"_ivl_0", 2 0, L_0x600000b4d400;  1 drivers
L_0x128099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008738d0_0 .net/2u *"_ivl_11", 2 0, L_0x128099d08;  1 drivers
v0x600000873960_0 .net *"_ivl_13", 0 0, L_0x600000b4d5e0;  1 drivers
L_0x128099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008739f0_0 .net/2u *"_ivl_15", 2 0, L_0x128099d50;  1 drivers
v0x600000873a80_0 .net *"_ivl_17", 0 0, L_0x600000b4d680;  1 drivers
v0x600000873b10_0 .net *"_ivl_20", 0 0, L_0x600001153aa0;  1 drivers
v0x600000873ba0_0 .net *"_ivl_22", 0 0, L_0x600001153640;  1 drivers
v0x600000873c30_0 .net *"_ivl_24", 0 0, L_0x6000011531e0;  1 drivers
v0x600000873cc0_0 .net *"_ivl_25", 31 0, L_0x600000b4d720;  1 drivers
L_0x128099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000873d50_0 .net *"_ivl_28", 15 0, L_0x128099d98;  1 drivers
L_0x128099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000873de0_0 .net/2u *"_ivl_29", 31 0, L_0x128099de0;  1 drivers
L_0x128099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000873e70_0 .net *"_ivl_3", 0 0, L_0x128099c78;  1 drivers
v0x600000873f00_0 .net *"_ivl_31", 0 0, L_0x600000b4d7c0;  1 drivers
L_0x128099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000087c000_0 .net/2u *"_ivl_4", 2 0, L_0x128099cc0;  1 drivers
v0x60000087c090_0 .net *"_ivl_6", 0 0, L_0x600000b4d4a0;  1 drivers
v0x60000087c120_0 .net "do_clear", 0 0, L_0x600001152d80;  1 drivers
v0x60000087c1b0_0 .net "load_weight", 0 0, L_0x60000115ff70;  1 drivers
v0x60000087c240_0 .net "weight_in", 7 0, L_0x600000b4d540;  1 drivers
L_0x600000b4d400 .concat [ 2 1 0 0], v0x600000802e20_0, L_0x128099c78;
L_0x600000b4d4a0 .cmp/eq 3, L_0x600000b4d400, L_0x128099cc0;
L_0x600000b4d5e0 .cmp/eq 3, v0x600000878c60_0, L_0x128099d08;
L_0x600000b4d680 .cmp/eq 3, v0x600000878c60_0, L_0x128099d50;
L_0x600000b4d720 .concat [ 16 16 0 0], v0x600000878360_0, L_0x128099d98;
L_0x600000b4d7c0 .cmp/eq 32, L_0x600000b4d720, L_0x128099de0;
S_0x1236801d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123680060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000145a300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000145a340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000872d00_0 .net *"_ivl_11", 0 0, L_0x600000b4da40;  1 drivers
v0x600000872d90_0 .net *"_ivl_12", 15 0, L_0x600000b4dae0;  1 drivers
v0x600000872e20_0 .net/s *"_ivl_4", 15 0, L_0x600000b4d860;  1 drivers
v0x600000872eb0_0 .net/s *"_ivl_6", 15 0, L_0x600000b4d900;  1 drivers
v0x600000872f40_0 .net/s "a_signed", 7 0, v0x6000008730f0_0;  1 drivers
v0x600000872fd0_0 .net "act_in", 7 0, v0x600000871b00_0;  alias, 1 drivers
v0x600000873060_0 .var "act_out", 7 0;
v0x6000008730f0_0 .var "act_reg", 7 0;
v0x600000873180_0 .net "clear_acc", 0 0, L_0x600001152d80;  alias, 1 drivers
v0x600000873210_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x6000008732a0_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x600000873330_0 .net "load_weight", 0 0, L_0x60000115ff70;  alias, 1 drivers
v0x6000008733c0_0 .net/s "product", 15 0, L_0x600000b4d9a0;  1 drivers
v0x600000873450_0 .net/s "product_ext", 31 0, L_0x600000b4db80;  1 drivers
v0x6000008734e0_0 .net "psum_in", 31 0, v0x600000875f80_0;  alias, 1 drivers
v0x600000873570_0 .var "psum_out", 31 0;
v0x600000873600_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x600000873690_0 .net/s "w_signed", 7 0, v0x6000008737b0_0;  1 drivers
v0x600000873720_0 .net "weight_in", 7 0, L_0x600000b4d540;  alias, 1 drivers
v0x6000008737b0_0 .var "weight_reg", 7 0;
L_0x600000b4d860 .extend/s 16, v0x6000008730f0_0;
L_0x600000b4d900 .extend/s 16, v0x6000008737b0_0;
L_0x600000b4d9a0 .arith/mult 16, L_0x600000b4d860, L_0x600000b4d900;
L_0x600000b4da40 .part L_0x600000b4d9a0, 15, 1;
LS_0x600000b4dae0_0_0 .concat [ 1 1 1 1], L_0x600000b4da40, L_0x600000b4da40, L_0x600000b4da40, L_0x600000b4da40;
LS_0x600000b4dae0_0_4 .concat [ 1 1 1 1], L_0x600000b4da40, L_0x600000b4da40, L_0x600000b4da40, L_0x600000b4da40;
LS_0x600000b4dae0_0_8 .concat [ 1 1 1 1], L_0x600000b4da40, L_0x600000b4da40, L_0x600000b4da40, L_0x600000b4da40;
LS_0x600000b4dae0_0_12 .concat [ 1 1 1 1], L_0x600000b4da40, L_0x600000b4da40, L_0x600000b4da40, L_0x600000b4da40;
L_0x600000b4dae0 .concat [ 4 4 4 4], LS_0x600000b4dae0_0_0, LS_0x600000b4dae0_0_4, LS_0x600000b4dae0_0_8, LS_0x600000b4dae0_0_12;
L_0x600000b4db80 .concat [ 16 16 0 0], L_0x600000b4d9a0, L_0x600000b4dae0;
S_0x12367da10 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x123684e70;
 .timescale 0 0;
P_0x600002f28e80 .param/l "col" 1 7 214, +C4<010>;
L_0x600001152060 .functor AND 1, v0x600000802eb0_0, L_0x600000b4dcc0, C4<1>, C4<1>;
L_0x600001151c00 .functor AND 1, L_0x600000b4dea0, v0x600000801950_0, C4<1>, C4<1>;
L_0x6000011517a0 .functor OR 1, L_0x600000b4de00, L_0x600001151c00, C4<0>, C4<0>;
L_0x600001151340 .functor AND 1, L_0x12809a4a0, L_0x6000011517a0, C4<1>, C4<1>;
L_0x600001150ee0 .functor AND 1, L_0x600001151340, L_0x600000b4dfe0, C4<1>, C4<1>;
v0x60000087ce10_0 .net *"_ivl_0", 3 0, L_0x600000b4dc20;  1 drivers
L_0x128099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000087cea0_0 .net/2u *"_ivl_11", 2 0, L_0x128099eb8;  1 drivers
v0x60000087cf30_0 .net *"_ivl_13", 0 0, L_0x600000b4de00;  1 drivers
L_0x128099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000087cfc0_0 .net/2u *"_ivl_15", 2 0, L_0x128099f00;  1 drivers
v0x60000087d050_0 .net *"_ivl_17", 0 0, L_0x600000b4dea0;  1 drivers
v0x60000087d0e0_0 .net *"_ivl_20", 0 0, L_0x600001151c00;  1 drivers
v0x60000087d170_0 .net *"_ivl_22", 0 0, L_0x6000011517a0;  1 drivers
v0x60000087d200_0 .net *"_ivl_24", 0 0, L_0x600001151340;  1 drivers
v0x60000087d290_0 .net *"_ivl_25", 31 0, L_0x600000b4df40;  1 drivers
L_0x128099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000087d320_0 .net *"_ivl_28", 15 0, L_0x128099f48;  1 drivers
L_0x128099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000087d3b0_0 .net/2u *"_ivl_29", 31 0, L_0x128099f90;  1 drivers
L_0x128099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000087d440_0 .net *"_ivl_3", 1 0, L_0x128099e28;  1 drivers
v0x60000087d4d0_0 .net *"_ivl_31", 0 0, L_0x600000b4dfe0;  1 drivers
L_0x128099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000087d560_0 .net/2u *"_ivl_4", 3 0, L_0x128099e70;  1 drivers
v0x60000087d5f0_0 .net *"_ivl_6", 0 0, L_0x600000b4dcc0;  1 drivers
v0x60000087d680_0 .net "do_clear", 0 0, L_0x600001150ee0;  1 drivers
v0x60000087d710_0 .net "load_weight", 0 0, L_0x600001152060;  1 drivers
v0x60000087d7a0_0 .net "weight_in", 7 0, L_0x600000b4dd60;  1 drivers
L_0x600000b4dc20 .concat [ 2 2 0 0], v0x600000802e20_0, L_0x128099e28;
L_0x600000b4dcc0 .cmp/eq 4, L_0x600000b4dc20, L_0x128099e70;
L_0x600000b4de00 .cmp/eq 3, v0x600000878c60_0, L_0x128099eb8;
L_0x600000b4dea0 .cmp/eq 3, v0x600000878c60_0, L_0x128099f00;
L_0x600000b4df40 .concat [ 16 16 0 0], v0x600000878360_0, L_0x128099f48;
L_0x600000b4dfe0 .cmp/eq 32, L_0x600000b4df40, L_0x128099f90;
S_0x12367db80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12367da10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000145a380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000145a3c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000087c2d0_0 .net *"_ivl_11", 0 0, L_0x600000b4e260;  1 drivers
v0x60000087c360_0 .net *"_ivl_12", 15 0, L_0x600000b4e300;  1 drivers
v0x60000087c3f0_0 .net/s *"_ivl_4", 15 0, L_0x600000b4e080;  1 drivers
v0x60000087c480_0 .net/s *"_ivl_6", 15 0, L_0x600000b4e120;  1 drivers
v0x60000087c510_0 .net/s "a_signed", 7 0, v0x60000087c6c0_0;  1 drivers
v0x60000087c5a0_0 .net "act_in", 7 0, v0x600000873060_0;  alias, 1 drivers
v0x60000087c630_0 .var "act_out", 7 0;
v0x60000087c6c0_0 .var "act_reg", 7 0;
v0x60000087c750_0 .net "clear_acc", 0 0, L_0x600001150ee0;  alias, 1 drivers
v0x60000087c7e0_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x60000087c870_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x60000087c900_0 .net "load_weight", 0 0, L_0x600001152060;  alias, 1 drivers
v0x60000087c990_0 .net/s "product", 15 0, L_0x600000b4e1c0;  1 drivers
v0x60000087ca20_0 .net/s "product_ext", 31 0, L_0x600000b4e3a0;  1 drivers
v0x60000087cab0_0 .net "psum_in", 31 0, v0x6000008774e0_0;  alias, 1 drivers
v0x60000087cb40_0 .var "psum_out", 31 0;
v0x60000087cbd0_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x60000087cc60_0 .net/s "w_signed", 7 0, v0x60000087cd80_0;  1 drivers
v0x60000087ccf0_0 .net "weight_in", 7 0, L_0x600000b4dd60;  alias, 1 drivers
v0x60000087cd80_0 .var "weight_reg", 7 0;
L_0x600000b4e080 .extend/s 16, v0x60000087c6c0_0;
L_0x600000b4e120 .extend/s 16, v0x60000087cd80_0;
L_0x600000b4e1c0 .arith/mult 16, L_0x600000b4e080, L_0x600000b4e120;
L_0x600000b4e260 .part L_0x600000b4e1c0, 15, 1;
LS_0x600000b4e300_0_0 .concat [ 1 1 1 1], L_0x600000b4e260, L_0x600000b4e260, L_0x600000b4e260, L_0x600000b4e260;
LS_0x600000b4e300_0_4 .concat [ 1 1 1 1], L_0x600000b4e260, L_0x600000b4e260, L_0x600000b4e260, L_0x600000b4e260;
LS_0x600000b4e300_0_8 .concat [ 1 1 1 1], L_0x600000b4e260, L_0x600000b4e260, L_0x600000b4e260, L_0x600000b4e260;
LS_0x600000b4e300_0_12 .concat [ 1 1 1 1], L_0x600000b4e260, L_0x600000b4e260, L_0x600000b4e260, L_0x600000b4e260;
L_0x600000b4e300 .concat [ 4 4 4 4], LS_0x600000b4e300_0_0, LS_0x600000b4e300_0_4, LS_0x600000b4e300_0_8, LS_0x600000b4e300_0_12;
L_0x600000b4e3a0 .concat [ 16 16 0 0], L_0x600000b4e1c0, L_0x600000b4e300;
S_0x123676720 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x123684e70;
 .timescale 0 0;
P_0x600002f28f80 .param/l "col" 1 7 214, +C4<011>;
L_0x6000011501c0 .functor AND 1, v0x600000802eb0_0, L_0x600000b4e4e0, C4<1>, C4<1>;
L_0x600001153bf0 .functor AND 1, L_0x600000b4e6c0, v0x600000801950_0, C4<1>, C4<1>;
L_0x600001153b80 .functor OR 1, L_0x600000b4e620, L_0x600001153bf0, C4<0>, C4<0>;
L_0x600001153b10 .functor AND 1, L_0x12809a4a0, L_0x600001153b80, C4<1>, C4<1>;
L_0x600001153f70 .functor AND 1, L_0x600001153b10, L_0x600000b4e800, C4<1>, C4<1>;
v0x60000087e370_0 .net *"_ivl_0", 3 0, L_0x600000b4e440;  1 drivers
L_0x12809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000087e400_0 .net/2u *"_ivl_11", 2 0, L_0x12809a068;  1 drivers
v0x60000087e490_0 .net *"_ivl_13", 0 0, L_0x600000b4e620;  1 drivers
L_0x12809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000087e520_0 .net/2u *"_ivl_15", 2 0, L_0x12809a0b0;  1 drivers
v0x60000087e5b0_0 .net *"_ivl_17", 0 0, L_0x600000b4e6c0;  1 drivers
v0x60000087e640_0 .net *"_ivl_20", 0 0, L_0x600001153bf0;  1 drivers
v0x60000087e6d0_0 .net *"_ivl_22", 0 0, L_0x600001153b80;  1 drivers
v0x60000087e760_0 .net *"_ivl_24", 0 0, L_0x600001153b10;  1 drivers
v0x60000087e7f0_0 .net *"_ivl_25", 31 0, L_0x600000b4e760;  1 drivers
L_0x12809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000087e880_0 .net *"_ivl_28", 15 0, L_0x12809a0f8;  1 drivers
L_0x12809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000087e910_0 .net/2u *"_ivl_29", 31 0, L_0x12809a140;  1 drivers
L_0x128099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000087e9a0_0 .net *"_ivl_3", 1 0, L_0x128099fd8;  1 drivers
v0x60000087ea30_0 .net *"_ivl_31", 0 0, L_0x600000b4e800;  1 drivers
L_0x12809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000087eac0_0 .net/2u *"_ivl_4", 3 0, L_0x12809a020;  1 drivers
v0x60000087eb50_0 .net *"_ivl_6", 0 0, L_0x600000b4e4e0;  1 drivers
v0x60000087ebe0_0 .net "do_clear", 0 0, L_0x600001153f70;  1 drivers
v0x60000087ec70_0 .net "load_weight", 0 0, L_0x6000011501c0;  1 drivers
v0x60000087ed00_0 .net "weight_in", 7 0, L_0x600000b4e580;  1 drivers
L_0x600000b4e440 .concat [ 2 2 0 0], v0x600000802e20_0, L_0x128099fd8;
L_0x600000b4e4e0 .cmp/eq 4, L_0x600000b4e440, L_0x12809a020;
L_0x600000b4e620 .cmp/eq 3, v0x600000878c60_0, L_0x12809a068;
L_0x600000b4e6c0 .cmp/eq 3, v0x600000878c60_0, L_0x12809a0b0;
L_0x600000b4e760 .concat [ 16 16 0 0], v0x600000878360_0, L_0x12809a0f8;
L_0x600000b4e800 .cmp/eq 32, L_0x600000b4e760, L_0x12809a140;
S_0x123676890 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123676720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000145a400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000145a440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000087d830_0 .net *"_ivl_11", 0 0, L_0x600000b4ea80;  1 drivers
v0x60000087d8c0_0 .net *"_ivl_12", 15 0, L_0x600000b4eb20;  1 drivers
v0x60000087d950_0 .net/s *"_ivl_4", 15 0, L_0x600000b4e8a0;  1 drivers
v0x60000087d9e0_0 .net/s *"_ivl_6", 15 0, L_0x600000b4e940;  1 drivers
v0x60000087da70_0 .net/s "a_signed", 7 0, v0x60000087dc20_0;  1 drivers
v0x60000087db00_0 .net "act_in", 7 0, v0x60000087c630_0;  alias, 1 drivers
v0x60000087db90_0 .var "act_out", 7 0;
v0x60000087dc20_0 .var "act_reg", 7 0;
v0x60000087dcb0_0 .net "clear_acc", 0 0, L_0x600001153f70;  alias, 1 drivers
v0x60000087dd40_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x60000087ddd0_0 .net "enable", 0 0, L_0x600001158230;  alias, 1 drivers
v0x60000087de60_0 .net "load_weight", 0 0, L_0x6000011501c0;  alias, 1 drivers
v0x60000087def0_0 .net/s "product", 15 0, L_0x600000b4e9e0;  1 drivers
v0x60000087df80_0 .net/s "product_ext", 31 0, L_0x600000b4ebc0;  1 drivers
v0x60000087e010_0 .net "psum_in", 31 0, v0x600000870ab0_0;  alias, 1 drivers
v0x60000087e0a0_0 .var "psum_out", 31 0;
v0x60000087e130_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x60000087e1c0_0 .net/s "w_signed", 7 0, v0x60000087e2e0_0;  1 drivers
v0x60000087e250_0 .net "weight_in", 7 0, L_0x600000b4e580;  alias, 1 drivers
v0x60000087e2e0_0 .var "weight_reg", 7 0;
L_0x600000b4e8a0 .extend/s 16, v0x60000087dc20_0;
L_0x600000b4e940 .extend/s 16, v0x60000087e2e0_0;
L_0x600000b4e9e0 .arith/mult 16, L_0x600000b4e8a0, L_0x600000b4e940;
L_0x600000b4ea80 .part L_0x600000b4e9e0, 15, 1;
LS_0x600000b4eb20_0_0 .concat [ 1 1 1 1], L_0x600000b4ea80, L_0x600000b4ea80, L_0x600000b4ea80, L_0x600000b4ea80;
LS_0x600000b4eb20_0_4 .concat [ 1 1 1 1], L_0x600000b4ea80, L_0x600000b4ea80, L_0x600000b4ea80, L_0x600000b4ea80;
LS_0x600000b4eb20_0_8 .concat [ 1 1 1 1], L_0x600000b4ea80, L_0x600000b4ea80, L_0x600000b4ea80, L_0x600000b4ea80;
LS_0x600000b4eb20_0_12 .concat [ 1 1 1 1], L_0x600000b4ea80, L_0x600000b4ea80, L_0x600000b4ea80, L_0x600000b4ea80;
L_0x600000b4eb20 .concat [ 4 4 4 4], LS_0x600000b4eb20_0_0, LS_0x600000b4eb20_0_4, LS_0x600000b4eb20_0_8, LS_0x600000b4eb20_0_12;
L_0x600000b4ebc0 .concat [ 16 16 0 0], L_0x600000b4e9e0, L_0x600000b4eb20;
S_0x1236740d0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f29080 .param/l "row" 1 7 198, +C4<00>;
L_0x60000115cbd0 .functor BUFZ 8, v0x600000860b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x123674240 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f29100 .param/l "row" 1 7 198, +C4<01>;
L_0x60000115ca80 .functor BUFZ 8, v0x600000860e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1236b2320 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f29180 .param/l "row" 1 7 198, +C4<010>;
L_0x60000115caf0 .functor BUFZ 8, v0x6000008610e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1236b2490 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f29200 .param/l "row" 1 7 198, +C4<011>;
L_0x60000115c9a0 .functor BUFZ 8, v0x6000008613b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1236b29a0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f29280 .param/l "col" 1 7 279, +C4<00>;
L_0x600001157250 .functor BUFZ 32, v0x6000008607e0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000087ed90_0 .net *"_ivl_2", 31 0, L_0x600001157250;  1 drivers
S_0x1236b2b10 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f29300 .param/l "col" 1 7 279, +C4<01>;
L_0x6000011572c0 .functor BUFZ 32, v0x600000860900_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000087ee20_0 .net *"_ivl_2", 31 0, L_0x6000011572c0;  1 drivers
S_0x123669840 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f29380 .param/l "col" 1 7 279, +C4<010>;
L_0x600001158000 .functor BUFZ 32, v0x600000860a20_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000087eeb0_0 .net *"_ivl_2", 31 0, L_0x600001158000;  1 drivers
S_0x1236699b0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f29400 .param/l "col" 1 7 279, +C4<011>;
L_0x600001158070 .functor BUFZ 32, L_0x600001157330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000087ef40_0 .net *"_ivl_2", 31 0, L_0x600001158070;  1 drivers
S_0x1236a7410 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f29480 .param/l "col" 1 7 206, +C4<00>;
S_0x1236a7580 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f29500 .param/l "col" 1 7 206, +C4<01>;
S_0x1236acb70 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f29580 .param/l "col" 1 7 206, +C4<010>;
S_0x1236acce0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x12368fb90;
 .timescale 0 0;
P_0x600002f29600 .param/l "col" 1 7 206, +C4<011>;
S_0x1236a0450 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x123670ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x12366f5b0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x12366f5f0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x12366f630 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x12366f670 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x12366f6b0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x12366f6f0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600001159030 .functor BUFZ 256, v0x60000087b690_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000011590a0 .functor BUFZ 256, v0x600000804240_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001159110 .functor BUFZ 256, v0x60000087afd0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x60000087a5b0_0 .var/i "b", 31 0;
v0x60000087a640 .array "bank_addr", 3 0, 7 0;
v0x60000087a6d0_0 .net "bank_dma", 1 0, L_0x600000b4a760;  1 drivers
v0x60000087a760_0 .var "bank_dma_d", 1 0;
v0x60000087a7f0_0 .net "bank_mxu_a", 1 0, L_0x600000b4a580;  1 drivers
v0x60000087a880_0 .var "bank_mxu_a_d", 1 0;
v0x60000087a910_0 .net "bank_mxu_o", 1 0, L_0x600000b4a620;  1 drivers
v0x60000087a9a0_0 .net "bank_mxu_w", 1 0, L_0x600000b4a4e0;  1 drivers
v0x60000087aa30_0 .var "bank_mxu_w_d", 1 0;
v0x60000087aac0 .array "bank_rdata", 3 0;
v0x60000087aac0_0 .net v0x60000087aac0 0, 255 0, v0x600000879200_0; 1 drivers
v0x60000087aac0_1 .net v0x60000087aac0 1, 255 0, v0x600000879710_0; 1 drivers
v0x60000087aac0_2 .net v0x60000087aac0 2, 255 0, v0x600000879c20_0; 1 drivers
v0x60000087aac0_3 .net v0x60000087aac0 3, 255 0, v0x60000087a130_0; 1 drivers
v0x60000087ab50_0 .var "bank_re", 3 0;
v0x60000087abe0_0 .net "bank_vpu", 1 0, L_0x600000b4a6c0;  1 drivers
v0x60000087ac70_0 .var "bank_vpu_d", 1 0;
v0x60000087ad00 .array "bank_wdata", 3 0, 255 0;
v0x60000087ad90_0 .var "bank_we", 3 0;
v0x60000087ae20_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x60000087aeb0_0 .net "dma_addr", 19 0, v0x6000008650e0_0;  alias, 1 drivers
v0x60000087af40_0 .net "dma_rdata", 255 0, L_0x600001159110;  alias, 1 drivers
v0x60000087afd0_0 .var "dma_rdata_reg", 255 0;
v0x60000087b060_0 .net "dma_re", 0 0, L_0x600001158af0;  alias, 1 drivers
v0x60000087b0f0_0 .net "dma_ready", 0 0, L_0x600000b4ada0;  alias, 1 drivers
v0x60000087b180_0 .net "dma_wdata", 255 0, L_0x600001158a10;  alias, 1 drivers
v0x60000087b210_0 .net "dma_we", 0 0, L_0x600001158a80;  alias, 1 drivers
v0x60000087b2a0_0 .var "grant_dma", 3 0;
v0x60000087b330_0 .var "grant_mxu_a", 3 0;
v0x60000087b3c0_0 .var "grant_mxu_o", 3 0;
v0x60000087b450_0 .var "grant_mxu_w", 3 0;
v0x60000087b4e0_0 .var "grant_vpu", 3 0;
v0x60000087b570_0 .net "mxu_a_addr", 19 0, L_0x600000b4f980;  alias, 1 drivers
v0x60000087b600_0 .net "mxu_a_rdata", 255 0, L_0x600001159030;  alias, 1 drivers
v0x60000087b690_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000087b720_0 .net "mxu_a_re", 0 0, L_0x600000b4fa20;  alias, 1 drivers
v0x60000087b7b0_0 .net "mxu_a_ready", 0 0, L_0x600000b4ac60;  alias, 1 drivers
v0x60000087b840_0 .net "mxu_o_addr", 19 0, L_0x600000b4fc00;  alias, 1 drivers
v0x60000087b8d0_0 .net "mxu_o_ready", 0 0, L_0x600000b4ad00;  alias, 1 drivers
v0x60000087b960_0 .net "mxu_o_wdata", 255 0, L_0x600000b4fde0;  alias, 1 drivers
v0x60000087b9f0_0 .net "mxu_o_we", 0 0, L_0x6000011584d0;  alias, 1 drivers
v0x60000087ba80_0 .net "mxu_w_addr", 19 0, L_0x600000b4f700;  alias, 1 drivers
v0x60000087bb10_0 .net "mxu_w_rdata", 255 0, v0x60000087bba0_0;  alias, 1 drivers
v0x60000087bba0_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000087bc30_0 .net "mxu_w_re", 0 0, L_0x600000b4f7a0;  alias, 1 drivers
v0x60000087bcc0_0 .net "mxu_w_ready", 0 0, L_0x600000b4ab20;  alias, 1 drivers
v0x60000087bd50_0 .var "req_dma", 3 0;
v0x60000087bde0_0 .var "req_mxu_a", 3 0;
v0x60000087be70_0 .var "req_mxu_o", 3 0;
v0x60000087bf00_0 .var "req_mxu_w", 3 0;
v0x600000804000_0 .var "req_vpu", 3 0;
v0x600000804090_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x600000804120_0 .net "vpu_addr", 19 0, v0x6000008059e0_0;  alias, 1 drivers
v0x6000008041b0_0 .net "vpu_rdata", 255 0, L_0x6000011590a0;  alias, 1 drivers
v0x600000804240_0 .var "vpu_rdata_reg", 255 0;
v0x6000008042d0_0 .net "vpu_re", 0 0, L_0x6000011588c0;  alias, 1 drivers
v0x600000804360_0 .net "vpu_ready", 0 0, L_0x600000b4abc0;  alias, 1 drivers
v0x6000008043f0_0 .net "vpu_wdata", 255 0, L_0x6000011587e0;  alias, 1 drivers
v0x600000804480_0 .net "vpu_we", 0 0, L_0x600001158850;  alias, 1 drivers
v0x600000804510_0 .net "word_dma", 7 0, L_0x600000b4aa80;  1 drivers
v0x6000008045a0_0 .net "word_mxu_a", 7 0, L_0x600000b4a8a0;  1 drivers
v0x600000804630_0 .net "word_mxu_o", 7 0, L_0x600000b4a940;  1 drivers
v0x6000008046c0_0 .net "word_mxu_w", 7 0, L_0x600000b4a800;  1 drivers
v0x600000804750_0 .net "word_vpu", 7 0, L_0x600000b4a9e0;  1 drivers
E_0x600002f29e00/0 .event anyedge, v0x60000087aa30_0, v0x600000879200_0, v0x600000879710_0, v0x600000879c20_0;
E_0x600002f29e00/1 .event anyedge, v0x60000087a130_0, v0x60000087a880_0, v0x60000087ac70_0, v0x60000087a760_0;
E_0x600002f29e00 .event/or E_0x600002f29e00/0, E_0x600002f29e00/1;
E_0x600002f29e80/0 .event anyedge, v0x60000087bf00_0, v0x60000087bde0_0, v0x60000087be70_0, v0x600000804000_0;
E_0x600002f29e80/1 .event anyedge, v0x60000087bd50_0, v0x60000087b450_0, v0x6000008046c0_0, v0x60000087b330_0;
E_0x600002f29e80/2 .event anyedge, v0x6000008045a0_0, v0x60000087b3c0_0, v0x600000804630_0, v0x60000087b960_0;
E_0x600002f29e80/3 .event anyedge, v0x60000087b4e0_0, v0x600000804750_0, v0x6000008043f0_0, v0x600000804480_0;
E_0x600002f29e80/4 .event anyedge, v0x6000008042d0_0, v0x60000087b2a0_0, v0x600000804510_0, v0x6000008653b0_0;
E_0x600002f29e80/5 .event anyedge, v0x6000008654d0_0, v0x600000865200_0;
E_0x600002f29e80 .event/or E_0x600002f29e80/0, E_0x600002f29e80/1, E_0x600002f29e80/2, E_0x600002f29e80/3, E_0x600002f29e80/4, E_0x600002f29e80/5;
E_0x600002f29ec0/0 .event anyedge, v0x60000087bc30_0, v0x60000087a9a0_0, v0x60000087b720_0, v0x60000087a7f0_0;
E_0x600002f29ec0/1 .event anyedge, v0x60000087b9f0_0, v0x60000087a910_0, v0x600000804480_0, v0x6000008042d0_0;
E_0x600002f29ec0/2 .event anyedge, v0x60000087abe0_0, v0x6000008654d0_0, v0x600000865200_0, v0x60000087a6d0_0;
E_0x600002f29ec0 .event/or E_0x600002f29ec0/0, E_0x600002f29ec0/1, E_0x600002f29ec0/2;
L_0x600000b49fe0 .part v0x60000087ad90_0, 0, 1;
L_0x600000b4a080 .part v0x60000087ab50_0, 0, 1;
L_0x600000b4a120 .part v0x60000087ad90_0, 1, 1;
L_0x600000b4a1c0 .part v0x60000087ab50_0, 1, 1;
L_0x600000b4a260 .part v0x60000087ad90_0, 2, 1;
L_0x600000b4a300 .part v0x60000087ab50_0, 2, 1;
L_0x600000b4a3a0 .part v0x60000087ad90_0, 3, 1;
L_0x600000b4a440 .part v0x60000087ab50_0, 3, 1;
L_0x600000b4a4e0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, L_0x600000b4f700 (v0x60000087a370_0) S_0x1236a0cc0;
L_0x600000b4a580 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, L_0x600000b4f980 (v0x60000087a370_0) S_0x1236a0cc0;
L_0x600000b4a620 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, L_0x600000b4fc00 (v0x60000087a370_0) S_0x1236a0cc0;
L_0x600000b4a6c0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, v0x6000008059e0_0 (v0x60000087a370_0) S_0x1236a0cc0;
L_0x600000b4a760 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, v0x6000008650e0_0 (v0x60000087a370_0) S_0x1236a0cc0;
L_0x600000b4a800 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, L_0x600000b4f700 (v0x60000087a490_0) S_0x1236a0e30;
L_0x600000b4a8a0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, L_0x600000b4f980 (v0x60000087a490_0) S_0x1236a0e30;
L_0x600000b4a940 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, L_0x600000b4fc00 (v0x60000087a490_0) S_0x1236a0e30;
L_0x600000b4a9e0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, v0x6000008059e0_0 (v0x60000087a490_0) S_0x1236a0e30;
L_0x600000b4aa80 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, v0x6000008650e0_0 (v0x60000087a490_0) S_0x1236a0e30;
L_0x600000b4ab20 .part/v v0x60000087b450_0, L_0x600000b4a4e0, 1;
L_0x600000b4ac60 .part/v v0x60000087b330_0, L_0x600000b4a580, 1;
L_0x600000b4ad00 .part/v v0x60000087b3c0_0, L_0x600000b4a620, 1;
L_0x600000b4abc0 .part/v v0x60000087b4e0_0, L_0x600000b4a6c0, 1;
L_0x600000b4ada0 .part/v v0x60000087b2a0_0, L_0x600000b4a760, 1;
S_0x12366f9a0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x1236a0450;
 .timescale 0 0;
P_0x600002f29f00 .param/l "i" 1 9 184, +C4<00>;
S_0x123670660 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12366f9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001459900 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001459940 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000087a640_0 .array/port v0x60000087a640, 0;
v0x600000878fc0_0 .net "addr", 7 0, v0x60000087a640_0;  1 drivers
v0x600000879050_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x6000008790e0_0 .var/i "i", 31 0;
v0x600000879170 .array "mem", 255 0, 255 0;
v0x600000879200_0 .var "rdata", 255 0;
v0x600000879290_0 .net "re", 0 0, L_0x600000b4a080;  1 drivers
v0x60000087ad00_0 .array/port v0x60000087ad00, 0;
v0x600000879320_0 .net "wdata", 255 0, v0x60000087ad00_0;  1 drivers
v0x6000008793b0_0 .net "we", 0 0, L_0x600000b49fe0;  1 drivers
E_0x600002f2a000 .event posedge, v0x600000864360_0;
S_0x1236707d0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x1236a0450;
 .timescale 0 0;
P_0x600002f2a080 .param/l "i" 1 9 184, +C4<01>;
S_0x123670940 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1236707d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000145a480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000145a4c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000087a640_1 .array/port v0x60000087a640, 1;
v0x6000008794d0_0 .net "addr", 7 0, v0x60000087a640_1;  1 drivers
v0x600000879560_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x6000008795f0_0 .var/i "i", 31 0;
v0x600000879680 .array "mem", 255 0, 255 0;
v0x600000879710_0 .var "rdata", 255 0;
v0x6000008797a0_0 .net "re", 0 0, L_0x600000b4a1c0;  1 drivers
v0x60000087ad00_1 .array/port v0x60000087ad00, 1;
v0x600000879830_0 .net "wdata", 255 0, v0x60000087ad00_1;  1 drivers
v0x6000008798c0_0 .net "we", 0 0, L_0x600000b4a120;  1 drivers
S_0x123670ab0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x1236a0450;
 .timescale 0 0;
P_0x600002f2a1c0 .param/l "i" 1 9 184, +C4<010>;
S_0x1236a6ac0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x123670ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000145a500 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000145a540 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000087a640_2 .array/port v0x60000087a640, 2;
v0x6000008799e0_0 .net "addr", 7 0, v0x60000087a640_2;  1 drivers
v0x600000879a70_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x600000879b00_0 .var/i "i", 31 0;
v0x600000879b90 .array "mem", 255 0, 255 0;
v0x600000879c20_0 .var "rdata", 255 0;
v0x600000879cb0_0 .net "re", 0 0, L_0x600000b4a300;  1 drivers
v0x60000087ad00_2 .array/port v0x60000087ad00, 2;
v0x600000879d40_0 .net "wdata", 255 0, v0x60000087ad00_2;  1 drivers
v0x600000879dd0_0 .net "we", 0 0, L_0x600000b4a260;  1 drivers
S_0x1236a6c30 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x1236a0450;
 .timescale 0 0;
P_0x600002f2a300 .param/l "i" 1 9 184, +C4<011>;
S_0x1236a6da0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1236a6c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000145a580 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000145a5c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000087a640_3 .array/port v0x60000087a640, 3;
v0x600000879ef0_0 .net "addr", 7 0, v0x60000087a640_3;  1 drivers
v0x600000879f80_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x60000087a010_0 .var/i "i", 31 0;
v0x60000087a0a0 .array "mem", 255 0, 255 0;
v0x60000087a130_0 .var "rdata", 255 0;
v0x60000087a1c0_0 .net "re", 0 0, L_0x600000b4a440;  1 drivers
v0x60000087ad00_3 .array/port v0x60000087ad00, 3;
v0x60000087a250_0 .net "wdata", 255 0, v0x60000087ad00_3;  1 drivers
v0x60000087a2e0_0 .net "we", 0 0, L_0x600000b4a3a0;  1 drivers
S_0x1236a0cc0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x1236a0450;
 .timescale 0 0;
v0x60000087a370_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x1236a0cc0
TD_tb_stress_test.dut.sram_inst.get_bank ;
    %load/vec4 v0x60000087a370_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x60000087a370_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x1236a0e30 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x1236a0450;
 .timescale 0 0;
v0x60000087a490_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x1236a0e30
TD_tb_stress_test.dut.sram_inst.get_word ;
    %load/vec4 v0x60000087a490_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x1236a11a0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x123670ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12400b800 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x12400b840 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x12400b880 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x12400b8c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x12400b900 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x12400b940 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x12400b980 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x12400b9c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x12400ba00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x12400ba40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x12400ba80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x12400bac0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x12400bb00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x12400bb40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x12400bb80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x12400bbc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x12400bc00 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x12400bc40 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x12400bc80 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x12400bcc0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x12400bd00 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x12400bd40 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x12400bd80 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x12400bdc0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x12400be00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x12400be40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x12400be80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x12400bec0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x12400bf00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600001158620 .functor BUFZ 256, L_0x600000b497c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001158690 .functor BUFZ 256, L_0x600000b49900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001158700 .functor BUFZ 1, v0x600000805170_0, C4<0>, C4<0>, C4<0>;
L_0x6000011587e0 .functor BUFZ 256, v0x600000805d40_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001158850 .functor BUFZ 1, v0x600000805e60_0, C4<0>, C4<0>, C4<0>;
L_0x6000011588c0 .functor BUFZ 1, v0x600000805b90_0, C4<0>, C4<0>, C4<0>;
v0x6000008047e0_0 .net *"_ivl_48", 255 0, L_0x600000b497c0;  1 drivers
v0x600000804870_0 .net *"_ivl_50", 6 0, L_0x600000b49860;  1 drivers
L_0x12809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000804900_0 .net *"_ivl_53", 1 0, L_0x12809a848;  1 drivers
v0x600000804990_0 .net *"_ivl_56", 255 0, L_0x600000b49900;  1 drivers
v0x600000804a20_0 .net *"_ivl_58", 6 0, L_0x600000b499a0;  1 drivers
L_0x12809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000804ab0_0 .net *"_ivl_61", 1 0, L_0x12809a890;  1 drivers
L_0x12809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000804b40_0 .net/2u *"_ivl_64", 2 0, L_0x12809a8d8;  1 drivers
v0x600000804bd0_0 .var "addr_reg", 19 0;
v0x600000804c60_0 .var "alu_result", 255 0;
v0x600000804cf0_0 .net "clk", 0 0, v0x60000080cc60_0;  alias, 1 drivers
v0x600000804d80_0 .net "cmd", 127 0, v0x600000860510_0;  alias, 1 drivers
v0x600000804e10_0 .net "cmd_done", 0 0, L_0x600001158700;  alias, 1 drivers
v0x600000804ea0_0 .net "cmd_ready", 0 0, L_0x600000b49a40;  alias, 1 drivers
v0x600000804f30_0 .var "cmd_reg", 127 0;
v0x600000804fc0_0 .net "cmd_valid", 0 0, L_0x60000115d110;  alias, 1 drivers
v0x600000805050_0 .net "count", 15 0, L_0x600000b49720;  1 drivers
v0x6000008050e0_0 .var "count_reg", 15 0;
v0x600000805170_0 .var "done_reg", 0 0;
v0x600000805200_0 .var "elem_count", 15 0;
v0x600000805290_0 .net "imm", 15 0, L_0x600000b495e0;  1 drivers
v0x600000805320_0 .var "imm_reg", 15 0;
v0x6000008053b0_0 .var/i "lane", 31 0;
v0x600000805440 .array "lane_a", 15 0;
v0x600000805440_0 .net v0x600000805440 0, 15 0, L_0x600000b4ff20; 1 drivers
v0x600000805440_1 .net v0x600000805440 1, 15 0, L_0x600000b48000; 1 drivers
v0x600000805440_2 .net v0x600000805440 2, 15 0, L_0x600000b48140; 1 drivers
v0x600000805440_3 .net v0x600000805440 3, 15 0, L_0x600000b48280; 1 drivers
v0x600000805440_4 .net v0x600000805440 4, 15 0, L_0x600000b483c0; 1 drivers
v0x600000805440_5 .net v0x600000805440 5, 15 0, L_0x600000b48500; 1 drivers
v0x600000805440_6 .net v0x600000805440 6, 15 0, L_0x600000b48640; 1 drivers
v0x600000805440_7 .net v0x600000805440 7, 15 0, L_0x600000b48780; 1 drivers
v0x600000805440_8 .net v0x600000805440 8, 15 0, L_0x600000b488c0; 1 drivers
v0x600000805440_9 .net v0x600000805440 9, 15 0, L_0x600000b48a00; 1 drivers
v0x600000805440_10 .net v0x600000805440 10, 15 0, L_0x600000b48be0; 1 drivers
v0x600000805440_11 .net v0x600000805440 11, 15 0, L_0x600000b48c80; 1 drivers
v0x600000805440_12 .net v0x600000805440 12, 15 0, L_0x600000b48dc0; 1 drivers
v0x600000805440_13 .net v0x600000805440 13, 15 0, L_0x600000b48f00; 1 drivers
v0x600000805440_14 .net v0x600000805440 14, 15 0, L_0x600000b49040; 1 drivers
v0x600000805440_15 .net v0x600000805440 15, 15 0, L_0x600000b49180; 1 drivers
v0x6000008054d0 .array "lane_b", 15 0;
v0x6000008054d0_0 .net v0x6000008054d0 0, 15 0, L_0x600000b47e80; 1 drivers
v0x6000008054d0_1 .net v0x6000008054d0 1, 15 0, L_0x600000b480a0; 1 drivers
v0x6000008054d0_2 .net v0x6000008054d0 2, 15 0, L_0x600000b481e0; 1 drivers
v0x6000008054d0_3 .net v0x6000008054d0 3, 15 0, L_0x600000b48320; 1 drivers
v0x6000008054d0_4 .net v0x6000008054d0 4, 15 0, L_0x600000b48460; 1 drivers
v0x6000008054d0_5 .net v0x6000008054d0 5, 15 0, L_0x600000b485a0; 1 drivers
v0x6000008054d0_6 .net v0x6000008054d0 6, 15 0, L_0x600000b486e0; 1 drivers
v0x6000008054d0_7 .net v0x6000008054d0 7, 15 0, L_0x600000b48820; 1 drivers
v0x6000008054d0_8 .net v0x6000008054d0 8, 15 0, L_0x600000b48960; 1 drivers
v0x6000008054d0_9 .net v0x6000008054d0 9, 15 0, L_0x600000b48b40; 1 drivers
v0x6000008054d0_10 .net v0x6000008054d0 10, 15 0, L_0x600000b48aa0; 1 drivers
v0x6000008054d0_11 .net v0x6000008054d0 11, 15 0, L_0x600000b48d20; 1 drivers
v0x6000008054d0_12 .net v0x6000008054d0 12, 15 0, L_0x600000b48e60; 1 drivers
v0x6000008054d0_13 .net v0x6000008054d0 13, 15 0, L_0x600000b48fa0; 1 drivers
v0x6000008054d0_14 .net v0x6000008054d0 14, 15 0, L_0x600000b490e0; 1 drivers
v0x6000008054d0_15 .net v0x6000008054d0 15, 15 0, L_0x600000b49220; 1 drivers
v0x600000805560 .array "lane_result", 15 0, 15 0;
v0x6000008055f0_0 .net "mem_addr", 19 0, L_0x600000b49680;  1 drivers
v0x600000805680_0 .var "mem_addr_reg", 19 0;
v0x600000805710_0 .net "opcode", 7 0, L_0x600000b492c0;  1 drivers
v0x6000008057a0_0 .var "reduce_result", 15 0;
v0x600000805830 .array "reduce_tree", 79 0, 15 0;
v0x6000008058c0_0 .net "rst_n", 0 0, v0x60000080d560_0;  alias, 1 drivers
v0x600000805950_0 .net "sram_addr", 19 0, v0x6000008059e0_0;  alias, 1 drivers
v0x6000008059e0_0 .var "sram_addr_reg", 19 0;
v0x600000805a70_0 .net "sram_rdata", 255 0, L_0x6000011590a0;  alias, 1 drivers
v0x600000805b00_0 .net "sram_re", 0 0, L_0x6000011588c0;  alias, 1 drivers
v0x600000805b90_0 .var "sram_re_reg", 0 0;
v0x600000805c20_0 .net "sram_ready", 0 0, L_0x600000b4abc0;  alias, 1 drivers
v0x600000805cb0_0 .net "sram_wdata", 255 0, L_0x6000011587e0;  alias, 1 drivers
v0x600000805d40_0 .var "sram_wdata_reg", 255 0;
v0x600000805dd0_0 .net "sram_we", 0 0, L_0x600001158850;  alias, 1 drivers
v0x600000805e60_0 .var "sram_we_reg", 0 0;
v0x600000805ef0_0 .var/i "stage", 31 0;
v0x600000805f80_0 .var "state", 2 0;
v0x600000806010_0 .net "subop", 7 0, L_0x600000b49360;  1 drivers
v0x6000008060a0_0 .var "subop_reg", 7 0;
v0x600000806130_0 .net "vd", 4 0, L_0x600000b49400;  1 drivers
v0x6000008061c0_0 .var "vd_reg", 4 0;
v0x600000806250 .array "vrf", 31 0, 255 0;
v0x6000008062e0_0 .net "vs1", 4 0, L_0x600000b494a0;  1 drivers
v0x600000806370_0 .net "vs1_data", 255 0, L_0x600001158620;  1 drivers
v0x600000806400_0 .var "vs1_reg", 4 0;
v0x600000806490_0 .net "vs2", 4 0, L_0x600000b49540;  1 drivers
v0x600000806520_0 .net "vs2_data", 255 0, L_0x600001158690;  1 drivers
v0x6000008065b0_0 .var "vs2_reg", 4 0;
E_0x600002f2ac00/0 .event anyedge, v0x600000805440_0, v0x600000805440_1, v0x600000805440_2, v0x600000805440_3;
E_0x600002f2ac00/1 .event anyedge, v0x600000805440_4, v0x600000805440_5, v0x600000805440_6, v0x600000805440_7;
E_0x600002f2ac00/2 .event anyedge, v0x600000805440_8, v0x600000805440_9, v0x600000805440_10, v0x600000805440_11;
E_0x600002f2ac00/3 .event anyedge, v0x600000805440_12, v0x600000805440_13, v0x600000805440_14, v0x600000805440_15;
v0x600000805830_0 .array/port v0x600000805830, 0;
v0x600000805830_1 .array/port v0x600000805830, 1;
v0x600000805830_2 .array/port v0x600000805830, 2;
E_0x600002f2ac00/4 .event anyedge, v0x6000008060a0_0, v0x600000805830_0, v0x600000805830_1, v0x600000805830_2;
v0x600000805830_3 .array/port v0x600000805830, 3;
v0x600000805830_4 .array/port v0x600000805830, 4;
v0x600000805830_5 .array/port v0x600000805830, 5;
v0x600000805830_6 .array/port v0x600000805830, 6;
E_0x600002f2ac00/5 .event anyedge, v0x600000805830_3, v0x600000805830_4, v0x600000805830_5, v0x600000805830_6;
v0x600000805830_7 .array/port v0x600000805830, 7;
v0x600000805830_8 .array/port v0x600000805830, 8;
v0x600000805830_9 .array/port v0x600000805830, 9;
v0x600000805830_10 .array/port v0x600000805830, 10;
E_0x600002f2ac00/6 .event anyedge, v0x600000805830_7, v0x600000805830_8, v0x600000805830_9, v0x600000805830_10;
v0x600000805830_11 .array/port v0x600000805830, 11;
v0x600000805830_12 .array/port v0x600000805830, 12;
v0x600000805830_13 .array/port v0x600000805830, 13;
v0x600000805830_14 .array/port v0x600000805830, 14;
E_0x600002f2ac00/7 .event anyedge, v0x600000805830_11, v0x600000805830_12, v0x600000805830_13, v0x600000805830_14;
v0x600000805830_15 .array/port v0x600000805830, 15;
v0x600000805830_16 .array/port v0x600000805830, 16;
v0x600000805830_17 .array/port v0x600000805830, 17;
v0x600000805830_18 .array/port v0x600000805830, 18;
E_0x600002f2ac00/8 .event anyedge, v0x600000805830_15, v0x600000805830_16, v0x600000805830_17, v0x600000805830_18;
v0x600000805830_19 .array/port v0x600000805830, 19;
v0x600000805830_20 .array/port v0x600000805830, 20;
v0x600000805830_21 .array/port v0x600000805830, 21;
v0x600000805830_22 .array/port v0x600000805830, 22;
E_0x600002f2ac00/9 .event anyedge, v0x600000805830_19, v0x600000805830_20, v0x600000805830_21, v0x600000805830_22;
v0x600000805830_23 .array/port v0x600000805830, 23;
v0x600000805830_24 .array/port v0x600000805830, 24;
v0x600000805830_25 .array/port v0x600000805830, 25;
v0x600000805830_26 .array/port v0x600000805830, 26;
E_0x600002f2ac00/10 .event anyedge, v0x600000805830_23, v0x600000805830_24, v0x600000805830_25, v0x600000805830_26;
v0x600000805830_27 .array/port v0x600000805830, 27;
v0x600000805830_28 .array/port v0x600000805830, 28;
v0x600000805830_29 .array/port v0x600000805830, 29;
v0x600000805830_30 .array/port v0x600000805830, 30;
E_0x600002f2ac00/11 .event anyedge, v0x600000805830_27, v0x600000805830_28, v0x600000805830_29, v0x600000805830_30;
v0x600000805830_31 .array/port v0x600000805830, 31;
v0x600000805830_32 .array/port v0x600000805830, 32;
v0x600000805830_33 .array/port v0x600000805830, 33;
v0x600000805830_34 .array/port v0x600000805830, 34;
E_0x600002f2ac00/12 .event anyedge, v0x600000805830_31, v0x600000805830_32, v0x600000805830_33, v0x600000805830_34;
v0x600000805830_35 .array/port v0x600000805830, 35;
v0x600000805830_36 .array/port v0x600000805830, 36;
v0x600000805830_37 .array/port v0x600000805830, 37;
v0x600000805830_38 .array/port v0x600000805830, 38;
E_0x600002f2ac00/13 .event anyedge, v0x600000805830_35, v0x600000805830_36, v0x600000805830_37, v0x600000805830_38;
v0x600000805830_39 .array/port v0x600000805830, 39;
v0x600000805830_40 .array/port v0x600000805830, 40;
v0x600000805830_41 .array/port v0x600000805830, 41;
v0x600000805830_42 .array/port v0x600000805830, 42;
E_0x600002f2ac00/14 .event anyedge, v0x600000805830_39, v0x600000805830_40, v0x600000805830_41, v0x600000805830_42;
v0x600000805830_43 .array/port v0x600000805830, 43;
v0x600000805830_44 .array/port v0x600000805830, 44;
v0x600000805830_45 .array/port v0x600000805830, 45;
v0x600000805830_46 .array/port v0x600000805830, 46;
E_0x600002f2ac00/15 .event anyedge, v0x600000805830_43, v0x600000805830_44, v0x600000805830_45, v0x600000805830_46;
v0x600000805830_47 .array/port v0x600000805830, 47;
v0x600000805830_48 .array/port v0x600000805830, 48;
v0x600000805830_49 .array/port v0x600000805830, 49;
v0x600000805830_50 .array/port v0x600000805830, 50;
E_0x600002f2ac00/16 .event anyedge, v0x600000805830_47, v0x600000805830_48, v0x600000805830_49, v0x600000805830_50;
v0x600000805830_51 .array/port v0x600000805830, 51;
v0x600000805830_52 .array/port v0x600000805830, 52;
v0x600000805830_53 .array/port v0x600000805830, 53;
v0x600000805830_54 .array/port v0x600000805830, 54;
E_0x600002f2ac00/17 .event anyedge, v0x600000805830_51, v0x600000805830_52, v0x600000805830_53, v0x600000805830_54;
v0x600000805830_55 .array/port v0x600000805830, 55;
v0x600000805830_56 .array/port v0x600000805830, 56;
v0x600000805830_57 .array/port v0x600000805830, 57;
v0x600000805830_58 .array/port v0x600000805830, 58;
E_0x600002f2ac00/18 .event anyedge, v0x600000805830_55, v0x600000805830_56, v0x600000805830_57, v0x600000805830_58;
v0x600000805830_59 .array/port v0x600000805830, 59;
v0x600000805830_60 .array/port v0x600000805830, 60;
v0x600000805830_61 .array/port v0x600000805830, 61;
v0x600000805830_62 .array/port v0x600000805830, 62;
E_0x600002f2ac00/19 .event anyedge, v0x600000805830_59, v0x600000805830_60, v0x600000805830_61, v0x600000805830_62;
v0x600000805830_63 .array/port v0x600000805830, 63;
v0x600000805830_64 .array/port v0x600000805830, 64;
v0x600000805830_65 .array/port v0x600000805830, 65;
v0x600000805830_66 .array/port v0x600000805830, 66;
E_0x600002f2ac00/20 .event anyedge, v0x600000805830_63, v0x600000805830_64, v0x600000805830_65, v0x600000805830_66;
v0x600000805830_67 .array/port v0x600000805830, 67;
v0x600000805830_68 .array/port v0x600000805830, 68;
v0x600000805830_69 .array/port v0x600000805830, 69;
v0x600000805830_70 .array/port v0x600000805830, 70;
E_0x600002f2ac00/21 .event anyedge, v0x600000805830_67, v0x600000805830_68, v0x600000805830_69, v0x600000805830_70;
v0x600000805830_71 .array/port v0x600000805830, 71;
v0x600000805830_72 .array/port v0x600000805830, 72;
v0x600000805830_73 .array/port v0x600000805830, 73;
v0x600000805830_74 .array/port v0x600000805830, 74;
E_0x600002f2ac00/22 .event anyedge, v0x600000805830_71, v0x600000805830_72, v0x600000805830_73, v0x600000805830_74;
v0x600000805830_75 .array/port v0x600000805830, 75;
v0x600000805830_76 .array/port v0x600000805830, 76;
v0x600000805830_77 .array/port v0x600000805830, 77;
v0x600000805830_78 .array/port v0x600000805830, 78;
E_0x600002f2ac00/23 .event anyedge, v0x600000805830_75, v0x600000805830_76, v0x600000805830_77, v0x600000805830_78;
v0x600000805830_79 .array/port v0x600000805830, 79;
E_0x600002f2ac00/24 .event anyedge, v0x600000805830_79;
E_0x600002f2ac00 .event/or E_0x600002f2ac00/0, E_0x600002f2ac00/1, E_0x600002f2ac00/2, E_0x600002f2ac00/3, E_0x600002f2ac00/4, E_0x600002f2ac00/5, E_0x600002f2ac00/6, E_0x600002f2ac00/7, E_0x600002f2ac00/8, E_0x600002f2ac00/9, E_0x600002f2ac00/10, E_0x600002f2ac00/11, E_0x600002f2ac00/12, E_0x600002f2ac00/13, E_0x600002f2ac00/14, E_0x600002f2ac00/15, E_0x600002f2ac00/16, E_0x600002f2ac00/17, E_0x600002f2ac00/18, E_0x600002f2ac00/19, E_0x600002f2ac00/20, E_0x600002f2ac00/21, E_0x600002f2ac00/22, E_0x600002f2ac00/23, E_0x600002f2ac00/24;
L_0x600000b4ff20 .part L_0x600001158620, 0, 16;
L_0x600000b47e80 .part L_0x600001158690, 0, 16;
L_0x600000b48000 .part L_0x600001158620, 16, 16;
L_0x600000b480a0 .part L_0x600001158690, 16, 16;
L_0x600000b48140 .part L_0x600001158620, 32, 16;
L_0x600000b481e0 .part L_0x600001158690, 32, 16;
L_0x600000b48280 .part L_0x600001158620, 48, 16;
L_0x600000b48320 .part L_0x600001158690, 48, 16;
L_0x600000b483c0 .part L_0x600001158620, 64, 16;
L_0x600000b48460 .part L_0x600001158690, 64, 16;
L_0x600000b48500 .part L_0x600001158620, 80, 16;
L_0x600000b485a0 .part L_0x600001158690, 80, 16;
L_0x600000b48640 .part L_0x600001158620, 96, 16;
L_0x600000b486e0 .part L_0x600001158690, 96, 16;
L_0x600000b48780 .part L_0x600001158620, 112, 16;
L_0x600000b48820 .part L_0x600001158690, 112, 16;
L_0x600000b488c0 .part L_0x600001158620, 128, 16;
L_0x600000b48960 .part L_0x600001158690, 128, 16;
L_0x600000b48a00 .part L_0x600001158620, 144, 16;
L_0x600000b48b40 .part L_0x600001158690, 144, 16;
L_0x600000b48be0 .part L_0x600001158620, 160, 16;
L_0x600000b48aa0 .part L_0x600001158690, 160, 16;
L_0x600000b48c80 .part L_0x600001158620, 176, 16;
L_0x600000b48d20 .part L_0x600001158690, 176, 16;
L_0x600000b48dc0 .part L_0x600001158620, 192, 16;
L_0x600000b48e60 .part L_0x600001158690, 192, 16;
L_0x600000b48f00 .part L_0x600001158620, 208, 16;
L_0x600000b48fa0 .part L_0x600001158690, 208, 16;
L_0x600000b49040 .part L_0x600001158620, 224, 16;
L_0x600000b490e0 .part L_0x600001158690, 224, 16;
L_0x600000b49180 .part L_0x600001158620, 240, 16;
L_0x600000b49220 .part L_0x600001158690, 240, 16;
L_0x600000b492c0 .part v0x600000860510_0, 120, 8;
L_0x600000b49360 .part v0x600000860510_0, 112, 8;
L_0x600000b49400 .part v0x600000860510_0, 107, 5;
L_0x600000b494a0 .part v0x600000860510_0, 102, 5;
L_0x600000b49540 .part v0x600000860510_0, 97, 5;
L_0x600000b495e0 .part v0x600000860510_0, 32, 16;
L_0x600000b49680 .part v0x600000860510_0, 76, 20;
L_0x600000b49720 .part v0x600000860510_0, 48, 16;
L_0x600000b497c0 .array/port v0x600000806250, L_0x600000b49860;
L_0x600000b49860 .concat [ 5 2 0 0], v0x600000806400_0, L_0x12809a848;
L_0x600000b49900 .array/port v0x600000806250, L_0x600000b499a0;
L_0x600000b499a0 .concat [ 5 2 0 0], v0x6000008065b0_0, L_0x12809a890;
L_0x600000b49a40 .cmp/eq 3, v0x600000805f80_0, L_0x12809a8d8;
S_0x1236a1620 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2ac40 .param/l "i" 1 10 137, +C4<00>;
v0x600000805560_0 .array/port v0x600000805560, 0;
v0x600000805560_1 .array/port v0x600000805560, 1;
v0x600000805560_2 .array/port v0x600000805560, 2;
v0x600000805560_3 .array/port v0x600000805560, 3;
E_0x600002f2acc0/0 .event anyedge, v0x600000805560_0, v0x600000805560_1, v0x600000805560_2, v0x600000805560_3;
v0x600000805560_4 .array/port v0x600000805560, 4;
v0x600000805560_5 .array/port v0x600000805560, 5;
v0x600000805560_6 .array/port v0x600000805560, 6;
v0x600000805560_7 .array/port v0x600000805560, 7;
E_0x600002f2acc0/1 .event anyedge, v0x600000805560_4, v0x600000805560_5, v0x600000805560_6, v0x600000805560_7;
v0x600000805560_8 .array/port v0x600000805560, 8;
v0x600000805560_9 .array/port v0x600000805560, 9;
v0x600000805560_10 .array/port v0x600000805560, 10;
v0x600000805560_11 .array/port v0x600000805560, 11;
E_0x600002f2acc0/2 .event anyedge, v0x600000805560_8, v0x600000805560_9, v0x600000805560_10, v0x600000805560_11;
v0x600000805560_12 .array/port v0x600000805560, 12;
v0x600000805560_13 .array/port v0x600000805560, 13;
v0x600000805560_14 .array/port v0x600000805560, 14;
v0x600000805560_15 .array/port v0x600000805560, 15;
E_0x600002f2acc0/3 .event anyedge, v0x600000805560_12, v0x600000805560_13, v0x600000805560_14, v0x600000805560_15;
E_0x600002f2acc0 .event/or E_0x600002f2acc0/0, E_0x600002f2acc0/1, E_0x600002f2acc0/2, E_0x600002f2acc0/3;
E_0x600002f2ad00/0 .event anyedge, v0x6000008060a0_0, v0x600000805440_0, v0x600000805440_1, v0x600000805440_2;
E_0x600002f2ad00/1 .event anyedge, v0x600000805440_3, v0x600000805440_4, v0x600000805440_5, v0x600000805440_6;
E_0x600002f2ad00/2 .event anyedge, v0x600000805440_7, v0x600000805440_8, v0x600000805440_9, v0x600000805440_10;
E_0x600002f2ad00/3 .event anyedge, v0x600000805440_11, v0x600000805440_12, v0x600000805440_13, v0x600000805440_14;
E_0x600002f2ad00/4 .event anyedge, v0x600000805440_15, v0x6000008054d0_0, v0x6000008054d0_1, v0x6000008054d0_2;
E_0x600002f2ad00/5 .event anyedge, v0x6000008054d0_3, v0x6000008054d0_4, v0x6000008054d0_5, v0x6000008054d0_6;
E_0x600002f2ad00/6 .event anyedge, v0x6000008054d0_7, v0x6000008054d0_8, v0x6000008054d0_9, v0x6000008054d0_10;
E_0x600002f2ad00/7 .event anyedge, v0x6000008054d0_11, v0x6000008054d0_12, v0x6000008054d0_13, v0x6000008054d0_14;
E_0x600002f2ad00/8 .event anyedge, v0x6000008054d0_15, v0x600000805320_0;
E_0x600002f2ad00 .event/or E_0x600002f2ad00/0, E_0x600002f2ad00/1, E_0x600002f2ad00/2, E_0x600002f2ad00/3, E_0x600002f2ad00/4, E_0x600002f2ad00/5, E_0x600002f2ad00/6, E_0x600002f2ad00/7, E_0x600002f2ad00/8;
S_0x1236a1790 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2ad40 .param/l "i" 1 10 137, +C4<01>;
S_0x1236a1900 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2adc0 .param/l "i" 1 10 137, +C4<010>;
S_0x1236a1a70 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2ae40 .param/l "i" 1 10 137, +C4<011>;
S_0x1236a1be0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2af00 .param/l "i" 1 10 137, +C4<0100>;
S_0x1236a1d50 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2af80 .param/l "i" 1 10 137, +C4<0101>;
S_0x1236a1ec0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2b000 .param/l "i" 1 10 137, +C4<0110>;
S_0x1236a2030 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2b080 .param/l "i" 1 10 137, +C4<0111>;
S_0x1236a21a0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2aec0 .param/l "i" 1 10 137, +C4<01000>;
S_0x1236a2310 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2b140 .param/l "i" 1 10 137, +C4<01001>;
S_0x1236a2480 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2b1c0 .param/l "i" 1 10 137, +C4<01010>;
S_0x1236a25f0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2b240 .param/l "i" 1 10 137, +C4<01011>;
S_0x1236a2760 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2b2c0 .param/l "i" 1 10 137, +C4<01100>;
S_0x1236a28d0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2b340 .param/l "i" 1 10 137, +C4<01101>;
S_0x1236a2a40 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2b3c0 .param/l "i" 1 10 137, +C4<01110>;
S_0x1236a2bb0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x1236a11a0;
 .timescale 0 0;
P_0x600002f2b440 .param/l "i" 1 10 137, +C4<01111>;
S_0x1236a31a0 .scope task, "load_activations" "load_activations" 3 83, 3 83 0, S_0x123671870;
 .timescale -9 -12;
v0x600000802f40_0 .var "a00", 7 0;
v0x600000802fd0_0 .var "a01", 7 0;
v0x600000803060_0 .var "a02", 7 0;
v0x6000008030f0_0 .var "a03", 7 0;
v0x600000803180_0 .var "a10", 7 0;
v0x600000803210_0 .var "a11", 7 0;
v0x6000008032a0_0 .var "a12", 7 0;
v0x600000803330_0 .var "a13", 7 0;
v0x6000008033c0_0 .var "a20", 7 0;
v0x600000803450_0 .var "a21", 7 0;
v0x6000008034e0_0 .var "a22", 7 0;
v0x600000803570_0 .var "a23", 7 0;
v0x600000803600_0 .var "a30", 7 0;
v0x600000803690_0 .var "a31", 7 0;
v0x600000803720_0 .var "a32", 7 0;
v0x6000008037b0_0 .var "a33", 7 0;
TD_tb_stress_test.load_activations ;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x6000008030f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000802fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000802f40_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000879170, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600000803330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000008032a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803180_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000879680, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600000803570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000008034e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803450_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000008033c0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000879b90, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x6000008037b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803720_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803600_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000087a0a0, 4, 0;
    %end;
S_0x1236a3310 .scope task, "load_weights" "load_weights" 3 68, 3 68 0, S_0x123671870;
 .timescale -9 -12;
v0x600000803840_0 .var "w00", 7 0;
v0x6000008038d0_0 .var "w01", 7 0;
v0x600000803960_0 .var "w02", 7 0;
v0x6000008039f0_0 .var "w03", 7 0;
v0x600000803a80_0 .var "w10", 7 0;
v0x600000803b10_0 .var "w11", 7 0;
v0x600000803ba0_0 .var "w12", 7 0;
v0x600000803c30_0 .var "w13", 7 0;
v0x600000803cc0_0 .var "w20", 7 0;
v0x600000803d50_0 .var "w21", 7 0;
v0x600000803de0_0 .var "w22", 7 0;
v0x600000803e70_0 .var "w23", 7 0;
v0x600000803f00_0 .var "w30", 7 0;
v0x60000080c000_0 .var "w31", 7 0;
v0x60000080c090_0 .var "w32", 7 0;
v0x60000080c120_0 .var "w33", 7 0;
TD_tb_stress_test.load_weights ;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600000803f00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803cc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803a80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803840_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000879170, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x60000080c000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803d50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000008038d0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000879680, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x60000080c090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803ba0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803960_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000879b90, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x60000080c120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000803c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000008039f0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000087a0a0, 4, 0;
    %end;
S_0x1236a3480 .scope task, "run_gemm" "run_gemm" 3 97, 3 97 0, S_0x123671870;
 .timescale -9 -12;
E_0x600002f2ba00 .event negedge, v0x600000864360_0;
TD_tb_stress_test.run_gemm ;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008005a0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008005a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000080d560_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000080d560_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600002f2ba00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000080d9e0_0, 0, 1;
    %wait E_0x600002f2a000;
    %wait E_0x600002f2a000;
    %wait E_0x600002f2ba00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000080d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000080cd80_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x60000080cd80_0;
    %cmpi/s 60, 0, 32;
    %jmp/0xz T_5.3, 5;
    %wait E_0x600002f2a000;
    %load/vec4 v0x60000080d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x60000080cd80_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x60000080cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000080cd80_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %delay 30000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000879170, 4;
    %store/vec4 v0x60000080d320_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000879680, 4;
    %store/vec4 v0x60000080d3b0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000879b90, 4;
    %store/vec4 v0x60000080d440_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000087a0a0, 4;
    %store/vec4 v0x60000080d4d0_0, 0, 256;
    %end;
    .scope S_0x123694830;
T_6 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000867e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000867d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000867de0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000867cc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600000867960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000867d50_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x600000867d50_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000867d50_0, 0;
T_6.2 ;
    %load/vec4 v0x6000008605a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000867de0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x600000867de0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000867de0_0, 0;
T_6.5 ;
    %load/vec4 v0x600000866c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000867cc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x600000867cc0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000867cc0_0, 0;
T_6.8 ;
    %load/vec4 v0x600000867b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.13, 9;
    %load/vec4 v0x6000008679f0_0;
    %and;
T_6.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x600000867d50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000867d50_0, 0;
T_6.11 ;
    %load/vec4 v0x600000860750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.16, 9;
    %load/vec4 v0x600000860630_0;
    %and;
T_6.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x600000867de0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000867de0_0, 0;
T_6.14 ;
    %load/vec4 v0x600000866e20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.19, 9;
    %load/vec4 v0x600000866d00_0;
    %and;
T_6.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0x600000867cc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000867cc0_0, 0;
T_6.17 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x123694830;
T_7 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000867e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000008674e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000867690_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000867210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008673c0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000008678d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000867b10_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000860510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000860750_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000866be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000866e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000866f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000867060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000860360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008669a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000866a30_0, 0;
    %fork t_1, S_0x1236921e0;
    %jmp t_0;
    .scope S_0x1236921e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000865710_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600000865710_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600000865710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000867720, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600000865710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000867600, 0, 4;
    %load/vec4 v0x600000865710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000865710_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x123694830;
t_0 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600000867b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x6000008679f0_0;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000867b10_0, 0;
T_7.4 ;
    %load/vec4 v0x600000860750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.9, 9;
    %load/vec4 v0x600000860630_0;
    %and;
T_7.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000860750_0, 0;
T_7.7 ;
    %load/vec4 v0x600000866e20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.12, 9;
    %load/vec4 v0x600000866d00_0;
    %and;
T_7.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000866e20_0, 0;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000866f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008673c0_0, 0;
    %load/vec4 v0x600000860090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
    %jmp T_7.24;
T_7.13 ;
    %load/vec4 v0x600000867f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %load/vec4 v0x600000860000_0;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000867690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000867060_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.25 ;
    %jmp T_7.24;
T_7.14 ;
    %load/vec4 v0x600000867c30_0;
    %assign/vec4 v0x600000867210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008673c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
    %jmp T_7.24;
T_7.15 ;
    %load/vec4 v0x600000867450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %load/vec4 v0x6000008672a0_0;
    %assign/vec4 v0x6000008674e0_0, 0;
    %load/vec4 v0x6000008672a0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000008669a0_0, 0;
    %load/vec4 v0x6000008672a0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600000866a30_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.27 ;
    %jmp T_7.24;
T_7.16 ;
    %load/vec4 v0x6000008669a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000867060_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
    %jmp T_7.39;
T_7.29 ;
    %load/vec4 v0x600000867c30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
    %jmp T_7.39;
T_7.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
    %jmp T_7.39;
T_7.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
    %jmp T_7.39;
T_7.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
    %jmp T_7.39;
T_7.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
    %jmp T_7.39;
T_7.34 ;
    %load/vec4 v0x600000867690_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_7.40, 5;
    %load/vec4 v0x600000867c30_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600000867690_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000867720, 0, 4;
    %load/vec4 v0x6000008674e0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600000867690_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000867600, 0, 4;
    %load/vec4 v0x600000867690_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600000867690_0, 0;
    %load/vec4 v0x600000867c30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
    %jmp T_7.41;
T_7.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000867060_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.41 ;
    %jmp T_7.39;
T_7.35 ;
    %load/vec4 v0x600000867690_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.42, 5;
    %load/vec4 v0x600000867690_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000867600, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.44, 5;
    %load/vec4 v0x600000867690_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000867600, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600000867690_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000867600, 0, 4;
    %load/vec4 v0x600000867690_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000867720, 4;
    %assign/vec4 v0x600000867c30_0, 0;
    %jmp T_7.45;
T_7.44 ;
    %load/vec4 v0x600000867690_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600000867690_0, 0;
    %load/vec4 v0x600000867c30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000867c30_0, 0;
T_7.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
    %jmp T_7.43;
T_7.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000867060_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.43 ;
    %jmp T_7.39;
T_7.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000860360_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
    %jmp T_7.39;
T_7.37 ;
    %load/vec4 v0x6000008667f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000866f40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.46 ;
    %jmp T_7.39;
T_7.39 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.17 ;
    %load/vec4 v0x6000008667f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.48 ;
    %jmp T_7.24;
T_7.18 ;
    %load/vec4 v0x6000008669a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.52, 6;
    %load/vec4 v0x600000867c30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
    %jmp T_7.54;
T_7.50 ;
    %load/vec4 v0x6000008674e0_0;
    %assign/vec4 v0x6000008678d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000867b10_0, 0;
    %load/vec4 v0x6000008679f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.55, 8;
    %load/vec4 v0x600000867c30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.55 ;
    %jmp T_7.54;
T_7.51 ;
    %load/vec4 v0x6000008674e0_0;
    %assign/vec4 v0x600000860510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000860750_0, 0;
    %load/vec4 v0x600000860630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.57, 8;
    %load/vec4 v0x600000867c30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.57 ;
    %jmp T_7.54;
T_7.52 ;
    %load/vec4 v0x6000008674e0_0;
    %assign/vec4 v0x600000866be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000866e20_0, 0;
    %load/vec4 v0x600000866d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.59, 8;
    %load/vec4 v0x600000867c30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.59 ;
    %jmp T_7.54;
T_7.54 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.19 ;
    %load/vec4 v0x600000866a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_7.64, 6;
    %load/vec4 v0x600000867c30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
    %jmp T_7.66;
T_7.61 ;
    %load/vec4 v0x6000008677b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.67, 8;
    %load/vec4 v0x600000867c30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.67 ;
    %jmp T_7.66;
T_7.62 ;
    %load/vec4 v0x6000008603f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.69, 8;
    %load/vec4 v0x600000867c30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.69 ;
    %jmp T_7.66;
T_7.63 ;
    %load/vec4 v0x600000866ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.71, 8;
    %load/vec4 v0x600000867c30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.71 ;
    %jmp T_7.66;
T_7.64 ;
    %load/vec4 v0x6000008667f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.73, 8;
    %load/vec4 v0x600000867c30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.73 ;
    %jmp T_7.66;
T_7.66 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.20 ;
    %load/vec4 v0x6000008601b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000860360_0, 0;
    %load/vec4 v0x600000867c30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.75 ;
    %jmp T_7.24;
T_7.21 ;
    %load/vec4 v0x600000867f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.77, 8;
    %load/vec4 v0x600000860000_0;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000867690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000866f40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.77 ;
    %jmp T_7.24;
T_7.22 ;
    %load/vec4 v0x600000867f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000867060_0, 0;
    %load/vec4 v0x600000860000_0;
    %assign/vec4 v0x600000867c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000867690_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000860090_0, 0;
T_7.79 ;
    %jmp T_7.24;
T_7.24 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x123672fd0;
T_8 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000878990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000860b40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600000878a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000878ab0, 4;
    %assign/vec4 v0x600000860b40_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1236208d0;
T_9 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000878990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000860d80_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x600000860d80_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000860d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000860cf0, 0, 4;
    %load/vec4 v0x600000860d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000860d80_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000860e10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600000878a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000878ab0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000860cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000860d80_0, 0, 32;
T_9.6 ;
    %load/vec4 v0x600000860d80_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_9.7, 5;
    %load/vec4 v0x600000860d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000860cf0, 4;
    %ix/getv/s 3, v0x600000860d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000860cf0, 0, 4;
    %load/vec4 v0x600000860d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000860d80_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000860cf0, 4;
    %assign/vec4 v0x600000860e10_0, 0;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12360bc10;
T_10 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000878990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000861050_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x600000861050_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000861050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000860fc0, 0, 4;
    %load/vec4 v0x600000861050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000861050_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008610e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600000878a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000878ab0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000860fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000861050_0, 0, 32;
T_10.6 ;
    %load/vec4 v0x600000861050_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.7, 5;
    %load/vec4 v0x600000861050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000860fc0, 4;
    %ix/getv/s 3, v0x600000861050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000860fc0, 0, 4;
    %load/vec4 v0x600000861050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000861050_0, 0, 32;
    %jmp T_10.6;
T_10.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000860fc0, 4;
    %assign/vec4 v0x6000008610e0_0, 0;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x123619db0;
T_11 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000878990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000861320_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x600000861320_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000861320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000861290, 0, 4;
    %load/vec4 v0x600000861320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000861320_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008613b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600000878a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000878ab0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000861290, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000861320_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x600000861320_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.7, 5;
    %load/vec4 v0x600000861320_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000861290, 4;
    %ix/getv/s 3, v0x600000861320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000861290, 0, 4;
    %load/vec4 v0x600000861320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000861320_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000861290, 4;
    %assign/vec4 v0x6000008613b0_0, 0;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12360ff40;
T_12 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000861e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000862010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000861950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008618c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000861dd0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600000861b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600000861f80_0;
    %assign/vec4 v0x600000862010_0, 0;
T_12.2 ;
    %load/vec4 v0x600000861b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600000861830_0;
    %assign/vec4 v0x600000861950_0, 0;
    %load/vec4 v0x600000861950_0;
    %assign/vec4 v0x6000008618c0_0, 0;
    %load/vec4 v0x6000008619e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600000861cb0_0;
    %assign/vec4 v0x600000861dd0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600000861d40_0;
    %load/vec4 v0x600000861cb0_0;
    %add;
    %assign/vec4 v0x600000861dd0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x123604b10;
T_13 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x6000008633c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000863570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000862eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000862e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000863330_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000008630f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000008634e0_0;
    %assign/vec4 v0x600000863570_0, 0;
T_13.2 ;
    %load/vec4 v0x600000863060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600000862d90_0;
    %assign/vec4 v0x600000862eb0_0, 0;
    %load/vec4 v0x600000862eb0_0;
    %assign/vec4 v0x600000862e20_0, 0;
    %load/vec4 v0x600000862f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600000863210_0;
    %assign/vec4 v0x600000863330_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000008632a0_0;
    %load/vec4 v0x600000863210_0;
    %add;
    %assign/vec4 v0x600000863330_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x123616100;
T_14 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x60000086c990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000086cb40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000086c480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000086c3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000086c900_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x60000086c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x60000086cab0_0;
    %assign/vec4 v0x60000086cb40_0, 0;
T_14.2 ;
    %load/vec4 v0x60000086c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x60000086c360_0;
    %assign/vec4 v0x60000086c480_0, 0;
    %load/vec4 v0x60000086c480_0;
    %assign/vec4 v0x60000086c3f0_0, 0;
    %load/vec4 v0x60000086c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x60000086c7e0_0;
    %assign/vec4 v0x60000086c900_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x60000086c870_0;
    %load/vec4 v0x60000086c7e0_0;
    %add;
    %assign/vec4 v0x60000086c900_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12369d940;
T_15 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x60000086def0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000086e0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000086d9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000086d950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000086de60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x60000086dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x60000086e010_0;
    %assign/vec4 v0x60000086e0a0_0, 0;
T_15.2 ;
    %load/vec4 v0x60000086db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x60000086d8c0_0;
    %assign/vec4 v0x60000086d9e0_0, 0;
    %load/vec4 v0x60000086d9e0_0;
    %assign/vec4 v0x60000086d950_0, 0;
    %load/vec4 v0x60000086da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x60000086dd40_0;
    %assign/vec4 v0x60000086de60_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x60000086ddd0_0;
    %load/vec4 v0x60000086dd40_0;
    %add;
    %assign/vec4 v0x60000086de60_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1236980f0;
T_16 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x60000086f450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000086f600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000086ef40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000086eeb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000086f3c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x60000086f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x60000086f570_0;
    %assign/vec4 v0x60000086f600_0, 0;
T_16.2 ;
    %load/vec4 v0x60000086f0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x60000086ee20_0;
    %assign/vec4 v0x60000086ef40_0, 0;
    %load/vec4 v0x60000086ef40_0;
    %assign/vec4 v0x60000086eeb0_0, 0;
    %load/vec4 v0x60000086efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x60000086f2a0_0;
    %assign/vec4 v0x60000086f3c0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x60000086f330_0;
    %load/vec4 v0x60000086f2a0_0;
    %add;
    %assign/vec4 v0x60000086f3c0_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x123695aa0;
T_17 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000868a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000868bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000868510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000868480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000868990_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600000868750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600000868b40_0;
    %assign/vec4 v0x600000868bd0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000008686c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000008683f0_0;
    %assign/vec4 v0x600000868510_0, 0;
    %load/vec4 v0x600000868510_0;
    %assign/vec4 v0x600000868480_0, 0;
    %load/vec4 v0x6000008685a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600000868870_0;
    %assign/vec4 v0x600000868990_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600000868900_0;
    %load/vec4 v0x600000868870_0;
    %add;
    %assign/vec4 v0x600000868990_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x123693450;
T_18 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000869f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000086a130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000869a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008699e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000869ef0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600000869cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x60000086a0a0_0;
    %assign/vec4 v0x60000086a130_0, 0;
T_18.2 ;
    %load/vec4 v0x600000869c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600000869950_0;
    %assign/vec4 v0x600000869a70_0, 0;
    %load/vec4 v0x600000869a70_0;
    %assign/vec4 v0x6000008699e0_0, 0;
    %load/vec4 v0x600000869b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600000869dd0_0;
    %assign/vec4 v0x600000869ef0_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600000869e60_0;
    %load/vec4 v0x600000869dd0_0;
    %add;
    %assign/vec4 v0x600000869ef0_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x123690e00;
T_19 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x60000086b4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000086b690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000086afd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000086af40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000086b450_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x60000086b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x60000086b600_0;
    %assign/vec4 v0x60000086b690_0, 0;
T_19.2 ;
    %load/vec4 v0x60000086b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x60000086aeb0_0;
    %assign/vec4 v0x60000086afd0_0, 0;
    %load/vec4 v0x60000086afd0_0;
    %assign/vec4 v0x60000086af40_0, 0;
    %load/vec4 v0x60000086b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x60000086b330_0;
    %assign/vec4 v0x60000086b450_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x60000086b3c0_0;
    %load/vec4 v0x60000086b330_0;
    %add;
    %assign/vec4 v0x60000086b450_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12368bff0;
T_20 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000874ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000874c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008745a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000874510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000874a20_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000008747e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600000874bd0_0;
    %assign/vec4 v0x600000874c60_0, 0;
T_20.2 ;
    %load/vec4 v0x600000874750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600000874480_0;
    %assign/vec4 v0x6000008745a0_0, 0;
    %load/vec4 v0x6000008745a0_0;
    %assign/vec4 v0x600000874510_0, 0;
    %load/vec4 v0x600000874630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600000874900_0;
    %assign/vec4 v0x600000874a20_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600000874990_0;
    %load/vec4 v0x600000874900_0;
    %add;
    %assign/vec4 v0x600000874a20_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1236899a0;
T_21 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000876010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008761c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000875b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000875a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000875f80_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600000875d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600000876130_0;
    %assign/vec4 v0x6000008761c0_0, 0;
T_21.2 ;
    %load/vec4 v0x600000875cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000008759e0_0;
    %assign/vec4 v0x600000875b00_0, 0;
    %load/vec4 v0x600000875b00_0;
    %assign/vec4 v0x600000875a70_0, 0;
    %load/vec4 v0x600000875b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600000875e60_0;
    %assign/vec4 v0x600000875f80_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600000875ef0_0;
    %load/vec4 v0x600000875e60_0;
    %add;
    %assign/vec4 v0x600000875f80_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x123687350;
T_22 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000877570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000877720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000877060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000876fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008774e0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000008772a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600000877690_0;
    %assign/vec4 v0x600000877720_0, 0;
T_22.2 ;
    %load/vec4 v0x600000877210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600000876f40_0;
    %assign/vec4 v0x600000877060_0, 0;
    %load/vec4 v0x600000877060_0;
    %assign/vec4 v0x600000876fd0_0, 0;
    %load/vec4 v0x6000008770f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000008773c0_0;
    %assign/vec4 v0x6000008774e0_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600000877450_0;
    %load/vec4 v0x6000008773c0_0;
    %add;
    %assign/vec4 v0x6000008774e0_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x123684d00;
T_23 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000870b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000870cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000870630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008705a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000870ab0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600000870870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600000870c60_0;
    %assign/vec4 v0x600000870cf0_0, 0;
T_23.2 ;
    %load/vec4 v0x6000008707e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600000870510_0;
    %assign/vec4 v0x600000870630_0, 0;
    %load/vec4 v0x600000870630_0;
    %assign/vec4 v0x6000008705a0_0, 0;
    %load/vec4 v0x6000008706c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600000870990_0;
    %assign/vec4 v0x600000870ab0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600000870a20_0;
    %load/vec4 v0x600000870990_0;
    %add;
    %assign/vec4 v0x600000870ab0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x123682820;
T_24 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x6000008720a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000872250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000871b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000871b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000872010_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600000871dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x6000008721c0_0;
    %assign/vec4 v0x600000872250_0, 0;
T_24.2 ;
    %load/vec4 v0x600000871d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x600000871a70_0;
    %assign/vec4 v0x600000871b90_0, 0;
    %load/vec4 v0x600000871b90_0;
    %assign/vec4 v0x600000871b00_0, 0;
    %load/vec4 v0x600000871c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x600000871ef0_0;
    %assign/vec4 v0x600000872010_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x600000871f80_0;
    %load/vec4 v0x600000871ef0_0;
    %add;
    %assign/vec4 v0x600000872010_0, 0;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1236801d0;
T_25 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000873600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008737b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008730f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000873060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000873570_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600000873330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x600000873720_0;
    %assign/vec4 v0x6000008737b0_0, 0;
T_25.2 ;
    %load/vec4 v0x6000008732a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x600000872fd0_0;
    %assign/vec4 v0x6000008730f0_0, 0;
    %load/vec4 v0x6000008730f0_0;
    %assign/vec4 v0x600000873060_0, 0;
    %load/vec4 v0x600000873180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x600000873450_0;
    %assign/vec4 v0x600000873570_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x6000008734e0_0;
    %load/vec4 v0x600000873450_0;
    %add;
    %assign/vec4 v0x600000873570_0, 0;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12367db80;
T_26 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x60000087cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000087cd80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000087c6c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000087c630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000087cb40_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x60000087c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x60000087ccf0_0;
    %assign/vec4 v0x60000087cd80_0, 0;
T_26.2 ;
    %load/vec4 v0x60000087c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x60000087c5a0_0;
    %assign/vec4 v0x60000087c6c0_0, 0;
    %load/vec4 v0x60000087c6c0_0;
    %assign/vec4 v0x60000087c630_0, 0;
    %load/vec4 v0x60000087c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x60000087ca20_0;
    %assign/vec4 v0x60000087cb40_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x60000087cab0_0;
    %load/vec4 v0x60000087ca20_0;
    %add;
    %assign/vec4 v0x60000087cb40_0, 0;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x123676890;
T_27 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x60000087e130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000087e2e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000087dc20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000087db90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000087e0a0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x60000087de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x60000087e250_0;
    %assign/vec4 v0x60000087e2e0_0, 0;
T_27.2 ;
    %load/vec4 v0x60000087ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x60000087db00_0;
    %assign/vec4 v0x60000087dc20_0, 0;
    %load/vec4 v0x60000087dc20_0;
    %assign/vec4 v0x60000087db90_0, 0;
    %load/vec4 v0x60000087dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x60000087df80_0;
    %assign/vec4 v0x60000087e0a0_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x60000087e010_0;
    %load/vec4 v0x60000087df80_0;
    %add;
    %assign/vec4 v0x60000087e0a0_0, 0;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x123686250;
T_28 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000878990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000860870_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x600000860870_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000860870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008607e0, 0, 4;
    %load/vec4 v0x600000860870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000860870_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x600000878630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008786c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008607e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000860870_0, 0, 32;
T_28.6 ;
    %load/vec4 v0x600000860870_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_28.7, 5;
    %load/vec4 v0x600000860870_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008607e0, 4;
    %ix/getv/s 3, v0x600000860870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008607e0, 0, 4;
    %load/vec4 v0x600000860870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000860870_0, 0, 32;
    %jmp T_28.6;
T_28.7 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1236815b0;
T_29 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000878990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000860990_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x600000860990_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000860990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000860900, 0, 4;
    %load/vec4 v0x600000860990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000860990_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600000878630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008786c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000860900, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000860990_0, 0, 32;
T_29.6 ;
    %load/vec4 v0x600000860990_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.7, 5;
    %load/vec4 v0x600000860990_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000860900, 4;
    %ix/getv/s 3, v0x600000860990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000860900, 0, 4;
    %load/vec4 v0x600000860990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000860990_0, 0, 32;
    %jmp T_29.6;
T_29.7 ;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x12367c910;
T_30 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000878990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000860ab0_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x600000860ab0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000860ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000860a20, 0, 4;
    %load/vec4 v0x600000860ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000860ab0_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x600000878630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008786c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000860a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000860ab0_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x600000860ab0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.7, 5;
    %load/vec4 v0x600000860ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000860a20, 4;
    %ix/getv/s 3, v0x600000860ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000860a20, 0, 4;
    %load/vec4 v0x600000860ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000860ab0_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
T_30.4 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x12368fb90;
T_31 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000878990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000878c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000878360_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x600000878cf0_0;
    %assign/vec4 v0x600000878c60_0, 0;
    %load/vec4 v0x6000008783f0_0;
    %assign/vec4 v0x600000878360_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x12368fb90;
T_32 ;
    %wait E_0x600002f2fa80;
    %load/vec4 v0x600000878c60_0;
    %store/vec4 v0x600000878cf0_0, 0, 3;
    %load/vec4 v0x600000878360_0;
    %store/vec4 v0x6000008783f0_0, 0, 16;
    %load/vec4 v0x600000878c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %jmp T_32.5;
T_32.0 ;
    %load/vec4 v0x600000878bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x600000878ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %store/vec4 v0x600000878cf0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000008783f0_0, 0, 16;
T_32.6 ;
    %jmp T_32.5;
T_32.1 ;
    %load/vec4 v0x600000878ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600000878cf0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000008783f0_0, 0, 16;
T_32.10 ;
    %jmp T_32.5;
T_32.2 ;
    %load/vec4 v0x600000878360_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000008783f0_0, 0, 16;
    %load/vec4 v0x6000008781b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000878360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_32.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600000878cf0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000008783f0_0, 0, 16;
T_32.12 ;
    %jmp T_32.5;
T_32.3 ;
    %load/vec4 v0x600000878360_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000008783f0_0, 0, 16;
    %load/vec4 v0x6000008785a0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600000878360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_32.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600000878cf0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000008783f0_0, 0, 16;
T_32.14 ;
    %jmp T_32.5;
T_32.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600000878cf0_0, 0, 3;
    %jmp T_32.5;
T_32.5 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1236a1620;
T_33 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x1236a1620;
T_34 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x1236a1790;
T_35 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x1236a1790;
T_36 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1236a1900;
T_37 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1236a1900;
T_38 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x1236a1a70;
T_39 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x1236a1a70;
T_40 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x1236a1be0;
T_41 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1236a1be0;
T_42 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x1236a1d50;
T_43 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1236a1d50;
T_44 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1236a1ec0;
T_45 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1236a1ec0;
T_46 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1236a2030;
T_47 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1236a2030;
T_48 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x1236a21a0;
T_49 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1236a21a0;
T_50 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x1236a2310;
T_51 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1236a2310;
T_52 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x1236a2480;
T_53 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x1236a2480;
T_54 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x1236a25f0;
T_55 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x1236a25f0;
T_56 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x1236a2760;
T_57 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1236a2760;
T_58 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x1236a28d0;
T_59 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x1236a28d0;
T_60 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x1236a2a40;
T_61 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_61.9;
T_61.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_61.9;
T_61.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_61.9;
T_61.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_61.9;
T_61.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.11, 8;
T_61.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_61.11, 8;
 ; End of false expr.
    %blend;
T_61.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_61.9;
T_61.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.13, 8;
T_61.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_61.13, 8;
 ; End of false expr.
    %blend;
T_61.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_61.9;
T_61.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_61.9;
T_61.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_61.9;
T_61.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_61.9;
T_61.9 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x1236a2a40;
T_62 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x1236a2bb0;
T_63 ;
    %wait E_0x600002f2ad00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_63.9;
T_63.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_63.9;
T_63.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_63.9;
T_63.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008054d0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_63.9;
T_63.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.11, 8;
T_63.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_63.11, 8;
 ; End of false expr.
    %blend;
T_63.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_63.9;
T_63.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.13, 8;
T_63.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %jmp/0 T_63.13, 8;
 ; End of false expr.
    %blend;
T_63.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_63.9;
T_63.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_63.9;
T_63.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805440, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_63.9;
T_63.7 ;
    %load/vec4 v0x600000805320_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000805560, 4, 0;
    %jmp T_63.9;
T_63.9 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x1236a2bb0;
T_64 ;
    %wait E_0x600002f2acc0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805560, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000804c60_0, 4, 16;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x1236a11a0;
T_65 ;
    %wait E_0x600002f2ac00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008053b0_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000008053b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_65.1, 5;
    %ix/getv/s 4, v0x6000008053b0_0;
    %load/vec4a v0x600000805440, 4;
    %ix/getv/s 4, v0x6000008053b0_0;
    %store/vec4a v0x600000805830, 4, 0;
    %load/vec4 v0x6000008053b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008053b0_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000805ef0_0, 0, 32;
T_65.2 ;
    %load/vec4 v0x600000805ef0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_65.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008053b0_0, 0, 32;
T_65.4 ;
    %load/vec4 v0x6000008053b0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600000805ef0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_65.5, 5;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_65.8, 6;
    %load/vec4 v0x600000805ef0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008053b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000805830, 4;
    %load/vec4 v0x600000805ef0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008053b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000805830, 4, 0;
    %jmp T_65.10;
T_65.6 ;
    %load/vec4 v0x600000805ef0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008053b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000805830, 4;
    %load/vec4 v0x600000805ef0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008053b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000805830, 4;
    %add;
    %load/vec4 v0x600000805ef0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008053b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000805830, 4, 0;
    %jmp T_65.10;
T_65.7 ;
    %load/vec4 v0x600000805ef0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008053b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000805830, 4;
    %load/vec4 v0x600000805ef0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008053b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000805830, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.11, 8;
    %load/vec4 v0x600000805ef0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008053b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000805830, 4;
    %jmp/1 T_65.12, 8;
T_65.11 ; End of true expr.
    %load/vec4 v0x600000805ef0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008053b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000805830, 4;
    %jmp/0 T_65.12, 8;
 ; End of false expr.
    %blend;
T_65.12;
    %load/vec4 v0x600000805ef0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008053b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000805830, 4, 0;
    %jmp T_65.10;
T_65.8 ;
    %load/vec4 v0x600000805ef0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008053b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000805830, 4;
    %load/vec4 v0x600000805ef0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008053b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000805830, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.13, 8;
    %load/vec4 v0x600000805ef0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008053b0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000805830, 4;
    %jmp/1 T_65.14, 8;
T_65.13 ; End of true expr.
    %load/vec4 v0x600000805ef0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008053b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000805830, 4;
    %jmp/0 T_65.14, 8;
 ; End of false expr.
    %blend;
T_65.14;
    %load/vec4 v0x600000805ef0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008053b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000805830, 4, 0;
    %jmp T_65.10;
T_65.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000008053b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008053b0_0, 0, 32;
    %jmp T_65.4;
T_65.5 ;
    %load/vec4 v0x600000805ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000805ef0_0, 0, 32;
    %jmp T_65.2;
T_65.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000805830, 4;
    %store/vec4 v0x6000008057a0_0, 0, 16;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x1236a11a0;
T_66 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x6000008058c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000805f80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000804f30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000805200_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000804bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000805e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000805b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000805170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008060a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000008061c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000806400_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000008065b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000805320_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000805680_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000008050e0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000805e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000805b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000805170_0, 0;
    %load/vec4 v0x600000805f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_66.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_66.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_66.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_66.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000805f80_0, 0;
    %jmp T_66.10;
T_66.2 ;
    %load/vec4 v0x600000804fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.11, 8;
    %load/vec4 v0x600000804d80_0;
    %assign/vec4 v0x600000804f30_0, 0;
    %load/vec4 v0x600000806010_0;
    %assign/vec4 v0x6000008060a0_0, 0;
    %load/vec4 v0x600000806130_0;
    %assign/vec4 v0x6000008061c0_0, 0;
    %load/vec4 v0x6000008062e0_0;
    %assign/vec4 v0x600000806400_0, 0;
    %load/vec4 v0x600000806490_0;
    %assign/vec4 v0x6000008065b0_0, 0;
    %load/vec4 v0x600000805290_0;
    %assign/vec4 v0x600000805320_0, 0;
    %load/vec4 v0x6000008055f0_0;
    %assign/vec4 v0x600000805680_0, 0;
    %load/vec4 v0x600000805050_0;
    %assign/vec4 v0x6000008050e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000805f80_0, 0;
T_66.11 ;
    %jmp T_66.10;
T_66.3 ;
    %load/vec4 v0x6000008050e0_0;
    %assign/vec4 v0x600000805200_0, 0;
    %load/vec4 v0x600000805680_0;
    %assign/vec4 v0x600000804bd0_0, 0;
    %load/vec4 v0x6000008060a0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_66.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_66.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_66.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_66.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_66.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000805f80_0, 0;
    %jmp T_66.19;
T_66.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000805b90_0, 0;
    %load/vec4 v0x600000805680_0;
    %assign/vec4 v0x6000008059e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000805f80_0, 0;
    %jmp T_66.19;
T_66.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000805e60_0, 0;
    %load/vec4 v0x600000805680_0;
    %assign/vec4 v0x6000008059e0_0, 0;
    %load/vec4 v0x600000806370_0;
    %assign/vec4 v0x600000805d40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000805f80_0, 0;
    %jmp T_66.19;
T_66.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000805f80_0, 0;
    %jmp T_66.19;
T_66.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000805f80_0, 0;
    %jmp T_66.19;
T_66.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000805f80_0, 0;
    %jmp T_66.19;
T_66.19 ;
    %pop/vec4 1;
    %jmp T_66.10;
T_66.4 ;
    %load/vec4 v0x600000804c60_0;
    %load/vec4 v0x6000008061c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000806250, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000805f80_0, 0;
    %jmp T_66.10;
T_66.5 ;
    %load/vec4 v0x600000805c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.20, 8;
    %load/vec4 v0x6000008060a0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_66.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600000805f80_0, 0;
    %jmp T_66.23;
T_66.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000805f80_0, 0;
T_66.23 ;
T_66.20 ;
    %jmp T_66.10;
T_66.6 ;
    %load/vec4 v0x600000805a70_0;
    %load/vec4 v0x6000008061c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000806250, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000805f80_0, 0;
    %jmp T_66.10;
T_66.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000008057a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000008061c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000806250, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000805f80_0, 0;
    %jmp T_66.10;
T_66.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000805170_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000805f80_0, 0;
    %jmp T_66.10;
T_66.10 ;
    %pop/vec4 1;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x123696e80;
T_67 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x600000864fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000864e10_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000864ea0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000864630_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000864f30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000008646c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000864ab0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000864d80_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000864900_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000864990_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000864bd0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000864c60_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000864750_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000008650e0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000865440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000865560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000865290_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000085b720_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000085b330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000085b840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000085b450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000085b9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000085b600_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000085c750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000864000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008641b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000085bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008647e0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000865560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000865290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008647e0_0, 0;
    %load/vec4 v0x6000008655f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_67.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_67.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_67.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_67.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_67.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_67.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_67.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_67.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_67.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_67.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_67.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_67.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %jmp T_67.17;
T_67.2 ;
    %load/vec4 v0x6000008645a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.18, 8;
    %load/vec4 v0x600000865680_0;
    %assign/vec4 v0x600000864e10_0, 0;
    %load/vec4 v0x600000864870_0;
    %assign/vec4 v0x600000864900_0, 0;
    %load/vec4 v0x600000864b40_0;
    %assign/vec4 v0x600000864bd0_0, 0;
    %load/vec4 v0x6000008642d0_0;
    %assign/vec4 v0x600000864f30_0, 0;
    %load/vec4 v0x600000864240_0;
    %assign/vec4 v0x6000008646c0_0, 0;
    %load/vec4 v0x600000864a20_0;
    %assign/vec4 v0x600000864ab0_0, 0;
    %load/vec4 v0x600000864cf0_0;
    %assign/vec4 v0x600000864d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
T_67.18 ;
    %jmp T_67.17;
T_67.3 ;
    %load/vec4 v0x600000864900_0;
    %assign/vec4 v0x600000864990_0, 0;
    %load/vec4 v0x600000864bd0_0;
    %assign/vec4 v0x600000864c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000864ea0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000864630_0, 0;
    %load/vec4 v0x600000864e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %jmp T_67.23;
T_67.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %jmp T_67.23;
T_67.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %jmp T_67.23;
T_67.23 ;
    %pop/vec4 1;
    %jmp T_67.17;
T_67.4 ;
    %load/vec4 v0x600000864990_0;
    %assign/vec4 v0x60000085b330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000085b450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000085b600_0, 0;
    %load/vec4 v0x60000085b4e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.26, 9;
    %load/vec4 v0x60000085b600_0;
    %and;
T_67.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000085b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000085bde0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
T_67.24 ;
    %jmp T_67.17;
T_67.5 ;
    %load/vec4 v0x60000085be70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.29, 9;
    %load/vec4 v0x60000085bde0_0;
    %and;
T_67.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.27, 8;
    %load/vec4 v0x60000085bc30_0;
    %assign/vec4 v0x600000864750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000085bde0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
T_67.27 ;
    %jmp T_67.17;
T_67.6 ;
    %load/vec4 v0x600000864c60_0;
    %assign/vec4 v0x6000008650e0_0, 0;
    %load/vec4 v0x600000864750_0;
    %assign/vec4 v0x600000865440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000865560_0, 0;
    %load/vec4 v0x600000865320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
T_67.30 ;
    %jmp T_67.17;
T_67.7 ;
    %load/vec4 v0x600000864c60_0;
    %assign/vec4 v0x6000008650e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000865290_0, 0;
    %load/vec4 v0x600000865320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
T_67.32 ;
    %jmp T_67.17;
T_67.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %jmp T_67.17;
T_67.9 ;
    %load/vec4 v0x600000865170_0;
    %assign/vec4 v0x600000864750_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %jmp T_67.17;
T_67.10 ;
    %load/vec4 v0x600000864990_0;
    %assign/vec4 v0x60000085b720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000085b840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000085b9f0_0, 0;
    %load/vec4 v0x60000085b8d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.36, 9;
    %load/vec4 v0x60000085b9f0_0;
    %and;
T_67.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000085b9f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
T_67.34 ;
    %jmp T_67.17;
T_67.11 ;
    %load/vec4 v0x600000864750_0;
    %assign/vec4 v0x60000085c750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000864000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008641b0_0, 0;
    %load/vec4 v0x600000864090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.39, 9;
    %load/vec4 v0x6000008641b0_0;
    %and;
T_67.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008641b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000864000_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
T_67.37 ;
    %jmp T_67.17;
T_67.12 ;
    %load/vec4 v0x60000085bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
T_67.40 ;
    %jmp T_67.17;
T_67.13 ;
    %load/vec4 v0x600000864630_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600000864630_0, 0;
    %load/vec4 v0x600000864990_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600000864990_0, 0;
    %load/vec4 v0x600000864c60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600000864c60_0, 0;
    %load/vec4 v0x6000008646c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000864630_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_67.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %jmp T_67.43;
T_67.42 ;
    %load/vec4 v0x600000864e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %jmp T_67.47;
T_67.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %jmp T_67.47;
T_67.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %jmp T_67.47;
T_67.47 ;
    %pop/vec4 1;
T_67.43 ;
    %jmp T_67.17;
T_67.14 ;
    %load/vec4 v0x600000864ea0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600000864ea0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000864630_0, 0;
    %load/vec4 v0x600000864f30_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000864ea0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_67.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %jmp T_67.49;
T_67.48 ;
    %load/vec4 v0x600000864900_0;
    %load/vec4 v0x600000864ea0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600000864ab0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600000864990_0, 0;
    %load/vec4 v0x600000864bd0_0;
    %load/vec4 v0x600000864ea0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600000864d80_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600000864c60_0, 0;
    %load/vec4 v0x600000864e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %jmp T_67.53;
T_67.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %jmp T_67.53;
T_67.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %jmp T_67.53;
T_67.53 ;
    %pop/vec4 1;
T_67.49 ;
    %jmp T_67.17;
T_67.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008647e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000008655f0_0, 0;
    %jmp T_67.17;
T_67.17 ;
    %pop/vec4 1;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x123670660;
T_68 ;
    %wait E_0x600002f2a000;
    %load/vec4 v0x6000008793b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600000879320_0;
    %load/vec4 v0x600000878fc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000879170, 0, 4;
T_68.0 ;
    %load/vec4 v0x600000879290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600000878fc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000879170, 4;
    %assign/vec4 v0x600000879200_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x123670660;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008790e0_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000008790e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000008790e0_0;
    %store/vec4a v0x600000879170, 4, 0;
    %load/vec4 v0x6000008790e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008790e0_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x123670940;
T_70 ;
    %wait E_0x600002f2a000;
    %load/vec4 v0x6000008798c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600000879830_0;
    %load/vec4 v0x6000008794d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000879680, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000008797a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000008794d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000879680, 4;
    %assign/vec4 v0x600000879710_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x123670940;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008795f0_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000008795f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000008795f0_0;
    %store/vec4a v0x600000879680, 4, 0;
    %load/vec4 v0x6000008795f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008795f0_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x1236a6ac0;
T_72 ;
    %wait E_0x600002f2a000;
    %load/vec4 v0x600000879dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x600000879d40_0;
    %load/vec4 v0x6000008799e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000879b90, 0, 4;
T_72.0 ;
    %load/vec4 v0x600000879cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x6000008799e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000879b90, 4;
    %assign/vec4 v0x600000879c20_0, 0;
T_72.2 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x1236a6ac0;
T_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000879b00_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600000879b00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_73.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000879b00_0;
    %store/vec4a v0x600000879b90, 4, 0;
    %load/vec4 v0x600000879b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000879b00_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %end;
    .thread T_73;
    .scope S_0x1236a6da0;
T_74 ;
    %wait E_0x600002f2a000;
    %load/vec4 v0x60000087a2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x60000087a250_0;
    %load/vec4 v0x600000879ef0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000087a0a0, 0, 4;
T_74.0 ;
    %load/vec4 v0x60000087a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x600000879ef0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000087a0a0, 4;
    %assign/vec4 v0x60000087a130_0, 0;
T_74.2 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x1236a6da0;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000087a010_0, 0, 32;
T_75.0 ;
    %load/vec4 v0x60000087a010_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_75.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000087a010_0;
    %store/vec4a v0x60000087a0a0, 4, 0;
    %load/vec4 v0x60000087a010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000087a010_0, 0, 32;
    %jmp T_75.0;
T_75.1 ;
    %end;
    .thread T_75;
    .scope S_0x1236a0450;
T_76 ;
    %wait E_0x600002f29ec0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000087a5b0_0, 0, 32;
T_76.0 ;
    %load/vec4 v0x60000087a5b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_76.1, 5;
    %load/vec4 v0x60000087bc30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.2, 8;
    %load/vec4 v0x60000087a9a0_0;
    %pad/u 32;
    %load/vec4 v0x60000087a5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.2;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087bf00_0, 4, 1;
    %load/vec4 v0x60000087b720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.3, 8;
    %load/vec4 v0x60000087a7f0_0;
    %pad/u 32;
    %load/vec4 v0x60000087a5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.3;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087bde0_0, 4, 1;
    %load/vec4 v0x60000087b9f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.4, 8;
    %load/vec4 v0x60000087a910_0;
    %pad/u 32;
    %load/vec4 v0x60000087a5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.4;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087be70_0, 4, 1;
    %load/vec4 v0x600000804480_0;
    %flag_set/vec4 8;
    %jmp/1 T_76.6, 8;
    %load/vec4 v0x6000008042d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_76.6;
    %flag_get/vec4 8;
    %jmp/0 T_76.5, 8;
    %load/vec4 v0x60000087abe0_0;
    %pad/u 32;
    %load/vec4 v0x60000087a5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.5;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x600000804000_0, 4, 1;
    %load/vec4 v0x60000087b210_0;
    %flag_set/vec4 8;
    %jmp/1 T_76.8, 8;
    %load/vec4 v0x60000087b060_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_76.8;
    %flag_get/vec4 8;
    %jmp/0 T_76.7, 8;
    %load/vec4 v0x60000087a6d0_0;
    %pad/u 32;
    %load/vec4 v0x60000087a5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.7;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087bd50_0, 4, 1;
    %load/vec4 v0x60000087a5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000087a5b0_0, 0, 32;
    %jmp T_76.0;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x1236a0450;
T_77 ;
    %wait E_0x600002f29e80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000087a5b0_0, 0, 32;
T_77.0 ;
    %load/vec4 v0x60000087a5b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_77.1, 5;
    %load/vec4 v0x60000087bf00_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087b450_0, 4, 1;
    %load/vec4 v0x60000087bde0_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.2, 8;
    %load/vec4 v0x60000087bf00_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.2;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087b330_0, 4, 1;
    %load/vec4 v0x60000087be70_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.4, 9;
    %load/vec4 v0x60000087bf00_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.3, 8;
    %load/vec4 v0x60000087bde0_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.3;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087b3c0_0, 4, 1;
    %load/vec4 v0x600000804000_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.7, 10;
    %load/vec4 v0x60000087bf00_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.6, 9;
    %load/vec4 v0x60000087bde0_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.5, 8;
    %load/vec4 v0x60000087be70_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.5;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087b4e0_0, 4, 1;
    %load/vec4 v0x60000087bd50_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_77.11, 11;
    %load/vec4 v0x60000087bf00_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.10, 10;
    %load/vec4 v0x60000087bde0_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.9, 9;
    %load/vec4 v0x60000087be70_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.8, 8;
    %load/vec4 v0x600000804000_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.8;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087b2a0_0, 4, 1;
    %load/vec4 v0x60000087b450_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.12, 8;
    %load/vec4 v0x6000008046c0_0;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4a v0x60000087a640, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4a v0x60000087ad00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087ad90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087ab50_0, 4, 1;
    %jmp T_77.13;
T_77.12 ;
    %load/vec4 v0x60000087b330_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.14, 8;
    %load/vec4 v0x6000008045a0_0;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4a v0x60000087a640, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4a v0x60000087ad00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087ad90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087ab50_0, 4, 1;
    %jmp T_77.15;
T_77.14 ;
    %load/vec4 v0x60000087b3c0_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.16, 8;
    %load/vec4 v0x600000804630_0;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4a v0x60000087a640, 4, 0;
    %load/vec4 v0x60000087b960_0;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4a v0x60000087ad00, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087ad90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087ab50_0, 4, 1;
    %jmp T_77.17;
T_77.16 ;
    %load/vec4 v0x60000087b4e0_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.18, 8;
    %load/vec4 v0x600000804750_0;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4a v0x60000087a640, 4, 0;
    %load/vec4 v0x6000008043f0_0;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4a v0x60000087ad00, 4, 0;
    %load/vec4 v0x600000804480_0;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087ad90_0, 4, 1;
    %load/vec4 v0x6000008042d0_0;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087ab50_0, 4, 1;
    %jmp T_77.19;
T_77.18 ;
    %load/vec4 v0x60000087b2a0_0;
    %load/vec4 v0x60000087a5b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.20, 8;
    %load/vec4 v0x600000804510_0;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4a v0x60000087a640, 4, 0;
    %load/vec4 v0x60000087b180_0;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4a v0x60000087ad00, 4, 0;
    %load/vec4 v0x60000087b210_0;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087ad90_0, 4, 1;
    %load/vec4 v0x60000087b060_0;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087ab50_0, 4, 1;
    %jmp T_77.21;
T_77.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4a v0x60000087a640, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4a v0x60000087ad00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087ad90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000087a5b0_0;
    %store/vec4 v0x60000087ab50_0, 4, 1;
T_77.21 ;
T_77.19 ;
T_77.17 ;
T_77.15 ;
T_77.13 ;
    %load/vec4 v0x60000087a5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000087a5b0_0, 0, 32;
    %jmp T_77.0;
T_77.1 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x1236a0450;
T_78 ;
    %wait E_0x600002f2a000;
    %load/vec4 v0x60000087a9a0_0;
    %assign/vec4 v0x60000087aa30_0, 0;
    %load/vec4 v0x60000087a7f0_0;
    %assign/vec4 v0x60000087a880_0, 0;
    %load/vec4 v0x60000087abe0_0;
    %assign/vec4 v0x60000087ac70_0, 0;
    %load/vec4 v0x60000087a6d0_0;
    %assign/vec4 v0x60000087a760_0, 0;
    %jmp T_78;
    .thread T_78;
    .scope S_0x1236a0450;
T_79 ;
    %wait E_0x600002f29e00;
    %load/vec4 v0x60000087aa30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000087aac0, 4;
    %store/vec4 v0x60000087bba0_0, 0, 256;
    %load/vec4 v0x60000087a880_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000087aac0, 4;
    %store/vec4 v0x60000087b690_0, 0, 256;
    %load/vec4 v0x60000087ac70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000087aac0, 4;
    %store/vec4 v0x600000804240_0, 0, 256;
    %load/vec4 v0x60000087a760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000087aac0, 4;
    %store/vec4 v0x60000087afd0_0, 0, 256;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x123670ff0;
T_80 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x6000008022e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000800630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008006c0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x600000800990_0;
    %assign/vec4 v0x6000008006c0_0, 0;
    %load/vec4 v0x600000800990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x600000800870_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000008005a0, 4;
    %assign/vec4 v0x600000800630_0, 0;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x123670ff0;
T_81 ;
    %wait E_0x600002f2a000;
    %load/vec4 v0x600000802010_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_81.3, 10;
    %load/vec4 v0x600000801f80_0;
    %and;
T_81.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0x600000801ef0_0;
    %and;
T_81.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/vec4 v0x600000801e60_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600000801dd0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008005a0, 0, 4;
T_81.0 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x123670ff0;
T_82 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x6000008022e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000802eb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000802e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008073c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000807450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000801950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000807330_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x6000008019e0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600000802eb0_0, 0;
    %load/vec4 v0x6000008010e0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600000802e20_0, 0;
    %load/vec4 v0x6000008019e0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000008073c0_0, 0;
    %load/vec4 v0x6000008073c0_0;
    %assign/vec4 v0x600000807450_0, 0;
    %load/vec4 v0x6000008018c0_0;
    %assign/vec4 v0x600000801950_0, 0;
    %load/vec4 v0x600000800d80_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600000807330_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x123670ff0;
T_83 ;
    %wait E_0x600002f2f180;
    %load/vec4 v0x6000008022e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000008019e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000801170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000801680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000008010e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008018c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000801710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000801200_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000801200_0, 0;
    %load/vec4 v0x600000802640_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_83.5, 10;
    %load/vec4 v0x6000008014d0_0;
    %and;
T_83.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.4, 9;
    %load/vec4 v0x6000008019e0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_83.6, 4;
    %load/vec4 v0x6000008019e0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_83.6;
    %and;
T_83.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x600000801680_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000801680_0, 0;
T_83.2 ;
    %load/vec4 v0x6000008019e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_83.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_83.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_83.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_83.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_83.11, 6;
    %jmp T_83.12;
T_83.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000801710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000801680_0, 0;
    %load/vec4 v0x600000800b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000801710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000008010e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000008019e0_0, 0;
T_83.13 ;
    %jmp T_83.12;
T_83.8 ;
    %load/vec4 v0x600000801cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.15, 8;
    %load/vec4 v0x6000008010e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000008010e0_0, 0;
    %load/vec4 v0x6000008010e0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_83.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008018c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000801170_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000008019e0_0, 0;
T_83.17 ;
T_83.15 ;
    %jmp T_83.12;
T_83.9 ;
    %load/vec4 v0x600000800ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.19, 8;
    %load/vec4 v0x600000801170_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000801170_0, 0;
T_83.19 ;
    %load/vec4 v0x600000802520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000008019e0_0, 0;
T_83.21 ;
    %jmp T_83.12;
T_83.10 ;
    %load/vec4 v0x600000801680_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_83.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000008019e0_0, 0;
T_83.23 ;
    %jmp T_83.12;
T_83.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000801200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000008019e0_0, 0;
    %jmp T_83.12;
T_83.12 ;
    %pop/vec4 1;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x123671870;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000080cc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000080d560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000080d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000080da70_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000080ccf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000080d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000080cea0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000080ce10_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000080d050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000080cf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000080d200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000080c510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000080c2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000080cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000080c750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000080c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000080c870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000080c6c0_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000080c7e0_0, 0, 256;
    %end;
    .thread T_84, $init;
    .scope S_0x123671870;
T_85 ;
    %delay 5000, 0;
    %load/vec4 v0x60000080cc60_0;
    %inv;
    %store/vec4 v0x60000080cc60_0, 0, 1;
    %jmp T_85;
    .thread T_85;
    .scope S_0x123671870;
T_86 ;
    %vpi_call/w 3 139 "$display", "\000" {0 0 0};
    %vpi_call/w 3 140 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 141 "$display", "\342\225\221              STRESS TEST SUITE                             \342\225\221" {0 0 0};
    %vpi_call/w 3 142 "$display", "\342\225\221  Signed, Large Values, Overflow, Sparse, Fixed-Point       \342\225\221" {0 0 0};
    %vpi_call/w 3 143 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000080d710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000080d710_0, 0, 32;
    %vpi_call/w 3 157 "$display", "\000" {0 0 0};
    %vpi_call/w 3 158 "$display", "[TEST %0d] Negative Numbers", v0x60000080d710_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803840_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x6000008038d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008039f0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600000803a80_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x600000803b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803d50_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803de0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000080c000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000080c090_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x60000080c120_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1236a3310;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000802f40_0, 0, 8;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x600000802fd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008030f0_0, 0, 8;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v0x600000803180_0, 0, 8;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v0x600000803210_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008032a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008033c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803450_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000008034e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803570_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803720_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000008037b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1236a31a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1236a3480;
    %join;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 174 "$display", "  C[0] = [%0d, %0d, %0d, %0d]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 175 "$display", "  C[1] = [%0d, %0d, %0d, %0d]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967289, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967286, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967281, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967274, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000080d710_0, 0, 32;
    %vpi_call/w 3 191 "$display", "\000" {0 0 0};
    %vpi_call/w 3 192 "$display", "[TEST %0d] Mixed Positive/Negative", v0x60000080d710_0 {0 0 0};
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0x600000803840_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x6000008038d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008039f0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x600000803a80_0, 0, 8;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x600000803b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803d50_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803de0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000080c000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000080c090_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x60000080c120_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1236a3310;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x600000802f40_0, 0, 8;
    %pushi/vec4 236, 0, 8;
    %store/vec4 v0x600000802fd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008030f0_0, 0, 8;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x600000803180_0, 0, 8;
    %pushi/vec4 216, 0, 8;
    %store/vec4 v0x600000803210_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008032a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008033c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803450_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000008034e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803570_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803720_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000008037b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1236a31a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1236a3480;
    %join;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 208 "$display", "  C[0] = [%0d, %0d, ...]", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 209 "$display", "  C[1] = [%0d, %0d, ...]", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967106, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 220, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294966866, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 500, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000080d710_0, 0, 32;
    %vpi_call/w 3 222 "$display", "\000" {0 0 0};
    %vpi_call/w 3 223 "$display", "[TEST %0d] Large Positive Values (127)", v0x60000080d710_0 {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008038d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008039f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803a80_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803d50_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803de0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000080c000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000080c090_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x60000080c120_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1236a3310;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000802f40_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000802fd0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803060_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000008030f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803180_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803210_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000008032a0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803330_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000008033c0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803450_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000008034e0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803570_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803600_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803690_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803720_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000008037b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1236a31a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1236a3480;
    %join;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 239 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect 16129 each)", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12893, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000080d710_0, 0, 32;
    %vpi_call/w 3 253 "$display", "\000" {0 0 0};
    %vpi_call/w 3 254 "$display", "[TEST %0d] Large Negative Values (-128)", v0x60000080d710_0 {0 0 0};
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008038d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008039f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803a80_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803d50_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803de0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000080c000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000080c090_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x60000080c120_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1236a3310;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000802f40_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000802fd0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803060_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000008030f0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803180_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803210_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000008032a0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803330_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000008033c0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803450_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000008034e0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803570_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803600_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803690_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803720_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000008037b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1236a31a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1236a3480;
    %join;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 270 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect 16384 each)", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 16384, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 16384, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000080d710_0, 0, 32;
    %vpi_call/w 3 282 "$display", "\000" {0 0 0};
    %vpi_call/w 3 283 "$display", "[TEST %0d] Accumulator Stress (4 x 127*127 = 64516)", v0x60000080d710_0 {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803840_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000008038d0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803960_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000008039f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803a80_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803b10_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803ba0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803c30_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803cc0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803d50_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803de0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803e70_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803f00_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x60000080c000_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x60000080c090_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x60000080c120_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1236a3310;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000802f40_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000802fd0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803060_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000008030f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803180_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803210_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000008032a0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803330_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000008033c0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803450_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000008034e0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803570_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803600_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803690_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803720_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000008037b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1236a31a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1236a3480;
    %join;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 299 "$display", "  C[0][0] = %0d (expect 64516)", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x60000080d4d0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 300 "$display", "  C[3][3] = %0d (expect 64516)", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 64516, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d4d0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 64516, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530092891, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000080d710_0, 0, 32;
    %vpi_call/w 3 311 "$display", "\000" {0 0 0};
    %vpi_call/w 3 312 "$display", "[TEST %0d] Mixed Sign Accumulator (127-128+127-128 = -2)", v0x60000080d710_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803840_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000008038d0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803960_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000008039f0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803a80_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803b10_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803ba0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803c30_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803cc0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803d50_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803de0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803e70_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803f00_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x60000080c000_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x60000080c090_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x60000080c120_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1236a3310;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000802f40_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000802fd0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803060_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000008030f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803180_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803210_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000008032a0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803330_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000008033c0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803450_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000008034e0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803570_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803600_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600000803690_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600000803720_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000008037b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1236a31a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1236a3480;
    %join;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 328 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect -2 each)", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967294, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967294, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000080d710_0, 0, 32;
    %vpi_call/w 3 341 "$display", "\000" {0 0 0};
    %vpi_call/w 3 342 "$display", "[TEST %0d] Sparse Diagonal Matrices", v0x60000080d710_0 {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x600000803840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008038d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008039f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803a80_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x600000803b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803d50_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x600000803de0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000080c000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000080c090_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x60000080c120_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1236a3310;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000802f40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000802fd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008030f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803180_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x600000803210_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008032a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008033c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803450_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000008034e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803570_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803720_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x6000008037b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1236a31a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1236a3480;
    %join;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000080d440_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000080d4d0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 358 "$display", "  Diagonal: [%0d, %0d, %0d, %0d] (expect [5, 12, 21, 32])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 360 "$display", "  Off-diag: [%0d, %0d] (expect 0)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 5, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 12, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d440_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 21, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530027355, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12893, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d4d0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530092891, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000080d710_0, 0, 32;
    %vpi_call/w 3 375 "$display", "\000" {0 0 0};
    %vpi_call/w 3 376 "$display", "[TEST %0d] Checkerboard Pattern", v0x60000080d710_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803840_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000008038d0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803960_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000008039f0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000803a80_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803b10_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000803ba0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803c30_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803cc0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000803d50_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803de0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000803e70_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000803f00_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x60000080c000_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x60000080c090_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x60000080c120_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1236a3310;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000802f40_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000802fd0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803060_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000008030f0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000803180_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803210_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000008032a0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803330_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000008033c0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000803450_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000008034e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000803570_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000803600_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600000803690_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000803720_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000008037b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1236a31a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1236a3480;
    %join;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 394 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect [4, -4, 4, -4])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967292, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12893, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 4294967292, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000080d710_0, 0, 32;
    %vpi_call/w 3 411 "$display", "\000" {0 0 0};
    %vpi_call/w 3 412 "$display", "[TEST %0d] Fixed-Point Q4.4 (1.5 * 2.0 = 3.0)", v0x60000080d710_0 {0 0 0};
    %vpi_call/w 3 413 "$display", "  Q4.4 format: 0x18=1.5, 0x20=2.0, 0x28=2.5, 0x30=3.0" {0 0 0};
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x600000803840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008038d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008039f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803a80_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x600000803b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803d50_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x600000803de0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000080c000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000080c090_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x60000080c120_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1236a3310;
    %join;
    %pushi/vec4 24, 0, 8;
    %store/vec4 v0x600000802f40_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x600000802fd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008030f0_0, 0, 8;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x600000803180_0, 0, 8;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x600000803210_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008032a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008033c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803450_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x6000008034e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803570_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803720_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x6000008037b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1236a31a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1236a3480;
    %join;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 430 "$display", "  C[0] = [%0d, %0d] (expect [768, 1024] = [3.0, 4.0] in Q8.8)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 432 "$display", "  C[1] = [%0d, %0d] (expect [1280, 1536] = [5.0, 6.0] in Q8.8)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 768, 0, 32;
    %pushi/vec4 3059792566, 0, 33;
    %concati/vec4 3245667532, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 1024, 0, 32;
    %pushi/vec4 3059792566, 0, 33;
    %concati/vec4 3312776400, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 1280, 0, 32;
    %pushi/vec4 3059923638, 0, 33;
    %concati/vec4 3245667540, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d3b0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 1536, 0, 32;
    %pushi/vec4 3059923638, 0, 33;
    %concati/vec4 3312776408, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000080d710_0, 0, 32;
    %vpi_call/w 3 444 "$display", "\000" {0 0 0};
    %vpi_call/w 3 445 "$display", "[TEST %0d] All Zeros", v0x60000080d710_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008038d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008039f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803a80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803de0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000080c000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000080c090_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60000080c120_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1236a3310;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000802f40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000802fd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008030f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803180_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803210_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008032a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008033c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008034e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803570_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600000803720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000008037b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1236a31a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1236a3480;
    %join;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 451 "$display", "  C[0][0] = %0d (expect 0)", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d320_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %load/vec4 v0x60000080d7a0_0;
    %load/vec4 v0x60000080d4d0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530092891, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x60000085b180_0, 0, 80;
    %store/vec4 v0x60000085b0f0_0, 0, 32;
    %store/vec4 v0x60000085afd0_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x123671430;
    %add;
    %store/vec4 v0x60000080d7a0_0, 0, 32;
    %vpi_call/w 3 458 "$display", "\000" {0 0 0};
    %vpi_call/w 3 459 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 460 "$display", "STRESS TEST SUMMARY: %0d tests, %0d errors", v0x60000080d710_0, v0x60000080d7a0_0 {0 0 0};
    %vpi_call/w 3 461 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %load/vec4 v0x60000080d7a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_86.0, 4;
    %vpi_call/w 3 464 "$display", ">>> ALL STRESS TESTS PASSED! <<<" {0 0 0};
    %jmp T_86.1;
T_86.0 ;
    %vpi_call/w 3 466 "$display", ">>> STRESS TESTS FAILED <<<" {0 0 0};
T_86.1 ;
    %vpi_call/w 3 468 "$finish" {0 0 0};
    %end;
    .thread T_86;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_stress_test.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
