

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s'
================================================================
* Date:           Sun Feb  9 20:34:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.339 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_23_val"   --->   Operation 5 'read' 'weights_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_22_val"   --->   Operation 6 'read' 'weights_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_21_val"   --->   Operation 7 'read' 'weights_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_20_val"   --->   Operation 8 'read' 'weights_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_19_val"   --->   Operation 9 'read' 'weights_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_18_val"   --->   Operation 10 'read' 'weights_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_17_val"   --->   Operation 11 'read' 'weights_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_16_val"   --->   Operation 12 'read' 'weights_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_15_val"   --->   Operation 13 'read' 'weights_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_14_val"   --->   Operation 14 'read' 'weights_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_13_val"   --->   Operation 15 'read' 'weights_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_12_val"   --->   Operation 16 'read' 'weights_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_11_val"   --->   Operation 17 'read' 'weights_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_10_val"   --->   Operation 18 'read' 'weights_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_9_val"   --->   Operation 19 'read' 'weights_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_8_val"   --->   Operation 20 'read' 'weights_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_7_val"   --->   Operation 21 'read' 'weights_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weights_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_6_val"   --->   Operation 22 'read' 'weights_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weights_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_5_val"   --->   Operation 23 'read' 'weights_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weights_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_4_val"   --->   Operation 24 'read' 'weights_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_3_val"   --->   Operation 25 'read' 'weights_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weights_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_2_val"   --->   Operation 26 'read' 'weights_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weights_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_1_val"   --->   Operation 27 'read' 'weights_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weights_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_0_val"   --->   Operation 28 'read' 'weights_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_15_val"   --->   Operation 29 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_14_val"   --->   Operation 30 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_13_val"   --->   Operation 31 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_12_val"   --->   Operation 32 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_11_val"   --->   Operation 33 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_10_val"   --->   Operation 34 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_9_val"   --->   Operation 35 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_8_val"   --->   Operation 36 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_7_val"   --->   Operation 37 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_6_val"   --->   Operation 38 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_5_val"   --->   Operation 39 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_4_val"   --->   Operation 40 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_3_val"   --->   Operation 41 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_2_val"   --->   Operation 42 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_1_val"   --->   Operation 43 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_0_val"   --->   Operation 44 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.58ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i4, i4 0, i13 %data_0_val_read, i4 1, i13 %data_1_val_read, i4 2, i13 %data_2_val_read, i4 3, i13 %data_3_val_read, i4 4, i13 %data_4_val_read, i4 5, i13 %data_5_val_read, i4 6, i13 %data_6_val_read, i4 7, i13 %data_7_val_read, i4 8, i13 %data_8_val_read, i4 9, i13 %data_9_val_read, i4 10, i13 %data_10_val_read, i4 11, i13 %data_11_val_read, i4 12, i13 %data_12_val_read, i13 0, i4 %idx_read"   --->   Operation 45 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln73_82 = sext i13 %weights_0_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'sext' 'sext_ln73_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_82" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_8040 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'bitselect' 'tmp_8040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_8041 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'bitselect' 'tmp_8041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_502)   --->   "%tmp_8042 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'bitselect' 'tmp_8042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_8040, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_8041" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_8043 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitselect' 'tmp_8043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_502)   --->   "%xor_ln42 = xor i1 %tmp_8043, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_502 = and i1 %tmp_8042, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'and' 'and_ln42_502' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.57ns)   --->   "%icmp_ln42_286 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'icmp' 'icmp_ln42_286' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.70ns)   --->   "%icmp_ln42_287 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'icmp' 'icmp_ln42_287' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.70ns)   --->   "%icmp_ln42_288 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'icmp' 'icmp_ln42_288' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_505)   --->   "%select_ln42 = select i1 %and_ln42_502, i1 %icmp_ln42_287, i1 %icmp_ln42_288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_506)   --->   "%tmp_8044 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'bitselect' 'tmp_8044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_506)   --->   "%xor_ln42_381 = xor i1 %tmp_8044, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'xor' 'xor_ln42_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_506)   --->   "%and_ln42_503 = and i1 %icmp_ln42_286, i1 %xor_ln42_381" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'and' 'and_ln42_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_506)   --->   "%select_ln42_286 = select i1 %and_ln42_502, i1 %and_ln42_503, i1 %icmp_ln42_287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'select' 'select_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_505)   --->   "%xor_ln42_286 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'xor' 'xor_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_505)   --->   "%or_ln42_214 = or i1 %tmp_8043, i1 %xor_ln42_286" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'or' 'or_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_505)   --->   "%xor_ln42_287 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'xor' 'xor_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_505 = and i1 %or_ln42_214, i1 %xor_ln42_287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'and' 'and_ln42_505' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_506 = and i1 %tmp_8043, i1 %select_ln42_286" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'and' 'and_ln42_506' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln73_83 = sext i13 %weights_1_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'sext' 'sext_ln73_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.89ns)   --->   "%mul_ln73_70 = mul i26 %sext_ln73, i26 %sext_ln73_83" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'mul' 'mul_ln73_70' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_8045 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_70, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitselect' 'tmp_8045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_70, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%tmp_8046 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_70, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'bitselect' 'tmp_8046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%tmp_8047 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_70, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_8047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln42_93 = trunc i26 %mul_ln73_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'trunc' 'trunc_ln42_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.70ns)   --->   "%icmp_ln42_289 = icmp_ne  i8 %trunc_ln42_93, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'icmp' 'icmp_ln42_289' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_509)   --->   "%tmp_8048 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_70, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'bitselect' 'tmp_8048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%or_ln42_216 = or i1 %tmp_8046, i1 %icmp_ln42_289" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'or' 'or_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%and_ln42_508 = and i1 %or_ln42_216, i1 %tmp_8047" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'and' 'and_ln42_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_70)   --->   "%zext_ln42_70 = zext i1 %and_ln42_508" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'zext' 'zext_ln42_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_70 = add i13 %trunc_ln42_s, i13 %zext_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'add' 'add_ln42_70' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_8049 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_70, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'bitselect' 'tmp_8049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_509)   --->   "%xor_ln42_289 = xor i1 %tmp_8049, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'xor' 'xor_ln42_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_509 = and i1 %tmp_8048, i1 %xor_ln42_289" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'and' 'and_ln42_509' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2963 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_70, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'partselect' 'tmp_2963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.57ns)   --->   "%icmp_ln42_290 = icmp_eq  i3 %tmp_2963, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'icmp' 'icmp_ln42_290' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_2964 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_70, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'partselect' 'tmp_2964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.70ns)   --->   "%icmp_ln42_291 = icmp_eq  i4 %tmp_2964, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'icmp' 'icmp_ln42_291' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.70ns)   --->   "%icmp_ln42_292 = icmp_eq  i4 %tmp_2964, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'icmp' 'icmp_ln42_292' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_512)   --->   "%select_ln42_289 = select i1 %and_ln42_509, i1 %icmp_ln42_291, i1 %icmp_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'select' 'select_ln42_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_513)   --->   "%tmp_8050 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_70, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'bitselect' 'tmp_8050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_513)   --->   "%xor_ln42_382 = xor i1 %tmp_8050, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'xor' 'xor_ln42_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_513)   --->   "%and_ln42_510 = and i1 %icmp_ln42_290, i1 %xor_ln42_382" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'and' 'and_ln42_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_513)   --->   "%select_ln42_290 = select i1 %and_ln42_509, i1 %and_ln42_510, i1 %icmp_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'select' 'select_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_512)   --->   "%xor_ln42_290 = xor i1 %select_ln42_289, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'xor' 'xor_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_512)   --->   "%or_ln42_217 = or i1 %tmp_8049, i1 %xor_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'or' 'or_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_512)   --->   "%xor_ln42_291 = xor i1 %tmp_8045, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'xor' 'xor_ln42_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_512 = and i1 %or_ln42_217, i1 %xor_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'and' 'and_ln42_512' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_513 = and i1 %tmp_8049, i1 %select_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'and' 'and_ln42_513' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln73_84 = sext i13 %weights_2_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'sext' 'sext_ln73_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.89ns)   --->   "%mul_ln73_71 = mul i26 %sext_ln73, i26 %sext_ln73_84" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'mul' 'mul_ln73_71' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_8051 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_71, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'bitselect' 'tmp_8051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%trunc_ln42_67 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_71, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'partselect' 'trunc_ln42_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%tmp_8052 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_71, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'bitselect' 'tmp_8052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%tmp_8053 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_71, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'bitselect' 'tmp_8053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln42_94 = trunc i26 %mul_ln73_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'trunc' 'trunc_ln42_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.70ns)   --->   "%icmp_ln42_293 = icmp_ne  i8 %trunc_ln42_94, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'icmp' 'icmp_ln42_293' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_516)   --->   "%tmp_8054 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_71, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'bitselect' 'tmp_8054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%or_ln42_219 = or i1 %tmp_8052, i1 %icmp_ln42_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'or' 'or_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%and_ln42_515 = and i1 %or_ln42_219, i1 %tmp_8053" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'and' 'and_ln42_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_71)   --->   "%zext_ln42_71 = zext i1 %and_ln42_515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'zext' 'zext_ln42_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_71 = add i13 %trunc_ln42_67, i13 %zext_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'add' 'add_ln42_71' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_8055 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_71, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'bitselect' 'tmp_8055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_516)   --->   "%xor_ln42_293 = xor i1 %tmp_8055, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'xor' 'xor_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_516 = and i1 %tmp_8054, i1 %xor_ln42_293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'and' 'and_ln42_516' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_2965 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_71, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'partselect' 'tmp_2965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.57ns)   --->   "%icmp_ln42_294 = icmp_eq  i3 %tmp_2965, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'icmp' 'icmp_ln42_294' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_2966 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_71, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'partselect' 'tmp_2966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.70ns)   --->   "%icmp_ln42_295 = icmp_eq  i4 %tmp_2966, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'icmp' 'icmp_ln42_295' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.70ns)   --->   "%icmp_ln42_296 = icmp_eq  i4 %tmp_2966, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'icmp' 'icmp_ln42_296' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_519)   --->   "%select_ln42_293 = select i1 %and_ln42_516, i1 %icmp_ln42_295, i1 %icmp_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'select' 'select_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_520)   --->   "%tmp_8056 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_71, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'bitselect' 'tmp_8056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_520)   --->   "%xor_ln42_383 = xor i1 %tmp_8056, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'xor' 'xor_ln42_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_520)   --->   "%and_ln42_517 = and i1 %icmp_ln42_294, i1 %xor_ln42_383" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'and' 'and_ln42_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_520)   --->   "%select_ln42_294 = select i1 %and_ln42_516, i1 %and_ln42_517, i1 %icmp_ln42_295" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'select' 'select_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_519)   --->   "%xor_ln42_294 = xor i1 %select_ln42_293, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'xor' 'xor_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_519)   --->   "%or_ln42_220 = or i1 %tmp_8055, i1 %xor_ln42_294" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'or' 'or_ln42_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_519)   --->   "%xor_ln42_295 = xor i1 %tmp_8051, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'xor' 'xor_ln42_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_519 = and i1 %or_ln42_220, i1 %xor_ln42_295" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'and' 'and_ln42_519' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_520 = and i1 %tmp_8055, i1 %select_ln42_294" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'and' 'and_ln42_520' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln73_85 = sext i13 %weights_3_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'sext' 'sext_ln73_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.89ns)   --->   "%mul_ln73_72 = mul i26 %sext_ln73, i26 %sext_ln73_85" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'mul' 'mul_ln73_72' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_8057 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_72, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_8057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%trunc_ln42_68 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_72, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'partselect' 'trunc_ln42_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%tmp_8058 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_72, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'bitselect' 'tmp_8058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%tmp_8059 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_72, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'bitselect' 'tmp_8059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln42_95 = trunc i26 %mul_ln73_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'trunc' 'trunc_ln42_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.70ns)   --->   "%icmp_ln42_297 = icmp_ne  i8 %trunc_ln42_95, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'icmp' 'icmp_ln42_297' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_523)   --->   "%tmp_8060 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_72, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'bitselect' 'tmp_8060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%or_ln42_222 = or i1 %tmp_8058, i1 %icmp_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'or' 'or_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%and_ln42_522 = and i1 %or_ln42_222, i1 %tmp_8059" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'and' 'and_ln42_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_72)   --->   "%zext_ln42_72 = zext i1 %and_ln42_522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'zext' 'zext_ln42_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_72 = add i13 %trunc_ln42_68, i13 %zext_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'add' 'add_ln42_72' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_8061 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_72, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'bitselect' 'tmp_8061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_523)   --->   "%xor_ln42_297 = xor i1 %tmp_8061, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'xor' 'xor_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_523 = and i1 %tmp_8060, i1 %xor_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'and' 'and_ln42_523' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_2967 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_72, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'tmp_2967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.57ns)   --->   "%icmp_ln42_298 = icmp_eq  i3 %tmp_2967, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_298' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_2968 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_72, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'partselect' 'tmp_2968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.70ns)   --->   "%icmp_ln42_299 = icmp_eq  i4 %tmp_2968, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'icmp' 'icmp_ln42_299' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.70ns)   --->   "%icmp_ln42_300 = icmp_eq  i4 %tmp_2968, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'icmp' 'icmp_ln42_300' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_526)   --->   "%select_ln42_297 = select i1 %and_ln42_523, i1 %icmp_ln42_299, i1 %icmp_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'select' 'select_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_527)   --->   "%tmp_8062 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_72, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'bitselect' 'tmp_8062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_527)   --->   "%xor_ln42_384 = xor i1 %tmp_8062, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'xor' 'xor_ln42_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_527)   --->   "%and_ln42_524 = and i1 %icmp_ln42_298, i1 %xor_ln42_384" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'and' 'and_ln42_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_527)   --->   "%select_ln42_298 = select i1 %and_ln42_523, i1 %and_ln42_524, i1 %icmp_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'select' 'select_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_526)   --->   "%xor_ln42_298 = xor i1 %select_ln42_297, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'xor' 'xor_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_526)   --->   "%or_ln42_223 = or i1 %tmp_8061, i1 %xor_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'or' 'or_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_526)   --->   "%xor_ln42_299 = xor i1 %tmp_8057, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'xor' 'xor_ln42_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_526 = and i1 %or_ln42_223, i1 %xor_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'and' 'and_ln42_526' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_527 = and i1 %tmp_8061, i1 %select_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'and' 'and_ln42_527' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln73_86 = sext i13 %weights_4_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'sext' 'sext_ln73_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.89ns)   --->   "%mul_ln73_73 = mul i26 %sext_ln73, i26 %sext_ln73_86" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'mul' 'mul_ln73_73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_8063 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'bitselect' 'tmp_8063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%trunc_ln42_69 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'partselect' 'trunc_ln42_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%tmp_8064 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'bitselect' 'tmp_8064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%tmp_8065 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'bitselect' 'tmp_8065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln42_96 = trunc i26 %mul_ln73_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'trunc' 'trunc_ln42_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.70ns)   --->   "%icmp_ln42_301 = icmp_ne  i8 %trunc_ln42_96, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'icmp' 'icmp_ln42_301' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_530)   --->   "%tmp_8066 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'bitselect' 'tmp_8066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%or_ln42_225 = or i1 %tmp_8064, i1 %icmp_ln42_301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'or' 'or_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%and_ln42_529 = and i1 %or_ln42_225, i1 %tmp_8065" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'and' 'and_ln42_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_73)   --->   "%zext_ln42_73 = zext i1 %and_ln42_529" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'zext' 'zext_ln42_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_73 = add i13 %trunc_ln42_69, i13 %zext_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'add' 'add_ln42_73' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_8067 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_73, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'bitselect' 'tmp_8067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_530)   --->   "%xor_ln42_301 = xor i1 %tmp_8067, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'xor' 'xor_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_530 = and i1 %tmp_8066, i1 %xor_ln42_301" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'and' 'and_ln42_530' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_2969 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'partselect' 'tmp_2969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.57ns)   --->   "%icmp_ln42_302 = icmp_eq  i3 %tmp_2969, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'icmp' 'icmp_ln42_302' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_2970 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'partselect' 'tmp_2970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.70ns)   --->   "%icmp_ln42_303 = icmp_eq  i4 %tmp_2970, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'icmp' 'icmp_ln42_303' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.70ns)   --->   "%icmp_ln42_304 = icmp_eq  i4 %tmp_2970, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'icmp' 'icmp_ln42_304' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_533)   --->   "%select_ln42_301 = select i1 %and_ln42_530, i1 %icmp_ln42_303, i1 %icmp_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'select' 'select_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_534)   --->   "%tmp_8068 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'bitselect' 'tmp_8068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_534)   --->   "%xor_ln42_385 = xor i1 %tmp_8068, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'xor' 'xor_ln42_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_534)   --->   "%and_ln42_531 = and i1 %icmp_ln42_302, i1 %xor_ln42_385" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'and' 'and_ln42_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_534)   --->   "%select_ln42_302 = select i1 %and_ln42_530, i1 %and_ln42_531, i1 %icmp_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'select' 'select_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_533)   --->   "%xor_ln42_302 = xor i1 %select_ln42_301, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'xor' 'xor_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_533)   --->   "%or_ln42_226 = or i1 %tmp_8067, i1 %xor_ln42_302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'or' 'or_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_533)   --->   "%xor_ln42_303 = xor i1 %tmp_8063, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'xor' 'xor_ln42_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_533 = and i1 %or_ln42_226, i1 %xor_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'and' 'and_ln42_533' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_534 = and i1 %tmp_8067, i1 %select_ln42_302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'and' 'and_ln42_534' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln73_87 = sext i13 %weights_5_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'sext' 'sext_ln73_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (1.89ns)   --->   "%mul_ln73_74 = mul i26 %sext_ln73, i26 %sext_ln73_87" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'mul' 'mul_ln73_74' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_8069 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_74, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'bitselect' 'tmp_8069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%trunc_ln42_70 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_74, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'partselect' 'trunc_ln42_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%tmp_8070 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_74, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'bitselect' 'tmp_8070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%tmp_8071 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_74, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'bitselect' 'tmp_8071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln42_97 = trunc i26 %mul_ln73_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'trunc' 'trunc_ln42_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.70ns)   --->   "%icmp_ln42_305 = icmp_ne  i8 %trunc_ln42_97, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'icmp' 'icmp_ln42_305' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_537)   --->   "%tmp_8072 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_74, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'bitselect' 'tmp_8072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%or_ln42_228 = or i1 %tmp_8070, i1 %icmp_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'or' 'or_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%and_ln42_536 = and i1 %or_ln42_228, i1 %tmp_8071" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'and' 'and_ln42_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_74)   --->   "%zext_ln42_74 = zext i1 %and_ln42_536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'zext' 'zext_ln42_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_74 = add i13 %trunc_ln42_70, i13 %zext_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'add' 'add_ln42_74' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_8073 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_74, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'bitselect' 'tmp_8073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_537)   --->   "%xor_ln42_305 = xor i1 %tmp_8073, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'xor' 'xor_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_537 = and i1 %tmp_8072, i1 %xor_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'and' 'and_ln42_537' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_2971 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_74, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'partselect' 'tmp_2971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.57ns)   --->   "%icmp_ln42_306 = icmp_eq  i3 %tmp_2971, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'icmp' 'icmp_ln42_306' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_2972 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_74, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'partselect' 'tmp_2972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.70ns)   --->   "%icmp_ln42_307 = icmp_eq  i4 %tmp_2972, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'icmp' 'icmp_ln42_307' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_308 = icmp_eq  i4 %tmp_2972, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_308' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_540)   --->   "%select_ln42_305 = select i1 %and_ln42_537, i1 %icmp_ln42_307, i1 %icmp_ln42_308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'select' 'select_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_541)   --->   "%tmp_8074 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_74, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'bitselect' 'tmp_8074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_541)   --->   "%xor_ln42_386 = xor i1 %tmp_8074, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'xor' 'xor_ln42_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_541)   --->   "%and_ln42_538 = and i1 %icmp_ln42_306, i1 %xor_ln42_386" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'and' 'and_ln42_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_541)   --->   "%select_ln42_306 = select i1 %and_ln42_537, i1 %and_ln42_538, i1 %icmp_ln42_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'select' 'select_ln42_306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_540)   --->   "%xor_ln42_306 = xor i1 %select_ln42_305, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'xor' 'xor_ln42_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_540)   --->   "%or_ln42_229 = or i1 %tmp_8073, i1 %xor_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'or' 'or_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_540)   --->   "%xor_ln42_307 = xor i1 %tmp_8069, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'xor' 'xor_ln42_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_540 = and i1 %or_ln42_229, i1 %xor_ln42_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'and' 'and_ln42_540' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_541 = and i1 %tmp_8073, i1 %select_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'and' 'and_ln42_541' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.58ns)   --->   "%a_10 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i4, i4 0, i13 %data_1_val_read, i4 1, i13 %data_2_val_read, i4 2, i13 %data_3_val_read, i4 3, i13 %data_4_val_read, i4 4, i13 %data_5_val_read, i4 5, i13 %data_6_val_read, i4 6, i13 %data_7_val_read, i4 7, i13 %data_8_val_read, i4 8, i13 %data_9_val_read, i4 9, i13 %data_10_val_read, i4 10, i13 %data_11_val_read, i4 11, i13 %data_12_val_read, i4 12, i13 %data_13_val_read, i13 0, i4 %idx_read"   --->   Operation 233 'sparsemux' 'a_10' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln73_88 = sext i13 %a_10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'sext' 'sext_ln73_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln73_89 = sext i13 %weights_6_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'sext' 'sext_ln73_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.89ns)   --->   "%mul_ln73_75 = mul i26 %sext_ln73_88, i26 %sext_ln73_89" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'mul' 'mul_ln73_75' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_8075 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_75, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'bitselect' 'tmp_8075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%trunc_ln42_71 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_75, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'partselect' 'trunc_ln42_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%tmp_8076 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_75, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'bitselect' 'tmp_8076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%tmp_8077 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_75, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'bitselect' 'tmp_8077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln42_98 = trunc i26 %mul_ln73_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'trunc' 'trunc_ln42_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.70ns)   --->   "%icmp_ln42_309 = icmp_ne  i8 %trunc_ln42_98, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'icmp' 'icmp_ln42_309' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_544)   --->   "%tmp_8078 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_75, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'bitselect' 'tmp_8078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%or_ln42_231 = or i1 %tmp_8076, i1 %icmp_ln42_309" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'or' 'or_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%and_ln42_543 = and i1 %or_ln42_231, i1 %tmp_8077" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'and' 'and_ln42_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_75)   --->   "%zext_ln42_75 = zext i1 %and_ln42_543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'zext' 'zext_ln42_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_75 = add i13 %trunc_ln42_71, i13 %zext_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'add' 'add_ln42_75' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_8079 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_75, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'bitselect' 'tmp_8079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_544)   --->   "%xor_ln42_309 = xor i1 %tmp_8079, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'xor' 'xor_ln42_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_544 = and i1 %tmp_8078, i1 %xor_ln42_309" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'and' 'and_ln42_544' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_2973 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_75, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'partselect' 'tmp_2973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.57ns)   --->   "%icmp_ln42_310 = icmp_eq  i3 %tmp_2973, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'icmp' 'icmp_ln42_310' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_2974 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_75, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'partselect' 'tmp_2974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.70ns)   --->   "%icmp_ln42_311 = icmp_eq  i4 %tmp_2974, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'icmp' 'icmp_ln42_311' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.70ns)   --->   "%icmp_ln42_312 = icmp_eq  i4 %tmp_2974, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'icmp' 'icmp_ln42_312' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_547)   --->   "%select_ln42_309 = select i1 %and_ln42_544, i1 %icmp_ln42_311, i1 %icmp_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'select' 'select_ln42_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_548)   --->   "%tmp_8080 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_75, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'bitselect' 'tmp_8080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_548)   --->   "%xor_ln42_387 = xor i1 %tmp_8080, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'xor' 'xor_ln42_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_548)   --->   "%and_ln42_545 = and i1 %icmp_ln42_310, i1 %xor_ln42_387" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'and' 'and_ln42_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_548)   --->   "%select_ln42_310 = select i1 %and_ln42_544, i1 %and_ln42_545, i1 %icmp_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'select' 'select_ln42_310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_547)   --->   "%xor_ln42_310 = xor i1 %select_ln42_309, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'xor' 'xor_ln42_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_547)   --->   "%or_ln42_232 = or i1 %tmp_8079, i1 %xor_ln42_310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'or' 'or_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_547)   --->   "%xor_ln42_311 = xor i1 %tmp_8075, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'xor' 'xor_ln42_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_547 = and i1 %or_ln42_232, i1 %xor_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'and' 'and_ln42_547' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_548 = and i1 %tmp_8079, i1 %select_ln42_310" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'and' 'and_ln42_548' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln73_90 = sext i13 %weights_7_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'sext' 'sext_ln73_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (1.89ns)   --->   "%mul_ln73_76 = mul i26 %sext_ln73_88, i26 %sext_ln73_90" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'mul' 'mul_ln73_76' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_8081 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_76, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'bitselect' 'tmp_8081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%trunc_ln42_72 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_76, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'partselect' 'trunc_ln42_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%tmp_8082 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_76, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'bitselect' 'tmp_8082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%tmp_8083 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_76, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_8083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln42_99 = trunc i26 %mul_ln73_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'trunc' 'trunc_ln42_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.70ns)   --->   "%icmp_ln42_313 = icmp_ne  i8 %trunc_ln42_99, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'icmp' 'icmp_ln42_313' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_551)   --->   "%tmp_8084 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_76, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'bitselect' 'tmp_8084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%or_ln42_234 = or i1 %tmp_8082, i1 %icmp_ln42_313" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'or' 'or_ln42_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%and_ln42_550 = and i1 %or_ln42_234, i1 %tmp_8083" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_76)   --->   "%zext_ln42_76 = zext i1 %and_ln42_550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'zext' 'zext_ln42_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_76 = add i13 %trunc_ln42_72, i13 %zext_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'add' 'add_ln42_76' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_8085 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_76, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'bitselect' 'tmp_8085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_551)   --->   "%xor_ln42_313 = xor i1 %tmp_8085, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_551 = and i1 %tmp_8084, i1 %xor_ln42_313" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'and' 'and_ln42_551' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_2975 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_76, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'partselect' 'tmp_2975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.57ns)   --->   "%icmp_ln42_314 = icmp_eq  i3 %tmp_2975, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'icmp' 'icmp_ln42_314' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_2976 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_76, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'partselect' 'tmp_2976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.70ns)   --->   "%icmp_ln42_315 = icmp_eq  i4 %tmp_2976, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'icmp' 'icmp_ln42_315' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.70ns)   --->   "%icmp_ln42_316 = icmp_eq  i4 %tmp_2976, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'icmp' 'icmp_ln42_316' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_554)   --->   "%select_ln42_313 = select i1 %and_ln42_551, i1 %icmp_ln42_315, i1 %icmp_ln42_316" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'select' 'select_ln42_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_555)   --->   "%tmp_8086 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_76, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'bitselect' 'tmp_8086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_555)   --->   "%xor_ln42_388 = xor i1 %tmp_8086, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'xor' 'xor_ln42_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_555)   --->   "%and_ln42_552 = and i1 %icmp_ln42_314, i1 %xor_ln42_388" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'and' 'and_ln42_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_555)   --->   "%select_ln42_314 = select i1 %and_ln42_551, i1 %and_ln42_552, i1 %icmp_ln42_315" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'select' 'select_ln42_314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_554)   --->   "%xor_ln42_314 = xor i1 %select_ln42_313, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'xor' 'xor_ln42_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_554)   --->   "%or_ln42_235 = or i1 %tmp_8085, i1 %xor_ln42_314" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'or' 'or_ln42_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_554)   --->   "%xor_ln42_315 = xor i1 %tmp_8081, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'xor' 'xor_ln42_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_554 = and i1 %or_ln42_235, i1 %xor_ln42_315" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'and' 'and_ln42_554' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_555 = and i1 %tmp_8085, i1 %select_ln42_314" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'and' 'and_ln42_555' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln73_91 = sext i13 %weights_8_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'sext' 'sext_ln73_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (1.89ns)   --->   "%mul_ln73_77 = mul i26 %sext_ln73_88, i26 %sext_ln73_91" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'mul' 'mul_ln73_77' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_8087 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_77, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'bitselect' 'tmp_8087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%trunc_ln42_73 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_77, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'partselect' 'trunc_ln42_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%tmp_8088 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_77, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'bitselect' 'tmp_8088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%tmp_8089 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_77, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'bitselect' 'tmp_8089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln42_100 = trunc i26 %mul_ln73_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'trunc' 'trunc_ln42_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.70ns)   --->   "%icmp_ln42_317 = icmp_ne  i8 %trunc_ln42_100, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'icmp' 'icmp_ln42_317' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_558)   --->   "%tmp_8090 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_77, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'bitselect' 'tmp_8090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%or_ln42_237 = or i1 %tmp_8088, i1 %icmp_ln42_317" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'or' 'or_ln42_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%and_ln42_557 = and i1 %or_ln42_237, i1 %tmp_8089" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_77)   --->   "%zext_ln42_77 = zext i1 %and_ln42_557" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'zext' 'zext_ln42_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_77 = add i13 %trunc_ln42_73, i13 %zext_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'add' 'add_ln42_77' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_8091 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_77, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'bitselect' 'tmp_8091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_558)   --->   "%xor_ln42_317 = xor i1 %tmp_8091, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'xor' 'xor_ln42_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_558 = and i1 %tmp_8090, i1 %xor_ln42_317" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'and' 'and_ln42_558' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_2977 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_77, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'partselect' 'tmp_2977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.57ns)   --->   "%icmp_ln42_318 = icmp_eq  i3 %tmp_2977, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'icmp' 'icmp_ln42_318' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_2978 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_77, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'partselect' 'tmp_2978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.70ns)   --->   "%icmp_ln42_319 = icmp_eq  i4 %tmp_2978, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'icmp' 'icmp_ln42_319' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.70ns)   --->   "%icmp_ln42_320 = icmp_eq  i4 %tmp_2978, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'icmp' 'icmp_ln42_320' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_561)   --->   "%select_ln42_317 = select i1 %and_ln42_558, i1 %icmp_ln42_319, i1 %icmp_ln42_320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'select' 'select_ln42_317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_562)   --->   "%tmp_8092 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_77, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'bitselect' 'tmp_8092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_562)   --->   "%xor_ln42_389 = xor i1 %tmp_8092, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'xor' 'xor_ln42_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_562)   --->   "%and_ln42_559 = and i1 %icmp_ln42_318, i1 %xor_ln42_389" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'and' 'and_ln42_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_562)   --->   "%select_ln42_318 = select i1 %and_ln42_558, i1 %and_ln42_559, i1 %icmp_ln42_319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'select' 'select_ln42_318' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_561)   --->   "%xor_ln42_318 = xor i1 %select_ln42_317, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'xor' 'xor_ln42_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_561)   --->   "%or_ln42_238 = or i1 %tmp_8091, i1 %xor_ln42_318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'or' 'or_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_561)   --->   "%xor_ln42_319 = xor i1 %tmp_8087, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'xor' 'xor_ln42_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_561 = and i1 %or_ln42_238, i1 %xor_ln42_319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'and' 'and_ln42_561' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_562 = and i1 %tmp_8091, i1 %select_ln42_318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'and' 'and_ln42_562' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln73_92 = sext i13 %weights_9_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'sext' 'sext_ln73_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (1.89ns)   --->   "%mul_ln73_78 = mul i26 %sext_ln73_88, i26 %sext_ln73_92" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'mul' 'mul_ln73_78' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_8093 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_78, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'bitselect' 'tmp_8093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%trunc_ln42_74 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_78, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'partselect' 'trunc_ln42_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%tmp_8094 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_78, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'bitselect' 'tmp_8094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%tmp_8095 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_78, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'bitselect' 'tmp_8095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln42_101 = trunc i26 %mul_ln73_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'trunc' 'trunc_ln42_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.70ns)   --->   "%icmp_ln42_321 = icmp_ne  i8 %trunc_ln42_101, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'icmp' 'icmp_ln42_321' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_565)   --->   "%tmp_8096 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_78, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'bitselect' 'tmp_8096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%or_ln42_240 = or i1 %tmp_8094, i1 %icmp_ln42_321" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'or' 'or_ln42_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%and_ln42_564 = and i1 %or_ln42_240, i1 %tmp_8095" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'and' 'and_ln42_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_78)   --->   "%zext_ln42_78 = zext i1 %and_ln42_564" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'zext' 'zext_ln42_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_78 = add i13 %trunc_ln42_74, i13 %zext_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'add' 'add_ln42_78' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_8097 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_78, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'bitselect' 'tmp_8097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_565)   --->   "%xor_ln42_321 = xor i1 %tmp_8097, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'xor' 'xor_ln42_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_565 = and i1 %tmp_8096, i1 %xor_ln42_321" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'and' 'and_ln42_565' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_2979 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_78, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'partselect' 'tmp_2979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.57ns)   --->   "%icmp_ln42_322 = icmp_eq  i3 %tmp_2979, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'icmp' 'icmp_ln42_322' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_2980 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_78, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'partselect' 'tmp_2980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.70ns)   --->   "%icmp_ln42_323 = icmp_eq  i4 %tmp_2980, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'icmp' 'icmp_ln42_323' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.70ns)   --->   "%icmp_ln42_324 = icmp_eq  i4 %tmp_2980, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'icmp' 'icmp_ln42_324' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_568)   --->   "%select_ln42_321 = select i1 %and_ln42_565, i1 %icmp_ln42_323, i1 %icmp_ln42_324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'select' 'select_ln42_321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_569)   --->   "%tmp_8098 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_78, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'bitselect' 'tmp_8098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_569)   --->   "%xor_ln42_390 = xor i1 %tmp_8098, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'xor' 'xor_ln42_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_569)   --->   "%and_ln42_566 = and i1 %icmp_ln42_322, i1 %xor_ln42_390" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'and' 'and_ln42_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_569)   --->   "%select_ln42_322 = select i1 %and_ln42_565, i1 %and_ln42_566, i1 %icmp_ln42_323" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'select' 'select_ln42_322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_568)   --->   "%xor_ln42_322 = xor i1 %select_ln42_321, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'xor' 'xor_ln42_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_568)   --->   "%or_ln42_241 = or i1 %tmp_8097, i1 %xor_ln42_322" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'or' 'or_ln42_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_568)   --->   "%xor_ln42_323 = xor i1 %tmp_8093, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'xor' 'xor_ln42_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_568 = and i1 %or_ln42_241, i1 %xor_ln42_323" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'and' 'and_ln42_568' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_569 = and i1 %tmp_8097, i1 %select_ln42_322" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'and' 'and_ln42_569' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln73_93 = sext i13 %weights_10_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'sext' 'sext_ln73_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (1.89ns)   --->   "%mul_ln73_79 = mul i26 %sext_ln73_88, i26 %sext_ln73_93" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'mul' 'mul_ln73_79' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_8099 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_79, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'bitselect' 'tmp_8099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%trunc_ln42_75 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_79, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'partselect' 'trunc_ln42_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%tmp_8100 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_79, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'bitselect' 'tmp_8100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%tmp_8101 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_79, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'bitselect' 'tmp_8101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln42_102 = trunc i26 %mul_ln73_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'trunc' 'trunc_ln42_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.70ns)   --->   "%icmp_ln42_325 = icmp_ne  i8 %trunc_ln42_102, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'icmp' 'icmp_ln42_325' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_572)   --->   "%tmp_8102 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_79, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'bitselect' 'tmp_8102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%or_ln42_243 = or i1 %tmp_8100, i1 %icmp_ln42_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'or' 'or_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%and_ln42_571 = and i1 %or_ln42_243, i1 %tmp_8101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'and' 'and_ln42_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_79)   --->   "%zext_ln42_79 = zext i1 %and_ln42_571" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'zext' 'zext_ln42_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_79 = add i13 %trunc_ln42_75, i13 %zext_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'add' 'add_ln42_79' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_8103 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_79, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'bitselect' 'tmp_8103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_572)   --->   "%xor_ln42_325 = xor i1 %tmp_8103, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'xor' 'xor_ln42_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_572 = and i1 %tmp_8102, i1 %xor_ln42_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'and' 'and_ln42_572' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_2981 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_79, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'partselect' 'tmp_2981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.57ns)   --->   "%icmp_ln42_326 = icmp_eq  i3 %tmp_2981, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'icmp' 'icmp_ln42_326' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_2982 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_79, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'partselect' 'tmp_2982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.70ns)   --->   "%icmp_ln42_327 = icmp_eq  i4 %tmp_2982, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'icmp' 'icmp_ln42_327' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.70ns)   --->   "%icmp_ln42_328 = icmp_eq  i4 %tmp_2982, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'icmp' 'icmp_ln42_328' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_575)   --->   "%select_ln42_325 = select i1 %and_ln42_572, i1 %icmp_ln42_327, i1 %icmp_ln42_328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'select' 'select_ln42_325' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_576)   --->   "%tmp_8104 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_79, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'bitselect' 'tmp_8104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_576)   --->   "%xor_ln42_391 = xor i1 %tmp_8104, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'xor' 'xor_ln42_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_576)   --->   "%and_ln42_573 = and i1 %icmp_ln42_326, i1 %xor_ln42_391" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_576)   --->   "%select_ln42_326 = select i1 %and_ln42_572, i1 %and_ln42_573, i1 %icmp_ln42_327" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'select' 'select_ln42_326' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_575)   --->   "%xor_ln42_326 = xor i1 %select_ln42_325, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'xor' 'xor_ln42_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_575)   --->   "%or_ln42_244 = or i1 %tmp_8103, i1 %xor_ln42_326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'or' 'or_ln42_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_575)   --->   "%xor_ln42_327 = xor i1 %tmp_8099, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'xor' 'xor_ln42_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_575 = and i1 %or_ln42_244, i1 %xor_ln42_327" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'and' 'and_ln42_575' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_576 = and i1 %tmp_8103, i1 %select_ln42_326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'and' 'and_ln42_576' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln73_94 = sext i13 %weights_11_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'sext' 'sext_ln73_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (1.89ns)   --->   "%mul_ln73_80 = mul i26 %sext_ln73_88, i26 %sext_ln73_94" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'mul' 'mul_ln73_80' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_8105 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_80, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_8105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%trunc_ln42_76 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_80, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'partselect' 'trunc_ln42_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%tmp_8106 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_80, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'bitselect' 'tmp_8106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%tmp_8107 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_80, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'bitselect' 'tmp_8107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln42_103 = trunc i26 %mul_ln73_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'trunc' 'trunc_ln42_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.70ns)   --->   "%icmp_ln42_329 = icmp_ne  i8 %trunc_ln42_103, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'icmp' 'icmp_ln42_329' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_579)   --->   "%tmp_8108 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_80, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'bitselect' 'tmp_8108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%or_ln42_246 = or i1 %tmp_8106, i1 %icmp_ln42_329" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'or' 'or_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%and_ln42_578 = and i1 %or_ln42_246, i1 %tmp_8107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'and' 'and_ln42_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_80)   --->   "%zext_ln42_80 = zext i1 %and_ln42_578" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'zext' 'zext_ln42_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_80 = add i13 %trunc_ln42_76, i13 %zext_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'add' 'add_ln42_80' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_8109 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_80, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'bitselect' 'tmp_8109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_579)   --->   "%xor_ln42_329 = xor i1 %tmp_8109, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'xor' 'xor_ln42_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_579 = and i1 %tmp_8108, i1 %xor_ln42_329" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'and' 'and_ln42_579' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_2983 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_80, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'partselect' 'tmp_2983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.57ns)   --->   "%icmp_ln42_330 = icmp_eq  i3 %tmp_2983, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'icmp' 'icmp_ln42_330' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_2984 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_80, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'partselect' 'tmp_2984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.70ns)   --->   "%icmp_ln42_331 = icmp_eq  i4 %tmp_2984, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'icmp' 'icmp_ln42_331' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.70ns)   --->   "%icmp_ln42_332 = icmp_eq  i4 %tmp_2984, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'icmp' 'icmp_ln42_332' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_582)   --->   "%select_ln42_329 = select i1 %and_ln42_579, i1 %icmp_ln42_331, i1 %icmp_ln42_332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'select' 'select_ln42_329' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_583)   --->   "%tmp_8110 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_80, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'bitselect' 'tmp_8110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_583)   --->   "%xor_ln42_392 = xor i1 %tmp_8110, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'xor' 'xor_ln42_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_583)   --->   "%and_ln42_580 = and i1 %icmp_ln42_330, i1 %xor_ln42_392" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'and' 'and_ln42_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_583)   --->   "%select_ln42_330 = select i1 %and_ln42_579, i1 %and_ln42_580, i1 %icmp_ln42_331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'select' 'select_ln42_330' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_582)   --->   "%xor_ln42_330 = xor i1 %select_ln42_329, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'xor' 'xor_ln42_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_582)   --->   "%or_ln42_247 = or i1 %tmp_8109, i1 %xor_ln42_330" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'or' 'or_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_582)   --->   "%xor_ln42_331 = xor i1 %tmp_8105, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'xor' 'xor_ln42_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_582 = and i1 %or_ln42_247, i1 %xor_ln42_331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'and' 'and_ln42_582' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_583 = and i1 %tmp_8109, i1 %select_ln42_330" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'and' 'and_ln42_583' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.58ns)   --->   "%a_11 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i4, i4 0, i13 %data_2_val_read, i4 1, i13 %data_3_val_read, i4 2, i13 %data_4_val_read, i4 3, i13 %data_5_val_read, i4 4, i13 %data_6_val_read, i4 5, i13 %data_7_val_read, i4 6, i13 %data_8_val_read, i4 7, i13 %data_9_val_read, i4 8, i13 %data_10_val_read, i4 9, i13 %data_11_val_read, i4 10, i13 %data_12_val_read, i4 11, i13 %data_13_val_read, i4 12, i13 %data_14_val_read, i13 0, i4 %idx_read"   --->   Operation 421 'sparsemux' 'a_11' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln73_95 = sext i13 %a_11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'sext' 'sext_ln73_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln73_96 = sext i13 %weights_12_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'sext' 'sext_ln73_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (1.89ns)   --->   "%mul_ln73_81 = mul i26 %sext_ln73_95, i26 %sext_ln73_96" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'mul' 'mul_ln73_81' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_8111 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_81, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'bitselect' 'tmp_8111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%trunc_ln42_77 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_81, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'partselect' 'trunc_ln42_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%tmp_8112 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_81, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'bitselect' 'tmp_8112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%tmp_8113 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_81, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'bitselect' 'tmp_8113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln42_104 = trunc i26 %mul_ln73_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'trunc' 'trunc_ln42_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.70ns)   --->   "%icmp_ln42_333 = icmp_ne  i8 %trunc_ln42_104, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'icmp' 'icmp_ln42_333' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_586)   --->   "%tmp_8114 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_81, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'bitselect' 'tmp_8114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%or_ln42_249 = or i1 %tmp_8112, i1 %icmp_ln42_333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'or' 'or_ln42_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%and_ln42_585 = and i1 %or_ln42_249, i1 %tmp_8113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'and' 'and_ln42_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_81)   --->   "%zext_ln42_81 = zext i1 %and_ln42_585" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'zext' 'zext_ln42_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_81 = add i13 %trunc_ln42_77, i13 %zext_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'add' 'add_ln42_81' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_8115 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_81, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'bitselect' 'tmp_8115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_586)   --->   "%xor_ln42_333 = xor i1 %tmp_8115, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'xor' 'xor_ln42_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_586 = and i1 %tmp_8114, i1 %xor_ln42_333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'and' 'and_ln42_586' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_2985 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_81, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'partselect' 'tmp_2985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.57ns)   --->   "%icmp_ln42_334 = icmp_eq  i3 %tmp_2985, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'icmp' 'icmp_ln42_334' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_2986 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_81, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'partselect' 'tmp_2986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.70ns)   --->   "%icmp_ln42_335 = icmp_eq  i4 %tmp_2986, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'icmp' 'icmp_ln42_335' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.70ns)   --->   "%icmp_ln42_336 = icmp_eq  i4 %tmp_2986, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'icmp' 'icmp_ln42_336' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_589)   --->   "%select_ln42_333 = select i1 %and_ln42_586, i1 %icmp_ln42_335, i1 %icmp_ln42_336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'select' 'select_ln42_333' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_590)   --->   "%tmp_8116 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_81, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'bitselect' 'tmp_8116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_590)   --->   "%xor_ln42_393 = xor i1 %tmp_8116, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'xor' 'xor_ln42_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_590)   --->   "%and_ln42_587 = and i1 %icmp_ln42_334, i1 %xor_ln42_393" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'and' 'and_ln42_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_590)   --->   "%select_ln42_334 = select i1 %and_ln42_586, i1 %and_ln42_587, i1 %icmp_ln42_335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'select' 'select_ln42_334' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_589)   --->   "%xor_ln42_334 = xor i1 %select_ln42_333, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'xor' 'xor_ln42_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_589)   --->   "%or_ln42_250 = or i1 %tmp_8115, i1 %xor_ln42_334" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'or' 'or_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_589)   --->   "%xor_ln42_335 = xor i1 %tmp_8111, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'xor' 'xor_ln42_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_589 = and i1 %or_ln42_250, i1 %xor_ln42_335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'and' 'and_ln42_589' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_590 = and i1 %tmp_8115, i1 %select_ln42_334" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'and' 'and_ln42_590' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln73_97 = sext i13 %weights_13_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'sext' 'sext_ln73_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (1.89ns)   --->   "%mul_ln73_82 = mul i26 %sext_ln73_95, i26 %sext_ln73_97" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'mul' 'mul_ln73_82' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_8117 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_82, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'bitselect' 'tmp_8117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%trunc_ln42_78 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_82, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'partselect' 'trunc_ln42_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%tmp_8118 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_82, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'bitselect' 'tmp_8118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%tmp_8119 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_82, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'bitselect' 'tmp_8119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln42_105 = trunc i26 %mul_ln73_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'trunc' 'trunc_ln42_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.70ns)   --->   "%icmp_ln42_337 = icmp_ne  i8 %trunc_ln42_105, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'icmp' 'icmp_ln42_337' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_593)   --->   "%tmp_8120 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_82, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'bitselect' 'tmp_8120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%or_ln42_252 = or i1 %tmp_8118, i1 %icmp_ln42_337" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'or' 'or_ln42_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%and_ln42_592 = and i1 %or_ln42_252, i1 %tmp_8119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'and' 'and_ln42_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_82)   --->   "%zext_ln42_82 = zext i1 %and_ln42_592" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'zext' 'zext_ln42_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_82 = add i13 %trunc_ln42_78, i13 %zext_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'add' 'add_ln42_82' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_8121 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_82, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'bitselect' 'tmp_8121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_593)   --->   "%xor_ln42_337 = xor i1 %tmp_8121, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'xor' 'xor_ln42_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_593 = and i1 %tmp_8120, i1 %xor_ln42_337" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'and' 'and_ln42_593' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_2987 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_82, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'partselect' 'tmp_2987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.57ns)   --->   "%icmp_ln42_338 = icmp_eq  i3 %tmp_2987, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'icmp' 'icmp_ln42_338' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_2988 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_82, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'partselect' 'tmp_2988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.70ns)   --->   "%icmp_ln42_339 = icmp_eq  i4 %tmp_2988, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'icmp' 'icmp_ln42_339' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.70ns)   --->   "%icmp_ln42_340 = icmp_eq  i4 %tmp_2988, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'icmp' 'icmp_ln42_340' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_596)   --->   "%select_ln42_337 = select i1 %and_ln42_593, i1 %icmp_ln42_339, i1 %icmp_ln42_340" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'select' 'select_ln42_337' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_597)   --->   "%tmp_8122 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_82, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'bitselect' 'tmp_8122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_597)   --->   "%xor_ln42_394 = xor i1 %tmp_8122, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'xor' 'xor_ln42_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_597)   --->   "%and_ln42_594 = and i1 %icmp_ln42_338, i1 %xor_ln42_394" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'and' 'and_ln42_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_597)   --->   "%select_ln42_338 = select i1 %and_ln42_593, i1 %and_ln42_594, i1 %icmp_ln42_339" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'select' 'select_ln42_338' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_596)   --->   "%xor_ln42_338 = xor i1 %select_ln42_337, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'xor' 'xor_ln42_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_596)   --->   "%or_ln42_253 = or i1 %tmp_8121, i1 %xor_ln42_338" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'or' 'or_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_596)   --->   "%xor_ln42_339 = xor i1 %tmp_8117, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'xor' 'xor_ln42_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_596 = and i1 %or_ln42_253, i1 %xor_ln42_339" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'and' 'and_ln42_596' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_597 = and i1 %tmp_8121, i1 %select_ln42_338" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'and' 'and_ln42_597' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln73_98 = sext i13 %weights_14_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'sext' 'sext_ln73_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (1.89ns)   --->   "%mul_ln73_83 = mul i26 %sext_ln73_95, i26 %sext_ln73_98" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'mul' 'mul_ln73_83' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_8123 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_83, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'bitselect' 'tmp_8123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%trunc_ln42_79 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_83, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'partselect' 'trunc_ln42_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%tmp_8124 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_83, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'bitselect' 'tmp_8124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%tmp_8125 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_83, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'bitselect' 'tmp_8125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln42_106 = trunc i26 %mul_ln73_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'trunc' 'trunc_ln42_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.70ns)   --->   "%icmp_ln42_341 = icmp_ne  i8 %trunc_ln42_106, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'icmp' 'icmp_ln42_341' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_600)   --->   "%tmp_8126 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_83, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'bitselect' 'tmp_8126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%or_ln42_255 = or i1 %tmp_8124, i1 %icmp_ln42_341" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'or' 'or_ln42_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%and_ln42_599 = and i1 %or_ln42_255, i1 %tmp_8125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_83)   --->   "%zext_ln42_83 = zext i1 %and_ln42_599" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'zext' 'zext_ln42_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_83 = add i13 %trunc_ln42_79, i13 %zext_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'add' 'add_ln42_83' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_8127 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_83, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'bitselect' 'tmp_8127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_600)   --->   "%xor_ln42_341 = xor i1 %tmp_8127, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'xor' 'xor_ln42_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_600 = and i1 %tmp_8126, i1 %xor_ln42_341" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'and' 'and_ln42_600' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_2989 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_83, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'partselect' 'tmp_2989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.57ns)   --->   "%icmp_ln42_342 = icmp_eq  i3 %tmp_2989, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'icmp' 'icmp_ln42_342' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_2990 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_83, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'partselect' 'tmp_2990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.70ns)   --->   "%icmp_ln42_343 = icmp_eq  i4 %tmp_2990, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'icmp' 'icmp_ln42_343' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.70ns)   --->   "%icmp_ln42_344 = icmp_eq  i4 %tmp_2990, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'icmp' 'icmp_ln42_344' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_603)   --->   "%select_ln42_341 = select i1 %and_ln42_600, i1 %icmp_ln42_343, i1 %icmp_ln42_344" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'select' 'select_ln42_341' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_604)   --->   "%tmp_8128 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_83, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'bitselect' 'tmp_8128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_604)   --->   "%xor_ln42_395 = xor i1 %tmp_8128, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'xor' 'xor_ln42_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_604)   --->   "%and_ln42_601 = and i1 %icmp_ln42_342, i1 %xor_ln42_395" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'and' 'and_ln42_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_604)   --->   "%select_ln42_342 = select i1 %and_ln42_600, i1 %and_ln42_601, i1 %icmp_ln42_343" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'select' 'select_ln42_342' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_603)   --->   "%xor_ln42_342 = xor i1 %select_ln42_341, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'xor' 'xor_ln42_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_603)   --->   "%or_ln42_256 = or i1 %tmp_8127, i1 %xor_ln42_342" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'or' 'or_ln42_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_603)   --->   "%xor_ln42_343 = xor i1 %tmp_8123, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'xor' 'xor_ln42_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_603 = and i1 %or_ln42_256, i1 %xor_ln42_343" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'and' 'and_ln42_603' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_604 = and i1 %tmp_8127, i1 %select_ln42_342" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'and' 'and_ln42_604' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln73_99 = sext i13 %weights_15_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'sext' 'sext_ln73_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (1.89ns)   --->   "%mul_ln73_84 = mul i26 %sext_ln73_95, i26 %sext_ln73_99" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'mul' 'mul_ln73_84' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_8129 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_84, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'bitselect' 'tmp_8129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%trunc_ln42_80 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_84, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'partselect' 'trunc_ln42_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%tmp_8130 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_84, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'bitselect' 'tmp_8130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%tmp_8131 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_84, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'bitselect' 'tmp_8131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln42_107 = trunc i26 %mul_ln73_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'trunc' 'trunc_ln42_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.70ns)   --->   "%icmp_ln42_345 = icmp_ne  i8 %trunc_ln42_107, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'icmp' 'icmp_ln42_345' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_607)   --->   "%tmp_8132 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_84, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'bitselect' 'tmp_8132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%or_ln42_258 = or i1 %tmp_8130, i1 %icmp_ln42_345" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'or' 'or_ln42_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%and_ln42_606 = and i1 %or_ln42_258, i1 %tmp_8131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'and' 'and_ln42_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_84)   --->   "%zext_ln42_84 = zext i1 %and_ln42_606" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'zext' 'zext_ln42_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_84 = add i13 %trunc_ln42_80, i13 %zext_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'add' 'add_ln42_84' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_8133 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_84, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'bitselect' 'tmp_8133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_607)   --->   "%xor_ln42_345 = xor i1 %tmp_8133, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'xor' 'xor_ln42_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_607 = and i1 %tmp_8132, i1 %xor_ln42_345" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'and' 'and_ln42_607' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_2991 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_84, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'partselect' 'tmp_2991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.57ns)   --->   "%icmp_ln42_346 = icmp_eq  i3 %tmp_2991, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'icmp' 'icmp_ln42_346' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_2992 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_84, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'partselect' 'tmp_2992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.70ns)   --->   "%icmp_ln42_347 = icmp_eq  i4 %tmp_2992, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'icmp' 'icmp_ln42_347' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.70ns)   --->   "%icmp_ln42_348 = icmp_eq  i4 %tmp_2992, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'icmp' 'icmp_ln42_348' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_610)   --->   "%select_ln42_345 = select i1 %and_ln42_607, i1 %icmp_ln42_347, i1 %icmp_ln42_348" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'select' 'select_ln42_345' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_611)   --->   "%tmp_8134 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_84, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'bitselect' 'tmp_8134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_611)   --->   "%xor_ln42_396 = xor i1 %tmp_8134, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'xor' 'xor_ln42_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_611)   --->   "%and_ln42_608 = and i1 %icmp_ln42_346, i1 %xor_ln42_396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'and' 'and_ln42_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_611)   --->   "%select_ln42_346 = select i1 %and_ln42_607, i1 %and_ln42_608, i1 %icmp_ln42_347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'select' 'select_ln42_346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_610)   --->   "%xor_ln42_346 = xor i1 %select_ln42_345, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'xor' 'xor_ln42_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_610)   --->   "%or_ln42_259 = or i1 %tmp_8133, i1 %xor_ln42_346" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'or' 'or_ln42_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_610)   --->   "%xor_ln42_347 = xor i1 %tmp_8129, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'xor' 'xor_ln42_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_610 = and i1 %or_ln42_259, i1 %xor_ln42_347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'and' 'and_ln42_610' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_611 = and i1 %tmp_8133, i1 %select_ln42_346" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'and' 'and_ln42_611' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln73_100 = sext i13 %weights_16_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'sext' 'sext_ln73_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (1.89ns)   --->   "%mul_ln73_85 = mul i26 %sext_ln73_95, i26 %sext_ln73_100" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'mul' 'mul_ln73_85' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_8135 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_85, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'bitselect' 'tmp_8135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%trunc_ln42_81 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_85, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'partselect' 'trunc_ln42_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%tmp_8136 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_85, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'bitselect' 'tmp_8136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%tmp_8137 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_85, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'bitselect' 'tmp_8137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln42_108 = trunc i26 %mul_ln73_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'trunc' 'trunc_ln42_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.70ns)   --->   "%icmp_ln42_349 = icmp_ne  i8 %trunc_ln42_108, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'icmp' 'icmp_ln42_349' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_614)   --->   "%tmp_8138 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_85, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'bitselect' 'tmp_8138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%or_ln42_261 = or i1 %tmp_8136, i1 %icmp_ln42_349" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'or' 'or_ln42_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%and_ln42_613 = and i1 %or_ln42_261, i1 %tmp_8137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'and' 'and_ln42_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_85)   --->   "%zext_ln42_85 = zext i1 %and_ln42_613" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'zext' 'zext_ln42_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_85 = add i13 %trunc_ln42_81, i13 %zext_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'add' 'add_ln42_85' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_8139 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_85, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'bitselect' 'tmp_8139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_614)   --->   "%xor_ln42_349 = xor i1 %tmp_8139, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'xor' 'xor_ln42_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_614 = and i1 %tmp_8138, i1 %xor_ln42_349" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'and' 'and_ln42_614' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_2993 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_85, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'partselect' 'tmp_2993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.57ns)   --->   "%icmp_ln42_350 = icmp_eq  i3 %tmp_2993, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'icmp' 'icmp_ln42_350' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_2994 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_85, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'partselect' 'tmp_2994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.70ns)   --->   "%icmp_ln42_351 = icmp_eq  i4 %tmp_2994, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'icmp' 'icmp_ln42_351' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (0.70ns)   --->   "%icmp_ln42_352 = icmp_eq  i4 %tmp_2994, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'icmp' 'icmp_ln42_352' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_617)   --->   "%select_ln42_349 = select i1 %and_ln42_614, i1 %icmp_ln42_351, i1 %icmp_ln42_352" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'select' 'select_ln42_349' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_618)   --->   "%tmp_8140 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_85, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'bitselect' 'tmp_8140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_618)   --->   "%xor_ln42_397 = xor i1 %tmp_8140, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'xor' 'xor_ln42_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_618)   --->   "%and_ln42_615 = and i1 %icmp_ln42_350, i1 %xor_ln42_397" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'and' 'and_ln42_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_618)   --->   "%select_ln42_350 = select i1 %and_ln42_614, i1 %and_ln42_615, i1 %icmp_ln42_351" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'select' 'select_ln42_350' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_617)   --->   "%xor_ln42_350 = xor i1 %select_ln42_349, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'xor' 'xor_ln42_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_617)   --->   "%or_ln42_262 = or i1 %tmp_8139, i1 %xor_ln42_350" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'or' 'or_ln42_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_617)   --->   "%xor_ln42_351 = xor i1 %tmp_8135, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'xor' 'xor_ln42_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_617 = and i1 %or_ln42_262, i1 %xor_ln42_351" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'and' 'and_ln42_617' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_618 = and i1 %tmp_8139, i1 %select_ln42_350" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'and' 'and_ln42_618' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln73_101 = sext i13 %weights_17_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'sext' 'sext_ln73_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (1.89ns)   --->   "%mul_ln73_86 = mul i26 %sext_ln73_95, i26 %sext_ln73_101" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'mul' 'mul_ln73_86' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_8141 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_86, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'bitselect' 'tmp_8141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%trunc_ln42_82 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_86, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'partselect' 'trunc_ln42_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%tmp_8142 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_86, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'bitselect' 'tmp_8142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%tmp_8143 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_86, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'bitselect' 'tmp_8143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln42_109 = trunc i26 %mul_ln73_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'trunc' 'trunc_ln42_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.70ns)   --->   "%icmp_ln42_353 = icmp_ne  i8 %trunc_ln42_109, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'icmp' 'icmp_ln42_353' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_621)   --->   "%tmp_8144 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_86, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'bitselect' 'tmp_8144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%or_ln42_264 = or i1 %tmp_8142, i1 %icmp_ln42_353" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'or' 'or_ln42_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%and_ln42_620 = and i1 %or_ln42_264, i1 %tmp_8143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'and' 'and_ln42_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_86)   --->   "%zext_ln42_86 = zext i1 %and_ln42_620" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'zext' 'zext_ln42_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_86 = add i13 %trunc_ln42_82, i13 %zext_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'add' 'add_ln42_86' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_8145 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_86, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'bitselect' 'tmp_8145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_621)   --->   "%xor_ln42_353 = xor i1 %tmp_8145, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'xor' 'xor_ln42_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_621 = and i1 %tmp_8144, i1 %xor_ln42_353" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'and' 'and_ln42_621' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_2995 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_86, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'partselect' 'tmp_2995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.57ns)   --->   "%icmp_ln42_354 = icmp_eq  i3 %tmp_2995, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'icmp' 'icmp_ln42_354' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_2996 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_86, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'partselect' 'tmp_2996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.70ns)   --->   "%icmp_ln42_355 = icmp_eq  i4 %tmp_2996, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'icmp' 'icmp_ln42_355' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.70ns)   --->   "%icmp_ln42_356 = icmp_eq  i4 %tmp_2996, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'icmp' 'icmp_ln42_356' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_624)   --->   "%select_ln42_353 = select i1 %and_ln42_621, i1 %icmp_ln42_355, i1 %icmp_ln42_356" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'select' 'select_ln42_353' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_625)   --->   "%tmp_8146 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_86, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'bitselect' 'tmp_8146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_625)   --->   "%xor_ln42_398 = xor i1 %tmp_8146, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'xor' 'xor_ln42_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_625)   --->   "%and_ln42_622 = and i1 %icmp_ln42_354, i1 %xor_ln42_398" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'and' 'and_ln42_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_625)   --->   "%select_ln42_354 = select i1 %and_ln42_621, i1 %and_ln42_622, i1 %icmp_ln42_355" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'select' 'select_ln42_354' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_624)   --->   "%xor_ln42_354 = xor i1 %select_ln42_353, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'xor' 'xor_ln42_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_624)   --->   "%or_ln42_265 = or i1 %tmp_8145, i1 %xor_ln42_354" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'or' 'or_ln42_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_624)   --->   "%xor_ln42_355 = xor i1 %tmp_8141, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_624 = and i1 %or_ln42_265, i1 %xor_ln42_355" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'and' 'and_ln42_624' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_625 = and i1 %tmp_8145, i1 %select_ln42_354" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'and' 'and_ln42_625' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 609 [1/1] (0.58ns)   --->   "%a_12 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i4, i4 0, i13 %data_3_val_read, i4 1, i13 %data_4_val_read, i4 2, i13 %data_5_val_read, i4 3, i13 %data_6_val_read, i4 4, i13 %data_7_val_read, i4 5, i13 %data_8_val_read, i4 6, i13 %data_9_val_read, i4 7, i13 %data_10_val_read, i4 8, i13 %data_11_val_read, i4 9, i13 %data_12_val_read, i4 10, i13 %data_13_val_read, i4 11, i13 %data_14_val_read, i4 12, i13 %data_15_val_read, i13 0, i4 %idx_read"   --->   Operation 609 'sparsemux' 'a_12' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln73_102 = sext i13 %a_12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'sext' 'sext_ln73_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln73_103 = sext i13 %weights_18_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'sext' 'sext_ln73_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (1.89ns)   --->   "%mul_ln73_87 = mul i26 %sext_ln73_102, i26 %sext_ln73_103" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'mul' 'mul_ln73_87' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_8147 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_87, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'bitselect' 'tmp_8147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%trunc_ln42_83 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_87, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'partselect' 'trunc_ln42_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%tmp_8148 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_87, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'bitselect' 'tmp_8148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%tmp_8149 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_87, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'bitselect' 'tmp_8149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln42_110 = trunc i26 %mul_ln73_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'trunc' 'trunc_ln42_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.70ns)   --->   "%icmp_ln42_357 = icmp_ne  i8 %trunc_ln42_110, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'icmp' 'icmp_ln42_357' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_628)   --->   "%tmp_8150 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_87, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'bitselect' 'tmp_8150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%or_ln42_267 = or i1 %tmp_8148, i1 %icmp_ln42_357" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'or' 'or_ln42_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%and_ln42_627 = and i1 %or_ln42_267, i1 %tmp_8149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'and' 'and_ln42_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_87)   --->   "%zext_ln42_87 = zext i1 %and_ln42_627" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'zext' 'zext_ln42_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_87 = add i13 %trunc_ln42_83, i13 %zext_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'add' 'add_ln42_87' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_8151 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_87, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'bitselect' 'tmp_8151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_628)   --->   "%xor_ln42_357 = xor i1 %tmp_8151, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'xor' 'xor_ln42_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_628 = and i1 %tmp_8150, i1 %xor_ln42_357" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_628' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_2997 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_87, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'partselect' 'tmp_2997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.57ns)   --->   "%icmp_ln42_358 = icmp_eq  i3 %tmp_2997, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'icmp' 'icmp_ln42_358' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_2998 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_87, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'partselect' 'tmp_2998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.70ns)   --->   "%icmp_ln42_359 = icmp_eq  i4 %tmp_2998, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'icmp' 'icmp_ln42_359' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.70ns)   --->   "%icmp_ln42_360 = icmp_eq  i4 %tmp_2998, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'icmp' 'icmp_ln42_360' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_631)   --->   "%select_ln42_357 = select i1 %and_ln42_628, i1 %icmp_ln42_359, i1 %icmp_ln42_360" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'select' 'select_ln42_357' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_632)   --->   "%tmp_8152 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_87, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'bitselect' 'tmp_8152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_632)   --->   "%xor_ln42_399 = xor i1 %tmp_8152, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'xor' 'xor_ln42_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_632)   --->   "%and_ln42_629 = and i1 %icmp_ln42_358, i1 %xor_ln42_399" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'and' 'and_ln42_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_632)   --->   "%select_ln42_358 = select i1 %and_ln42_628, i1 %and_ln42_629, i1 %icmp_ln42_359" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'select' 'select_ln42_358' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_631)   --->   "%xor_ln42_358 = xor i1 %select_ln42_357, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'xor' 'xor_ln42_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_631)   --->   "%or_ln42_268 = or i1 %tmp_8151, i1 %xor_ln42_358" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'or' 'or_ln42_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_631)   --->   "%xor_ln42_359 = xor i1 %tmp_8147, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'xor' 'xor_ln42_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_631 = and i1 %or_ln42_268, i1 %xor_ln42_359" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'and' 'and_ln42_631' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_632 = and i1 %tmp_8151, i1 %select_ln42_358" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'and' 'and_ln42_632' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln73_104 = sext i13 %weights_19_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'sext' 'sext_ln73_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (1.89ns)   --->   "%mul_ln73_88 = mul i26 %sext_ln73_102, i26 %sext_ln73_104" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'mul' 'mul_ln73_88' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_8153 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_88, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'bitselect' 'tmp_8153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%trunc_ln42_84 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_88, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'partselect' 'trunc_ln42_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%tmp_8154 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_88, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'bitselect' 'tmp_8154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%tmp_8155 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_88, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'bitselect' 'tmp_8155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln42_111 = trunc i26 %mul_ln73_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'trunc' 'trunc_ln42_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.70ns)   --->   "%icmp_ln42_361 = icmp_ne  i8 %trunc_ln42_111, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'icmp' 'icmp_ln42_361' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_635)   --->   "%tmp_8156 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_88, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'bitselect' 'tmp_8156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%or_ln42_270 = or i1 %tmp_8154, i1 %icmp_ln42_361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'or' 'or_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%and_ln42_634 = and i1 %or_ln42_270, i1 %tmp_8155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'and' 'and_ln42_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_88)   --->   "%zext_ln42_88 = zext i1 %and_ln42_634" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'zext' 'zext_ln42_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_88 = add i13 %trunc_ln42_84, i13 %zext_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'add' 'add_ln42_88' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_8157 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_88, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'bitselect' 'tmp_8157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_635)   --->   "%xor_ln42_361 = xor i1 %tmp_8157, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'xor' 'xor_ln42_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_635 = and i1 %tmp_8156, i1 %xor_ln42_361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'and' 'and_ln42_635' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_2999 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_88, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'partselect' 'tmp_2999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.57ns)   --->   "%icmp_ln42_362 = icmp_eq  i3 %tmp_2999, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'icmp' 'icmp_ln42_362' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_3000 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_88, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'partselect' 'tmp_3000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.70ns)   --->   "%icmp_ln42_363 = icmp_eq  i4 %tmp_3000, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'icmp' 'icmp_ln42_363' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (0.70ns)   --->   "%icmp_ln42_364 = icmp_eq  i4 %tmp_3000, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'icmp' 'icmp_ln42_364' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_638)   --->   "%select_ln42_361 = select i1 %and_ln42_635, i1 %icmp_ln42_363, i1 %icmp_ln42_364" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'select' 'select_ln42_361' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_639)   --->   "%tmp_8158 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_88, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'bitselect' 'tmp_8158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_639)   --->   "%xor_ln42_400 = xor i1 %tmp_8158, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'xor' 'xor_ln42_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_639)   --->   "%and_ln42_636 = and i1 %icmp_ln42_362, i1 %xor_ln42_400" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'and' 'and_ln42_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_639)   --->   "%select_ln42_362 = select i1 %and_ln42_635, i1 %and_ln42_636, i1 %icmp_ln42_363" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'select' 'select_ln42_362' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_638)   --->   "%xor_ln42_362 = xor i1 %select_ln42_361, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'xor' 'xor_ln42_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_638)   --->   "%or_ln42_271 = or i1 %tmp_8157, i1 %xor_ln42_362" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'or' 'or_ln42_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_638)   --->   "%xor_ln42_363 = xor i1 %tmp_8153, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'xor' 'xor_ln42_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 671 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_638 = and i1 %or_ln42_271, i1 %xor_ln42_363" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'and' 'and_ln42_638' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_639 = and i1 %tmp_8157, i1 %select_ln42_362" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'and' 'and_ln42_639' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln73_105 = sext i13 %weights_20_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'sext' 'sext_ln73_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (1.89ns)   --->   "%mul_ln73_89 = mul i26 %sext_ln73_102, i26 %sext_ln73_105" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'mul' 'mul_ln73_89' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_8159 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_89, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'bitselect' 'tmp_8159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%trunc_ln42_85 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_89, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'partselect' 'trunc_ln42_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%tmp_8160 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_89, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'bitselect' 'tmp_8160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%tmp_8161 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_89, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'bitselect' 'tmp_8161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln42_112 = trunc i26 %mul_ln73_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'trunc' 'trunc_ln42_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.70ns)   --->   "%icmp_ln42_365 = icmp_ne  i8 %trunc_ln42_112, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'icmp' 'icmp_ln42_365' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_642)   --->   "%tmp_8162 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_89, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'bitselect' 'tmp_8162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%or_ln42_273 = or i1 %tmp_8160, i1 %icmp_ln42_365" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'or' 'or_ln42_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%and_ln42_641 = and i1 %or_ln42_273, i1 %tmp_8161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'and' 'and_ln42_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_89)   --->   "%zext_ln42_89 = zext i1 %and_ln42_641" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'zext' 'zext_ln42_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_89 = add i13 %trunc_ln42_85, i13 %zext_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'add' 'add_ln42_89' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_8163 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_89, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'bitselect' 'tmp_8163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_642)   --->   "%xor_ln42_365 = xor i1 %tmp_8163, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'xor' 'xor_ln42_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_642 = and i1 %tmp_8162, i1 %xor_ln42_365" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'and' 'and_ln42_642' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_3001 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_89, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'partselect' 'tmp_3001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.57ns)   --->   "%icmp_ln42_366 = icmp_eq  i3 %tmp_3001, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'icmp' 'icmp_ln42_366' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_3002 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_89, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'partselect' 'tmp_3002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.70ns)   --->   "%icmp_ln42_367 = icmp_eq  i4 %tmp_3002, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'icmp' 'icmp_ln42_367' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 693 [1/1] (0.70ns)   --->   "%icmp_ln42_368 = icmp_eq  i4 %tmp_3002, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'icmp' 'icmp_ln42_368' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_645)   --->   "%select_ln42_365 = select i1 %and_ln42_642, i1 %icmp_ln42_367, i1 %icmp_ln42_368" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'select' 'select_ln42_365' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_646)   --->   "%tmp_8164 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_89, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'bitselect' 'tmp_8164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_646)   --->   "%xor_ln42_401 = xor i1 %tmp_8164, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'xor' 'xor_ln42_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_646)   --->   "%and_ln42_643 = and i1 %icmp_ln42_366, i1 %xor_ln42_401" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'and' 'and_ln42_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_646)   --->   "%select_ln42_366 = select i1 %and_ln42_642, i1 %and_ln42_643, i1 %icmp_ln42_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'select' 'select_ln42_366' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_645)   --->   "%xor_ln42_366 = xor i1 %select_ln42_365, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'xor' 'xor_ln42_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_645)   --->   "%or_ln42_274 = or i1 %tmp_8163, i1 %xor_ln42_366" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'or' 'or_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_645)   --->   "%xor_ln42_367 = xor i1 %tmp_8159, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'xor' 'xor_ln42_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_645 = and i1 %or_ln42_274, i1 %xor_ln42_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'and' 'and_ln42_645' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_646 = and i1 %tmp_8163, i1 %select_ln42_366" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'and' 'and_ln42_646' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln73_106 = sext i13 %weights_21_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'sext' 'sext_ln73_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (1.89ns)   --->   "%mul_ln73_90 = mul i26 %sext_ln73_102, i26 %sext_ln73_106" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'mul' 'mul_ln73_90' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_8165 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_90, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'bitselect' 'tmp_8165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%trunc_ln42_86 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_90, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'partselect' 'trunc_ln42_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%tmp_8166 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_90, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'bitselect' 'tmp_8166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%tmp_8167 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_90, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'bitselect' 'tmp_8167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln42_113 = trunc i26 %mul_ln73_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'trunc' 'trunc_ln42_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.70ns)   --->   "%icmp_ln42_369 = icmp_ne  i8 %trunc_ln42_113, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'icmp' 'icmp_ln42_369' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_649)   --->   "%tmp_8168 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_90, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'bitselect' 'tmp_8168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%or_ln42_276 = or i1 %tmp_8166, i1 %icmp_ln42_369" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 713 'or' 'or_ln42_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%and_ln42_648 = and i1 %or_ln42_276, i1 %tmp_8167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'and' 'and_ln42_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_90)   --->   "%zext_ln42_90 = zext i1 %and_ln42_648" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'zext' 'zext_ln42_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_90 = add i13 %trunc_ln42_86, i13 %zext_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'add' 'add_ln42_90' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_8169 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_90, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'bitselect' 'tmp_8169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_649)   --->   "%xor_ln42_369 = xor i1 %tmp_8169, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'xor' 'xor_ln42_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_649 = and i1 %tmp_8168, i1 %xor_ln42_369" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'and' 'and_ln42_649' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_3003 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_90, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'partselect' 'tmp_3003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.57ns)   --->   "%icmp_ln42_370 = icmp_eq  i3 %tmp_3003, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'icmp' 'icmp_ln42_370' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_3004 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_90, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'partselect' 'tmp_3004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.70ns)   --->   "%icmp_ln42_371 = icmp_eq  i4 %tmp_3004, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 723 'icmp' 'icmp_ln42_371' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.70ns)   --->   "%icmp_ln42_372 = icmp_eq  i4 %tmp_3004, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 724 'icmp' 'icmp_ln42_372' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_652)   --->   "%select_ln42_369 = select i1 %and_ln42_649, i1 %icmp_ln42_371, i1 %icmp_ln42_372" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 725 'select' 'select_ln42_369' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_653)   --->   "%tmp_8170 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_90, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 726 'bitselect' 'tmp_8170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_653)   --->   "%xor_ln42_402 = xor i1 %tmp_8170, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 727 'xor' 'xor_ln42_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_653)   --->   "%and_ln42_650 = and i1 %icmp_ln42_370, i1 %xor_ln42_402" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 728 'and' 'and_ln42_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_653)   --->   "%select_ln42_370 = select i1 %and_ln42_649, i1 %and_ln42_650, i1 %icmp_ln42_371" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 729 'select' 'select_ln42_370' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_652)   --->   "%xor_ln42_370 = xor i1 %select_ln42_369, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 730 'xor' 'xor_ln42_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_652)   --->   "%or_ln42_277 = or i1 %tmp_8169, i1 %xor_ln42_370" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 731 'or' 'or_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_652)   --->   "%xor_ln42_371 = xor i1 %tmp_8165, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 732 'xor' 'xor_ln42_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_652 = and i1 %or_ln42_277, i1 %xor_ln42_371" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 733 'and' 'and_ln42_652' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 734 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_653 = and i1 %tmp_8169, i1 %select_ln42_370" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 734 'and' 'and_ln42_653' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln73_107 = sext i13 %weights_22_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 735 'sext' 'sext_ln73_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (1.89ns)   --->   "%mul_ln73_91 = mul i26 %sext_ln73_102, i26 %sext_ln73_107" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 736 'mul' 'mul_ln73_91' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_8171 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_91, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 737 'bitselect' 'tmp_8171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%trunc_ln42_87 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_91, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 738 'partselect' 'trunc_ln42_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%tmp_8172 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_91, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 739 'bitselect' 'tmp_8172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%tmp_8173 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_91, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 740 'bitselect' 'tmp_8173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln42_114 = trunc i26 %mul_ln73_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 741 'trunc' 'trunc_ln42_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.70ns)   --->   "%icmp_ln42_373 = icmp_ne  i8 %trunc_ln42_114, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 742 'icmp' 'icmp_ln42_373' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_656)   --->   "%tmp_8174 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_91, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 743 'bitselect' 'tmp_8174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%or_ln42_279 = or i1 %tmp_8172, i1 %icmp_ln42_373" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 744 'or' 'or_ln42_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%and_ln42_655 = and i1 %or_ln42_279, i1 %tmp_8173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 745 'and' 'and_ln42_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_91)   --->   "%zext_ln42_91 = zext i1 %and_ln42_655" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 746 'zext' 'zext_ln42_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_91 = add i13 %trunc_ln42_87, i13 %zext_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 747 'add' 'add_ln42_91' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_8175 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_91, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 748 'bitselect' 'tmp_8175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_656)   --->   "%xor_ln42_373 = xor i1 %tmp_8175, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 749 'xor' 'xor_ln42_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_656 = and i1 %tmp_8174, i1 %xor_ln42_373" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 750 'and' 'and_ln42_656' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_3005 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_91, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 751 'partselect' 'tmp_3005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.57ns)   --->   "%icmp_ln42_374 = icmp_eq  i3 %tmp_3005, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 752 'icmp' 'icmp_ln42_374' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_3006 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_91, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 753 'partselect' 'tmp_3006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.70ns)   --->   "%icmp_ln42_375 = icmp_eq  i4 %tmp_3006, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 754 'icmp' 'icmp_ln42_375' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.70ns)   --->   "%icmp_ln42_376 = icmp_eq  i4 %tmp_3006, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 755 'icmp' 'icmp_ln42_376' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_659)   --->   "%select_ln42_373 = select i1 %and_ln42_656, i1 %icmp_ln42_375, i1 %icmp_ln42_376" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 756 'select' 'select_ln42_373' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_660)   --->   "%tmp_8176 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_91, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 757 'bitselect' 'tmp_8176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_660)   --->   "%xor_ln42_403 = xor i1 %tmp_8176, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 758 'xor' 'xor_ln42_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_660)   --->   "%and_ln42_657 = and i1 %icmp_ln42_374, i1 %xor_ln42_403" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 759 'and' 'and_ln42_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_660)   --->   "%select_ln42_374 = select i1 %and_ln42_656, i1 %and_ln42_657, i1 %icmp_ln42_375" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 760 'select' 'select_ln42_374' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_659)   --->   "%xor_ln42_374 = xor i1 %select_ln42_373, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 761 'xor' 'xor_ln42_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_659)   --->   "%or_ln42_280 = or i1 %tmp_8175, i1 %xor_ln42_374" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 762 'or' 'or_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_659)   --->   "%xor_ln42_375 = xor i1 %tmp_8171, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 763 'xor' 'xor_ln42_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_659 = and i1 %or_ln42_280, i1 %xor_ln42_375" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 764 'and' 'and_ln42_659' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 765 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_660 = and i1 %tmp_8175, i1 %select_ln42_374" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 765 'and' 'and_ln42_660' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln73_108 = sext i13 %weights_23_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 766 'sext' 'sext_ln73_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (1.89ns)   --->   "%mul_ln73_92 = mul i26 %sext_ln73_102, i26 %sext_ln73_108" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 767 'mul' 'mul_ln73_92' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_8177 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_92, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 768 'bitselect' 'tmp_8177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%trunc_ln42_88 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_92, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 769 'partselect' 'trunc_ln42_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%tmp_8178 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_92, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 770 'bitselect' 'tmp_8178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%tmp_8179 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_92, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 771 'bitselect' 'tmp_8179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln42_115 = trunc i26 %mul_ln73_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 772 'trunc' 'trunc_ln42_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.70ns)   --->   "%icmp_ln42_377 = icmp_ne  i8 %trunc_ln42_115, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 773 'icmp' 'icmp_ln42_377' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_663)   --->   "%tmp_8180 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_92, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 774 'bitselect' 'tmp_8180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%or_ln42_282 = or i1 %tmp_8178, i1 %icmp_ln42_377" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 775 'or' 'or_ln42_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%and_ln42_662 = and i1 %or_ln42_282, i1 %tmp_8179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 776 'and' 'and_ln42_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_92)   --->   "%zext_ln42_92 = zext i1 %and_ln42_662" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 777 'zext' 'zext_ln42_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_92 = add i13 %trunc_ln42_88, i13 %zext_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 778 'add' 'add_ln42_92' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_8181 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_92, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 779 'bitselect' 'tmp_8181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_663)   --->   "%xor_ln42_377 = xor i1 %tmp_8181, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 780 'xor' 'xor_ln42_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 781 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_663 = and i1 %tmp_8180, i1 %xor_ln42_377" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 781 'and' 'and_ln42_663' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_3007 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_92, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 782 'partselect' 'tmp_3007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.57ns)   --->   "%icmp_ln42_378 = icmp_eq  i3 %tmp_3007, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 783 'icmp' 'icmp_ln42_378' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_3008 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_92, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 784 'partselect' 'tmp_3008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.70ns)   --->   "%icmp_ln42_379 = icmp_eq  i4 %tmp_3008, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 785 'icmp' 'icmp_ln42_379' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 786 [1/1] (0.70ns)   --->   "%icmp_ln42_380 = icmp_eq  i4 %tmp_3008, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 786 'icmp' 'icmp_ln42_380' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_666)   --->   "%select_ln42_377 = select i1 %and_ln42_663, i1 %icmp_ln42_379, i1 %icmp_ln42_380" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 787 'select' 'select_ln42_377' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_667)   --->   "%tmp_8182 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_92, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 788 'bitselect' 'tmp_8182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_667)   --->   "%xor_ln42_404 = xor i1 %tmp_8182, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 789 'xor' 'xor_ln42_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_667)   --->   "%and_ln42_664 = and i1 %icmp_ln42_378, i1 %xor_ln42_404" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 790 'and' 'and_ln42_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_667)   --->   "%select_ln42_378 = select i1 %and_ln42_663, i1 %and_ln42_664, i1 %icmp_ln42_379" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 791 'select' 'select_ln42_378' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_666)   --->   "%xor_ln42_378 = xor i1 %select_ln42_377, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 792 'xor' 'xor_ln42_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_666)   --->   "%or_ln42_283 = or i1 %tmp_8181, i1 %xor_ln42_378" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 793 'or' 'or_ln42_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_666)   --->   "%xor_ln42_379 = xor i1 %tmp_8177, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 794 'xor' 'xor_ln42_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_666 = and i1 %or_ln42_283, i1 %xor_ln42_379" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 795 'and' 'and_ln42_666' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 796 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_667 = and i1 %tmp_8181, i1 %select_ln42_378" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 796 'and' 'and_ln42_667' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.98>
ST_2 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_215)   --->   "%and_ln42_504 = and i1 %and_ln42_502, i1 %icmp_ln42_287" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 797 'and' 'and_ln42_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_215)   --->   "%or_ln42_285 = or i1 %and_ln42_504, i1 %and_ln42_506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 798 'or' 'or_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_215)   --->   "%xor_ln42_288 = xor i1 %or_ln42_285, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 799 'xor' 'xor_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_215)   --->   "%and_ln42_507 = and i1 %tmp, i1 %xor_ln42_288" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 800 'and' 'and_ln42_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_288)   --->   "%select_ln42_287 = select i1 %and_ln42_505, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 801 'select' 'select_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_215 = or i1 %and_ln42_505, i1 %and_ln42_507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 802 'or' 'or_ln42_215' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_288 = select i1 %or_ln42_215, i13 %select_ln42_287, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 803 'select' 'select_ln42_288' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_218)   --->   "%and_ln42_511 = and i1 %and_ln42_509, i1 %icmp_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 804 'and' 'and_ln42_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_218)   --->   "%or_ln42_286 = or i1 %and_ln42_511, i1 %and_ln42_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 805 'or' 'or_ln42_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_218)   --->   "%xor_ln42_292 = xor i1 %or_ln42_286, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 806 'xor' 'xor_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_218)   --->   "%and_ln42_514 = and i1 %tmp_8045, i1 %xor_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 807 'and' 'and_ln42_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_292)   --->   "%select_ln42_291 = select i1 %and_ln42_512, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 808 'select' 'select_ln42_291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_218 = or i1 %and_ln42_512, i1 %and_ln42_514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 809 'or' 'or_ln42_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_292 = select i1 %or_ln42_218, i13 %select_ln42_291, i13 %add_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 810 'select' 'select_ln42_292' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_221)   --->   "%and_ln42_518 = and i1 %and_ln42_516, i1 %icmp_ln42_295" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 811 'and' 'and_ln42_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_221)   --->   "%or_ln42_287 = or i1 %and_ln42_518, i1 %and_ln42_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 812 'or' 'or_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_221)   --->   "%xor_ln42_296 = xor i1 %or_ln42_287, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 813 'xor' 'xor_ln42_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_221)   --->   "%and_ln42_521 = and i1 %tmp_8051, i1 %xor_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 814 'and' 'and_ln42_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_296)   --->   "%select_ln42_295 = select i1 %and_ln42_519, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 815 'select' 'select_ln42_295' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_221 = or i1 %and_ln42_519, i1 %and_ln42_521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 816 'or' 'or_ln42_221' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_296 = select i1 %or_ln42_221, i13 %select_ln42_295, i13 %add_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 817 'select' 'select_ln42_296' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_224)   --->   "%and_ln42_525 = and i1 %and_ln42_523, i1 %icmp_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 818 'and' 'and_ln42_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_224)   --->   "%or_ln42_288 = or i1 %and_ln42_525, i1 %and_ln42_527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 819 'or' 'or_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_224)   --->   "%xor_ln42_300 = xor i1 %or_ln42_288, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 820 'xor' 'xor_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_224)   --->   "%and_ln42_528 = and i1 %tmp_8057, i1 %xor_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 821 'and' 'and_ln42_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_300)   --->   "%select_ln42_299 = select i1 %and_ln42_526, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 822 'select' 'select_ln42_299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_224 = or i1 %and_ln42_526, i1 %and_ln42_528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 823 'or' 'or_ln42_224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_300 = select i1 %or_ln42_224, i13 %select_ln42_299, i13 %add_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 824 'select' 'select_ln42_300' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_227)   --->   "%and_ln42_532 = and i1 %and_ln42_530, i1 %icmp_ln42_303" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 825 'and' 'and_ln42_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_227)   --->   "%or_ln42_289 = or i1 %and_ln42_532, i1 %and_ln42_534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 826 'or' 'or_ln42_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_227)   --->   "%xor_ln42_304 = xor i1 %or_ln42_289, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 827 'xor' 'xor_ln42_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_227)   --->   "%and_ln42_535 = and i1 %tmp_8063, i1 %xor_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 828 'and' 'and_ln42_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_304)   --->   "%select_ln42_303 = select i1 %and_ln42_533, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 829 'select' 'select_ln42_303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_227 = or i1 %and_ln42_533, i1 %and_ln42_535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 830 'or' 'or_ln42_227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_304 = select i1 %or_ln42_227, i13 %select_ln42_303, i13 %add_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 831 'select' 'select_ln42_304' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_230)   --->   "%and_ln42_539 = and i1 %and_ln42_537, i1 %icmp_ln42_307" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 832 'and' 'and_ln42_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_230)   --->   "%or_ln42_290 = or i1 %and_ln42_539, i1 %and_ln42_541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 833 'or' 'or_ln42_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_230)   --->   "%xor_ln42_308 = xor i1 %or_ln42_290, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 834 'xor' 'xor_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_230)   --->   "%and_ln42_542 = and i1 %tmp_8069, i1 %xor_ln42_308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 835 'and' 'and_ln42_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_308)   --->   "%select_ln42_307 = select i1 %and_ln42_540, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 836 'select' 'select_ln42_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_230 = or i1 %and_ln42_540, i1 %and_ln42_542" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 837 'or' 'or_ln42_230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_308 = select i1 %or_ln42_230, i13 %select_ln42_307, i13 %add_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 838 'select' 'select_ln42_308' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_233)   --->   "%and_ln42_546 = and i1 %and_ln42_544, i1 %icmp_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 839 'and' 'and_ln42_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_233)   --->   "%or_ln42_291 = or i1 %and_ln42_546, i1 %and_ln42_548" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 840 'or' 'or_ln42_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_233)   --->   "%xor_ln42_312 = xor i1 %or_ln42_291, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 841 'xor' 'xor_ln42_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_233)   --->   "%and_ln42_549 = and i1 %tmp_8075, i1 %xor_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 842 'and' 'and_ln42_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_312)   --->   "%select_ln42_311 = select i1 %and_ln42_547, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 843 'select' 'select_ln42_311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_233 = or i1 %and_ln42_547, i1 %and_ln42_549" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 844 'or' 'or_ln42_233' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_312 = select i1 %or_ln42_233, i13 %select_ln42_311, i13 %add_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 845 'select' 'select_ln42_312' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_236)   --->   "%and_ln42_553 = and i1 %and_ln42_551, i1 %icmp_ln42_315" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 846 'and' 'and_ln42_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_236)   --->   "%or_ln42_292 = or i1 %and_ln42_553, i1 %and_ln42_555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 847 'or' 'or_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_236)   --->   "%xor_ln42_316 = xor i1 %or_ln42_292, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 848 'xor' 'xor_ln42_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_236)   --->   "%and_ln42_556 = and i1 %tmp_8081, i1 %xor_ln42_316" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 849 'and' 'and_ln42_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_316)   --->   "%select_ln42_315 = select i1 %and_ln42_554, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 850 'select' 'select_ln42_315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_236 = or i1 %and_ln42_554, i1 %and_ln42_556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 851 'or' 'or_ln42_236' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_316 = select i1 %or_ln42_236, i13 %select_ln42_315, i13 %add_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 852 'select' 'select_ln42_316' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_239)   --->   "%and_ln42_560 = and i1 %and_ln42_558, i1 %icmp_ln42_319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 853 'and' 'and_ln42_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_239)   --->   "%or_ln42_293 = or i1 %and_ln42_560, i1 %and_ln42_562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 854 'or' 'or_ln42_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_239)   --->   "%xor_ln42_320 = xor i1 %or_ln42_293, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 855 'xor' 'xor_ln42_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_239)   --->   "%and_ln42_563 = and i1 %tmp_8087, i1 %xor_ln42_320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 856 'and' 'and_ln42_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_320)   --->   "%select_ln42_319 = select i1 %and_ln42_561, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 857 'select' 'select_ln42_319' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_239 = or i1 %and_ln42_561, i1 %and_ln42_563" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 858 'or' 'or_ln42_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_320 = select i1 %or_ln42_239, i13 %select_ln42_319, i13 %add_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 859 'select' 'select_ln42_320' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_242)   --->   "%and_ln42_567 = and i1 %and_ln42_565, i1 %icmp_ln42_323" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 860 'and' 'and_ln42_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_242)   --->   "%or_ln42_294 = or i1 %and_ln42_567, i1 %and_ln42_569" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 861 'or' 'or_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_242)   --->   "%xor_ln42_324 = xor i1 %or_ln42_294, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 862 'xor' 'xor_ln42_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_242)   --->   "%and_ln42_570 = and i1 %tmp_8093, i1 %xor_ln42_324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 863 'and' 'and_ln42_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_324)   --->   "%select_ln42_323 = select i1 %and_ln42_568, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 864 'select' 'select_ln42_323' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_242 = or i1 %and_ln42_568, i1 %and_ln42_570" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 865 'or' 'or_ln42_242' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_324 = select i1 %or_ln42_242, i13 %select_ln42_323, i13 %add_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 866 'select' 'select_ln42_324' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_245)   --->   "%and_ln42_574 = and i1 %and_ln42_572, i1 %icmp_ln42_327" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 867 'and' 'and_ln42_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_245)   --->   "%or_ln42_295 = or i1 %and_ln42_574, i1 %and_ln42_576" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 868 'or' 'or_ln42_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_245)   --->   "%xor_ln42_328 = xor i1 %or_ln42_295, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 869 'xor' 'xor_ln42_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_245)   --->   "%and_ln42_577 = and i1 %tmp_8099, i1 %xor_ln42_328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 870 'and' 'and_ln42_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_328)   --->   "%select_ln42_327 = select i1 %and_ln42_575, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 871 'select' 'select_ln42_327' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_245 = or i1 %and_ln42_575, i1 %and_ln42_577" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 872 'or' 'or_ln42_245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_328 = select i1 %or_ln42_245, i13 %select_ln42_327, i13 %add_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 873 'select' 'select_ln42_328' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_248)   --->   "%and_ln42_581 = and i1 %and_ln42_579, i1 %icmp_ln42_331" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 874 'and' 'and_ln42_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_248)   --->   "%or_ln42_296 = or i1 %and_ln42_581, i1 %and_ln42_583" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 875 'or' 'or_ln42_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_248)   --->   "%xor_ln42_332 = xor i1 %or_ln42_296, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 876 'xor' 'xor_ln42_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_248)   --->   "%and_ln42_584 = and i1 %tmp_8105, i1 %xor_ln42_332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 877 'and' 'and_ln42_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_332)   --->   "%select_ln42_331 = select i1 %and_ln42_582, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 878 'select' 'select_ln42_331' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_248 = or i1 %and_ln42_582, i1 %and_ln42_584" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 879 'or' 'or_ln42_248' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_332 = select i1 %or_ln42_248, i13 %select_ln42_331, i13 %add_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 880 'select' 'select_ln42_332' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_251)   --->   "%and_ln42_588 = and i1 %and_ln42_586, i1 %icmp_ln42_335" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 881 'and' 'and_ln42_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_251)   --->   "%or_ln42_297 = or i1 %and_ln42_588, i1 %and_ln42_590" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 882 'or' 'or_ln42_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_251)   --->   "%xor_ln42_336 = xor i1 %or_ln42_297, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 883 'xor' 'xor_ln42_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_251)   --->   "%and_ln42_591 = and i1 %tmp_8111, i1 %xor_ln42_336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 884 'and' 'and_ln42_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_336)   --->   "%select_ln42_335 = select i1 %and_ln42_589, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 885 'select' 'select_ln42_335' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_251 = or i1 %and_ln42_589, i1 %and_ln42_591" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 886 'or' 'or_ln42_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_336 = select i1 %or_ln42_251, i13 %select_ln42_335, i13 %add_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 887 'select' 'select_ln42_336' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_254)   --->   "%and_ln42_595 = and i1 %and_ln42_593, i1 %icmp_ln42_339" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 888 'and' 'and_ln42_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_254)   --->   "%or_ln42_298 = or i1 %and_ln42_595, i1 %and_ln42_597" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 889 'or' 'or_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_254)   --->   "%xor_ln42_340 = xor i1 %or_ln42_298, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 890 'xor' 'xor_ln42_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_254)   --->   "%and_ln42_598 = and i1 %tmp_8117, i1 %xor_ln42_340" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 891 'and' 'and_ln42_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_340)   --->   "%select_ln42_339 = select i1 %and_ln42_596, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 892 'select' 'select_ln42_339' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_254 = or i1 %and_ln42_596, i1 %and_ln42_598" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 893 'or' 'or_ln42_254' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_340 = select i1 %or_ln42_254, i13 %select_ln42_339, i13 %add_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 894 'select' 'select_ln42_340' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_257)   --->   "%and_ln42_602 = and i1 %and_ln42_600, i1 %icmp_ln42_343" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 895 'and' 'and_ln42_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_257)   --->   "%or_ln42_299 = or i1 %and_ln42_602, i1 %and_ln42_604" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 896 'or' 'or_ln42_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_257)   --->   "%xor_ln42_344 = xor i1 %or_ln42_299, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 897 'xor' 'xor_ln42_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_257)   --->   "%and_ln42_605 = and i1 %tmp_8123, i1 %xor_ln42_344" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 898 'and' 'and_ln42_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_344)   --->   "%select_ln42_343 = select i1 %and_ln42_603, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 899 'select' 'select_ln42_343' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_257 = or i1 %and_ln42_603, i1 %and_ln42_605" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 900 'or' 'or_ln42_257' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_344 = select i1 %or_ln42_257, i13 %select_ln42_343, i13 %add_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 901 'select' 'select_ln42_344' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_260)   --->   "%and_ln42_609 = and i1 %and_ln42_607, i1 %icmp_ln42_347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 902 'and' 'and_ln42_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_260)   --->   "%or_ln42_300 = or i1 %and_ln42_609, i1 %and_ln42_611" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 903 'or' 'or_ln42_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_260)   --->   "%xor_ln42_348 = xor i1 %or_ln42_300, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 904 'xor' 'xor_ln42_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_260)   --->   "%and_ln42_612 = and i1 %tmp_8129, i1 %xor_ln42_348" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 905 'and' 'and_ln42_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_348)   --->   "%select_ln42_347 = select i1 %and_ln42_610, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 906 'select' 'select_ln42_347' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_260 = or i1 %and_ln42_610, i1 %and_ln42_612" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 907 'or' 'or_ln42_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_348 = select i1 %or_ln42_260, i13 %select_ln42_347, i13 %add_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 908 'select' 'select_ln42_348' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_263)   --->   "%and_ln42_616 = and i1 %and_ln42_614, i1 %icmp_ln42_351" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 909 'and' 'and_ln42_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_263)   --->   "%or_ln42_301 = or i1 %and_ln42_616, i1 %and_ln42_618" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 910 'or' 'or_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_263)   --->   "%xor_ln42_352 = xor i1 %or_ln42_301, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 911 'xor' 'xor_ln42_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_263)   --->   "%and_ln42_619 = and i1 %tmp_8135, i1 %xor_ln42_352" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 912 'and' 'and_ln42_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_352)   --->   "%select_ln42_351 = select i1 %and_ln42_617, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 913 'select' 'select_ln42_351' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_263 = or i1 %and_ln42_617, i1 %and_ln42_619" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 914 'or' 'or_ln42_263' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_352 = select i1 %or_ln42_263, i13 %select_ln42_351, i13 %add_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 915 'select' 'select_ln42_352' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_266)   --->   "%and_ln42_623 = and i1 %and_ln42_621, i1 %icmp_ln42_355" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 916 'and' 'and_ln42_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_266)   --->   "%or_ln42_302 = or i1 %and_ln42_623, i1 %and_ln42_625" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 917 'or' 'or_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_266)   --->   "%xor_ln42_356 = xor i1 %or_ln42_302, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 918 'xor' 'xor_ln42_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_266)   --->   "%and_ln42_626 = and i1 %tmp_8141, i1 %xor_ln42_356" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 919 'and' 'and_ln42_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_356)   --->   "%select_ln42_355 = select i1 %and_ln42_624, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 920 'select' 'select_ln42_355' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_266 = or i1 %and_ln42_624, i1 %and_ln42_626" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 921 'or' 'or_ln42_266' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 922 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_356 = select i1 %or_ln42_266, i13 %select_ln42_355, i13 %add_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 922 'select' 'select_ln42_356' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_269)   --->   "%and_ln42_630 = and i1 %and_ln42_628, i1 %icmp_ln42_359" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 923 'and' 'and_ln42_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_269)   --->   "%or_ln42_303 = or i1 %and_ln42_630, i1 %and_ln42_632" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 924 'or' 'or_ln42_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_269)   --->   "%xor_ln42_360 = xor i1 %or_ln42_303, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 925 'xor' 'xor_ln42_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_269)   --->   "%and_ln42_633 = and i1 %tmp_8147, i1 %xor_ln42_360" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 926 'and' 'and_ln42_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_360)   --->   "%select_ln42_359 = select i1 %and_ln42_631, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 927 'select' 'select_ln42_359' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 928 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_269 = or i1 %and_ln42_631, i1 %and_ln42_633" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 928 'or' 'or_ln42_269' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_360 = select i1 %or_ln42_269, i13 %select_ln42_359, i13 %add_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 929 'select' 'select_ln42_360' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_272)   --->   "%and_ln42_637 = and i1 %and_ln42_635, i1 %icmp_ln42_363" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 930 'and' 'and_ln42_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_272)   --->   "%or_ln42_304 = or i1 %and_ln42_637, i1 %and_ln42_639" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 931 'or' 'or_ln42_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_272)   --->   "%xor_ln42_364 = xor i1 %or_ln42_304, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 932 'xor' 'xor_ln42_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_272)   --->   "%and_ln42_640 = and i1 %tmp_8153, i1 %xor_ln42_364" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 933 'and' 'and_ln42_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_364)   --->   "%select_ln42_363 = select i1 %and_ln42_638, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 934 'select' 'select_ln42_363' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 935 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_272 = or i1 %and_ln42_638, i1 %and_ln42_640" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 935 'or' 'or_ln42_272' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_364 = select i1 %or_ln42_272, i13 %select_ln42_363, i13 %add_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 936 'select' 'select_ln42_364' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_275)   --->   "%and_ln42_644 = and i1 %and_ln42_642, i1 %icmp_ln42_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 937 'and' 'and_ln42_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_275)   --->   "%or_ln42_305 = or i1 %and_ln42_644, i1 %and_ln42_646" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 938 'or' 'or_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_275)   --->   "%xor_ln42_368 = xor i1 %or_ln42_305, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 939 'xor' 'xor_ln42_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_275)   --->   "%and_ln42_647 = and i1 %tmp_8159, i1 %xor_ln42_368" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 940 'and' 'and_ln42_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_368)   --->   "%select_ln42_367 = select i1 %and_ln42_645, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 941 'select' 'select_ln42_367' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_275 = or i1 %and_ln42_645, i1 %and_ln42_647" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 942 'or' 'or_ln42_275' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_368 = select i1 %or_ln42_275, i13 %select_ln42_367, i13 %add_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 943 'select' 'select_ln42_368' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_278)   --->   "%and_ln42_651 = and i1 %and_ln42_649, i1 %icmp_ln42_371" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 944 'and' 'and_ln42_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_278)   --->   "%or_ln42_306 = or i1 %and_ln42_651, i1 %and_ln42_653" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 945 'or' 'or_ln42_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_278)   --->   "%xor_ln42_372 = xor i1 %or_ln42_306, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 946 'xor' 'xor_ln42_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_278)   --->   "%and_ln42_654 = and i1 %tmp_8165, i1 %xor_ln42_372" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 947 'and' 'and_ln42_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_372)   --->   "%select_ln42_371 = select i1 %and_ln42_652, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 948 'select' 'select_ln42_371' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 949 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_278 = or i1 %and_ln42_652, i1 %and_ln42_654" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 949 'or' 'or_ln42_278' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 950 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_372 = select i1 %or_ln42_278, i13 %select_ln42_371, i13 %add_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 950 'select' 'select_ln42_372' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_281)   --->   "%and_ln42_658 = and i1 %and_ln42_656, i1 %icmp_ln42_375" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 951 'and' 'and_ln42_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_281)   --->   "%or_ln42_307 = or i1 %and_ln42_658, i1 %and_ln42_660" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 952 'or' 'or_ln42_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_281)   --->   "%xor_ln42_376 = xor i1 %or_ln42_307, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 953 'xor' 'xor_ln42_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_281)   --->   "%and_ln42_661 = and i1 %tmp_8171, i1 %xor_ln42_376" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 954 'and' 'and_ln42_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_376)   --->   "%select_ln42_375 = select i1 %and_ln42_659, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 955 'select' 'select_ln42_375' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 956 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_281 = or i1 %and_ln42_659, i1 %and_ln42_661" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 956 'or' 'or_ln42_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 957 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_376 = select i1 %or_ln42_281, i13 %select_ln42_375, i13 %add_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 957 'select' 'select_ln42_376' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_284)   --->   "%and_ln42_665 = and i1 %and_ln42_663, i1 %icmp_ln42_379" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 958 'and' 'and_ln42_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_284)   --->   "%or_ln42_308 = or i1 %and_ln42_665, i1 %and_ln42_667" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 959 'or' 'or_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_284)   --->   "%xor_ln42_380 = xor i1 %or_ln42_308, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 960 'xor' 'xor_ln42_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_284)   --->   "%and_ln42_668 = and i1 %tmp_8177, i1 %xor_ln42_380" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 961 'and' 'and_ln42_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_380)   --->   "%select_ln42_379 = select i1 %and_ln42_666, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 962 'select' 'select_ln42_379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 963 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_284 = or i1 %and_ln42_666, i1 %and_ln42_668" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 963 'or' 'or_ln42_284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 964 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_380 = select i1 %or_ln42_284, i13 %select_ln42_379, i13 %add_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 964 'select' 'select_ln42_380' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_288" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 965 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln58_106 = sext i13 %select_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 966 'sext' 'sext_ln58_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (0.75ns)   --->   "%add_ln58_72 = add i13 %select_ln42_312, i13 %select_ln42_288" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 967 'add' 'add_ln58_72' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 968 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_106, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 968 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_8183 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 969 'bitselect' 'tmp_8183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_8184 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_72, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 970 'bitselect' 'tmp_8184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_161)   --->   "%xor_ln58 = xor i1 %tmp_8183, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 971 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_161)   --->   "%and_ln58 = and i1 %tmp_8184, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 972 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_160)   --->   "%xor_ln58_214 = xor i1 %tmp_8184, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 973 'xor' 'xor_ln58_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_160)   --->   "%and_ln58_106 = and i1 %tmp_8183, i1 %xor_ln58_214" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 974 'and' 'and_ln58_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 975 [1/1] (0.12ns)   --->   "%xor_ln58_215 = xor i1 %tmp_8183, i1 %tmp_8184" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 975 'xor' 'xor_ln58_215' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_161)   --->   "%xor_ln58_216 = xor i1 %xor_ln58_215, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 976 'xor' 'xor_ln58_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_161)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_216" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 977 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_161)   --->   "%select_ln58 = select i1 %xor_ln58_215, i13 4095, i13 %add_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 978 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 979 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_160 = select i1 %and_ln58_106, i13 4096, i13 %add_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 979 'select' 'select_ln58_160' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 980 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_161 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_160" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 980 'select' 'select_ln58_161' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln58_107 = sext i13 %select_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 981 'sext' 'sext_ln58_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln58_108 = sext i13 %select_ln42_316" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 982 'sext' 'sext_ln58_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (0.75ns)   --->   "%add_ln58_73 = add i13 %select_ln42_316, i13 %select_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 983 'add' 'add_ln58_73' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 984 [1/1] (0.75ns)   --->   "%add_ln58_52 = add i14 %sext_ln58_108, i14 %sext_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 984 'add' 'add_ln58_52' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_8185 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_52, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 985 'bitselect' 'tmp_8185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_8186 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_73, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 986 'bitselect' 'tmp_8186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_164)   --->   "%xor_ln58_217 = xor i1 %tmp_8185, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 987 'xor' 'xor_ln58_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_164)   --->   "%and_ln58_107 = and i1 %tmp_8186, i1 %xor_ln58_217" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 988 'and' 'and_ln58_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_163)   --->   "%xor_ln58_218 = xor i1 %tmp_8186, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 989 'xor' 'xor_ln58_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_163)   --->   "%and_ln58_108 = and i1 %tmp_8185, i1 %xor_ln58_218" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 990 'and' 'and_ln58_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 991 [1/1] (0.12ns)   --->   "%xor_ln58_219 = xor i1 %tmp_8185, i1 %tmp_8186" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 991 'xor' 'xor_ln58_219' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_164)   --->   "%xor_ln58_220 = xor i1 %xor_ln58_219, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 992 'xor' 'xor_ln58_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_164)   --->   "%or_ln58_52 = or i1 %and_ln58_107, i1 %xor_ln58_220" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 993 'or' 'or_ln58_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_164)   --->   "%select_ln58_162 = select i1 %xor_ln58_219, i13 4095, i13 %add_ln58_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 994 'select' 'select_ln58_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 995 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_163 = select i1 %and_ln58_108, i13 4096, i13 %add_ln58_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 995 'select' 'select_ln58_163' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 996 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_164 = select i1 %or_ln58_52, i13 %select_ln58_162, i13 %select_ln58_163" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 996 'select' 'select_ln58_164' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln58_109 = sext i13 %select_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 997 'sext' 'sext_ln58_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln58_110 = sext i13 %select_ln42_320" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 998 'sext' 'sext_ln58_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (0.75ns)   --->   "%add_ln58_74 = add i13 %select_ln42_320, i13 %select_ln42_296" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 999 'add' 'add_ln58_74' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1000 [1/1] (0.75ns)   --->   "%add_ln58_53 = add i14 %sext_ln58_110, i14 %sext_ln58_109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1000 'add' 'add_ln58_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_8187 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_53, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1001 'bitselect' 'tmp_8187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_8188 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_74, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1002 'bitselect' 'tmp_8188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_167)   --->   "%xor_ln58_221 = xor i1 %tmp_8187, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1003 'xor' 'xor_ln58_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_167)   --->   "%and_ln58_109 = and i1 %tmp_8188, i1 %xor_ln58_221" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1004 'and' 'and_ln58_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_166)   --->   "%xor_ln58_222 = xor i1 %tmp_8188, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1005 'xor' 'xor_ln58_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_166)   --->   "%and_ln58_110 = and i1 %tmp_8187, i1 %xor_ln58_222" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1006 'and' 'and_ln58_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1007 [1/1] (0.12ns)   --->   "%xor_ln58_223 = xor i1 %tmp_8187, i1 %tmp_8188" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1007 'xor' 'xor_ln58_223' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_167)   --->   "%xor_ln58_224 = xor i1 %xor_ln58_223, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1008 'xor' 'xor_ln58_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_167)   --->   "%or_ln58_53 = or i1 %and_ln58_109, i1 %xor_ln58_224" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1009 'or' 'or_ln58_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_167)   --->   "%select_ln58_165 = select i1 %xor_ln58_223, i13 4095, i13 %add_ln58_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1010 'select' 'select_ln58_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1011 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_166 = select i1 %and_ln58_110, i13 4096, i13 %add_ln58_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1011 'select' 'select_ln58_166' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1012 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_167 = select i1 %or_ln58_53, i13 %select_ln58_165, i13 %select_ln58_166" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1012 'select' 'select_ln58_167' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1013 [1/1] (0.00ns)   --->   "%sext_ln58_111 = sext i13 %select_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1013 'sext' 'sext_ln58_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln58_112 = sext i13 %select_ln42_324" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1014 'sext' 'sext_ln58_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1015 [1/1] (0.75ns)   --->   "%add_ln58_75 = add i13 %select_ln42_324, i13 %select_ln42_300" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1015 'add' 'add_ln58_75' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1016 [1/1] (0.75ns)   --->   "%add_ln58_54 = add i14 %sext_ln58_112, i14 %sext_ln58_111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1016 'add' 'add_ln58_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_8189 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_54, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1017 'bitselect' 'tmp_8189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_8190 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_75, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1018 'bitselect' 'tmp_8190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_170)   --->   "%xor_ln58_225 = xor i1 %tmp_8189, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1019 'xor' 'xor_ln58_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_170)   --->   "%and_ln58_111 = and i1 %tmp_8190, i1 %xor_ln58_225" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1020 'and' 'and_ln58_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_169)   --->   "%xor_ln58_226 = xor i1 %tmp_8190, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1021 'xor' 'xor_ln58_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_169)   --->   "%and_ln58_112 = and i1 %tmp_8189, i1 %xor_ln58_226" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1022 'and' 'and_ln58_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1023 [1/1] (0.12ns)   --->   "%xor_ln58_227 = xor i1 %tmp_8189, i1 %tmp_8190" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1023 'xor' 'xor_ln58_227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_170)   --->   "%xor_ln58_228 = xor i1 %xor_ln58_227, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1024 'xor' 'xor_ln58_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_170)   --->   "%or_ln58_54 = or i1 %and_ln58_111, i1 %xor_ln58_228" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1025 'or' 'or_ln58_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_170)   --->   "%select_ln58_168 = select i1 %xor_ln58_227, i13 4095, i13 %add_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1026 'select' 'select_ln58_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1027 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_169 = select i1 %and_ln58_112, i13 4096, i13 %add_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1027 'select' 'select_ln58_169' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1028 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_170 = select i1 %or_ln58_54, i13 %select_ln58_168, i13 %select_ln58_169" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1028 'select' 'select_ln58_170' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln58_113 = sext i13 %select_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1029 'sext' 'sext_ln58_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln58_114 = sext i13 %select_ln42_328" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1030 'sext' 'sext_ln58_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (0.75ns)   --->   "%add_ln58_76 = add i13 %select_ln42_328, i13 %select_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1031 'add' 'add_ln58_76' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1032 [1/1] (0.75ns)   --->   "%add_ln58_55 = add i14 %sext_ln58_114, i14 %sext_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1032 'add' 'add_ln58_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_8191 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_55, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1033 'bitselect' 'tmp_8191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_8192 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_76, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1034 'bitselect' 'tmp_8192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_173)   --->   "%xor_ln58_229 = xor i1 %tmp_8191, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1035 'xor' 'xor_ln58_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_173)   --->   "%and_ln58_113 = and i1 %tmp_8192, i1 %xor_ln58_229" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1036 'and' 'and_ln58_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_172)   --->   "%xor_ln58_230 = xor i1 %tmp_8192, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1037 'xor' 'xor_ln58_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_172)   --->   "%and_ln58_114 = and i1 %tmp_8191, i1 %xor_ln58_230" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1038 'and' 'and_ln58_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1039 [1/1] (0.12ns)   --->   "%xor_ln58_231 = xor i1 %tmp_8191, i1 %tmp_8192" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1039 'xor' 'xor_ln58_231' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_173)   --->   "%xor_ln58_232 = xor i1 %xor_ln58_231, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1040 'xor' 'xor_ln58_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_173)   --->   "%or_ln58_55 = or i1 %and_ln58_113, i1 %xor_ln58_232" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1041 'or' 'or_ln58_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_173)   --->   "%select_ln58_171 = select i1 %xor_ln58_231, i13 4095, i13 %add_ln58_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1042 'select' 'select_ln58_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1043 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_172 = select i1 %and_ln58_114, i13 4096, i13 %add_ln58_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1043 'select' 'select_ln58_172' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1044 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_173 = select i1 %or_ln58_55, i13 %select_ln58_171, i13 %select_ln58_172" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1044 'select' 'select_ln58_173' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln58_115 = sext i13 %select_ln42_308" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1045 'sext' 'sext_ln58_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln58_116 = sext i13 %select_ln42_332" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1046 'sext' 'sext_ln58_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.75ns)   --->   "%add_ln58_77 = add i13 %select_ln42_332, i13 %select_ln42_308" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1047 'add' 'add_ln58_77' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1048 [1/1] (0.75ns)   --->   "%add_ln58_56 = add i14 %sext_ln58_116, i14 %sext_ln58_115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1048 'add' 'add_ln58_56' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_8193 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_56, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1049 'bitselect' 'tmp_8193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_8194 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_77, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1050 'bitselect' 'tmp_8194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_176)   --->   "%xor_ln58_233 = xor i1 %tmp_8193, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1051 'xor' 'xor_ln58_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_176)   --->   "%and_ln58_115 = and i1 %tmp_8194, i1 %xor_ln58_233" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1052 'and' 'and_ln58_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_175)   --->   "%xor_ln58_234 = xor i1 %tmp_8194, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1053 'xor' 'xor_ln58_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_175)   --->   "%and_ln58_116 = and i1 %tmp_8193, i1 %xor_ln58_234" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1054 'and' 'and_ln58_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1055 [1/1] (0.12ns)   --->   "%xor_ln58_235 = xor i1 %tmp_8193, i1 %tmp_8194" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1055 'xor' 'xor_ln58_235' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_176)   --->   "%xor_ln58_236 = xor i1 %xor_ln58_235, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1056 'xor' 'xor_ln58_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_176)   --->   "%or_ln58_56 = or i1 %and_ln58_115, i1 %xor_ln58_236" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1057 'or' 'or_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_176)   --->   "%select_ln58_174 = select i1 %xor_ln58_235, i13 4095, i13 %add_ln58_77" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1058 'select' 'select_ln58_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1059 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_175 = select i1 %and_ln58_116, i13 4096, i13 %add_ln58_77" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1059 'select' 'select_ln58_175' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1060 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_176 = select i1 %or_ln58_56, i13 %select_ln58_174, i13 %select_ln58_175" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1060 'select' 'select_ln58_176' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln58_117 = sext i13 %select_ln58_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1061 'sext' 'sext_ln58_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln58_118 = sext i13 %select_ln42_336" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1062 'sext' 'sext_ln58_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.75ns)   --->   "%add_ln58_78 = add i13 %select_ln42_336, i13 %select_ln58_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1063 'add' 'add_ln58_78' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1064 [1/1] (0.75ns)   --->   "%add_ln58_57 = add i14 %sext_ln58_118, i14 %sext_ln58_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1064 'add' 'add_ln58_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_8195 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_57, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1065 'bitselect' 'tmp_8195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_8196 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_78, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1066 'bitselect' 'tmp_8196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_179)   --->   "%xor_ln58_237 = xor i1 %tmp_8195, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1067 'xor' 'xor_ln58_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_179)   --->   "%and_ln58_117 = and i1 %tmp_8196, i1 %xor_ln58_237" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1068 'and' 'and_ln58_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_178)   --->   "%xor_ln58_238 = xor i1 %tmp_8196, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1069 'xor' 'xor_ln58_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_178)   --->   "%and_ln58_118 = and i1 %tmp_8195, i1 %xor_ln58_238" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1070 'and' 'and_ln58_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1071 [1/1] (0.12ns)   --->   "%xor_ln58_239 = xor i1 %tmp_8195, i1 %tmp_8196" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1071 'xor' 'xor_ln58_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_179)   --->   "%xor_ln58_240 = xor i1 %xor_ln58_239, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1072 'xor' 'xor_ln58_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_179)   --->   "%or_ln58_57 = or i1 %and_ln58_117, i1 %xor_ln58_240" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1073 'or' 'or_ln58_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_179)   --->   "%select_ln58_177 = select i1 %xor_ln58_239, i13 4095, i13 %add_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1074 'select' 'select_ln58_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1075 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_178 = select i1 %and_ln58_118, i13 4096, i13 %add_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1075 'select' 'select_ln58_178' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1076 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_179 = select i1 %or_ln58_57, i13 %select_ln58_177, i13 %select_ln58_178" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1076 'select' 'select_ln58_179' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln58_119 = sext i13 %select_ln58_164" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1077 'sext' 'sext_ln58_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln58_120 = sext i13 %select_ln42_340" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1078 'sext' 'sext_ln58_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1079 [1/1] (0.75ns)   --->   "%add_ln58_79 = add i13 %select_ln42_340, i13 %select_ln58_164" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1079 'add' 'add_ln58_79' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1080 [1/1] (0.75ns)   --->   "%add_ln58_58 = add i14 %sext_ln58_120, i14 %sext_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1080 'add' 'add_ln58_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_8197 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1081 'bitselect' 'tmp_8197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_8198 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_79, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1082 'bitselect' 'tmp_8198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_182)   --->   "%xor_ln58_241 = xor i1 %tmp_8197, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1083 'xor' 'xor_ln58_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_182)   --->   "%and_ln58_119 = and i1 %tmp_8198, i1 %xor_ln58_241" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1084 'and' 'and_ln58_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_181)   --->   "%xor_ln58_242 = xor i1 %tmp_8198, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1085 'xor' 'xor_ln58_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_181)   --->   "%and_ln58_120 = and i1 %tmp_8197, i1 %xor_ln58_242" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1086 'and' 'and_ln58_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1087 [1/1] (0.12ns)   --->   "%xor_ln58_243 = xor i1 %tmp_8197, i1 %tmp_8198" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1087 'xor' 'xor_ln58_243' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_182)   --->   "%xor_ln58_244 = xor i1 %xor_ln58_243, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1088 'xor' 'xor_ln58_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_182)   --->   "%or_ln58_58 = or i1 %and_ln58_119, i1 %xor_ln58_244" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1089 'or' 'or_ln58_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_182)   --->   "%select_ln58_180 = select i1 %xor_ln58_243, i13 4095, i13 %add_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1090 'select' 'select_ln58_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1091 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_181 = select i1 %and_ln58_120, i13 4096, i13 %add_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1091 'select' 'select_ln58_181' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1092 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_182 = select i1 %or_ln58_58, i13 %select_ln58_180, i13 %select_ln58_181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1092 'select' 'select_ln58_182' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln58_121 = sext i13 %select_ln58_167" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1093 'sext' 'sext_ln58_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln58_122 = sext i13 %select_ln42_344" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1094 'sext' 'sext_ln58_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (0.75ns)   --->   "%add_ln58_80 = add i13 %select_ln42_344, i13 %select_ln58_167" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1095 'add' 'add_ln58_80' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1096 [1/1] (0.75ns)   --->   "%add_ln58_59 = add i14 %sext_ln58_122, i14 %sext_ln58_121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1096 'add' 'add_ln58_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_8199 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_59, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1097 'bitselect' 'tmp_8199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_8200 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_80, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1098 'bitselect' 'tmp_8200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_185)   --->   "%xor_ln58_245 = xor i1 %tmp_8199, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1099 'xor' 'xor_ln58_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_185)   --->   "%and_ln58_121 = and i1 %tmp_8200, i1 %xor_ln58_245" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1100 'and' 'and_ln58_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_184)   --->   "%xor_ln58_246 = xor i1 %tmp_8200, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1101 'xor' 'xor_ln58_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_184)   --->   "%and_ln58_122 = and i1 %tmp_8199, i1 %xor_ln58_246" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1102 'and' 'and_ln58_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1103 [1/1] (0.12ns)   --->   "%xor_ln58_247 = xor i1 %tmp_8199, i1 %tmp_8200" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1103 'xor' 'xor_ln58_247' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_185)   --->   "%xor_ln58_248 = xor i1 %xor_ln58_247, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1104 'xor' 'xor_ln58_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_185)   --->   "%or_ln58_59 = or i1 %and_ln58_121, i1 %xor_ln58_248" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1105 'or' 'or_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_185)   --->   "%select_ln58_183 = select i1 %xor_ln58_247, i13 4095, i13 %add_ln58_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1106 'select' 'select_ln58_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1107 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_184 = select i1 %and_ln58_122, i13 4096, i13 %add_ln58_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1107 'select' 'select_ln58_184' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1108 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_185 = select i1 %or_ln58_59, i13 %select_ln58_183, i13 %select_ln58_184" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1108 'select' 'select_ln58_185' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%sext_ln58_123 = sext i13 %select_ln58_170" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1109 'sext' 'sext_ln58_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln58_124 = sext i13 %select_ln42_348" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1110 'sext' 'sext_ln58_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1111 [1/1] (0.75ns)   --->   "%add_ln58_81 = add i13 %select_ln42_348, i13 %select_ln58_170" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1111 'add' 'add_ln58_81' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1112 [1/1] (0.75ns)   --->   "%add_ln58_60 = add i14 %sext_ln58_124, i14 %sext_ln58_123" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1112 'add' 'add_ln58_60' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_8201 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_60, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1113 'bitselect' 'tmp_8201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_8202 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_81, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1114 'bitselect' 'tmp_8202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_188)   --->   "%xor_ln58_249 = xor i1 %tmp_8201, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1115 'xor' 'xor_ln58_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_188)   --->   "%and_ln58_123 = and i1 %tmp_8202, i1 %xor_ln58_249" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1116 'and' 'and_ln58_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_187)   --->   "%xor_ln58_250 = xor i1 %tmp_8202, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1117 'xor' 'xor_ln58_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_187)   --->   "%and_ln58_124 = and i1 %tmp_8201, i1 %xor_ln58_250" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1118 'and' 'and_ln58_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [1/1] (0.12ns)   --->   "%xor_ln58_251 = xor i1 %tmp_8201, i1 %tmp_8202" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1119 'xor' 'xor_ln58_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_188)   --->   "%xor_ln58_252 = xor i1 %xor_ln58_251, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1120 'xor' 'xor_ln58_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_188)   --->   "%or_ln58_60 = or i1 %and_ln58_123, i1 %xor_ln58_252" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1121 'or' 'or_ln58_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_188)   --->   "%select_ln58_186 = select i1 %xor_ln58_251, i13 4095, i13 %add_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1122 'select' 'select_ln58_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1123 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_187 = select i1 %and_ln58_124, i13 4096, i13 %add_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1123 'select' 'select_ln58_187' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1124 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_188 = select i1 %or_ln58_60, i13 %select_ln58_186, i13 %select_ln58_187" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1124 'select' 'select_ln58_188' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln58_125 = sext i13 %select_ln58_173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1125 'sext' 'sext_ln58_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln58_126 = sext i13 %select_ln42_352" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1126 'sext' 'sext_ln58_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1127 [1/1] (0.75ns)   --->   "%add_ln58_82 = add i13 %select_ln42_352, i13 %select_ln58_173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1127 'add' 'add_ln58_82' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1128 [1/1] (0.75ns)   --->   "%add_ln58_61 = add i14 %sext_ln58_126, i14 %sext_ln58_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1128 'add' 'add_ln58_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_8203 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_61, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1129 'bitselect' 'tmp_8203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_8204 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_82, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1130 'bitselect' 'tmp_8204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_191)   --->   "%xor_ln58_253 = xor i1 %tmp_8203, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1131 'xor' 'xor_ln58_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_191)   --->   "%and_ln58_125 = and i1 %tmp_8204, i1 %xor_ln58_253" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1132 'and' 'and_ln58_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_190)   --->   "%xor_ln58_254 = xor i1 %tmp_8204, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1133 'xor' 'xor_ln58_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_190)   --->   "%and_ln58_126 = and i1 %tmp_8203, i1 %xor_ln58_254" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1134 'and' 'and_ln58_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [1/1] (0.12ns)   --->   "%xor_ln58_255 = xor i1 %tmp_8203, i1 %tmp_8204" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1135 'xor' 'xor_ln58_255' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_191)   --->   "%xor_ln58_256 = xor i1 %xor_ln58_255, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1136 'xor' 'xor_ln58_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_191)   --->   "%or_ln58_61 = or i1 %and_ln58_125, i1 %xor_ln58_256" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1137 'or' 'or_ln58_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_191)   --->   "%select_ln58_189 = select i1 %xor_ln58_255, i13 4095, i13 %add_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1138 'select' 'select_ln58_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1139 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_190 = select i1 %and_ln58_126, i13 4096, i13 %add_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1139 'select' 'select_ln58_190' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1140 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_191 = select i1 %or_ln58_61, i13 %select_ln58_189, i13 %select_ln58_190" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1140 'select' 'select_ln58_191' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln58_127 = sext i13 %select_ln58_176" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1141 'sext' 'sext_ln58_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln58_128 = sext i13 %select_ln42_356" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1142 'sext' 'sext_ln58_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1143 [1/1] (0.75ns)   --->   "%add_ln58_83 = add i13 %select_ln42_356, i13 %select_ln58_176" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1143 'add' 'add_ln58_83' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.75ns)   --->   "%add_ln58_62 = add i14 %sext_ln58_128, i14 %sext_ln58_127" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1144 'add' 'add_ln58_62' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_8205 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_62, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1145 'bitselect' 'tmp_8205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_8206 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_83, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1146 'bitselect' 'tmp_8206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_194)   --->   "%xor_ln58_257 = xor i1 %tmp_8205, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1147 'xor' 'xor_ln58_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_194)   --->   "%and_ln58_127 = and i1 %tmp_8206, i1 %xor_ln58_257" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1148 'and' 'and_ln58_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_193)   --->   "%xor_ln58_258 = xor i1 %tmp_8206, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1149 'xor' 'xor_ln58_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_193)   --->   "%and_ln58_128 = and i1 %tmp_8205, i1 %xor_ln58_258" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1150 'and' 'and_ln58_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1151 [1/1] (0.12ns)   --->   "%xor_ln58_259 = xor i1 %tmp_8205, i1 %tmp_8206" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1151 'xor' 'xor_ln58_259' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_194)   --->   "%xor_ln58_260 = xor i1 %xor_ln58_259, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1152 'xor' 'xor_ln58_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_194)   --->   "%or_ln58_62 = or i1 %and_ln58_127, i1 %xor_ln58_260" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1153 'or' 'or_ln58_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_194)   --->   "%select_ln58_192 = select i1 %xor_ln58_259, i13 4095, i13 %add_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1154 'select' 'select_ln58_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1155 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_193 = select i1 %and_ln58_128, i13 4096, i13 %add_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1155 'select' 'select_ln58_193' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1156 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_194 = select i1 %or_ln58_62, i13 %select_ln58_192, i13 %select_ln58_193" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1156 'select' 'select_ln58_194' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln58_129 = sext i13 %select_ln58_179" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1157 'sext' 'sext_ln58_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln58_130 = sext i13 %select_ln42_360" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1158 'sext' 'sext_ln58_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1159 [1/1] (0.75ns)   --->   "%add_ln58_84 = add i13 %select_ln42_360, i13 %select_ln58_179" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1159 'add' 'add_ln58_84' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1160 [1/1] (0.75ns)   --->   "%add_ln58_63 = add i14 %sext_ln58_130, i14 %sext_ln58_129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1160 'add' 'add_ln58_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_8207 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_63, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1161 'bitselect' 'tmp_8207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_8208 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_84, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1162 'bitselect' 'tmp_8208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln58_131 = sext i13 %select_ln58_182" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1163 'sext' 'sext_ln58_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln58_132 = sext i13 %select_ln42_364" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1164 'sext' 'sext_ln58_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.75ns)   --->   "%add_ln58_85 = add i13 %select_ln42_364, i13 %select_ln58_182" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1165 'add' 'add_ln58_85' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1166 [1/1] (0.75ns)   --->   "%add_ln58_64 = add i14 %sext_ln58_132, i14 %sext_ln58_131" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1166 'add' 'add_ln58_64' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_8209 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_64, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1167 'bitselect' 'tmp_8209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_8210 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_85, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1168 'bitselect' 'tmp_8210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln58_133 = sext i13 %select_ln58_185" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1169 'sext' 'sext_ln58_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln58_134 = sext i13 %select_ln42_368" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1170 'sext' 'sext_ln58_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.75ns)   --->   "%add_ln58_86 = add i13 %select_ln42_368, i13 %select_ln58_185" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1171 'add' 'add_ln58_86' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1172 [1/1] (0.75ns)   --->   "%add_ln58_65 = add i14 %sext_ln58_134, i14 %sext_ln58_133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1172 'add' 'add_ln58_65' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_8211 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_65, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1173 'bitselect' 'tmp_8211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_8212 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_86, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1174 'bitselect' 'tmp_8212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln58_135 = sext i13 %select_ln58_188" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1175 'sext' 'sext_ln58_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln58_136 = sext i13 %select_ln42_372" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1176 'sext' 'sext_ln58_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.75ns)   --->   "%add_ln58_87 = add i13 %select_ln42_372, i13 %select_ln58_188" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1177 'add' 'add_ln58_87' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1178 [1/1] (0.75ns)   --->   "%add_ln58_66 = add i14 %sext_ln58_136, i14 %sext_ln58_135" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1178 'add' 'add_ln58_66' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_8213 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_66, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1179 'bitselect' 'tmp_8213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_8214 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_87, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1180 'bitselect' 'tmp_8214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln58_137 = sext i13 %select_ln58_191" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1181 'sext' 'sext_ln58_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln58_138 = sext i13 %select_ln42_376" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1182 'sext' 'sext_ln58_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.75ns)   --->   "%add_ln58_88 = add i13 %select_ln42_376, i13 %select_ln58_191" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1183 'add' 'add_ln58_88' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1184 [1/1] (0.75ns)   --->   "%add_ln58_67 = add i14 %sext_ln58_138, i14 %sext_ln58_137" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1184 'add' 'add_ln58_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_8215 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_67, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1185 'bitselect' 'tmp_8215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_8216 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_88, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1186 'bitselect' 'tmp_8216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln58_139 = sext i13 %select_ln58_194" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1187 'sext' 'sext_ln58_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln58_140 = sext i13 %select_ln42_380" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1188 'sext' 'sext_ln58_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.75ns)   --->   "%add_ln58_89 = add i13 %select_ln42_380, i13 %select_ln58_194" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1189 'add' 'add_ln58_89' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1190 [1/1] (0.75ns)   --->   "%add_ln58_68 = add i14 %sext_ln58_140, i14 %sext_ln58_139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1190 'add' 'add_ln58_68' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_8217 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_68, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1191 'bitselect' 'tmp_8217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_8218 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_89, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1192 'bitselect' 'tmp_8218' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 1193 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 1193 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 24, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 1194 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_197)   --->   "%xor_ln58_261 = xor i1 %tmp_8207, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1195 'xor' 'xor_ln58_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_197)   --->   "%and_ln58_129 = and i1 %tmp_8208, i1 %xor_ln58_261" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1196 'and' 'and_ln58_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_196)   --->   "%xor_ln58_262 = xor i1 %tmp_8208, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1197 'xor' 'xor_ln58_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_196)   --->   "%and_ln58_130 = and i1 %tmp_8207, i1 %xor_ln58_262" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1198 'and' 'and_ln58_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1199 [1/1] (0.12ns)   --->   "%xor_ln58_263 = xor i1 %tmp_8207, i1 %tmp_8208" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1199 'xor' 'xor_ln58_263' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_197)   --->   "%xor_ln58_264 = xor i1 %xor_ln58_263, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1200 'xor' 'xor_ln58_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_197)   --->   "%or_ln58_63 = or i1 %and_ln58_129, i1 %xor_ln58_264" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1201 'or' 'or_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_197)   --->   "%select_ln58_195 = select i1 %xor_ln58_263, i13 4095, i13 %add_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1202 'select' 'select_ln58_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1203 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_196 = select i1 %and_ln58_130, i13 4096, i13 %add_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1203 'select' 'select_ln58_196' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_197 = select i1 %or_ln58_63, i13 %select_ln58_195, i13 %select_ln58_196" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1204 'select' 'select_ln58_197' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%xor_ln58_265 = xor i1 %tmp_8209, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1205 'xor' 'xor_ln58_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%and_ln58_131 = and i1 %tmp_8210, i1 %xor_ln58_265" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1206 'and' 'and_ln58_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_199)   --->   "%xor_ln58_266 = xor i1 %tmp_8210, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1207 'xor' 'xor_ln58_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_199)   --->   "%and_ln58_132 = and i1 %tmp_8209, i1 %xor_ln58_266" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1208 'and' 'and_ln58_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1209 [1/1] (0.12ns)   --->   "%xor_ln58_267 = xor i1 %tmp_8209, i1 %tmp_8210" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1209 'xor' 'xor_ln58_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%xor_ln58_268 = xor i1 %xor_ln58_267, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1210 'xor' 'xor_ln58_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%or_ln58_64 = or i1 %and_ln58_131, i1 %xor_ln58_268" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1211 'or' 'or_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_200)   --->   "%select_ln58_198 = select i1 %xor_ln58_267, i13 4095, i13 %add_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1212 'select' 'select_ln58_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1213 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_199 = select i1 %and_ln58_132, i13 4096, i13 %add_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1213 'select' 'select_ln58_199' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1214 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_200 = select i1 %or_ln58_64, i13 %select_ln58_198, i13 %select_ln58_199" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1214 'select' 'select_ln58_200' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%xor_ln58_269 = xor i1 %tmp_8211, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1215 'xor' 'xor_ln58_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%and_ln58_133 = and i1 %tmp_8212, i1 %xor_ln58_269" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1216 'and' 'and_ln58_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_202)   --->   "%xor_ln58_270 = xor i1 %tmp_8212, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1217 'xor' 'xor_ln58_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_202)   --->   "%and_ln58_134 = and i1 %tmp_8211, i1 %xor_ln58_270" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1218 'and' 'and_ln58_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1219 [1/1] (0.12ns)   --->   "%xor_ln58_271 = xor i1 %tmp_8211, i1 %tmp_8212" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1219 'xor' 'xor_ln58_271' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%xor_ln58_272 = xor i1 %xor_ln58_271, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1220 'xor' 'xor_ln58_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%or_ln58_65 = or i1 %and_ln58_133, i1 %xor_ln58_272" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1221 'or' 'or_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_203)   --->   "%select_ln58_201 = select i1 %xor_ln58_271, i13 4095, i13 %add_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1222 'select' 'select_ln58_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1223 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_202 = select i1 %and_ln58_134, i13 4096, i13 %add_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1223 'select' 'select_ln58_202' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_203 = select i1 %or_ln58_65, i13 %select_ln58_201, i13 %select_ln58_202" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1224 'select' 'select_ln58_203' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%xor_ln58_273 = xor i1 %tmp_8213, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1225 'xor' 'xor_ln58_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%and_ln58_135 = and i1 %tmp_8214, i1 %xor_ln58_273" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1226 'and' 'and_ln58_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_205)   --->   "%xor_ln58_274 = xor i1 %tmp_8214, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1227 'xor' 'xor_ln58_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_205)   --->   "%and_ln58_136 = and i1 %tmp_8213, i1 %xor_ln58_274" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1228 'and' 'and_ln58_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1229 [1/1] (0.12ns)   --->   "%xor_ln58_275 = xor i1 %tmp_8213, i1 %tmp_8214" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1229 'xor' 'xor_ln58_275' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%xor_ln58_276 = xor i1 %xor_ln58_275, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1230 'xor' 'xor_ln58_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%or_ln58_66 = or i1 %and_ln58_135, i1 %xor_ln58_276" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1231 'or' 'or_ln58_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_206)   --->   "%select_ln58_204 = select i1 %xor_ln58_275, i13 4095, i13 %add_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1232 'select' 'select_ln58_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1233 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_205 = select i1 %and_ln58_136, i13 4096, i13 %add_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1233 'select' 'select_ln58_205' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1234 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_206 = select i1 %or_ln58_66, i13 %select_ln58_204, i13 %select_ln58_205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1234 'select' 'select_ln58_206' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%xor_ln58_277 = xor i1 %tmp_8215, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1235 'xor' 'xor_ln58_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%and_ln58_137 = and i1 %tmp_8216, i1 %xor_ln58_277" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1236 'and' 'and_ln58_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_208)   --->   "%xor_ln58_278 = xor i1 %tmp_8216, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1237 'xor' 'xor_ln58_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_208)   --->   "%and_ln58_138 = and i1 %tmp_8215, i1 %xor_ln58_278" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1238 'and' 'and_ln58_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1239 [1/1] (0.12ns)   --->   "%xor_ln58_279 = xor i1 %tmp_8215, i1 %tmp_8216" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1239 'xor' 'xor_ln58_279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%xor_ln58_280 = xor i1 %xor_ln58_279, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1240 'xor' 'xor_ln58_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%or_ln58_67 = or i1 %and_ln58_137, i1 %xor_ln58_280" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1241 'or' 'or_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_209)   --->   "%select_ln58_207 = select i1 %xor_ln58_279, i13 4095, i13 %add_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1242 'select' 'select_ln58_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1243 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_208 = select i1 %and_ln58_138, i13 4096, i13 %add_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1243 'select' 'select_ln58_208' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1244 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_209 = select i1 %or_ln58_67, i13 %select_ln58_207, i13 %select_ln58_208" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1244 'select' 'select_ln58_209' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%xor_ln58_281 = xor i1 %tmp_8217, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1245 'xor' 'xor_ln58_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%and_ln58_139 = and i1 %tmp_8218, i1 %xor_ln58_281" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1246 'and' 'and_ln58_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_211)   --->   "%xor_ln58_282 = xor i1 %tmp_8218, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1247 'xor' 'xor_ln58_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_211)   --->   "%and_ln58_140 = and i1 %tmp_8217, i1 %xor_ln58_282" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1248 'and' 'and_ln58_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1249 [1/1] (0.12ns)   --->   "%xor_ln58_283 = xor i1 %tmp_8217, i1 %tmp_8218" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1249 'xor' 'xor_ln58_283' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%xor_ln58_284 = xor i1 %xor_ln58_283, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1250 'xor' 'xor_ln58_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%or_ln58_68 = or i1 %and_ln58_139, i1 %xor_ln58_284" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1251 'or' 'or_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%select_ln58_210 = select i1 %xor_ln58_283, i13 4095, i13 %add_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1252 'select' 'select_ln58_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1253 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_211 = select i1 %and_ln58_140, i13 4096, i13 %add_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1253 'select' 'select_ln58_211' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1254 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_212 = select i1 %or_ln58_68, i13 %select_ln58_210, i13 %select_ln58_211" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 1254 'select' 'select_ln58_212' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1255 [1/1] (0.00ns)   --->   "%mrv = insertvalue i78 <undef>, i13 %select_ln58_197" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1255 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1256 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i78 %mrv, i13 %select_ln58_200" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1256 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i78 %mrv_1, i13 %select_ln58_203" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1257 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i78 %mrv_2, i13 %select_ln58_206" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1258 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1259 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i78 %mrv_3, i13 %select_ln58_209" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1259 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1260 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i78 %mrv_4, i13 %select_ln58_212" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1260 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i78 %mrv_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1261 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.339ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [44]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [85]  (0.587 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [88]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [94]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [96]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [97]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [99]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [101]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_502', firmware/nnet_utils/nnet_dense_latency.h:42) [102]  (0.122 ns)
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [108]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_286', firmware/nnet_utils/nnet_dense_latency.h:42) [114]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_214', firmware/nnet_utils/nnet_dense_latency.h:42) [115]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_505', firmware/nnet_utils/nnet_dense_latency.h:42) [117]  (0.278 ns)

 <State 2>: 3.990ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln42_504', firmware/nnet_utils/nnet_dense_latency.h:42) [113]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_285', firmware/nnet_utils/nnet_dense_latency.h:42) [119]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_288', firmware/nnet_utils/nnet_dense_latency.h:42) [120]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_507', firmware/nnet_utils/nnet_dense_latency.h:42) [121]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_215', firmware/nnet_utils/nnet_dense_latency.h:42) [123]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_288', firmware/nnet_utils/nnet_dense_latency.h:42) [124]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_72', firmware/nnet_utils/nnet_dense_latency.h:58) [1007]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_160', firmware/nnet_utils/nnet_dense_latency.h:58) [1019]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_161', firmware/nnet_utils/nnet_dense_latency.h:58) [1020]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_78', firmware/nnet_utils/nnet_dense_latency.h:58) [1103]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_178', firmware/nnet_utils/nnet_dense_latency.h:58) [1115]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_179', firmware/nnet_utils/nnet_dense_latency.h:58) [1116]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_84', firmware/nnet_utils/nnet_dense_latency.h:58) [1199]  (0.755 ns)

 <State 3>: 0.641ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_262', firmware/nnet_utils/nnet_dense_latency.h:58) [1205]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_130', firmware/nnet_utils/nnet_dense_latency.h:58) [1206]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_196', firmware/nnet_utils/nnet_dense_latency.h:58) [1211]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_197', firmware/nnet_utils/nnet_dense_latency.h:58) [1212]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
