============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:35 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (1 ps) Setup Check with Pin temp_reg[5]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     138                  
       Uncertainty:-      28                  
     Required Time:=     734                  
      Launch Clock:-       0                  
         Data Path:-     734                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  fopt13582/Y     -       A->Y  R     CLKINVX2       1  5.2    43    50     422    (-,-) 
  fopt13580/Y     -       A->Y  F     CLKINVX2       4 11.2    46    48     470    (-,-) 
  g13504__2703/Y  -       A2->Y R     OAI32X1        1  2.8   186   140     610    (-,-) 
  g13471__4547/Y  -       B0->Y F     AOI31X1        1  2.8   126    59     669    (-,-) 
  g13465__7675/Y  -       B0->Y R     OAI21X1        1  2.2    81    65     734    (-,-) 
  temp_reg[5]/D   -       -     R     DFFHQX1        1    -     -     0     734    (-,-) 
#----------------------------------------------------------------------------------------



Path 2: MET (1 ps) Setup Check with Pin temp_reg[3]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     138                  
       Uncertainty:-      28                  
     Required Time:=     734                  
      Launch Clock:-       0                  
         Data Path:-     734                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  fopt13582/Y     -       A->Y  R     CLKINVX2       1  5.2    43    50     422    (-,-) 
  fopt13580/Y     -       A->Y  F     CLKINVX2       4 11.2    46    48     470    (-,-) 
  g13502__2250/Y  -       A2->Y R     OAI32X1        1  2.8   186   140     610    (-,-) 
  g13475__2683/Y  -       B0->Y F     AOI31X1        1  2.8   126    59     669    (-,-) 
  g13449__8757/Y  -       B0->Y R     OAI21X1        1  2.2    81    65     734    (-,-) 
  temp_reg[3]/D   -       -     R     DFFHQX1        1    -     -     0     734    (-,-) 
#----------------------------------------------------------------------------------------



Path 3: MET (1 ps) Setup Check with Pin temp_reg[4]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     138                  
       Uncertainty:-      28                  
     Required Time:=     734                  
      Launch Clock:-       0                  
         Data Path:-     734                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  fopt13582/Y     -       A->Y  R     CLKINVX2       1  5.2    43    50     422    (-,-) 
  fopt13580/Y     -       A->Y  F     CLKINVX2       4 11.2    46    48     470    (-,-) 
  g13503__5266/Y  -       A2->Y R     OAI32X1        1  2.8   186   140     610    (-,-) 
  g13476__1309/Y  -       B0->Y F     AOI31X1        1  2.8   126    59     669    (-,-) 
  g13447__2391/Y  -       B0->Y R     OAI21X1        1  2.2    81    65     734    (-,-) 
  temp_reg[4]/D   -       -     R     DFFHQX1        1    -     -     0     734    (-,-) 
#----------------------------------------------------------------------------------------



Path 4: MET (1 ps) Setup Check with Pin temp_reg[6]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     138                  
       Uncertainty:-      28                  
     Required Time:=     734                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  fopt13582/Y     -       A->Y  R     CLKINVX2       1  5.2    43    50     422    (-,-) 
  fopt13580/Y     -       A->Y  F     CLKINVX2       4 11.2    46    48     470    (-,-) 
  g13499__7114/Y  -       A2->Y R     OAI32X1        1  2.8   186   140     610    (-,-) 
  g13484__6877/Y  -       B0->Y F     AOI31X1        1  2.8   124    59     669    (-,-) 
  g13460__1786/Y  -       B0->Y R     OAI21X1        1  2.2    81    64     733    (-,-) 
  temp_reg[6]/D   -       -     R     DFFHQX1        1    -     -     0     733    (-,-) 
#----------------------------------------------------------------------------------------



Path 5: MET (4 ps) Setup Check with Pin temp_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     141                  
       Uncertainty:-      28                  
     Required Time:=     731                  
      Launch Clock:-       0                  
         Data Path:-     728                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFQX4        11 37.2    90   378     378    (-,-) 
  g13513__9906/Y  -       A0->Y R     OAI21X1        1  1.8    77    91     468    (-,-) 
  g2/Y            -       B0->Y R     AO21X1         3  4.8    74   118     587    (-,-) 
  g13472__6083/Y  -       A->Y  F     NAND2XL        1  2.8    92    88     675    (-,-) 
  g13469__3772/Y  -       B0->Y R     OAI21X1        1  1.6    72    53     728    (-,-) 
  temp_reg[0]/D   -       -     R     DFFX2          1    -     -     0     728    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (4 ps) Setup Check with Pin temp_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     141                  
       Uncertainty:-      28                  
     Required Time:=     731                  
      Launch Clock:-       0                  
         Data Path:-     728                  
             Slack:=       4                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFQX4        11 37.2    90   378     378    (-,-) 
  g13513__9906/Y  -       A0->Y R     OAI21X1        1  1.8    77    91     468    (-,-) 
  g2/Y            -       B0->Y R     AO21X1         3  4.8    74   118     587    (-,-) 
  g13473__2703/Y  -       A->Y  F     NAND2XL        1  2.8    92    88     675    (-,-) 
  g13470__1474/Y  -       B0->Y R     OAI21X1        1  1.6    72    53     728    (-,-) 
  temp_reg[1]/D   -       -     R     DFFX2          1    -     -     0     728    (-,-) 
#----------------------------------------------------------------------------------------



Path 7: MET (4 ps) Setup Check with Pin digital_out_reg[4]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     128                  
       Uncertainty:-      28                  
     Required Time:=     744                  
      Launch Clock:-       0                  
         Data Path:-     740                  
             Slack:=       4                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[1]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q       -       CK->Q R     DFFQX4        11 37.2   100   351     351    (-,-) 
  fopt13601/Y          -       A->Y  F     INVX2          1  5.2    44    42     394    (-,-) 
  fopt13599/Y          -       A->Y  R     INVX2          6 21.8    97    86     480    (-,-) 
  g13509__1840/Y       -       A->Y  F     NAND2X2        9 14.8   121   114     594    (-,-) 
  g13498__4296/Y       -       B->Y  R     NAND2XL        1  1.7    62    69     664    (-,-) 
  g13478__5953/Y       -       B0->Y F     OAI21XL        1  1.6    78    76     740    (-,-) 
  digital_out_reg[4]/D -       -     F     DFFQX4         1    -     -     0     740    (-,-) 
#---------------------------------------------------------------------------------------------



Path 8: MET (4 ps) Setup Check with Pin digital_out_reg[3]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     128                  
       Uncertainty:-      28                  
     Required Time:=     744                  
      Launch Clock:-       0                  
         Data Path:-     740                  
             Slack:=       4                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[1]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q       -       CK->Q R     DFFQX4        11 37.2   100   351     351    (-,-) 
  fopt13601/Y          -       A->Y  F     INVX2          1  5.2    44    42     394    (-,-) 
  fopt13599/Y          -       A->Y  R     INVX2          6 21.8    97    86     480    (-,-) 
  g13509__1840/Y       -       A->Y  F     NAND2X2        9 14.8   121   114     594    (-,-) 
  g13497__8780/Y       -       B->Y  R     NAND2XL        1  1.7    62    69     664    (-,-) 
  g13483__2250/Y       -       B0->Y F     OAI21XL        1  1.6    78    76     740    (-,-) 
  digital_out_reg[3]/D -       -     F     DFFQX4         1    -     -     0     740    (-,-) 
#---------------------------------------------------------------------------------------------



Path 9: MET (4 ps) Setup Check with Pin digital_out_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     128                  
       Uncertainty:-      28                  
     Required Time:=     744                  
      Launch Clock:-       0                  
         Data Path:-     740                  
             Slack:=       4                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[1]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q       -       CK->Q R     DFFQX4        11 37.2   100   351     351    (-,-) 
  fopt13601/Y          -       A->Y  F     INVX2          1  5.2    44    42     394    (-,-) 
  fopt13599/Y          -       A->Y  R     INVX2          6 21.8    97    86     480    (-,-) 
  g13509__1840/Y       -       A->Y  F     NAND2X2        9 14.8   121   114     594    (-,-) 
  g13489__8757/Y       -       B->Y  R     NAND2XL        1  1.7    62    69     664    (-,-) 
  g13481__7114/Y       -       B0->Y F     OAI21XL        1  1.6    78    76     740    (-,-) 
  digital_out_reg[0]/D -       -     F     DFFQX4         1    -     -     0     740    (-,-) 
#---------------------------------------------------------------------------------------------



Path 10: MET (4 ps) Setup Check with Pin digital_out_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     128                  
       Uncertainty:-      28                  
     Required Time:=     744                  
      Launch Clock:-       0                  
         Data Path:-     740                  
             Slack:=       4                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[1]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q       -       CK->Q R     DFFQX4        11 37.2   100   351     351    (-,-) 
  fopt13601/Y          -       A->Y  F     INVX2          1  5.2    44    42     394    (-,-) 
  fopt13599/Y          -       A->Y  R     INVX2          6 21.8    97    86     480    (-,-) 
  g13509__1840/Y       -       A->Y  F     NAND2X2        9 14.8   121   114     594    (-,-) 
  g13492__5019/Y       -       B->Y  R     NAND2XL        1  1.7    62    69     664    (-,-) 
  g13482__5266/Y       -       B0->Y F     OAI21XL        1  1.6    78    76     740    (-,-) 
  digital_out_reg[1]/D -       -     F     DFFQX4         1    -     -     0     740    (-,-) 
#---------------------------------------------------------------------------------------------



Path 11: MET (7 ps) Setup Check with Pin result_reg[6]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     151                  
       Uncertainty:-      28                  
     Required Time:=     721                  
      Launch Clock:-       0                  
         Data Path:-     714                  
             Slack:=       7                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  g13529__4547/Y  -       B->Y  F     CLKAND2X3      2 10.6    52   133     505    (-,-) 
  g13510__5019/Y  -       B->Y  R     NAND2X2        9 14.5    78    73     578    (-,-) 
  g13500__3772/Y  -       A->Y  F     NAND2XL        1  1.7    68    71     650    (-,-) 
  g13467__8780/Y  -       B0->Y R     OAI21XL        1  2.2   120    64     714    (-,-) 
  result_reg[6]/D -       -     R     DFFHQX1        1    -     -     0     714    (-,-) 
#----------------------------------------------------------------------------------------



Path 12: MET (8 ps) Setup Check with Pin result_reg[4]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     150                  
       Uncertainty:-      28                  
     Required Time:=     722                  
      Launch Clock:-       0                  
         Data Path:-     714                  
             Slack:=       8                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  g13529__4547/Y  -       B->Y  F     CLKAND2X3      2 10.6    52   133     505    (-,-) 
  g13510__5019/Y  -       B->Y  R     NAND2X2        9 14.5    78    73     578    (-,-) 
  g13491__1840/Y  -       A->Y  F     NAND2XL        1  1.7    68    71     650    (-,-) 
  g13459__4547/Y  -       B0->Y R     OAI21XL        1  2.2   117    64     714    (-,-) 
  result_reg[4]/D -       -     R     DFFHQX1        1    -     -     0     714    (-,-) 
#----------------------------------------------------------------------------------------



Path 13: MET (8 ps) Setup Check with Pin result_reg[7]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     150                  
       Uncertainty:-      28                  
     Required Time:=     722                  
      Launch Clock:-       0                  
         Data Path:-     714                  
             Slack:=       8                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  g13529__4547/Y  -       B->Y  F     CLKAND2X3      2 10.6    52   133     505    (-,-) 
  g13510__5019/Y  -       B->Y  R     NAND2X2        9 14.5    78    73     578    (-,-) 
  g13496__9906/Y  -       A->Y  F     NAND2XL        1  1.7    68    71     650    (-,-) 
  g13468__4296/Y  -       B0->Y R     OAI21XL        1  2.2   117    64     714    (-,-) 
  result_reg[7]/D -       -     R     DFFHQX1        1    -     -     0     714    (-,-) 
#----------------------------------------------------------------------------------------



Path 14: MET (8 ps) Setup Check with Pin result_reg[3]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     150                  
       Uncertainty:-      28                  
     Required Time:=     722                  
      Launch Clock:-       0                  
         Data Path:-     714                  
             Slack:=       8                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  g13529__4547/Y  -       B->Y  F     CLKAND2X3      2 10.6    52   133     505    (-,-) 
  g13510__5019/Y  -       B->Y  R     NAND2X2        9 14.5    78    73     578    (-,-) 
  g13490__7344/Y  -       A->Y  F     NAND2XL        1  1.7    68    71     650    (-,-) 
  g13464__2683/Y  -       B0->Y R     OAI21XL        1  2.2   117    64     714    (-,-) 
  result_reg[3]/D -       -     R     DFFHQX1        1    -     -     0     714    (-,-) 
#----------------------------------------------------------------------------------------



Path 15: MET (8 ps) Setup Check with Pin result_reg[2]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     150                  
       Uncertainty:-      28                  
     Required Time:=     722                  
      Launch Clock:-       0                  
         Data Path:-     714                  
             Slack:=       8                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  g13529__4547/Y  -       B->Y  F     CLKAND2X3      2 10.6    52   133     505    (-,-) 
  g13510__5019/Y  -       B->Y  R     NAND2X2        9 14.5    78    73     578    (-,-) 
  g13487__7675/Y  -       A->Y  F     NAND2XL        1  1.7    68    71     650    (-,-) 
  g13463__2900/Y  -       B0->Y R     OAI21XL        1  2.2   117    64     714    (-,-) 
  result_reg[2]/D -       -     R     DFFHQX1        1    -     -     0     714    (-,-) 
#----------------------------------------------------------------------------------------



Path 16: MET (8 ps) Setup Check with Pin result_reg[5]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     150                  
       Uncertainty:-      28                  
     Required Time:=     722                  
      Launch Clock:-       0                  
         Data Path:-     714                  
             Slack:=       8                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  g13529__4547/Y  -       B->Y  F     CLKAND2X3      2 10.6    52   133     505    (-,-) 
  g13510__5019/Y  -       B->Y  R     NAND2X2        9 14.5    78    73     578    (-,-) 
  g13485__2900/Y  -       A->Y  F     NAND2XL        1  1.7    68    71     650    (-,-) 
  g13466__9682/Y  -       B0->Y R     OAI21XL        1  2.2   117    64     714    (-,-) 
  result_reg[5]/D -       -     R     DFFHQX1        1    -     -     0     714    (-,-) 
#----------------------------------------------------------------------------------------



Path 17: MET (8 ps) Setup Check with Pin result_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     150                  
       Uncertainty:-      28                  
     Required Time:=     722                  
      Launch Clock:-       0                  
         Data Path:-     714                  
             Slack:=       8                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  g13529__4547/Y  -       B->Y  F     CLKAND2X3      2 10.6    52   133     505    (-,-) 
  g13510__5019/Y  -       B->Y  R     NAND2X2        9 14.5    78    73     578    (-,-) 
  g13488__7118/Y  -       A->Y  F     NAND2XL        1  1.7    68    71     650    (-,-) 
  g13462__6877/Y  -       B0->Y R     OAI21XL        1  2.2   117    64     714    (-,-) 
  result_reg[1]/D -       -     R     DFFHQX1        1    -     -     0     714    (-,-) 
#----------------------------------------------------------------------------------------



Path 18: MET (8 ps) Setup Check with Pin result_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) result_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     150                  
       Uncertainty:-      28                  
     Required Time:=     722                  
      Launch Clock:-       0                  
         Data Path:-     714                  
             Slack:=       8                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  g13529__4547/Y  -       B->Y  F     CLKAND2X3      2 10.6    52   133     505    (-,-) 
  g13510__5019/Y  -       B->Y  R     NAND2X2        9 14.5    78    73     578    (-,-) 
  g13486__2391/Y  -       A->Y  F     NAND2XL        1  1.7    68    71     650    (-,-) 
  g13461__1309/Y  -       B0->Y R     OAI21XL        1  2.2   117    64     714    (-,-) 
  result_reg[0]/D -       -     R     DFFHQX1        1    -     -     0     714    (-,-) 
#----------------------------------------------------------------------------------------



Path 19: MET (10 ps) Setup Check with Pin digital_out_reg[7]/CK->E
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[7]/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     237                  
       Uncertainty:-      28                  
     Required Time:=     635                  
      Launch Clock:-       0                  
         Data Path:-     626                  
             Slack:=      10                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[1]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q       -       CK->Q R     DFFQX4        11 37.2   100   351     351    (-,-) 
  g13530__13605/Y      -       A->Y  R     CLKAND2X6      2  4.4    32   102     454    (-,-) 
  g13508__7344/Y       -       A->Y  F     NAND2X1        2  4.3    78    74     527    (-,-) 
  g13507/Y             -       A->Y  R     CLKINVX1       3 10.7    99    98     626    (-,-) 
  digital_out_reg[7]/E -       -     R     EDFFX2         3    -     -     0     626    (-,-) 
#---------------------------------------------------------------------------------------------



Path 20: MET (10 ps) Setup Check with Pin digital_out_reg[6]/CK->E
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[6]/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     237                  
       Uncertainty:-      28                  
     Required Time:=     635                  
      Launch Clock:-       0                  
         Data Path:-     626                  
             Slack:=      10                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[1]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q       -       CK->Q R     DFFQX4        11 37.2   100   351     351    (-,-) 
  g13530__13605/Y      -       A->Y  R     CLKAND2X6      2  4.4    32   102     454    (-,-) 
  g13508__7344/Y       -       A->Y  F     NAND2X1        2  4.3    78    74     527    (-,-) 
  g13507/Y             -       A->Y  R     CLKINVX1       3 10.7    99    98     626    (-,-) 
  digital_out_reg[6]/E -       -     R     EDFFX4         3    -     -     0     626    (-,-) 
#---------------------------------------------------------------------------------------------



Path 21: MET (10 ps) Setup Check with Pin digital_out_reg[2]/CK->E
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[2]/E
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     237                  
       Uncertainty:-      28                  
     Required Time:=     635                  
      Launch Clock:-       0                  
         Data Path:-     626                  
             Slack:=      10                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[1]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q       -       CK->Q R     DFFQX4        11 37.2   100   351     351    (-,-) 
  g13530__13605/Y      -       A->Y  R     CLKAND2X6      2  4.4    32   102     454    (-,-) 
  g13508__7344/Y       -       A->Y  F     NAND2X1        2  4.3    78    74     527    (-,-) 
  g13507/Y             -       A->Y  R     CLKINVX1       3 10.7    99    98     626    (-,-) 
  digital_out_reg[2]/E -       -     R     EDFFX4         3    -     -     0     626    (-,-) 
#---------------------------------------------------------------------------------------------



Path 22: MET (11 ps) Setup Check with Pin temp_reg[2]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     138                  
       Uncertainty:-      28                  
     Required Time:=     734                  
      Launch Clock:-       0                  
         Data Path:-     723                  
             Slack:=      11                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  g13528__13603/Y -       B->Y  R     NOR2BX2        2  3.9    65    69     442    (-,-) 
  g13515__13602/Y -       A->Y  R     CLKAND2X2      2  6.8    56   127     568    (-,-) 
  g13511/Y        -       A->Y  F     CLKINVX2       7 18.9    73    69     637    (-,-) 
  g13448__7118/Y  -       A1->Y R     OAI21X1        1  2.2    81    86     723    (-,-) 
  temp_reg[2]/D   -       -     R     DFFHQX1        1    -     -     0     723    (-,-) 
#----------------------------------------------------------------------------------------



Path 23: MET (15 ps) Setup Check with Pin temp_reg[7]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     219                  
       Uncertainty:-      28                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-     638                  
             Slack:=      15                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX4         9 33.4    93   345     345    (-,-) 
  g13529__4547/Y  -       B->Y  R     CLKAND2X3      2 10.6    54   122     467    (-,-) 
  g13510__5019/Y  -       B->Y  F     NAND2X2        9 14.5   117   101     568    (-,-) 
  g13479__5795/Y  -       B0->Y R     OAI21XL        1  1.6    96    70     638    (-,-) 
  temp_reg[7]/D   -       -     R     DFFQX1         1    -     -     0     638    (-,-) 
#----------------------------------------------------------------------------------------



Path 24: MET (18 ps) Setup Check with Pin digital_out_reg[5]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) digital_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     144                  
       Uncertainty:-      28                  
     Required Time:=     728                  
      Launch Clock:-       0                  
         Data Path:-     709                  
             Slack:=      18                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  state_reg[1]/CK      -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q       -       CK->Q R     DFFQX4        11 37.2   100   351     351    (-,-) 
  fopt13601/Y          -       A->Y  F     INVX2          1  5.2    44    42     394    (-,-) 
  fopt13599/Y          -       A->Y  R     INVX2          6 21.8    97    86     480    (-,-) 
  g13509__1840/Y       -       A->Y  F     NAND2X2        9 14.8   121   114     594    (-,-) 
  g13480__5703/Y       -       A0->Y R     OAI21XL        1  1.6   102   115     709    (-,-) 
  digital_out_reg[5]/D -       -     R     DFFQX4         1    -     -     0     709    (-,-) 
#---------------------------------------------------------------------------------------------



Path 25: MET (19 ps) Late External Delay Assertion at pin sample
          Group: VCLK
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) sample
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     769                  
             Slack:=      19                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_11_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  fopt13579/Y     -       A->Y  R     CLKINVX1       2  4.3    54    64     436    (-,-) 
  fopt13583/Y     -       A->Y  F     INVXL          2  5.1    72    69     505    (-,-) 
  g13524__1857/Y  -       A->Y  F     CLKAND2X2      1 50.0   193   264     769    (-,-) 
  sample          -       -     F     (port)         -    -     -     0     769    (-,-) 
#----------------------------------------------------------------------------------------



Path 26: MET (52 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     169                  
       Uncertainty:-      28                  
     Required Time:=     703                  
      Launch Clock:-       0                  
         Data Path:-     650                  
             Slack:=      52                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q R     DFFQX4        11 37.2   100   351     351    (-,-) 
  g13513__9906/Y  -       A0->Y F     OAI21X1        1  1.8    66    79     430    (-,-) 
  g2/Y            -       B0->Y F     AO21X1         3  4.8    70   169     599    (-,-) 
  g13495/Y        -       A->Y  R     INVXL          1  1.6    44    52     650    (-,-) 
  state_reg[1]/D  -       -     R     DFFQX4         1    -     -     0     650    (-,-) 
#----------------------------------------------------------------------------------------



Path 27: MET (54 ps) Late External Delay Assertion at pin out_flag
          Group: VCLK
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) out_flag
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     734                  
             Slack:=      54                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_10_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFQX4        11 37.2    90   378     378    (-,-) 
  g13530__13605/Y -       A->Y  F     CLKAND2X6      2  4.4    33   126     504    (-,-) 
  g13523/Y        -       A->Y  F     CLKBUFX2       1 50.0   191   230     734    (-,-) 
  out_flag        -       -     F     (port)         -    -     -     0     734    (-,-) 
#----------------------------------------------------------------------------------------



Path 28: MET (68 ps) Late External Delay Assertion at pin value[2]
          Group: VCLK
     Startpoint: (R) temp_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) value[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=      68                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_17_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[2]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[2]/Q  -       CK->Q F     DFFHQX1        3  7.0    70   335     335    (-,-) 
  g13525__3772/Y -       A->Y  F     OR2X1          1 50.0   364   385     720    (-,-) 
  value[2]       -       -     F     (port)         -    -     -     0     720    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (68 ps) Late External Delay Assertion at pin value[3]
          Group: VCLK
     Startpoint: (R) temp_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) value[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=      68                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_16_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[3]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[3]/Q  -       CK->Q F     DFFHQX1        3  7.0    70   335     335    (-,-) 
  g13521__2391/Y -       A->Y  F     OR2X1          1 50.0   364   385     720    (-,-) 
  value[3]       -       -     F     (port)         -    -     -     0     720    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (68 ps) Late External Delay Assertion at pin value[4]
          Group: VCLK
     Startpoint: (R) temp_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) value[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=      68                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[4]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[4]/Q  -       CK->Q F     DFFHQX1        3  7.0    70   335     335    (-,-) 
  g13520__1309/Y -       A->Y  F     OR2X1          1 50.0   364   385     720    (-,-) 
  value[4]       -       -     F     (port)         -    -     -     0     720    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (68 ps) Late External Delay Assertion at pin value[5]
          Group: VCLK
     Startpoint: (R) temp_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) value[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=      68                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[5]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[5]/Q  -       CK->Q F     DFFHQX1        3  7.0    70   335     335    (-,-) 
  g13527__2900/Y -       A->Y  F     OR2X1          1 50.0   364   385     720    (-,-) 
  value[5]       -       -     F     (port)         -    -     -     0     720    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (68 ps) Late External Delay Assertion at pin value[6]
          Group: VCLK
     Startpoint: (R) temp_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) value[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=      68                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[6]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[6]/Q  -       CK->Q F     DFFHQX1        3  7.0    70   335     335    (-,-) 
  g13519__1474/Y -       A->Y  F     OR2X1          1 50.0   364   385     720    (-,-) 
  value[6]       -       -     F     (port)         -    -     -     0     720    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (81 ps) Late External Delay Assertion at pin value[7]
          Group: VCLK
     Startpoint: (R) result_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) value[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     707                  
             Slack:=      81                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_12_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  result_reg[7]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  result_reg[7]/Q  -       CK->Q F     DFFHQX1        3  5.1    59   325     325    (-,-) 
  g13526__6877/Y   -       A->Y  F     OR2X1          1 50.0   364   382     707    (-,-) 
  value[7]         -       -     F     (port)         -    -     -     0     707    (-,-) 
#-----------------------------------------------------------------------------------------



Path 34: MET (89 ps) Late External Delay Assertion at pin value[0]
          Group: VCLK
     Startpoint: (R) temp_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) value[0]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     699                  
             Slack:=      89                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_19_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[0]/Q  -       CK->Q F     DFFX2          2  3.4    46   320     320    (-,-) 
  g13516__4296/Y -       A->Y  F     OR2X1          1 50.0   363   379     699    (-,-) 
  value[0]       -       -     F     (port)         -    -     -     0     699    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (89 ps) Late External Delay Assertion at pin value[1]
          Group: VCLK
     Startpoint: (R) temp_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) value[1]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     699                  
             Slack:=      89                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_18_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  temp_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  temp_reg[1]/Q  -       CK->Q F     DFFX2          2  3.4    46   320     320    (-,-) 
  g13518__2683/Y -       A->Y  F     OR2X1          1 50.0   363   379     699    (-,-) 
  value[1]       -       -     F     (port)         -    -     -     0     699    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (124 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     153                  
       Uncertainty:-      28                  
     Required Time:=     719                  
      Launch Clock:-       0                  
         Data Path:-     595                  
             Slack:=     124                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[1]/Q  -       CK->Q F     DFFQX4        11 37.2    90   378     378    (-,-) 
  fopt13597/Y     -       A->Y  R     CLKINVX2       3  9.3    57    66     444    (-,-) 
  fopt13595/Y     -       A->Y  F     INVXL          2  5.5    78    73     516    (-,-) 
  g13514__5953/Y  -       A1->Y R     AOI21X1        1  1.6    63    79     595    (-,-) 
  state_reg[0]/D  -       -     R     DFFQX4         1    -     -     0     595    (-,-) 
#----------------------------------------------------------------------------------------



Path 37: MET (293 ps) Setup Check with Pin digital_out_reg[7]/CK->D
          Group: clk
     Startpoint: (R) result_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     254                  
       Uncertainty:-      28                  
     Required Time:=     618                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     293                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  result_reg[7]/CK     -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  result_reg[7]/Q      -       CK->Q F     DFFHQX1        3  5.1    59   325     325    (-,-) 
  digital_out_reg[7]/D -       -     F     EDFFX2         3    -     -     0     325    (-,-) 
#---------------------------------------------------------------------------------------------



Path 38: MET (297 ps) Setup Check with Pin digital_out_reg[6]/CK->D
          Group: clk
     Startpoint: (R) result_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     251                  
       Uncertainty:-      28                  
     Required Time:=     621                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     297                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  result_reg[6]/CK     -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  result_reg[6]/Q      -       CK->Q F     DFFHQX1        3  5.0    58   325     325    (-,-) 
  digital_out_reg[6]/D -       -     F     EDFFX4         3    -     -     0     325    (-,-) 
#---------------------------------------------------------------------------------------------



Path 39: MET (297 ps) Setup Check with Pin digital_out_reg[2]/CK->D
          Group: clk
     Startpoint: (R) result_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     251                  
       Uncertainty:-      28                  
     Required Time:=     621                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     297                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  result_reg[2]/CK     -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  result_reg[2]/Q      -       CK->Q F     DFFHQX1        3  5.0    58   325     325    (-,-) 
  digital_out_reg[2]/D -       -     F     EDFFX4         3    -     -     0     325    (-,-) 
#---------------------------------------------------------------------------------------------



Path 40: MET (350 ps) Late External Delay Assertion at pin digital_out[7]
          Group: VCLK
     Startpoint: (R) digital_out_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     438                  
             Slack:=     350                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[7]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[7]/Q  -       CK->Q F     EDFFX2         1 50.0   192   438     438    (-,-) 
  digital_out[7]        -       -     F     (port)         -    -     -     0     438    (-,-) 
#----------------------------------------------------------------------------------------------



Path 41: MET (380 ps) Late External Delay Assertion at pin digital_out[2]
          Group: VCLK
     Startpoint: (R) digital_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     380                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_7_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[2]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[2]/Q  -       CK->Q F     EDFFX4         1 50.0   116   408     408    (-,-) 
  digital_out[2]        -       -     F     (port)         -    -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------



Path 42: MET (380 ps) Late External Delay Assertion at pin digital_out[6]
          Group: VCLK
     Startpoint: (R) digital_out_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=     380                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_3_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[6]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[6]/Q  -       CK->Q F     EDFFX4         1 50.0   116   408     408    (-,-) 
  digital_out[6]        -       -     F     (port)         -    -     -     0     408    (-,-) 
#----------------------------------------------------------------------------------------------



Path 43: MET (392 ps) Late External Delay Assertion at pin digital_out[5]
          Group: VCLK
     Startpoint: (R) digital_out_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=     392                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_4_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[5]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[5]/Q  -       CK->Q F     DFFQX4         2 51.7   113   396     396    (-,-) 
  digital_out[5]        -       -     F     (port)         -    -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------



Path 44: MET (392 ps) Late External Delay Assertion at pin digital_out[0]
          Group: VCLK
     Startpoint: (R) digital_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[0]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=     392                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_9_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[0]/Q  -       CK->Q F     DFFQX4         2 51.6   112   396     396    (-,-) 
  digital_out[0]        -       -     F     (port)         -    -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------



Path 45: MET (392 ps) Late External Delay Assertion at pin digital_out[1]
          Group: VCLK
     Startpoint: (R) digital_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[1]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=     392                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_8_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[1]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[1]/Q  -       CK->Q F     DFFQX4         2 51.6   112   396     396    (-,-) 
  digital_out[1]        -       -     F     (port)         -    -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------



Path 46: MET (392 ps) Late External Delay Assertion at pin digital_out[3]
          Group: VCLK
     Startpoint: (R) digital_out_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=     392                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_6_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[3]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[3]/Q  -       CK->Q F     DFFQX4         2 51.6   112   396     396    (-,-) 
  digital_out[3]        -       -     F     (port)         -    -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------



Path 47: MET (392 ps) Late External Delay Assertion at pin digital_out[4]
          Group: VCLK
     Startpoint: (R) digital_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) digital_out[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
      Output Delay:-     112                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-     396                  
             Slack:=     392                  

Exceptions/Constraints:
  output_delay             112             test.sdc_line_17_5_1 

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  digital_out_reg[4]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  digital_out_reg[4]/Q  -       CK->Q F     DFFQX4         2 51.6   112   396     396    (-,-) 
  digital_out[4]        -       -     F     (port)         -    -     -     0     396    (-,-) 
#----------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

