/*
 *  Copyright (C) 2010-2023 Fabio Cavallo (aka FHorse)
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2 of the License, or
 *  (at your option) any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; if not, write to the Free Software
 *  Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 */

#include <string.h>
#include "mappers.h"
#include "info.h"
#include "mem_map.h"
#include "irqA12.h"
#include "save_slot.h"

INLINE static void prg_fix_GN26(BYTE value);
INLINE static void prg_swap_GN26(WORD address, WORD value);
INLINE static void chr_fix_GN26(BYTE value);
INLINE static void chr_swap_GN26(WORD address, WORD value);

static BYTE dipswitch[2] = { 0x00, 0x78 };
static BYTE prg_chip_order[2][4] = {
	{ 0, 1, 2, 3 },
	{ 0, 3, 1, 2 }
};
struct _gn26 {
	WORD reg;
	WORD mmc3[8];
} gn26;
struct _gn26tmp {
	BYTE prg_chip;
	BYTE dipswitch;
} gn26tmp;

void map_init_GN26(void) {
	EXTCL_AFTER_MAPPER_INIT(GN26);
	EXTCL_CPU_WR_MEM(GN26);
	EXTCL_CPU_RD_MEM(GN26);
	EXTCL_SAVE_MAPPER(GN26);
	EXTCL_CPU_EVERY_CYCLE(MMC3);
	EXTCL_PPU_000_TO_34X(MMC3);
	EXTCL_PPU_000_TO_255(MMC3);
	EXTCL_PPU_256_TO_319(MMC3);
	EXTCL_PPU_320_TO_34X(MMC3);
	EXTCL_UPDATE_R2006(MMC3);
	mapper.internal_struct[0] = (BYTE *)&gn26;
	mapper.internal_struct_size[0] = sizeof(gn26);
	mapper.internal_struct[1] = (BYTE *)&mmc3;
	mapper.internal_struct_size[1] = sizeof(mmc3);

	memset(&mmc3, 0x00, sizeof(mmc3));
	memset(&irqA12, 0x00, sizeof(irqA12));
	memset(&gn26, 0x00, sizeof(gn26));

	gn26.mmc3[0] = 0;
	gn26.mmc3[1] = 2;
	gn26.mmc3[2] = 4;
	gn26.mmc3[3] = 5;
	gn26.mmc3[4] = 6;
	gn26.mmc3[5] = 7;
	gn26.mmc3[6] = 0;
	gn26.mmc3[7] = 0;

	gn26tmp.prg_chip = info.crc32.prg == 0xAB2ACA46 ? 1 : 0;
	if (info.reset == RESET) {
		gn26tmp.dipswitch = !gn26tmp.dipswitch;
	} else if (((info.reset == CHANGE_ROM) || (info.reset == POWER_UP))) {
		gn26tmp.dipswitch = 0;
	}

	info.mapper.extend_wr = info.mapper.extend_rd = TRUE;

	irqA12.present = TRUE;
	irqA12_delay = 1;
}
void extcl_after_mapper_init_GN26(void) {
	prg_fix_GN26(mmc3.bank_to_update);
	chr_fix_GN26(mmc3.bank_to_update);
}
void extcl_cpu_wr_mem_GN26(WORD address, BYTE value) {
	if ((address >= 0x6000) && (address <= 0x7FFF)) {
		if (cpu.prg_ram_wr_active) {
			gn26.reg = address;
			prg_fix_GN26(mmc3.bank_to_update);
			chr_fix_GN26(mmc3.bank_to_update);
		}
		return;
	}
	if (address >= 0x8000) {
		switch (address & 0xE001) {
			case 0x8000:
				if ((value & 0x40) != (mmc3.bank_to_update & 0x40)) {
					prg_fix_GN26(value);
				}
				if ((value & 0x80) != (mmc3.bank_to_update & 0x80)) {
					chr_fix_GN26(value);
				}
				mmc3.bank_to_update = value;
				return;
			case 0x8001: {
				WORD cbase = (mmc3.bank_to_update & 0x80) << 5;

				gn26.mmc3[mmc3.bank_to_update & 0x07] = value;

				switch (mmc3.bank_to_update & 0x07) {
					case 0:
						chr_swap_GN26(cbase ^ 0x0000, value & (~1));
						chr_swap_GN26(cbase ^ 0x0400, value | 1);
						return;
					case 1:
						chr_swap_GN26(cbase ^ 0x0800, value & (~1));
						chr_swap_GN26(cbase ^ 0x0C00, value | 1);
						return;
					case 2:
						chr_swap_GN26(cbase ^ 0x1000, value);
						return;
					case 3:
						chr_swap_GN26(cbase ^ 0x1400, value);
						return;
					case 4:
						chr_swap_GN26(cbase ^ 0x1800, value);
						return;
					case 5:
						chr_swap_GN26(cbase ^ 0x1C00, value);
						return;
					case 6:
						if (gn26.reg & 0x04) {
							prg_fix_GN26(mmc3.bank_to_update);
						} else {
							if (mmc3.bank_to_update & 0x40) {
								prg_swap_GN26(0xC000, value);
							} else {
								prg_swap_GN26(0x8000, value);
							}
						}
						return;
					case 7:
						prg_swap_GN26(0xA000, value);
						return;
				}
				return;
			}
		}
		extcl_cpu_wr_mem_MMC3(address, value);
	}
}
BYTE extcl_cpu_rd_mem_GN26(WORD address, BYTE openbus, UNUSED(BYTE before)) {
	if ((address >= 0x8000) && (gn26.reg & 0x08)) {
		return (dipswitch[gn26tmp.dipswitch]);
	}
	return (openbus);
}
BYTE extcl_save_mapper_GN26(BYTE mode, BYTE slot, FILE *fp) {
	save_slot_ele(mode, slot, gn26.reg);
	save_slot_ele(mode, slot, gn26.mmc3);
	extcl_save_mapper_MMC3(mode, slot, fp);

	return (EXIT_OK);
}

INLINE static void prg_fix_GN26(BYTE value) {
	if (value & 0x40) {
		prg_swap_GN26(0x8000, ~1);
		prg_swap_GN26(0xC000, gn26.mmc3[6]);
	} else {
		prg_swap_GN26(0x8000, gn26.mmc3[6]);
		prg_swap_GN26(0xC000, ~1);
	}
	prg_swap_GN26(0xA000, gn26.mmc3[7]);
	prg_swap_GN26(0xE000, ~0);
}
INLINE static void prg_swap_GN26(WORD address, WORD value) {
	WORD base = (prg_chip_order[gn26tmp.prg_chip][gn26.reg & 0x03]) << 4;
	WORD mask = 0x0F;

	// NROM mode
	if (gn26.reg & 0x04) {
		base = base | (gn26.mmc3[6] & 0x0C);
		value = (address >> 13) & 0x03;
		mask = 0x03;
	}

	value = (base & ~mask) | (value & mask);
	control_bank(info.prg.rom.max.banks_8k)
	map_prg_rom_8k(1, (address >> 13) & 0x03, value);
	map_prg_rom_8k_update();
}
INLINE static void chr_fix_GN26(BYTE value) {
	WORD cbase = (value & 0x80) << 5;

	chr_swap_GN26(cbase ^ 0x0000, gn26.mmc3[0] & (~1));
	chr_swap_GN26(cbase ^ 0x0400, gn26.mmc3[0] |   1);
	chr_swap_GN26(cbase ^ 0x0800, gn26.mmc3[1] & (~1));
	chr_swap_GN26(cbase ^ 0x0C00, gn26.mmc3[1] |   1);
	chr_swap_GN26(cbase ^ 0x1000, gn26.mmc3[2]);
	chr_swap_GN26(cbase ^ 0x1400, gn26.mmc3[3]);
	chr_swap_GN26(cbase ^ 0x1800, gn26.mmc3[4]);
	chr_swap_GN26(cbase ^ 0x1C00, gn26.mmc3[5]);
}
INLINE static void chr_swap_GN26(WORD address, WORD value) {
	WORD base = (gn26.reg & 0x03) << 7;
	WORD mask = gn26.reg & 0x02 ? 0x7F : 0xFF;

	value = (base & ~mask) | (value & mask);
	control_bank(info.chr.rom.max.banks_1k)
	chr.bank_1k[address >> 10] = chr_pnt(value << 10);
}
