(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h28):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire3;
  input wire signed [(3'h4):(1'h0)] wire2;
  input wire signed [(3'h5):(1'h0)] wire1;
  input wire [(3'h5):(1'h0)] wire0;
  wire signed [(4'hd):(1'h0)] wire7;
  wire [(4'h8):(1'h0)] wire6;
  wire signed [(3'h6):(1'h0)] wire5;
  wire signed [(4'hc):(1'h0)] wire4;
  assign y = {wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = ($unsigned($signed(wire3)) ~^ wire3[(1'h1):(1'h0)]);
  assign wire5 = wire1;
  assign wire6 = wire4[(3'h5):(3'h5)];
  assign wire7 = (&wire0);
endmodule