Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/josemrtnz/Documents/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 553ba582c710421dbb707a6aeb1ae5ba --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot full_adder_unit_tb_behav xil_defaultlib.full_adder_unit_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture boolean_equations of entity xil_defaultlib.full_adder_unit [full_adder_unit_default]
Compiling architecture boolean_equations_tb of entity xil_defaultlib.full_adder_unit_tb
Built simulation snapshot full_adder_unit_tb_behav
