library ieee ;
use ieee.std_logic_1164.all ;
entity principal is
port (
	input_p: in std_logic ;
	output_p : out std_logic
);
end principal;

Architecture
end;