Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 17:11:45 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_long_div10_timing_summary_routed.rpt -pb operator_long_div10_timing_summary_routed.pb -rpx operator_long_div10_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_long_div10
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.133       -0.343                      6                  195        0.144        0.000                      0                  195        0.850        0.000                       0                   183  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.133       -0.343                      6                  195        0.144        0.000                      0                  195        0.850        0.000                       0                   183  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            6  Failing Endpoints,  Worst Slack       -0.133ns,  Total Violation       -0.343ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.133ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_122/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.481ns (18.508%)  route 2.118ns (81.492%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.672     0.672    ap_clk
    SLICE_X21Y74         FDRE                                         r  ap_CS_fsm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[25]/Q
                         net (fo=11, routed)          0.592     1.533    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[41][12]
    SLICE_X21Y76         LUT3 (Prop_lut3_I2_O)        0.053     1.586 f  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_29/O
                         net (fo=2, routed)           0.286     1.872    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_29_n_0
    SLICE_X21Y77         LUT5 (Prop_lut5_I0_O)        0.053     1.925 f  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_10/O
                         net (fo=6, routed)           0.383     2.307    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I5_O)        0.053     2.360 r  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_5/O
                         net (fo=6, routed)           0.858     3.218    grp_lut_div5_chunk_fu_122/q0_U/lut_div5_chunk_q0_rom_U/r_in_V[1]
    SLICE_X21Y75         LUT6 (Prop_lut6_I4_O)        0.053     3.271 r  grp_lut_div5_chunk_fu_122/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     3.271    grp_lut_div5_chunk_fu_122/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__2_n_0
    SLICE_X21Y75         FDRE                                         r  grp_lut_div5_chunk_fu_122/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=182, unset)          0.638     3.138    grp_lut_div5_chunk_fu_122/q0_U/lut_div5_chunk_q0_rom_U/ap_clk
    SLICE_X21Y75         FDRE                                         r  grp_lut_div5_chunk_fu_122/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X21Y75         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_122/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                 -0.133    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_122/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.481ns (18.834%)  route 2.073ns (81.166%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.672     0.672    ap_clk
    SLICE_X21Y74         FDRE                                         r  ap_CS_fsm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  ap_CS_fsm_reg[25]/Q
                         net (fo=11, routed)          0.592     1.533    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[41][12]
    SLICE_X21Y76         LUT3 (Prop_lut3_I2_O)        0.053     1.586 r  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_29/O
                         net (fo=2, routed)           0.286     1.872    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_29_n_0
    SLICE_X21Y77         LUT5 (Prop_lut5_I0_O)        0.053     1.925 r  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_10/O
                         net (fo=6, routed)           0.692     2.616    grp_lut_div5_chunk_fu_122/q0_U/lut_div5_chunk_q0_rom_U/ap_CS_fsm_reg[19]
    SLICE_X20Y76         LUT6 (Prop_lut6_I3_O)        0.053     2.669 r  grp_lut_div5_chunk_fu_122/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=4, routed)           0.504     3.173    grp_lut_div5_chunk_fu_122/r2_U/lut_div5_chunk_r2_rom_U/sel[0]
    SLICE_X23Y75         LUT6 (Prop_lut6_I0_O)        0.053     3.226 r  grp_lut_div5_chunk_fu_122/r2_U/lut_div5_chunk_r2_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     3.226    grp_lut_div5_chunk_fu_122/r2_U/lut_div5_chunk_r2_rom_U/g0_b0__1_n_0
    SLICE_X23Y75         FDRE                                         r  grp_lut_div5_chunk_fu_122/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=182, unset)          0.638     3.138    grp_lut_div5_chunk_fu_122/r2_U/lut_div5_chunk_r2_rom_U/ap_clk
    SLICE_X23Y75         FDRE                                         r  grp_lut_div5_chunk_fu_122/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y75         FDRE (Setup_fdre_C_D)        0.034     3.137    grp_lut_div5_chunk_fu_122/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -3.226    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_122/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.481ns (18.886%)  route 2.066ns (81.114%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.672     0.672    ap_clk
    SLICE_X21Y74         FDRE                                         r  ap_CS_fsm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  ap_CS_fsm_reg[25]/Q
                         net (fo=11, routed)          0.592     1.533    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[41][12]
    SLICE_X21Y76         LUT3 (Prop_lut3_I2_O)        0.053     1.586 r  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_29/O
                         net (fo=2, routed)           0.286     1.872    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_29_n_0
    SLICE_X21Y77         LUT5 (Prop_lut5_I0_O)        0.053     1.925 r  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_10/O
                         net (fo=6, routed)           0.692     2.616    grp_lut_div5_chunk_fu_122/q0_U/lut_div5_chunk_q0_rom_U/ap_CS_fsm_reg[19]
    SLICE_X20Y76         LUT6 (Prop_lut6_I3_O)        0.053     2.669 r  grp_lut_div5_chunk_fu_122/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=4, routed)           0.497     3.166    grp_lut_div5_chunk_fu_122/r0_U/lut_div5_chunk_r0_rom_U/sel[0]
    SLICE_X23Y75         LUT6 (Prop_lut6_I0_O)        0.053     3.219 r  grp_lut_div5_chunk_fu_122/r0_U/lut_div5_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     3.219    grp_lut_div5_chunk_fu_122/r0_U/lut_div5_chunk_r0_rom_U/p_0_out
    SLICE_X23Y75         FDRE                                         r  grp_lut_div5_chunk_fu_122/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=182, unset)          0.638     3.138    grp_lut_div5_chunk_fu_122/r0_U/lut_div5_chunk_r0_rom_U/ap_clk
    SLICE_X23Y75         FDRE                                         r  grp_lut_div5_chunk_fu_122/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y75         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_122/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.498ns (19.695%)  route 2.031ns (80.305%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.672     0.672    ap_clk
    SLICE_X21Y74         FDRE                                         r  ap_CS_fsm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[25]/Q
                         net (fo=11, routed)          0.592     1.533    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[41][12]
    SLICE_X21Y76         LUT3 (Prop_lut3_I2_O)        0.053     1.586 f  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_29/O
                         net (fo=2, routed)           0.286     1.872    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_29_n_0
    SLICE_X21Y77         LUT5 (Prop_lut5_I0_O)        0.053     1.925 f  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_10/O
                         net (fo=6, routed)           0.383     2.307    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I5_O)        0.053     2.360 r  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_5/O
                         net (fo=6, routed)           0.770     3.131    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/r_in_V[1]
    SLICE_X21Y75         LUT4 (Prop_lut4_I2_O)        0.070     3.201 r  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     3.201    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0__4_n_0
    SLICE_X21Y75         FDRE                                         r  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=182, unset)          0.638     3.138    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/ap_clk
    SLICE_X21Y75         FDRE                                         r  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X21Y75         FDRE (Setup_fdre_C_D)        0.063     3.166    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.166    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.004ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_122/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.520ns (21.054%)  route 1.950ns (78.946%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.672     0.672    ap_clk
    SLICE_X20Y77         FDRE                                         r  ap_CS_fsm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y77         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[13]/Q
                         net (fo=11, routed)          0.616     1.596    grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/ap_CS_fsm_reg[41][6]
    SLICE_X20Y78         LUT6 (Prop_lut6_I3_O)        0.053     1.649 f  grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_36/O
                         net (fo=1, routed)           0.447     2.096    grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_36_n_0
    SLICE_X21Y78         LUT5 (Prop_lut5_I0_O)        0.053     2.149 f  grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_16/O
                         net (fo=1, routed)           0.323     2.473    grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_16_n_0
    SLICE_X20Y76         LUT6 (Prop_lut6_I4_O)        0.053     2.526 r  grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=5, routed)           0.563     3.089    grp_lut_div5_chunk_fu_122/r1_U/lut_div5_chunk_r1_rom_U/sel[1]
    SLICE_X21Y75         LUT6 (Prop_lut6_I1_O)        0.053     3.142 r  grp_lut_div5_chunk_fu_122/r1_U/lut_div5_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     3.142    grp_lut_div5_chunk_fu_122/r1_U/lut_div5_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X21Y75         FDRE                                         r  grp_lut_div5_chunk_fu_122/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=182, unset)          0.638     3.138    grp_lut_div5_chunk_fu_122/r1_U/lut_div5_chunk_r1_rom_U/ap_clk
    SLICE_X21Y75         FDRE                                         r  grp_lut_div5_chunk_fu_122/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X21Y75         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_122/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.002ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.520ns (21.069%)  route 1.948ns (78.931%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.672     0.672    ap_clk
    SLICE_X20Y74         FDRE                                         r  ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[19]/Q
                         net (fo=11, routed)          0.630     1.610    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[41][9]
    SLICE_X23Y73         LUT6 (Prop_lut6_I5_O)        0.053     1.663 f  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_41/O
                         net (fo=1, routed)           0.579     2.242    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_41_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I1_O)        0.053     2.295 r  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_18/O
                         net (fo=1, routed)           0.233     2.528    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_18_n_0
    SLICE_X23Y75         LUT6 (Prop_lut6_I1_O)        0.053     2.581 r  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.506     3.087    grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/d_chunk_V_19_reg_490_reg[2][0]
    SLICE_X23Y75         LUT5 (Prop_lut5_I1_O)        0.053     3.140 r  grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     3.140    grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/g0_b0__3_n_0
    SLICE_X23Y75         FDRE                                         r  grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=182, unset)          0.638     3.138    grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/ap_clk
    SLICE_X23Y75         FDRE                                         r  grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y75         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_149_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.428ns (20.248%)  route 1.686ns (79.752%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.672     0.672    ap_clk
    SLICE_X21Y74         FDRE                                         r  ap_CS_fsm_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[27]/Q
                         net (fo=11, routed)          0.852     1.793    ap_CS_fsm_state28
    SLICE_X19Y77         LUT4 (Prop_lut4_I0_O)        0.053     1.846 r  reg_149[2]_i_4/O
                         net (fo=1, routed)           0.423     2.269    grp_lut_div5_chunk_fu_122/ap_CS_fsm_reg[27]
    SLICE_X18Y78         LUT5 (Prop_lut5_I1_O)        0.053     2.322 r  grp_lut_div5_chunk_fu_122/reg_149[2]_i_2/O
                         net (fo=3, routed)           0.411     2.733    grp_lut_div5_chunk_fu_122/r1_U/lut_div5_chunk_r1_rom_U/reg_1490
    SLICE_X21Y81         LUT5 (Prop_lut5_I3_O)        0.053     2.786 r  grp_lut_div5_chunk_fu_122/r1_U/lut_div5_chunk_r1_rom_U/reg_149[1]_i_1/O
                         net (fo=1, routed)           0.000     2.786    grp_lut_div5_chunk_fu_122_n_61
    SLICE_X21Y81         FDRE                                         r  reg_149_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=182, unset)          0.638     3.138    ap_clk
    SLICE_X21Y81         FDRE                                         r  reg_149_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X21Y81         FDRE (Setup_fdre_C_D)        0.035     3.138    reg_149_reg[1]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_149_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.428ns (20.277%)  route 1.683ns (79.723%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.672     0.672    ap_clk
    SLICE_X21Y74         FDRE                                         r  ap_CS_fsm_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[27]/Q
                         net (fo=11, routed)          0.852     1.793    ap_CS_fsm_state28
    SLICE_X19Y77         LUT4 (Prop_lut4_I0_O)        0.053     1.846 r  reg_149[2]_i_4/O
                         net (fo=1, routed)           0.423     2.269    grp_lut_div5_chunk_fu_122/ap_CS_fsm_reg[27]
    SLICE_X18Y78         LUT5 (Prop_lut5_I1_O)        0.053     2.322 r  grp_lut_div5_chunk_fu_122/reg_149[2]_i_2/O
                         net (fo=3, routed)           0.408     2.730    grp_lut_div5_chunk_fu_122/r2_U/lut_div5_chunk_r2_rom_U/reg_1490
    SLICE_X21Y81         LUT5 (Prop_lut5_I3_O)        0.053     2.783 r  grp_lut_div5_chunk_fu_122/r2_U/lut_div5_chunk_r2_rom_U/reg_149[2]_i_1/O
                         net (fo=1, routed)           0.000     2.783    grp_lut_div5_chunk_fu_122_n_60
    SLICE_X21Y81         FDRE                                         r  reg_149_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=182, unset)          0.638     3.138    ap_clk
    SLICE_X21Y81         FDRE                                         r  reg_149_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X21Y81         FDRE (Setup_fdre_C_D)        0.034     3.137    reg_149_reg[2]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 grp_lut_div5_chunk_fu_122/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.322ns (15.915%)  route 1.701ns (84.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.672     0.672    grp_lut_div5_chunk_fu_122/ap_clk
    SLICE_X17Y80         FDRE                                         r  grp_lut_div5_chunk_fu_122/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  grp_lut_div5_chunk_fu_122/ap_CS_fsm_reg[1]/Q
                         net (fo=118, routed)         1.701     2.642    grp_lut_div5_chunk_fu_122/grp_lut_div5_chunk_fu_122_ap_ready
    SLICE_X23Y78         LUT5 (Prop_lut5_I1_O)        0.053     2.695 r  grp_lut_div5_chunk_fu_122/ap_CS_fsm[7]_i_1/O
                         net (fo=1, routed)           0.000     2.695    ap_NS_fsm[7]
    SLICE_X23Y78         FDRE                                         r  ap_CS_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=182, unset)          0.638     3.138    ap_clk
    SLICE_X23Y78         FDRE                                         r  ap_CS_fsm_reg[7]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y78         FDRE (Setup_fdre_C_D)        0.035     3.138    ap_CS_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            d_chunk_V_10_reg_445_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.361ns (21.218%)  route 1.340ns (78.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.672     0.672    ap_clk
    SLICE_X18Y80         FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y80         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.508     1.488    ap_CS_fsm_reg_n_0_[0]
    SLICE_X18Y80         LUT2 (Prop_lut2_I0_O)        0.053     1.541 r  d_chunk_V_20_reg_495[2]_i_1/O
                         net (fo=63, routed)          0.832     2.373    ap_NS_fsm119_out
    SLICE_X23Y73         FDRE                                         r  d_chunk_V_10_reg_445_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=182, unset)          0.638     3.138    ap_clk
    SLICE_X23Y73         FDRE                                         r  d_chunk_V_10_reg_445_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X23Y73         FDRE (Setup_fdre_C_CE)      -0.244     2.859    d_chunk_V_10_reg_445_reg[2]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.373    
  -------------------------------------------------------------------
                         slack                                  0.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 grp_lut_div5_chunk_fu_122/ap_return_0_preg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_6_reg_530_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.146ns (66.282%)  route 0.074ns (33.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.283     0.283    grp_lut_div5_chunk_fu_122/ap_clk
    SLICE_X14Y77         FDRE                                         r  grp_lut_div5_chunk_fu_122/ap_return_0_preg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  grp_lut_div5_chunk_fu_122/ap_return_0_preg_reg[1]/Q
                         net (fo=21, routed)          0.074     0.476    grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/ap_return_0_preg[0]
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.028     0.504 r  grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/q_chunk_V_6_reg_530[1]_i_1/O
                         net (fo=1, routed)           0.000     0.504    grp_lut_div5_chunk_fu_122_n_40
    SLICE_X15Y77         FDRE                                         r  q_chunk_V_6_reg_530_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.298     0.298    ap_clk
    SLICE_X15Y77         FDRE                                         r  q_chunk_V_6_reg_530_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y77         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_6_reg_530_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 q_chunk_V_5_reg_525_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_5_reg_525_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.428%)  route 0.099ns (43.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.283     0.283    ap_clk
    SLICE_X15Y78         FDRE                                         r  q_chunk_V_5_reg_525_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_5_reg_525_reg[1]/Q
                         net (fo=1, routed)           0.099     0.482    grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/ap_return[14]
    SLICE_X15Y78         LUT6 (Prop_lut6_I5_O)        0.028     0.510 r  grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/q_chunk_V_5_reg_525[1]_i_1/O
                         net (fo=1, routed)           0.000     0.510    grp_lut_div5_chunk_fu_122_n_43
    SLICE_X15Y78         FDRE                                         r  q_chunk_V_5_reg_525_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.298     0.298    ap_clk
    SLICE_X15Y78         FDRE                                         r  q_chunk_V_5_reg_525_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y78         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_5_reg_525_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 q_chunk_V_10_reg_550_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_10_reg_550_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.146ns (57.270%)  route 0.109ns (42.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.283     0.283    ap_clk
    SLICE_X16Y77         FDRE                                         r  q_chunk_V_10_reg_550_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  q_chunk_V_10_reg_550_reg[2]/Q
                         net (fo=1, routed)           0.109     0.510    grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/ap_return[9]
    SLICE_X16Y77         LUT6 (Prop_lut6_I5_O)        0.028     0.538 r  grp_lut_div5_chunk_fu_122/q2_U/lut_div5_chunk_q2_rom_U/q_chunk_V_10_reg_550[2]_i_1/O
                         net (fo=1, routed)           0.000     0.538    grp_lut_div5_chunk_fu_122_n_27
    SLICE_X16Y77         FDRE                                         r  q_chunk_V_10_reg_550_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.298     0.298    ap_clk
    SLICE_X16Y77         FDRE                                         r  q_chunk_V_10_reg_550_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y77         FDRE (Hold_fdre_C_D)         0.087     0.385    q_chunk_V_10_reg_550_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 q_chunk_V_7_reg_535_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_7_reg_535_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.952%)  route 0.105ns (45.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.283     0.283    ap_clk
    SLICE_X17Y79         FDRE                                         r  q_chunk_V_7_reg_535_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y79         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_7_reg_535_reg[1]/Q
                         net (fo=1, routed)           0.105     0.488    grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/ap_return[12]
    SLICE_X17Y79         LUT6 (Prop_lut6_I5_O)        0.028     0.516 r  grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/q_chunk_V_7_reg_535[1]_i_1/O
                         net (fo=1, routed)           0.000     0.516    grp_lut_div5_chunk_fu_122_n_37
    SLICE_X17Y79         FDRE                                         r  q_chunk_V_7_reg_535_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.298     0.298    ap_clk
    SLICE_X17Y79         FDRE                                         r  q_chunk_V_7_reg_535_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y79         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_7_reg_535_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 grp_lut_div5_chunk_fu_122/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.295%)  route 0.132ns (50.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.283     0.283    grp_lut_div5_chunk_fu_122/ap_clk
    SLICE_X19Y80         FDSE                                         r  grp_lut_div5_chunk_fu_122/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDSE (Prop_fdse_C_Q)         0.100     0.383 f  grp_lut_div5_chunk_fu_122/ap_CS_fsm_reg[0]/Q
                         net (fo=47, routed)          0.132     0.515    grp_lut_div5_chunk_fu_122/ap_CS_fsm_reg_n_0_[0]
    SLICE_X18Y80         LUT6 (Prop_lut6_I4_O)        0.028     0.543 r  grp_lut_div5_chunk_fu_122/ap_CS_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.543    ap_NS_fsm[1]
    SLICE_X18Y80         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.298     0.298    ap_clk
    SLICE_X18Y80         FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y80         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 grp_lut_div5_chunk_fu_122/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.106%)  route 0.133ns (50.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.283     0.283    grp_lut_div5_chunk_fu_122/ap_clk
    SLICE_X19Y80         FDSE                                         r  grp_lut_div5_chunk_fu_122/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDSE (Prop_fdse_C_Q)         0.100     0.383 r  grp_lut_div5_chunk_fu_122/ap_CS_fsm_reg[0]/Q
                         net (fo=47, routed)          0.133     0.516    grp_lut_div5_chunk_fu_122/ap_CS_fsm_reg_n_0_[0]
    SLICE_X18Y80         LUT6 (Prop_lut6_I2_O)        0.028     0.544 r  grp_lut_div5_chunk_fu_122/ap_CS_fsm[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.544    ap_NS_fsm[0]
    SLICE_X18Y80         FDSE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.298     0.298    ap_clk
    SLICE_X18Y80         FDSE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y80         FDSE (Hold_fdse_C_D)         0.087     0.385    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.765%)  route 0.110ns (46.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.283     0.283    ap_clk
    SLICE_X21Y73         FDRE                                         r  ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[24]/Q
                         net (fo=2, routed)           0.110     0.493    grp_lut_div5_chunk_fu_122/Q[24]
    SLICE_X21Y74         LUT5 (Prop_lut5_I0_O)        0.028     0.521 r  grp_lut_div5_chunk_fu_122/ap_CS_fsm[25]_i_1/O
                         net (fo=1, routed)           0.000     0.521    ap_NS_fsm[25]
    SLICE_X21Y74         FDRE                                         r  ap_CS_fsm_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.298     0.298    ap_clk
    SLICE_X21Y74         FDRE                                         r  ap_CS_fsm_reg[25]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y74         FDRE (Hold_fdre_C_D)         0.061     0.359    ap_CS_fsm_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.047%)  route 0.118ns (47.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.283     0.283    ap_clk
    SLICE_X23Y76         FDRE                                         r  ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y76         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[32]/Q
                         net (fo=2, routed)           0.118     0.501    grp_lut_div5_chunk_fu_122/Q[32]
    SLICE_X23Y76         LUT5 (Prop_lut5_I0_O)        0.028     0.529 r  grp_lut_div5_chunk_fu_122/ap_CS_fsm[33]_i_1/O
                         net (fo=1, routed)           0.000     0.529    ap_NS_fsm[33]
    SLICE_X23Y76         FDRE                                         r  ap_CS_fsm_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.298     0.298    ap_clk
    SLICE_X23Y76         FDRE                                         r  ap_CS_fsm_reg[33]/C
                         clock pessimism              0.000     0.298    
    SLICE_X23Y76         FDRE (Hold_fdre_C_D)         0.060     0.358    ap_CS_fsm_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.289%)  route 0.149ns (53.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.283     0.283    ap_clk
    SLICE_X19Y80         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[2]/Q
                         net (fo=2, routed)           0.149     0.532    grp_lut_div5_chunk_fu_122/Q[2]
    SLICE_X20Y80         LUT5 (Prop_lut5_I0_O)        0.028     0.560 r  grp_lut_div5_chunk_fu_122/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     0.560    ap_NS_fsm[3]
    SLICE_X20Y80         FDRE                                         r  ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.298     0.298    ap_clk
    SLICE_X20Y80         FDRE                                         r  ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y80         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 q_chunk_V_15_reg_575_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_15_reg_575_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.146ns (51.603%)  route 0.137ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.283     0.283    ap_clk
    SLICE_X16Y78         FDRE                                         r  q_chunk_V_15_reg_575_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y78         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  q_chunk_V_15_reg_575_reg[1]/Q
                         net (fo=1, routed)           0.137     0.538    grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/ap_return[4]
    SLICE_X16Y78         LUT6 (Prop_lut6_I5_O)        0.028     0.566 r  grp_lut_div5_chunk_fu_122/q1_U/lut_div5_chunk_q1_rom_U/q_chunk_V_15_reg_575[1]_i_1/O
                         net (fo=1, routed)           0.000     0.566    grp_lut_div5_chunk_fu_122_n_13
    SLICE_X16Y78         FDRE                                         r  q_chunk_V_15_reg_575_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.298     0.298    ap_clk
    SLICE_X16Y78         FDRE                                         r  q_chunk_V_15_reg_575_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y78         FDRE (Hold_fdre_C_D)         0.087     0.385    q_chunk_V_15_reg_575_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X22Y75  d_chunk_V_13_reg_460_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X20Y75  d_chunk_V_14_reg_465_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X23Y79  d_chunk_V_15_reg_470_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X21Y77  d_chunk_V_16_reg_475_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y78  d_chunk_V_18_reg_485_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X23Y79  d_chunk_V_1_reg_400_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X20Y73  d_chunk_V_20_reg_495_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X20Y73  d_chunk_V_20_reg_495_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X23Y79  d_chunk_V_5_reg_420_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y78  d_chunk_V_5_reg_420_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X22Y75  d_chunk_V_13_reg_460_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X20Y75  d_chunk_V_14_reg_465_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X23Y79  d_chunk_V_15_reg_470_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X21Y77  d_chunk_V_16_reg_475_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y78  d_chunk_V_18_reg_485_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X23Y79  d_chunk_V_1_reg_400_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X20Y73  d_chunk_V_20_reg_495_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X20Y73  d_chunk_V_20_reg_495_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X23Y79  d_chunk_V_5_reg_420_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y78  d_chunk_V_5_reg_420_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X18Y80  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y79  ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X21Y80  ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X19Y78  ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X20Y77  ap_CS_fsm_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X19Y79  ap_CS_fsm_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X23Y78  ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X22Y78  ap_CS_fsm_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X21Y79  ap_CS_fsm_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X23Y76  ap_CS_fsm_reg[18]/C



