# Design and simulate foundational digital circuits using Verilog RTL.

## 1. Multiplexer (4:1)

## Block Diagram:

<img width="602" height="499" alt="image" src="https://github.com/user-attachments/assets/1bfeaaf9-7264-4255-8dc4-1af712fde7f3" />

## Module:

<img width="1618" height="864" alt="Screenshot 2025-12-09 154248" src="https://github.com/user-attachments/assets/c416a2a3-8fba-469c-956c-784b46e8e888" />

# Testbench :

<img width="1624" height="863" alt="Screenshot 2025-12-09 154403" src="https://github.com/user-attachments/assets/5bd374fd-ab05-4b2d-9f28-5bcee72f7ac3" />

# Waveform :

<img width="1624" height="867" alt="Screenshot 2025-12-09 154438" src="https://github.com/user-attachments/assets/f1531ebc-b321-4f9d-93ba-6bebbb21e791" />

# Schematic :

**Before synthesis:**

<img width="1630" height="869" alt="Screenshot 2025-12-09 154511" src="https://github.com/user-attachments/assets/5ac4bf43-adb8-451b-a77b-d3caf58f3f1e" />

**After Synthesis:**

<img width="1577" height="813" alt="Screenshot 2025-12-09 154526" src="https://github.com/user-attachments/assets/2df369bd-fc92-499c-ab62-54d7e0b0c891" />

